
RoundRobin.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d56c  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000464  0800d680  0800d680  0000e680  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dae4  0800dae4  0000f1e4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800dae4  0800dae4  0000eae4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800daec  0800daec  0000f1e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800daec  0800daec  0000eaec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800daf0  0800daf0  0000eaf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e4  20000000  0800daf4  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000038e4  200001e4  0800dcd8  0000f1e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003ac8  0800dcd8  0000fac8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000f1e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ffa2  00000000  00000000  0000f20d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004f8b  00000000  00000000  0002f1af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b48  00000000  00000000  00034140  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001527  00000000  00000000  00035c88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001cfb3  00000000  00000000  000371af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000220b4  00000000  00000000  00054162  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009eb37  00000000  00000000  00076216  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00114d4d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000082e0  00000000  00000000  00114d90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008c  00000000  00000000  0011d070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e4 	.word	0x200001e4
 800012c:	00000000 	.word	0x00000000
 8000130:	0800d664 	.word	0x0800d664

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e8 	.word	0x200001e8
 800014c:	0800d664 	.word	0x0800d664

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_fmul>:
 8000160:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000164:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000168:	bf1e      	ittt	ne
 800016a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800016e:	ea92 0f0c 	teqne	r2, ip
 8000172:	ea93 0f0c 	teqne	r3, ip
 8000176:	d06f      	beq.n	8000258 <__aeabi_fmul+0xf8>
 8000178:	441a      	add	r2, r3
 800017a:	ea80 0c01 	eor.w	ip, r0, r1
 800017e:	0240      	lsls	r0, r0, #9
 8000180:	bf18      	it	ne
 8000182:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000186:	d01e      	beq.n	80001c6 <__aeabi_fmul+0x66>
 8000188:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800018c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000190:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000194:	fba0 3101 	umull	r3, r1, r0, r1
 8000198:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800019c:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80001a0:	bf3e      	ittt	cc
 80001a2:	0049      	lslcc	r1, r1, #1
 80001a4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80001a8:	005b      	lslcc	r3, r3, #1
 80001aa:	ea40 0001 	orr.w	r0, r0, r1
 80001ae:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80001b2:	2afd      	cmp	r2, #253	@ 0xfd
 80001b4:	d81d      	bhi.n	80001f2 <__aeabi_fmul+0x92>
 80001b6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80001ba:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001be:	bf08      	it	eq
 80001c0:	f020 0001 	biceq.w	r0, r0, #1
 80001c4:	4770      	bx	lr
 80001c6:	f090 0f00 	teq	r0, #0
 80001ca:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80001ce:	bf08      	it	eq
 80001d0:	0249      	lsleq	r1, r1, #9
 80001d2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001d6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001da:	3a7f      	subs	r2, #127	@ 0x7f
 80001dc:	bfc2      	ittt	gt
 80001de:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80001e2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001e6:	4770      	bxgt	lr
 80001e8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80001ec:	f04f 0300 	mov.w	r3, #0
 80001f0:	3a01      	subs	r2, #1
 80001f2:	dc5d      	bgt.n	80002b0 <__aeabi_fmul+0x150>
 80001f4:	f112 0f19 	cmn.w	r2, #25
 80001f8:	bfdc      	itt	le
 80001fa:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 80001fe:	4770      	bxle	lr
 8000200:	f1c2 0200 	rsb	r2, r2, #0
 8000204:	0041      	lsls	r1, r0, #1
 8000206:	fa21 f102 	lsr.w	r1, r1, r2
 800020a:	f1c2 0220 	rsb	r2, r2, #32
 800020e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000212:	ea5f 0031 	movs.w	r0, r1, rrx
 8000216:	f140 0000 	adc.w	r0, r0, #0
 800021a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800021e:	bf08      	it	eq
 8000220:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000224:	4770      	bx	lr
 8000226:	f092 0f00 	teq	r2, #0
 800022a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800022e:	bf02      	ittt	eq
 8000230:	0040      	lsleq	r0, r0, #1
 8000232:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000236:	3a01      	subeq	r2, #1
 8000238:	d0f9      	beq.n	800022e <__aeabi_fmul+0xce>
 800023a:	ea40 000c 	orr.w	r0, r0, ip
 800023e:	f093 0f00 	teq	r3, #0
 8000242:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000246:	bf02      	ittt	eq
 8000248:	0049      	lsleq	r1, r1, #1
 800024a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800024e:	3b01      	subeq	r3, #1
 8000250:	d0f9      	beq.n	8000246 <__aeabi_fmul+0xe6>
 8000252:	ea41 010c 	orr.w	r1, r1, ip
 8000256:	e78f      	b.n	8000178 <__aeabi_fmul+0x18>
 8000258:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800025c:	ea92 0f0c 	teq	r2, ip
 8000260:	bf18      	it	ne
 8000262:	ea93 0f0c 	teqne	r3, ip
 8000266:	d00a      	beq.n	800027e <__aeabi_fmul+0x11e>
 8000268:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 800026c:	bf18      	it	ne
 800026e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000272:	d1d8      	bne.n	8000226 <__aeabi_fmul+0xc6>
 8000274:	ea80 0001 	eor.w	r0, r0, r1
 8000278:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f090 0f00 	teq	r0, #0
 8000282:	bf17      	itett	ne
 8000284:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000288:	4608      	moveq	r0, r1
 800028a:	f091 0f00 	teqne	r1, #0
 800028e:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000292:	d014      	beq.n	80002be <__aeabi_fmul+0x15e>
 8000294:	ea92 0f0c 	teq	r2, ip
 8000298:	d101      	bne.n	800029e <__aeabi_fmul+0x13e>
 800029a:	0242      	lsls	r2, r0, #9
 800029c:	d10f      	bne.n	80002be <__aeabi_fmul+0x15e>
 800029e:	ea93 0f0c 	teq	r3, ip
 80002a2:	d103      	bne.n	80002ac <__aeabi_fmul+0x14c>
 80002a4:	024b      	lsls	r3, r1, #9
 80002a6:	bf18      	it	ne
 80002a8:	4608      	movne	r0, r1
 80002aa:	d108      	bne.n	80002be <__aeabi_fmul+0x15e>
 80002ac:	ea80 0001 	eor.w	r0, r0, r1
 80002b0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80002b4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002b8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002bc:	4770      	bx	lr
 80002be:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002c2:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80002c6:	4770      	bx	lr

080002c8 <__aeabi_drsub>:
 80002c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002cc:	e002      	b.n	80002d4 <__adddf3>
 80002ce:	bf00      	nop

080002d0 <__aeabi_dsub>:
 80002d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002d4 <__adddf3>:
 80002d4:	b530      	push	{r4, r5, lr}
 80002d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002de:	ea94 0f05 	teq	r4, r5
 80002e2:	bf08      	it	eq
 80002e4:	ea90 0f02 	teqeq	r0, r2
 80002e8:	bf1f      	itttt	ne
 80002ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002fa:	f000 80e2 	beq.w	80004c2 <__adddf3+0x1ee>
 80002fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000302:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000306:	bfb8      	it	lt
 8000308:	426d      	neglt	r5, r5
 800030a:	dd0c      	ble.n	8000326 <__adddf3+0x52>
 800030c:	442c      	add	r4, r5
 800030e:	ea80 0202 	eor.w	r2, r0, r2
 8000312:	ea81 0303 	eor.w	r3, r1, r3
 8000316:	ea82 0000 	eor.w	r0, r2, r0
 800031a:	ea83 0101 	eor.w	r1, r3, r1
 800031e:	ea80 0202 	eor.w	r2, r0, r2
 8000322:	ea81 0303 	eor.w	r3, r1, r3
 8000326:	2d36      	cmp	r5, #54	@ 0x36
 8000328:	bf88      	it	hi
 800032a:	bd30      	pophi	{r4, r5, pc}
 800032c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000330:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000334:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000338:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800033c:	d002      	beq.n	8000344 <__adddf3+0x70>
 800033e:	4240      	negs	r0, r0
 8000340:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000344:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000348:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800034c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000350:	d002      	beq.n	8000358 <__adddf3+0x84>
 8000352:	4252      	negs	r2, r2
 8000354:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000358:	ea94 0f05 	teq	r4, r5
 800035c:	f000 80a7 	beq.w	80004ae <__adddf3+0x1da>
 8000360:	f1a4 0401 	sub.w	r4, r4, #1
 8000364:	f1d5 0e20 	rsbs	lr, r5, #32
 8000368:	db0d      	blt.n	8000386 <__adddf3+0xb2>
 800036a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800036e:	fa22 f205 	lsr.w	r2, r2, r5
 8000372:	1880      	adds	r0, r0, r2
 8000374:	f141 0100 	adc.w	r1, r1, #0
 8000378:	fa03 f20e 	lsl.w	r2, r3, lr
 800037c:	1880      	adds	r0, r0, r2
 800037e:	fa43 f305 	asr.w	r3, r3, r5
 8000382:	4159      	adcs	r1, r3
 8000384:	e00e      	b.n	80003a4 <__adddf3+0xd0>
 8000386:	f1a5 0520 	sub.w	r5, r5, #32
 800038a:	f10e 0e20 	add.w	lr, lr, #32
 800038e:	2a01      	cmp	r2, #1
 8000390:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000394:	bf28      	it	cs
 8000396:	f04c 0c02 	orrcs.w	ip, ip, #2
 800039a:	fa43 f305 	asr.w	r3, r3, r5
 800039e:	18c0      	adds	r0, r0, r3
 80003a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a8:	d507      	bpl.n	80003ba <__adddf3+0xe6>
 80003aa:	f04f 0e00 	mov.w	lr, #0
 80003ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80003b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80003ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003be:	d31b      	bcc.n	80003f8 <__adddf3+0x124>
 80003c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003c4:	d30c      	bcc.n	80003e0 <__adddf3+0x10c>
 80003c6:	0849      	lsrs	r1, r1, #1
 80003c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d0:	f104 0401 	add.w	r4, r4, #1
 80003d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003dc:	f080 809a 	bcs.w	8000514 <__adddf3+0x240>
 80003e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003e4:	bf08      	it	eq
 80003e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003ea:	f150 0000 	adcs.w	r0, r0, #0
 80003ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003f2:	ea41 0105 	orr.w	r1, r1, r5
 80003f6:	bd30      	pop	{r4, r5, pc}
 80003f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003fc:	4140      	adcs	r0, r0
 80003fe:	eb41 0101 	adc.w	r1, r1, r1
 8000402:	3c01      	subs	r4, #1
 8000404:	bf28      	it	cs
 8000406:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800040a:	d2e9      	bcs.n	80003e0 <__adddf3+0x10c>
 800040c:	f091 0f00 	teq	r1, #0
 8000410:	bf04      	itt	eq
 8000412:	4601      	moveq	r1, r0
 8000414:	2000      	moveq	r0, #0
 8000416:	fab1 f381 	clz	r3, r1
 800041a:	bf08      	it	eq
 800041c:	3320      	addeq	r3, #32
 800041e:	f1a3 030b 	sub.w	r3, r3, #11
 8000422:	f1b3 0220 	subs.w	r2, r3, #32
 8000426:	da0c      	bge.n	8000442 <__adddf3+0x16e>
 8000428:	320c      	adds	r2, #12
 800042a:	dd08      	ble.n	800043e <__adddf3+0x16a>
 800042c:	f102 0c14 	add.w	ip, r2, #20
 8000430:	f1c2 020c 	rsb	r2, r2, #12
 8000434:	fa01 f00c 	lsl.w	r0, r1, ip
 8000438:	fa21 f102 	lsr.w	r1, r1, r2
 800043c:	e00c      	b.n	8000458 <__adddf3+0x184>
 800043e:	f102 0214 	add.w	r2, r2, #20
 8000442:	bfd8      	it	le
 8000444:	f1c2 0c20 	rsble	ip, r2, #32
 8000448:	fa01 f102 	lsl.w	r1, r1, r2
 800044c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000450:	bfdc      	itt	le
 8000452:	ea41 010c 	orrle.w	r1, r1, ip
 8000456:	4090      	lslle	r0, r2
 8000458:	1ae4      	subs	r4, r4, r3
 800045a:	bfa2      	ittt	ge
 800045c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000460:	4329      	orrge	r1, r5
 8000462:	bd30      	popge	{r4, r5, pc}
 8000464:	ea6f 0404 	mvn.w	r4, r4
 8000468:	3c1f      	subs	r4, #31
 800046a:	da1c      	bge.n	80004a6 <__adddf3+0x1d2>
 800046c:	340c      	adds	r4, #12
 800046e:	dc0e      	bgt.n	800048e <__adddf3+0x1ba>
 8000470:	f104 0414 	add.w	r4, r4, #20
 8000474:	f1c4 0220 	rsb	r2, r4, #32
 8000478:	fa20 f004 	lsr.w	r0, r0, r4
 800047c:	fa01 f302 	lsl.w	r3, r1, r2
 8000480:	ea40 0003 	orr.w	r0, r0, r3
 8000484:	fa21 f304 	lsr.w	r3, r1, r4
 8000488:	ea45 0103 	orr.w	r1, r5, r3
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	f1c4 040c 	rsb	r4, r4, #12
 8000492:	f1c4 0220 	rsb	r2, r4, #32
 8000496:	fa20 f002 	lsr.w	r0, r0, r2
 800049a:	fa01 f304 	lsl.w	r3, r1, r4
 800049e:	ea40 0003 	orr.w	r0, r0, r3
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	fa21 f004 	lsr.w	r0, r1, r4
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	f094 0f00 	teq	r4, #0
 80004b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004b6:	bf06      	itte	eq
 80004b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004bc:	3401      	addeq	r4, #1
 80004be:	3d01      	subne	r5, #1
 80004c0:	e74e      	b.n	8000360 <__adddf3+0x8c>
 80004c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004c6:	bf18      	it	ne
 80004c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004cc:	d029      	beq.n	8000522 <__adddf3+0x24e>
 80004ce:	ea94 0f05 	teq	r4, r5
 80004d2:	bf08      	it	eq
 80004d4:	ea90 0f02 	teqeq	r0, r2
 80004d8:	d005      	beq.n	80004e6 <__adddf3+0x212>
 80004da:	ea54 0c00 	orrs.w	ip, r4, r0
 80004de:	bf04      	itt	eq
 80004e0:	4619      	moveq	r1, r3
 80004e2:	4610      	moveq	r0, r2
 80004e4:	bd30      	pop	{r4, r5, pc}
 80004e6:	ea91 0f03 	teq	r1, r3
 80004ea:	bf1e      	ittt	ne
 80004ec:	2100      	movne	r1, #0
 80004ee:	2000      	movne	r0, #0
 80004f0:	bd30      	popne	{r4, r5, pc}
 80004f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004f6:	d105      	bne.n	8000504 <__adddf3+0x230>
 80004f8:	0040      	lsls	r0, r0, #1
 80004fa:	4149      	adcs	r1, r1
 80004fc:	bf28      	it	cs
 80004fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000502:	bd30      	pop	{r4, r5, pc}
 8000504:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000508:	bf3c      	itt	cc
 800050a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800050e:	bd30      	popcc	{r4, r5, pc}
 8000510:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000514:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000518:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800051c:	f04f 0000 	mov.w	r0, #0
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000526:	bf1a      	itte	ne
 8000528:	4619      	movne	r1, r3
 800052a:	4610      	movne	r0, r2
 800052c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000530:	bf1c      	itt	ne
 8000532:	460b      	movne	r3, r1
 8000534:	4602      	movne	r2, r0
 8000536:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800053a:	bf06      	itte	eq
 800053c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000540:	ea91 0f03 	teqeq	r1, r3
 8000544:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	bf00      	nop

0800054c <__aeabi_ui2d>:
 800054c:	f090 0f00 	teq	r0, #0
 8000550:	bf04      	itt	eq
 8000552:	2100      	moveq	r1, #0
 8000554:	4770      	bxeq	lr
 8000556:	b530      	push	{r4, r5, lr}
 8000558:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800055c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000560:	f04f 0500 	mov.w	r5, #0
 8000564:	f04f 0100 	mov.w	r1, #0
 8000568:	e750      	b.n	800040c <__adddf3+0x138>
 800056a:	bf00      	nop

0800056c <__aeabi_i2d>:
 800056c:	f090 0f00 	teq	r0, #0
 8000570:	bf04      	itt	eq
 8000572:	2100      	moveq	r1, #0
 8000574:	4770      	bxeq	lr
 8000576:	b530      	push	{r4, r5, lr}
 8000578:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800057c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000580:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000584:	bf48      	it	mi
 8000586:	4240      	negmi	r0, r0
 8000588:	f04f 0100 	mov.w	r1, #0
 800058c:	e73e      	b.n	800040c <__adddf3+0x138>
 800058e:	bf00      	nop

08000590 <__aeabi_f2d>:
 8000590:	0042      	lsls	r2, r0, #1
 8000592:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000596:	ea4f 0131 	mov.w	r1, r1, rrx
 800059a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800059e:	bf1f      	itttt	ne
 80005a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005ac:	4770      	bxne	lr
 80005ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005b2:	bf08      	it	eq
 80005b4:	4770      	bxeq	lr
 80005b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005ba:	bf04      	itt	eq
 80005bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c0:	4770      	bxeq	lr
 80005c2:	b530      	push	{r4, r5, lr}
 80005c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d0:	e71c      	b.n	800040c <__adddf3+0x138>
 80005d2:	bf00      	nop

080005d4 <__aeabi_ul2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f04f 0500 	mov.w	r5, #0
 80005e2:	e00a      	b.n	80005fa <__aeabi_l2d+0x16>

080005e4 <__aeabi_l2d>:
 80005e4:	ea50 0201 	orrs.w	r2, r0, r1
 80005e8:	bf08      	it	eq
 80005ea:	4770      	bxeq	lr
 80005ec:	b530      	push	{r4, r5, lr}
 80005ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005f2:	d502      	bpl.n	80005fa <__aeabi_l2d+0x16>
 80005f4:	4240      	negs	r0, r0
 80005f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000602:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000606:	f43f aed8 	beq.w	80003ba <__adddf3+0xe6>
 800060a:	f04f 0203 	mov.w	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000622:	f1c2 0320 	rsb	r3, r2, #32
 8000626:	fa00 fc03 	lsl.w	ip, r0, r3
 800062a:	fa20 f002 	lsr.w	r0, r0, r2
 800062e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000632:	ea40 000e 	orr.w	r0, r0, lr
 8000636:	fa21 f102 	lsr.w	r1, r1, r2
 800063a:	4414      	add	r4, r2
 800063c:	e6bd      	b.n	80003ba <__adddf3+0xe6>
 800063e:	bf00      	nop

08000640 <__aeabi_dmul>:
 8000640:	b570      	push	{r4, r5, r6, lr}
 8000642:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000646:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800064a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800064e:	bf1d      	ittte	ne
 8000650:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000654:	ea94 0f0c 	teqne	r4, ip
 8000658:	ea95 0f0c 	teqne	r5, ip
 800065c:	f000 f8de 	bleq	800081c <__aeabi_dmul+0x1dc>
 8000660:	442c      	add	r4, r5
 8000662:	ea81 0603 	eor.w	r6, r1, r3
 8000666:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800066a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800066e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000672:	bf18      	it	ne
 8000674:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000678:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800067c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000680:	d038      	beq.n	80006f4 <__aeabi_dmul+0xb4>
 8000682:	fba0 ce02 	umull	ip, lr, r0, r2
 8000686:	f04f 0500 	mov.w	r5, #0
 800068a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800068e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000692:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000696:	f04f 0600 	mov.w	r6, #0
 800069a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800069e:	f09c 0f00 	teq	ip, #0
 80006a2:	bf18      	it	ne
 80006a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006b4:	d204      	bcs.n	80006c0 <__aeabi_dmul+0x80>
 80006b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006ba:	416d      	adcs	r5, r5
 80006bc:	eb46 0606 	adc.w	r6, r6, r6
 80006c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d8:	bf88      	it	hi
 80006da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006de:	d81e      	bhi.n	800071e <__aeabi_dmul+0xde>
 80006e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006e4:	bf08      	it	eq
 80006e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ea:	f150 0000 	adcs.w	r0, r0, #0
 80006ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f8:	ea46 0101 	orr.w	r1, r6, r1
 80006fc:	ea40 0002 	orr.w	r0, r0, r2
 8000700:	ea81 0103 	eor.w	r1, r1, r3
 8000704:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000708:	bfc2      	ittt	gt
 800070a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800070e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000712:	bd70      	popgt	{r4, r5, r6, pc}
 8000714:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000718:	f04f 0e00 	mov.w	lr, #0
 800071c:	3c01      	subs	r4, #1
 800071e:	f300 80ab 	bgt.w	8000878 <__aeabi_dmul+0x238>
 8000722:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000726:	bfde      	ittt	le
 8000728:	2000      	movle	r0, #0
 800072a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800072e:	bd70      	pople	{r4, r5, r6, pc}
 8000730:	f1c4 0400 	rsb	r4, r4, #0
 8000734:	3c20      	subs	r4, #32
 8000736:	da35      	bge.n	80007a4 <__aeabi_dmul+0x164>
 8000738:	340c      	adds	r4, #12
 800073a:	dc1b      	bgt.n	8000774 <__aeabi_dmul+0x134>
 800073c:	f104 0414 	add.w	r4, r4, #20
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f305 	lsl.w	r3, r0, r5
 8000748:	fa20 f004 	lsr.w	r0, r0, r4
 800074c:	fa01 f205 	lsl.w	r2, r1, r5
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000758:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800075c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000760:	fa21 f604 	lsr.w	r6, r1, r4
 8000764:	eb42 0106 	adc.w	r1, r2, r6
 8000768:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800076c:	bf08      	it	eq
 800076e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000772:	bd70      	pop	{r4, r5, r6, pc}
 8000774:	f1c4 040c 	rsb	r4, r4, #12
 8000778:	f1c4 0520 	rsb	r5, r4, #32
 800077c:	fa00 f304 	lsl.w	r3, r0, r4
 8000780:	fa20 f005 	lsr.w	r0, r0, r5
 8000784:	fa01 f204 	lsl.w	r2, r1, r4
 8000788:	ea40 0002 	orr.w	r0, r0, r2
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000794:	f141 0100 	adc.w	r1, r1, #0
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f1c4 0520 	rsb	r5, r4, #32
 80007a8:	fa00 f205 	lsl.w	r2, r0, r5
 80007ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b0:	fa20 f304 	lsr.w	r3, r0, r4
 80007b4:	fa01 f205 	lsl.w	r2, r1, r5
 80007b8:	ea43 0302 	orr.w	r3, r3, r2
 80007bc:	fa21 f004 	lsr.w	r0, r1, r4
 80007c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007c4:	fa21 f204 	lsr.w	r2, r1, r4
 80007c8:	ea20 0002 	bic.w	r0, r0, r2
 80007cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007d4:	bf08      	it	eq
 80007d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007da:	bd70      	pop	{r4, r5, r6, pc}
 80007dc:	f094 0f00 	teq	r4, #0
 80007e0:	d10f      	bne.n	8000802 <__aeabi_dmul+0x1c2>
 80007e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007e6:	0040      	lsls	r0, r0, #1
 80007e8:	eb41 0101 	adc.w	r1, r1, r1
 80007ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f0:	bf08      	it	eq
 80007f2:	3c01      	subeq	r4, #1
 80007f4:	d0f7      	beq.n	80007e6 <__aeabi_dmul+0x1a6>
 80007f6:	ea41 0106 	orr.w	r1, r1, r6
 80007fa:	f095 0f00 	teq	r5, #0
 80007fe:	bf18      	it	ne
 8000800:	4770      	bxne	lr
 8000802:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000806:	0052      	lsls	r2, r2, #1
 8000808:	eb43 0303 	adc.w	r3, r3, r3
 800080c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000810:	bf08      	it	eq
 8000812:	3d01      	subeq	r5, #1
 8000814:	d0f7      	beq.n	8000806 <__aeabi_dmul+0x1c6>
 8000816:	ea43 0306 	orr.w	r3, r3, r6
 800081a:	4770      	bx	lr
 800081c:	ea94 0f0c 	teq	r4, ip
 8000820:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000824:	bf18      	it	ne
 8000826:	ea95 0f0c 	teqne	r5, ip
 800082a:	d00c      	beq.n	8000846 <__aeabi_dmul+0x206>
 800082c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000830:	bf18      	it	ne
 8000832:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000836:	d1d1      	bne.n	80007dc <__aeabi_dmul+0x19c>
 8000838:	ea81 0103 	eor.w	r1, r1, r3
 800083c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000840:	f04f 0000 	mov.w	r0, #0
 8000844:	bd70      	pop	{r4, r5, r6, pc}
 8000846:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800084a:	bf06      	itte	eq
 800084c:	4610      	moveq	r0, r2
 800084e:	4619      	moveq	r1, r3
 8000850:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000854:	d019      	beq.n	800088a <__aeabi_dmul+0x24a>
 8000856:	ea94 0f0c 	teq	r4, ip
 800085a:	d102      	bne.n	8000862 <__aeabi_dmul+0x222>
 800085c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000860:	d113      	bne.n	800088a <__aeabi_dmul+0x24a>
 8000862:	ea95 0f0c 	teq	r5, ip
 8000866:	d105      	bne.n	8000874 <__aeabi_dmul+0x234>
 8000868:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800086c:	bf1c      	itt	ne
 800086e:	4610      	movne	r0, r2
 8000870:	4619      	movne	r1, r3
 8000872:	d10a      	bne.n	800088a <__aeabi_dmul+0x24a>
 8000874:	ea81 0103 	eor.w	r1, r1, r3
 8000878:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800087c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000880:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000884:	f04f 0000 	mov.w	r0, #0
 8000888:	bd70      	pop	{r4, r5, r6, pc}
 800088a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800088e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000892:	bd70      	pop	{r4, r5, r6, pc}

08000894 <__aeabi_ddiv>:
 8000894:	b570      	push	{r4, r5, r6, lr}
 8000896:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800089a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800089e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008a2:	bf1d      	ittte	ne
 80008a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a8:	ea94 0f0c 	teqne	r4, ip
 80008ac:	ea95 0f0c 	teqne	r5, ip
 80008b0:	f000 f8a7 	bleq	8000a02 <__aeabi_ddiv+0x16e>
 80008b4:	eba4 0405 	sub.w	r4, r4, r5
 80008b8:	ea81 0e03 	eor.w	lr, r1, r3
 80008bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008c4:	f000 8088 	beq.w	80009d8 <__aeabi_ddiv+0x144>
 80008c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008ec:	429d      	cmp	r5, r3
 80008ee:	bf08      	it	eq
 80008f0:	4296      	cmpeq	r6, r2
 80008f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008fa:	d202      	bcs.n	8000902 <__aeabi_ddiv+0x6e>
 80008fc:	085b      	lsrs	r3, r3, #1
 80008fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000902:	1ab6      	subs	r6, r6, r2
 8000904:	eb65 0503 	sbc.w	r5, r5, r3
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000912:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 000c 	orrcs.w	r0, r0, ip
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000970:	ea55 0e06 	orrs.w	lr, r5, r6
 8000974:	d018      	beq.n	80009a8 <__aeabi_ddiv+0x114>
 8000976:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800097a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800097e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000982:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000986:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800098a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800098e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000992:	d1c0      	bne.n	8000916 <__aeabi_ddiv+0x82>
 8000994:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000998:	d10b      	bne.n	80009b2 <__aeabi_ddiv+0x11e>
 800099a:	ea41 0100 	orr.w	r1, r1, r0
 800099e:	f04f 0000 	mov.w	r0, #0
 80009a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009a6:	e7b6      	b.n	8000916 <__aeabi_ddiv+0x82>
 80009a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009ac:	bf04      	itt	eq
 80009ae:	4301      	orreq	r1, r0
 80009b0:	2000      	moveq	r0, #0
 80009b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009b6:	bf88      	it	hi
 80009b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009bc:	f63f aeaf 	bhi.w	800071e <__aeabi_dmul+0xde>
 80009c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009c4:	bf04      	itt	eq
 80009c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ce:	f150 0000 	adcs.w	r0, r0, #0
 80009d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	pop	{r4, r5, r6, pc}
 80009d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009e4:	bfc2      	ittt	gt
 80009e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	popgt	{r4, r5, r6, pc}
 80009f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009f4:	f04f 0e00 	mov.w	lr, #0
 80009f8:	3c01      	subs	r4, #1
 80009fa:	e690      	b.n	800071e <__aeabi_dmul+0xde>
 80009fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000a00:	e68d      	b.n	800071e <__aeabi_dmul+0xde>
 8000a02:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a06:	ea94 0f0c 	teq	r4, ip
 8000a0a:	bf08      	it	eq
 8000a0c:	ea95 0f0c 	teqeq	r5, ip
 8000a10:	f43f af3b 	beq.w	800088a <__aeabi_dmul+0x24a>
 8000a14:	ea94 0f0c 	teq	r4, ip
 8000a18:	d10a      	bne.n	8000a30 <__aeabi_ddiv+0x19c>
 8000a1a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a1e:	f47f af34 	bne.w	800088a <__aeabi_dmul+0x24a>
 8000a22:	ea95 0f0c 	teq	r5, ip
 8000a26:	f47f af25 	bne.w	8000874 <__aeabi_dmul+0x234>
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	e72c      	b.n	800088a <__aeabi_dmul+0x24a>
 8000a30:	ea95 0f0c 	teq	r5, ip
 8000a34:	d106      	bne.n	8000a44 <__aeabi_ddiv+0x1b0>
 8000a36:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a3a:	f43f aefd 	beq.w	8000838 <__aeabi_dmul+0x1f8>
 8000a3e:	4610      	mov	r0, r2
 8000a40:	4619      	mov	r1, r3
 8000a42:	e722      	b.n	800088a <__aeabi_dmul+0x24a>
 8000a44:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a4e:	f47f aec5 	bne.w	80007dc <__aeabi_dmul+0x19c>
 8000a52:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a56:	f47f af0d 	bne.w	8000874 <__aeabi_dmul+0x234>
 8000a5a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a5e:	f47f aeeb 	bne.w	8000838 <__aeabi_dmul+0x1f8>
 8000a62:	e712      	b.n	800088a <__aeabi_dmul+0x24a>

08000a64 <__gedf2>:
 8000a64:	f04f 3cff 	mov.w	ip, #4294967295
 8000a68:	e006      	b.n	8000a78 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__ledf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	e002      	b.n	8000a78 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__cmpdf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	bf18      	it	ne
 8000a8a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a8e:	d01b      	beq.n	8000ac8 <__cmpdf2+0x54>
 8000a90:	b001      	add	sp, #4
 8000a92:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a96:	bf0c      	ite	eq
 8000a98:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a9c:	ea91 0f03 	teqne	r1, r3
 8000aa0:	bf02      	ittt	eq
 8000aa2:	ea90 0f02 	teqeq	r0, r2
 8000aa6:	2000      	moveq	r0, #0
 8000aa8:	4770      	bxeq	lr
 8000aaa:	f110 0f00 	cmn.w	r0, #0
 8000aae:	ea91 0f03 	teq	r1, r3
 8000ab2:	bf58      	it	pl
 8000ab4:	4299      	cmppl	r1, r3
 8000ab6:	bf08      	it	eq
 8000ab8:	4290      	cmpeq	r0, r2
 8000aba:	bf2c      	ite	cs
 8000abc:	17d8      	asrcs	r0, r3, #31
 8000abe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ac2:	f040 0001 	orr.w	r0, r0, #1
 8000ac6:	4770      	bx	lr
 8000ac8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000acc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad0:	d102      	bne.n	8000ad8 <__cmpdf2+0x64>
 8000ad2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ad6:	d107      	bne.n	8000ae8 <__cmpdf2+0x74>
 8000ad8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000adc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae0:	d1d6      	bne.n	8000a90 <__cmpdf2+0x1c>
 8000ae2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ae6:	d0d3      	beq.n	8000a90 <__cmpdf2+0x1c>
 8000ae8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop

08000af0 <__aeabi_cdrcmple>:
 8000af0:	4684      	mov	ip, r0
 8000af2:	4610      	mov	r0, r2
 8000af4:	4662      	mov	r2, ip
 8000af6:	468c      	mov	ip, r1
 8000af8:	4619      	mov	r1, r3
 8000afa:	4663      	mov	r3, ip
 8000afc:	e000      	b.n	8000b00 <__aeabi_cdcmpeq>
 8000afe:	bf00      	nop

08000b00 <__aeabi_cdcmpeq>:
 8000b00:	b501      	push	{r0, lr}
 8000b02:	f7ff ffb7 	bl	8000a74 <__cmpdf2>
 8000b06:	2800      	cmp	r0, #0
 8000b08:	bf48      	it	mi
 8000b0a:	f110 0f00 	cmnmi.w	r0, #0
 8000b0e:	bd01      	pop	{r0, pc}

08000b10 <__aeabi_dcmpeq>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff fff4 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b18:	bf0c      	ite	eq
 8000b1a:	2001      	moveq	r0, #1
 8000b1c:	2000      	movne	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmplt>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffea 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b2c:	bf34      	ite	cc
 8000b2e:	2001      	movcc	r0, #1
 8000b30:	2000      	movcs	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmple>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffe0 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b40:	bf94      	ite	ls
 8000b42:	2001      	movls	r0, #1
 8000b44:	2000      	movhi	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpge>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffce 	bl	8000af0 <__aeabi_cdrcmple>
 8000b54:	bf94      	ite	ls
 8000b56:	2001      	movls	r0, #1
 8000b58:	2000      	movhi	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmpgt>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffc4 	bl	8000af0 <__aeabi_cdrcmple>
 8000b68:	bf34      	ite	cc
 8000b6a:	2001      	movcc	r0, #1
 8000b6c:	2000      	movcs	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpun>:
 8000b74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b7c:	d102      	bne.n	8000b84 <__aeabi_dcmpun+0x10>
 8000b7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b82:	d10a      	bne.n	8000b9a <__aeabi_dcmpun+0x26>
 8000b84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b8c:	d102      	bne.n	8000b94 <__aeabi_dcmpun+0x20>
 8000b8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b92:	d102      	bne.n	8000b9a <__aeabi_dcmpun+0x26>
 8000b94:	f04f 0000 	mov.w	r0, #0
 8000b98:	4770      	bx	lr
 8000b9a:	f04f 0001 	mov.w	r0, #1
 8000b9e:	4770      	bx	lr

08000ba0 <__aeabi_d2iz>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba8:	d215      	bcs.n	8000bd6 <__aeabi_d2iz+0x36>
 8000baa:	d511      	bpl.n	8000bd0 <__aeabi_d2iz+0x30>
 8000bac:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bb4:	d912      	bls.n	8000bdc <__aeabi_d2iz+0x3c>
 8000bb6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bba:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bbe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bc2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bc6:	fa23 f002 	lsr.w	r0, r3, r2
 8000bca:	bf18      	it	ne
 8000bcc:	4240      	negne	r0, r0
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d105      	bne.n	8000be8 <__aeabi_d2iz+0x48>
 8000bdc:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be0:	bf08      	it	eq
 8000be2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop

08000bf0 <__aeabi_d2f>:
 8000bf0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bf4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf8:	bf24      	itt	cs
 8000bfa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bfe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c02:	d90d      	bls.n	8000c20 <__aeabi_d2f+0x30>
 8000c04:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c08:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c0c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c10:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c14:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c18:	bf08      	it	eq
 8000c1a:	f020 0001 	biceq.w	r0, r0, #1
 8000c1e:	4770      	bx	lr
 8000c20:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c24:	d121      	bne.n	8000c6a <__aeabi_d2f+0x7a>
 8000c26:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c2a:	bfbc      	itt	lt
 8000c2c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c30:	4770      	bxlt	lr
 8000c32:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c36:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c3a:	f1c2 0218 	rsb	r2, r2, #24
 8000c3e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c42:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c46:	fa20 f002 	lsr.w	r0, r0, r2
 8000c4a:	bf18      	it	ne
 8000c4c:	f040 0001 	orrne.w	r0, r0, #1
 8000c50:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c54:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c58:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c5c:	ea40 000c 	orr.w	r0, r0, ip
 8000c60:	fa23 f302 	lsr.w	r3, r3, r2
 8000c64:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c68:	e7cc      	b.n	8000c04 <__aeabi_d2f+0x14>
 8000c6a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c6e:	d107      	bne.n	8000c80 <__aeabi_d2f+0x90>
 8000c70:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c74:	bf1e      	ittt	ne
 8000c76:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c7a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c7e:	4770      	bxne	lr
 8000c80:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c84:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c88:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c8c:	4770      	bx	lr
 8000c8e:	bf00      	nop

08000c90 <__aeabi_frsub>:
 8000c90:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000c94:	e002      	b.n	8000c9c <__addsf3>
 8000c96:	bf00      	nop

08000c98 <__aeabi_fsub>:
 8000c98:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000c9c <__addsf3>:
 8000c9c:	0042      	lsls	r2, r0, #1
 8000c9e:	bf1f      	itttt	ne
 8000ca0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ca4:	ea92 0f03 	teqne	r2, r3
 8000ca8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000cac:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cb0:	d06a      	beq.n	8000d88 <__addsf3+0xec>
 8000cb2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000cb6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000cba:	bfc1      	itttt	gt
 8000cbc:	18d2      	addgt	r2, r2, r3
 8000cbe:	4041      	eorgt	r1, r0
 8000cc0:	4048      	eorgt	r0, r1
 8000cc2:	4041      	eorgt	r1, r0
 8000cc4:	bfb8      	it	lt
 8000cc6:	425b      	neglt	r3, r3
 8000cc8:	2b19      	cmp	r3, #25
 8000cca:	bf88      	it	hi
 8000ccc:	4770      	bxhi	lr
 8000cce:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000cd2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd6:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000cda:	bf18      	it	ne
 8000cdc:	4240      	negne	r0, r0
 8000cde:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ce2:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000ce6:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000cea:	bf18      	it	ne
 8000cec:	4249      	negne	r1, r1
 8000cee:	ea92 0f03 	teq	r2, r3
 8000cf2:	d03f      	beq.n	8000d74 <__addsf3+0xd8>
 8000cf4:	f1a2 0201 	sub.w	r2, r2, #1
 8000cf8:	fa41 fc03 	asr.w	ip, r1, r3
 8000cfc:	eb10 000c 	adds.w	r0, r0, ip
 8000d00:	f1c3 0320 	rsb	r3, r3, #32
 8000d04:	fa01 f103 	lsl.w	r1, r1, r3
 8000d08:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d0c:	d502      	bpl.n	8000d14 <__addsf3+0x78>
 8000d0e:	4249      	negs	r1, r1
 8000d10:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d14:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000d18:	d313      	bcc.n	8000d42 <__addsf3+0xa6>
 8000d1a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000d1e:	d306      	bcc.n	8000d2e <__addsf3+0x92>
 8000d20:	0840      	lsrs	r0, r0, #1
 8000d22:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d26:	f102 0201 	add.w	r2, r2, #1
 8000d2a:	2afe      	cmp	r2, #254	@ 0xfe
 8000d2c:	d251      	bcs.n	8000dd2 <__addsf3+0x136>
 8000d2e:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000d32:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d36:	bf08      	it	eq
 8000d38:	f020 0001 	biceq.w	r0, r0, #1
 8000d3c:	ea40 0003 	orr.w	r0, r0, r3
 8000d40:	4770      	bx	lr
 8000d42:	0049      	lsls	r1, r1, #1
 8000d44:	eb40 0000 	adc.w	r0, r0, r0
 8000d48:	3a01      	subs	r2, #1
 8000d4a:	bf28      	it	cs
 8000d4c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000d50:	d2ed      	bcs.n	8000d2e <__addsf3+0x92>
 8000d52:	fab0 fc80 	clz	ip, r0
 8000d56:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d5a:	ebb2 020c 	subs.w	r2, r2, ip
 8000d5e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d62:	bfaa      	itet	ge
 8000d64:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d68:	4252      	neglt	r2, r2
 8000d6a:	4318      	orrge	r0, r3
 8000d6c:	bfbc      	itt	lt
 8000d6e:	40d0      	lsrlt	r0, r2
 8000d70:	4318      	orrlt	r0, r3
 8000d72:	4770      	bx	lr
 8000d74:	f092 0f00 	teq	r2, #0
 8000d78:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000d7c:	bf06      	itte	eq
 8000d7e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000d82:	3201      	addeq	r2, #1
 8000d84:	3b01      	subne	r3, #1
 8000d86:	e7b5      	b.n	8000cf4 <__addsf3+0x58>
 8000d88:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d8c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d90:	bf18      	it	ne
 8000d92:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d96:	d021      	beq.n	8000ddc <__addsf3+0x140>
 8000d98:	ea92 0f03 	teq	r2, r3
 8000d9c:	d004      	beq.n	8000da8 <__addsf3+0x10c>
 8000d9e:	f092 0f00 	teq	r2, #0
 8000da2:	bf08      	it	eq
 8000da4:	4608      	moveq	r0, r1
 8000da6:	4770      	bx	lr
 8000da8:	ea90 0f01 	teq	r0, r1
 8000dac:	bf1c      	itt	ne
 8000dae:	2000      	movne	r0, #0
 8000db0:	4770      	bxne	lr
 8000db2:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000db6:	d104      	bne.n	8000dc2 <__addsf3+0x126>
 8000db8:	0040      	lsls	r0, r0, #1
 8000dba:	bf28      	it	cs
 8000dbc:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000dc6:	bf3c      	itt	cc
 8000dc8:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000dcc:	4770      	bxcc	lr
 8000dce:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000dd2:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000dd6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dda:	4770      	bx	lr
 8000ddc:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000de0:	bf16      	itet	ne
 8000de2:	4608      	movne	r0, r1
 8000de4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000de8:	4601      	movne	r1, r0
 8000dea:	0242      	lsls	r2, r0, #9
 8000dec:	bf06      	itte	eq
 8000dee:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000df2:	ea90 0f01 	teqeq	r0, r1
 8000df6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000dfa:	4770      	bx	lr

08000dfc <__aeabi_ui2f>:
 8000dfc:	f04f 0300 	mov.w	r3, #0
 8000e00:	e004      	b.n	8000e0c <__aeabi_i2f+0x8>
 8000e02:	bf00      	nop

08000e04 <__aeabi_i2f>:
 8000e04:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000e08:	bf48      	it	mi
 8000e0a:	4240      	negmi	r0, r0
 8000e0c:	ea5f 0c00 	movs.w	ip, r0
 8000e10:	bf08      	it	eq
 8000e12:	4770      	bxeq	lr
 8000e14:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000e18:	4601      	mov	r1, r0
 8000e1a:	f04f 0000 	mov.w	r0, #0
 8000e1e:	e01c      	b.n	8000e5a <__aeabi_l2f+0x2a>

08000e20 <__aeabi_ul2f>:
 8000e20:	ea50 0201 	orrs.w	r2, r0, r1
 8000e24:	bf08      	it	eq
 8000e26:	4770      	bxeq	lr
 8000e28:	f04f 0300 	mov.w	r3, #0
 8000e2c:	e00a      	b.n	8000e44 <__aeabi_l2f+0x14>
 8000e2e:	bf00      	nop

08000e30 <__aeabi_l2f>:
 8000e30:	ea50 0201 	orrs.w	r2, r0, r1
 8000e34:	bf08      	it	eq
 8000e36:	4770      	bxeq	lr
 8000e38:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000e3c:	d502      	bpl.n	8000e44 <__aeabi_l2f+0x14>
 8000e3e:	4240      	negs	r0, r0
 8000e40:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e44:	ea5f 0c01 	movs.w	ip, r1
 8000e48:	bf02      	ittt	eq
 8000e4a:	4684      	moveq	ip, r0
 8000e4c:	4601      	moveq	r1, r0
 8000e4e:	2000      	moveq	r0, #0
 8000e50:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000e54:	bf08      	it	eq
 8000e56:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000e5a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000e5e:	fabc f28c 	clz	r2, ip
 8000e62:	3a08      	subs	r2, #8
 8000e64:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e68:	db10      	blt.n	8000e8c <__aeabi_l2f+0x5c>
 8000e6a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e6e:	4463      	add	r3, ip
 8000e70:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e74:	f1c2 0220 	rsb	r2, r2, #32
 8000e78:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000e7c:	fa20 f202 	lsr.w	r2, r0, r2
 8000e80:	eb43 0002 	adc.w	r0, r3, r2
 8000e84:	bf08      	it	eq
 8000e86:	f020 0001 	biceq.w	r0, r0, #1
 8000e8a:	4770      	bx	lr
 8000e8c:	f102 0220 	add.w	r2, r2, #32
 8000e90:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e94:	f1c2 0220 	rsb	r2, r2, #32
 8000e98:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e9c:	fa21 f202 	lsr.w	r2, r1, r2
 8000ea0:	eb43 0002 	adc.w	r0, r3, r2
 8000ea4:	bf08      	it	eq
 8000ea6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_f2iz>:
 8000eac:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000eb0:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000eb4:	d30f      	bcc.n	8000ed6 <__aeabi_f2iz+0x2a>
 8000eb6:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000eba:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000ebe:	d90d      	bls.n	8000edc <__aeabi_f2iz+0x30>
 8000ec0:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000ec4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ec8:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000ecc:	fa23 f002 	lsr.w	r0, r3, r2
 8000ed0:	bf18      	it	ne
 8000ed2:	4240      	negne	r0, r0
 8000ed4:	4770      	bx	lr
 8000ed6:	f04f 0000 	mov.w	r0, #0
 8000eda:	4770      	bx	lr
 8000edc:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000ee0:	d101      	bne.n	8000ee6 <__aeabi_f2iz+0x3a>
 8000ee2:	0242      	lsls	r2, r0, #9
 8000ee4:	d105      	bne.n	8000ef2 <__aeabi_f2iz+0x46>
 8000ee6:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000eea:	bf08      	it	eq
 8000eec:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000ef0:	4770      	bx	lr
 8000ef2:	f04f 0000 	mov.w	r0, #0
 8000ef6:	4770      	bx	lr

08000ef8 <DHT22_SetPinOutput>:
#include "dht22.h"
#include "cmsis_os.h" // Bt buc:  dng osDelay v taskENTER_CRITICAL

// --- CC HM NI B (STATIC) ---

static void DHT22_SetPinOutput(DHT22_HandleTypeDef *dht) {
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b086      	sub	sp, #24
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f00:	f107 0308 	add.w	r3, r7, #8
 8000f04:	2200      	movs	r2, #0
 8000f06:	601a      	str	r2, [r3, #0]
 8000f08:	605a      	str	r2, [r3, #4]
 8000f0a:	609a      	str	r2, [r3, #8]
 8000f0c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Pin = dht->GPIO_Pin;
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	889b      	ldrh	r3, [r3, #4]
 8000f12:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f14:	2301      	movs	r3, #1
 8000f16:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f18:	2302      	movs	r3, #2
 8000f1a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(dht->GPIOx, &GPIO_InitStruct);
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	f107 0208 	add.w	r2, r7, #8
 8000f24:	4611      	mov	r1, r2
 8000f26:	4618      	mov	r0, r3
 8000f28:	f002 f974 	bl	8003214 <HAL_GPIO_Init>
}
 8000f2c:	bf00      	nop
 8000f2e:	3718      	adds	r7, #24
 8000f30:	46bd      	mov	sp, r7
 8000f32:	bd80      	pop	{r7, pc}

08000f34 <DHT22_SetPinInput>:

static void DHT22_SetPinInput(DHT22_HandleTypeDef *dht) {
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b086      	sub	sp, #24
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f3c:	f107 0308 	add.w	r3, r7, #8
 8000f40:	2200      	movs	r2, #0
 8000f42:	601a      	str	r2, [r3, #0]
 8000f44:	605a      	str	r2, [r3, #4]
 8000f46:	609a      	str	r2, [r3, #8]
 8000f48:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Pin = dht->GPIO_Pin;
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	889b      	ldrh	r3, [r3, #4]
 8000f4e:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f50:	2300      	movs	r3, #0
 8000f52:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f54:	2300      	movs	r3, #0
 8000f56:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(dht->GPIOx, &GPIO_InitStruct);
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	f107 0208 	add.w	r2, r7, #8
 8000f60:	4611      	mov	r1, r2
 8000f62:	4618      	mov	r0, r3
 8000f64:	f002 f956 	bl	8003214 <HAL_GPIO_Init>
}
 8000f68:	bf00      	nop
 8000f6a:	3718      	adds	r7, #24
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}

08000f70 <delay_us>:

// Hm delay micro-giy dng Timer phn cng
// Yu cu: Timer ny PHI c Start trong main() trc khi dng
static void delay_us(DHT22_HandleTypeDef *dht, uint16_t us) {
 8000f70:	b480      	push	{r7}
 8000f72:	b083      	sub	sp, #12
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
 8000f78:	460b      	mov	r3, r1
 8000f7a:	807b      	strh	r3, [r7, #2]
    __HAL_TIM_SET_COUNTER(dht->htim, 0);
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	689b      	ldr	r3, [r3, #8]
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	2200      	movs	r2, #0
 8000f84:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(dht->htim) < us);
 8000f86:	bf00      	nop
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	689b      	ldr	r3, [r3, #8]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000f90:	887b      	ldrh	r3, [r7, #2]
 8000f92:	429a      	cmp	r2, r3
 8000f94:	d3f8      	bcc.n	8000f88 <delay_us+0x18>
}
 8000f96:	bf00      	nop
 8000f98:	bf00      	nop
 8000f9a:	370c      	adds	r7, #12
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bc80      	pop	{r7}
 8000fa0:	4770      	bx	lr

08000fa2 <DHT22_Init>:

// --- CC HM PUBLIC ---

void DHT22_Init(DHT22_HandleTypeDef *dht) {
 8000fa2:	b580      	push	{r7, lr}
 8000fa4:	b082      	sub	sp, #8
 8000fa6:	af00      	add	r7, sp, #0
 8000fa8:	6078      	str	r0, [r7, #4]
    DHT22_SetPinOutput(dht);
 8000faa:	6878      	ldr	r0, [r7, #4]
 8000fac:	f7ff ffa4 	bl	8000ef8 <DHT22_SetPinOutput>
    HAL_GPIO_WritePin(dht->GPIOx, dht->GPIO_Pin, GPIO_PIN_SET);
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	6818      	ldr	r0, [r3, #0]
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	889b      	ldrh	r3, [r3, #4]
 8000fb8:	2201      	movs	r2, #1
 8000fba:	4619      	mov	r1, r3
 8000fbc:	f002 fac5 	bl	800354a <HAL_GPIO_WritePin>
}
 8000fc0:	bf00      	nop
 8000fc2:	3708      	adds	r7, #8
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}

08000fc8 <DHT22_Read>:

int DHT22_Read(DHT22_HandleTypeDef *dht, DHT22_Data_t *data) {
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b088      	sub	sp, #32
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
 8000fd0:	6039      	str	r1, [r7, #0]
    uint8_t bits[5] = {0};
 8000fd2:	f107 0308 	add.w	r3, r7, #8
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	601a      	str	r2, [r3, #0]
 8000fda:	711a      	strb	r2, [r3, #4]
    uint8_t byteIndex = 0, bitIndex = 7;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	77fb      	strb	r3, [r7, #31]
 8000fe0:	2307      	movs	r3, #7
 8000fe2:	77bb      	strb	r3, [r7, #30]
    uint32_t timeout = 0;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	61bb      	str	r3, [r7, #24]
    /* =========================================
       GIAI ON 1: GI TN HIU START
       (Khng cn kha ngt, dng osDelay  khng chim CPU)
       ========================================= */

    DHT22_SetPinOutput(dht);
 8000fe8:	6878      	ldr	r0, [r7, #4]
 8000fea:	f7ff ff85 	bl	8000ef8 <DHT22_SetPinOutput>
    HAL_GPIO_WritePin(dht->GPIOx, dht->GPIO_Pin, GPIO_PIN_RESET);
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	6818      	ldr	r0, [r3, #0]
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	889b      	ldrh	r3, [r3, #4]
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	f002 faa6 	bl	800354a <HAL_GPIO_WritePin>
    osDelay(2);
 8000ffe:	2002      	movs	r0, #2
 8001000:	f005 fcaf 	bl	8006962 <osDelay>
    HAL_GPIO_WritePin(dht->GPIOx, dht->GPIO_Pin, GPIO_PIN_SET);
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	6818      	ldr	r0, [r3, #0]
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	889b      	ldrh	r3, [r3, #4]
 800100c:	2201      	movs	r2, #1
 800100e:	4619      	mov	r1, r3
 8001010:	f002 fa9b 	bl	800354a <HAL_GPIO_WritePin>
    DHT22_SetPinInput(dht);
 8001014:	6878      	ldr	r0, [r7, #4]
 8001016:	f7ff ff8d 	bl	8000f34 <DHT22_SetPinInput>
    delay_us(dht, 30);
 800101a:	211e      	movs	r1, #30
 800101c:	6878      	ldr	r0, [r7, #4]
 800101e:	f7ff ffa7 	bl	8000f70 <delay_us>

    taskENTER_CRITICAL();
 8001022:	f009 f97b 	bl	800a31c <vPortEnterCritical>
    timeout = 0;
 8001026:	2300      	movs	r3, #0
 8001028:	61bb      	str	r3, [r7, #24]
    while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_SET) {
 800102a:	e009      	b.n	8001040 <DHT22_Read+0x78>
        //  Nu ch qu lu m khng thy phn hi th thot
        if (timeout++ > 1000) { taskEXIT_CRITICAL(); return 1; }
 800102c:	69bb      	ldr	r3, [r7, #24]
 800102e:	1c5a      	adds	r2, r3, #1
 8001030:	61ba      	str	r2, [r7, #24]
 8001032:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001036:	d903      	bls.n	8001040 <DHT22_Read+0x78>
 8001038:	f009 f9a0 	bl	800a37c <vPortExitCritical>
 800103c:	2301      	movs	r3, #1
 800103e:	e0d0      	b.n	80011e2 <DHT22_Read+0x21a>
    while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_SET) {
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681a      	ldr	r2, [r3, #0]
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	889b      	ldrh	r3, [r3, #4]
 8001048:	4619      	mov	r1, r3
 800104a:	4610      	mov	r0, r2
 800104c:	f002 fa66 	bl	800351c <HAL_GPIO_ReadPin>
 8001050:	4603      	mov	r3, r0
 8001052:	2b01      	cmp	r3, #1
 8001054:	d0ea      	beq.n	800102c <DHT22_Read+0x64>
    }

    timeout = 0;
 8001056:	2300      	movs	r3, #0
 8001058:	61bb      	str	r3, [r7, #24]
    while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_RESET) {
 800105a:	e009      	b.n	8001070 <DHT22_Read+0xa8>
        if (timeout++ > 1000) { taskEXIT_CRITICAL(); return 2; }
 800105c:	69bb      	ldr	r3, [r7, #24]
 800105e:	1c5a      	adds	r2, r3, #1
 8001060:	61ba      	str	r2, [r7, #24]
 8001062:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001066:	d903      	bls.n	8001070 <DHT22_Read+0xa8>
 8001068:	f009 f988 	bl	800a37c <vPortExitCritical>
 800106c:	2302      	movs	r3, #2
 800106e:	e0b8      	b.n	80011e2 <DHT22_Read+0x21a>
    while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_RESET) {
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681a      	ldr	r2, [r3, #0]
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	889b      	ldrh	r3, [r3, #4]
 8001078:	4619      	mov	r1, r3
 800107a:	4610      	mov	r0, r2
 800107c:	f002 fa4e 	bl	800351c <HAL_GPIO_ReadPin>
 8001080:	4603      	mov	r3, r0
 8001082:	2b00      	cmp	r3, #0
 8001084:	d0ea      	beq.n	800105c <DHT22_Read+0x94>
    }

    timeout = 0;
 8001086:	2300      	movs	r3, #0
 8001088:	61bb      	str	r3, [r7, #24]
    while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_SET) {
 800108a:	e009      	b.n	80010a0 <DHT22_Read+0xd8>
        if (timeout++ > 1000) { taskEXIT_CRITICAL(); return 3; }
 800108c:	69bb      	ldr	r3, [r7, #24]
 800108e:	1c5a      	adds	r2, r3, #1
 8001090:	61ba      	str	r2, [r7, #24]
 8001092:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001096:	d903      	bls.n	80010a0 <DHT22_Read+0xd8>
 8001098:	f009 f970 	bl	800a37c <vPortExitCritical>
 800109c:	2303      	movs	r3, #3
 800109e:	e0a0      	b.n	80011e2 <DHT22_Read+0x21a>
    while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_SET) {
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681a      	ldr	r2, [r3, #0]
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	889b      	ldrh	r3, [r3, #4]
 80010a8:	4619      	mov	r1, r3
 80010aa:	4610      	mov	r0, r2
 80010ac:	f002 fa36 	bl	800351c <HAL_GPIO_ReadPin>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b01      	cmp	r3, #1
 80010b4:	d0ea      	beq.n	800108c <DHT22_Read+0xc4>
    }

    for (int i = 0; i < 40; i++) {
 80010b6:	2300      	movs	r3, #0
 80010b8:	617b      	str	r3, [r7, #20]
 80010ba:	e052      	b.n	8001162 <DHT22_Read+0x19a>
        timeout = 0;
 80010bc:	2300      	movs	r3, #0
 80010be:	61bb      	str	r3, [r7, #24]
        while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_RESET)
 80010c0:	e009      	b.n	80010d6 <DHT22_Read+0x10e>
        {
             if(timeout++ > 2000) { taskEXIT_CRITICAL(); return 5; }
 80010c2:	69bb      	ldr	r3, [r7, #24]
 80010c4:	1c5a      	adds	r2, r3, #1
 80010c6:	61ba      	str	r2, [r7, #24]
 80010c8:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80010cc:	d903      	bls.n	80010d6 <DHT22_Read+0x10e>
 80010ce:	f009 f955 	bl	800a37c <vPortExitCritical>
 80010d2:	2305      	movs	r3, #5
 80010d4:	e085      	b.n	80011e2 <DHT22_Read+0x21a>
        while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_RESET)
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	681a      	ldr	r2, [r3, #0]
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	889b      	ldrh	r3, [r3, #4]
 80010de:	4619      	mov	r1, r3
 80010e0:	4610      	mov	r0, r2
 80010e2:	f002 fa1b 	bl	800351c <HAL_GPIO_ReadPin>
 80010e6:	4603      	mov	r3, r0
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d0ea      	beq.n	80010c2 <DHT22_Read+0xfa>
        }
        __HAL_TIM_SET_COUNTER(dht->htim, 0);
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	689b      	ldr	r3, [r3, #8]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	2200      	movs	r2, #0
 80010f4:	625a      	str	r2, [r3, #36]	@ 0x24
        while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_SET);
 80010f6:	bf00      	nop
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681a      	ldr	r2, [r3, #0]
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	889b      	ldrh	r3, [r3, #4]
 8001100:	4619      	mov	r1, r3
 8001102:	4610      	mov	r0, r2
 8001104:	f002 fa0a 	bl	800351c <HAL_GPIO_ReadPin>
 8001108:	4603      	mov	r3, r0
 800110a:	2b01      	cmp	r3, #1
 800110c:	d0f4      	beq.n	80010f8 <DHT22_Read+0x130>

        uint16_t high_time = __HAL_TIM_GET_COUNTER(dht->htim);
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	689b      	ldr	r3, [r3, #8]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001116:	823b      	strh	r3, [r7, #16]

        if (high_time > 40) bits[byteIndex] |= (1 << bitIndex);
 8001118:	8a3b      	ldrh	r3, [r7, #16]
 800111a:	2b28      	cmp	r3, #40	@ 0x28
 800111c:	d912      	bls.n	8001144 <DHT22_Read+0x17c>
 800111e:	7ffb      	ldrb	r3, [r7, #31]
 8001120:	3320      	adds	r3, #32
 8001122:	443b      	add	r3, r7
 8001124:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8001128:	b25a      	sxtb	r2, r3
 800112a:	7fbb      	ldrb	r3, [r7, #30]
 800112c:	2101      	movs	r1, #1
 800112e:	fa01 f303 	lsl.w	r3, r1, r3
 8001132:	b25b      	sxtb	r3, r3
 8001134:	4313      	orrs	r3, r2
 8001136:	b25a      	sxtb	r2, r3
 8001138:	7ffb      	ldrb	r3, [r7, #31]
 800113a:	b2d2      	uxtb	r2, r2
 800113c:	3320      	adds	r3, #32
 800113e:	443b      	add	r3, r7
 8001140:	f803 2c18 	strb.w	r2, [r3, #-24]

        if (bitIndex == 0) {
 8001144:	7fbb      	ldrb	r3, [r7, #30]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d105      	bne.n	8001156 <DHT22_Read+0x18e>
            bitIndex = 7;
 800114a:	2307      	movs	r3, #7
 800114c:	77bb      	strb	r3, [r7, #30]
            byteIndex++;
 800114e:	7ffb      	ldrb	r3, [r7, #31]
 8001150:	3301      	adds	r3, #1
 8001152:	77fb      	strb	r3, [r7, #31]
 8001154:	e002      	b.n	800115c <DHT22_Read+0x194>
        } else {
            bitIndex--;
 8001156:	7fbb      	ldrb	r3, [r7, #30]
 8001158:	3b01      	subs	r3, #1
 800115a:	77bb      	strb	r3, [r7, #30]
    for (int i = 0; i < 40; i++) {
 800115c:	697b      	ldr	r3, [r7, #20]
 800115e:	3301      	adds	r3, #1
 8001160:	617b      	str	r3, [r7, #20]
 8001162:	697b      	ldr	r3, [r7, #20]
 8001164:	2b27      	cmp	r3, #39	@ 0x27
 8001166:	dda9      	ble.n	80010bc <DHT22_Read+0xf4>
        }
    }

    taskEXIT_CRITICAL();
 8001168:	f009 f908 	bl	800a37c <vPortExitCritical>

    uint8_t sum = bits[0] + bits[1] + bits[2] + bits[3];
 800116c:	7a3a      	ldrb	r2, [r7, #8]
 800116e:	7a7b      	ldrb	r3, [r7, #9]
 8001170:	4413      	add	r3, r2
 8001172:	b2da      	uxtb	r2, r3
 8001174:	7abb      	ldrb	r3, [r7, #10]
 8001176:	4413      	add	r3, r2
 8001178:	b2da      	uxtb	r2, r3
 800117a:	7afb      	ldrb	r3, [r7, #11]
 800117c:	4413      	add	r3, r2
 800117e:	74fb      	strb	r3, [r7, #19]
    if (sum != bits[4]) return 4;  // Li Checksum
 8001180:	7b3b      	ldrb	r3, [r7, #12]
 8001182:	7cfa      	ldrb	r2, [r7, #19]
 8001184:	429a      	cmp	r2, r3
 8001186:	d001      	beq.n	800118c <DHT22_Read+0x1c4>
 8001188:	2304      	movs	r3, #4
 800118a:	e02a      	b.n	80011e2 <DHT22_Read+0x21a>

    data->Humidity = (bits[0] << 8 | bits[1]) * 0.1f;
 800118c:	7a3b      	ldrb	r3, [r7, #8]
 800118e:	021b      	lsls	r3, r3, #8
 8001190:	7a7a      	ldrb	r2, [r7, #9]
 8001192:	4313      	orrs	r3, r2
 8001194:	4618      	mov	r0, r3
 8001196:	f7ff fe35 	bl	8000e04 <__aeabi_i2f>
 800119a:	4603      	mov	r3, r0
 800119c:	4913      	ldr	r1, [pc, #76]	@ (80011ec <DHT22_Read+0x224>)
 800119e:	4618      	mov	r0, r3
 80011a0:	f7fe ffde 	bl	8000160 <__aeabi_fmul>
 80011a4:	4603      	mov	r3, r0
 80011a6:	461a      	mov	r2, r3
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	605a      	str	r2, [r3, #4]
    data->Temperature = (bits[2] << 8 | bits[3]) * 0.1f;
 80011ac:	7abb      	ldrb	r3, [r7, #10]
 80011ae:	021b      	lsls	r3, r3, #8
 80011b0:	7afa      	ldrb	r2, [r7, #11]
 80011b2:	4313      	orrs	r3, r2
 80011b4:	4618      	mov	r0, r3
 80011b6:	f7ff fe25 	bl	8000e04 <__aeabi_i2f>
 80011ba:	4603      	mov	r3, r0
 80011bc:	490b      	ldr	r1, [pc, #44]	@ (80011ec <DHT22_Read+0x224>)
 80011be:	4618      	mov	r0, r3
 80011c0:	f7fe ffce 	bl	8000160 <__aeabi_fmul>
 80011c4:	4603      	mov	r3, r0
 80011c6:	461a      	mov	r2, r3
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	601a      	str	r2, [r3, #0]

    if (bits[2] & 0x80) {
 80011cc:	7abb      	ldrb	r3, [r7, #10]
 80011ce:	b25b      	sxtb	r3, r3
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	da05      	bge.n	80011e0 <DHT22_Read+0x218>
        data->Temperature = -data->Temperature;
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	f083 4200 	eor.w	r2, r3, #2147483648	@ 0x80000000
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	601a      	str	r2, [r3, #0]
    }

    return 0;
 80011e0:	2300      	movs	r3, #0
}
 80011e2:	4618      	mov	r0, r3
 80011e4:	3720      	adds	r7, #32
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	3dcccccd 	.word	0x3dcccccd

080011f0 <lcd_send_cmd>:
 *      Author: THANGTRAN
 */
#include "I2CLCD.h"
extern I2C_HandleTypeDef hi2c1;
#define ADDRESS_LCD 0x4E   // a ch 0x27 dch tri 1 bit (0x27 << 1)
void lcd_send_cmd (char cmd) {
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b086      	sub	sp, #24
 80011f4:	af02      	add	r7, sp, #8
 80011f6:	4603      	mov	r3, r0
 80011f8:	71fb      	strb	r3, [r7, #7]
    char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd & 0xf0);
 80011fa:	79fb      	ldrb	r3, [r7, #7]
 80011fc:	f023 030f 	bic.w	r3, r3, #15
 8001200:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd << 4) & 0xf0);
 8001202:	79fb      	ldrb	r3, [r7, #7]
 8001204:	011b      	lsls	r3, r3, #4
 8001206:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  // en=1, rs=0
 8001208:	7bfb      	ldrb	r3, [r7, #15]
 800120a:	f043 030c 	orr.w	r3, r3, #12
 800120e:	b2db      	uxtb	r3, r3
 8001210:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  // en=0, rs=0
 8001212:	7bfb      	ldrb	r3, [r7, #15]
 8001214:	f043 0308 	orr.w	r3, r3, #8
 8001218:	b2db      	uxtb	r3, r3
 800121a:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  // en=1, rs=0
 800121c:	7bbb      	ldrb	r3, [r7, #14]
 800121e:	f043 030c 	orr.w	r3, r3, #12
 8001222:	b2db      	uxtb	r3, r3
 8001224:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  // en=0, rs=0
 8001226:	7bbb      	ldrb	r3, [r7, #14]
 8001228:	f043 0308 	orr.w	r3, r3, #8
 800122c:	b2db      	uxtb	r3, r3
 800122e:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, ADDRESS_LCD, (uint8_t *) data_t, 4, 100);
 8001230:	f107 0208 	add.w	r2, r7, #8
 8001234:	2364      	movs	r3, #100	@ 0x64
 8001236:	9300      	str	r3, [sp, #0]
 8001238:	2304      	movs	r3, #4
 800123a:	214e      	movs	r1, #78	@ 0x4e
 800123c:	4803      	ldr	r0, [pc, #12]	@ (800124c <lcd_send_cmd+0x5c>)
 800123e:	f002 fae1 	bl	8003804 <HAL_I2C_Master_Transmit>
}
 8001242:	bf00      	nop
 8001244:	3710      	adds	r7, #16
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	20000230 	.word	0x20000230

08001250 <lcd_send_data>:

void lcd_send_data (char data) {
 8001250:	b580      	push	{r7, lr}
 8001252:	b086      	sub	sp, #24
 8001254:	af02      	add	r7, sp, #8
 8001256:	4603      	mov	r3, r0
 8001258:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data & 0xf0);
 800125a:	79fb      	ldrb	r3, [r7, #7]
 800125c:	f023 030f 	bic.w	r3, r3, #15
 8001260:	73fb      	strb	r3, [r7, #15]
	data_l = ((data << 4) & 0xf0);
 8001262:	79fb      	ldrb	r3, [r7, #7]
 8001264:	011b      	lsls	r3, r3, #4
 8001266:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  // en=1, rs=1
 8001268:	7bfb      	ldrb	r3, [r7, #15]
 800126a:	f043 030d 	orr.w	r3, r3, #13
 800126e:	b2db      	uxtb	r3, r3
 8001270:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  // en=0, rs=1
 8001272:	7bfb      	ldrb	r3, [r7, #15]
 8001274:	f043 0309 	orr.w	r3, r3, #9
 8001278:	b2db      	uxtb	r3, r3
 800127a:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  // en=1, rs=1
 800127c:	7bbb      	ldrb	r3, [r7, #14]
 800127e:	f043 030d 	orr.w	r3, r3, #13
 8001282:	b2db      	uxtb	r3, r3
 8001284:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  // en=0, rs=1
 8001286:	7bbb      	ldrb	r3, [r7, #14]
 8001288:	f043 0309 	orr.w	r3, r3, #9
 800128c:	b2db      	uxtb	r3, r3
 800128e:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, ADDRESS_LCD, (uint8_t *) data_t, 4, 100);
 8001290:	f107 0208 	add.w	r2, r7, #8
 8001294:	2364      	movs	r3, #100	@ 0x64
 8001296:	9300      	str	r3, [sp, #0]
 8001298:	2304      	movs	r3, #4
 800129a:	214e      	movs	r1, #78	@ 0x4e
 800129c:	4803      	ldr	r0, [pc, #12]	@ (80012ac <lcd_send_data+0x5c>)
 800129e:	f002 fab1 	bl	8003804 <HAL_I2C_Master_Transmit>
}
 80012a2:	bf00      	nop
 80012a4:	3710      	adds	r7, #16
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	20000230 	.word	0x20000230

080012b0 <lcd_init>:

void lcd_init (void) {
 80012b0:	b580      	push	{r7, lr}
 80012b2:	af00      	add	r7, sp, #0
	HAL_Delay(50);
 80012b4:	2032      	movs	r0, #50	@ 0x32
 80012b6:	f001 f8f1 	bl	800249c <HAL_Delay>
	lcd_send_cmd (0x30);
 80012ba:	2030      	movs	r0, #48	@ 0x30
 80012bc:	f7ff ff98 	bl	80011f0 <lcd_send_cmd>
	HAL_Delay(5);
 80012c0:	2005      	movs	r0, #5
 80012c2:	f001 f8eb 	bl	800249c <HAL_Delay>
	lcd_send_cmd (0x30);
 80012c6:	2030      	movs	r0, #48	@ 0x30
 80012c8:	f7ff ff92 	bl	80011f0 <lcd_send_cmd>
	HAL_Delay(1);
 80012cc:	2001      	movs	r0, #1
 80012ce:	f001 f8e5 	bl	800249c <HAL_Delay>
	lcd_send_cmd (0x32);
 80012d2:	2032      	movs	r0, #50	@ 0x32
 80012d4:	f7ff ff8c 	bl	80011f0 <lcd_send_cmd>
	HAL_Delay(10);
 80012d8:	200a      	movs	r0, #10
 80012da:	f001 f8df 	bl	800249c <HAL_Delay>
	lcd_send_cmd (0x28); // 4-bit mode
 80012de:	2028      	movs	r0, #40	@ 0x28
 80012e0:	f7ff ff86 	bl	80011f0 <lcd_send_cmd>
	HAL_Delay(1);
 80012e4:	2001      	movs	r0, #1
 80012e6:	f001 f8d9 	bl	800249c <HAL_Delay>
	lcd_send_cmd (0x0c); // Display on, cursor off
 80012ea:	200c      	movs	r0, #12
 80012ec:	f7ff ff80 	bl	80011f0 <lcd_send_cmd>
	HAL_Delay(1);
 80012f0:	2001      	movs	r0, #1
 80012f2:	f001 f8d3 	bl	800249c <HAL_Delay>
	lcd_send_cmd (0x01); // Clear display
 80012f6:	2001      	movs	r0, #1
 80012f8:	f7ff ff7a 	bl	80011f0 <lcd_send_cmd>
	HAL_Delay(2);
 80012fc:	2002      	movs	r0, #2
 80012fe:	f001 f8cd 	bl	800249c <HAL_Delay>
}
 8001302:	bf00      	nop
 8001304:	bd80      	pop	{r7, pc}

08001306 <lcd_send_string>:

void lcd_send_string (char *str) {
 8001306:	b580      	push	{r7, lr}
 8001308:	b082      	sub	sp, #8
 800130a:	af00      	add	r7, sp, #0
 800130c:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 800130e:	e006      	b.n	800131e <lcd_send_string+0x18>
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	1c5a      	adds	r2, r3, #1
 8001314:	607a      	str	r2, [r7, #4]
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	4618      	mov	r0, r3
 800131a:	f7ff ff99 	bl	8001250 <lcd_send_data>
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	781b      	ldrb	r3, [r3, #0]
 8001322:	2b00      	cmp	r3, #0
 8001324:	d1f4      	bne.n	8001310 <lcd_send_string+0xa>
}
 8001326:	bf00      	nop
 8001328:	bf00      	nop
 800132a:	3708      	adds	r7, #8
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}

08001330 <lcd_put_cur>:

void lcd_put_cur(int row, int col) {
 8001330:	b580      	push	{r7, lr}
 8001332:	b082      	sub	sp, #8
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
 8001338:	6039      	str	r1, [r7, #0]
    switch (row) {
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	2b00      	cmp	r3, #0
 800133e:	d003      	beq.n	8001348 <lcd_put_cur+0x18>
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	2b01      	cmp	r3, #1
 8001344:	d005      	beq.n	8001352 <lcd_put_cur+0x22>
 8001346:	e009      	b.n	800135c <lcd_put_cur+0x2c>
        case 0: col |= 0x80; break;
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800134e:	603b      	str	r3, [r7, #0]
 8001350:	e004      	b.n	800135c <lcd_put_cur+0x2c>
        case 1: col |= 0xC0; break;
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8001358:	603b      	str	r3, [r7, #0]
 800135a:	bf00      	nop
    }
    lcd_send_cmd (col);
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	b2db      	uxtb	r3, r3
 8001360:	4618      	mov	r0, r3
 8001362:	f7ff ff45 	bl	80011f0 <lcd_send_cmd>
}
 8001366:	bf00      	nop
 8001368:	3708      	adds	r7, #8
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}

0800136e <lcd_clear>:

void lcd_clear (void) {
 800136e:	b580      	push	{r7, lr}
 8001370:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x01);
 8001372:	2001      	movs	r0, #1
 8001374:	f7ff ff3c 	bl	80011f0 <lcd_send_cmd>
	HAL_Delay(2);
 8001378:	2002      	movs	r0, #2
 800137a:	f001 f88f 	bl	800249c <HAL_Delay>
}
 800137e:	bf00      	nop
 8001380:	bd80      	pop	{r7, pc}
	...

08001384 <SHT31_SendCommand>:
#include "SHT3X.h"
#include "cmsis_os.h"
#define SHT31_ADDR (0x44 << 1)
extern I2C_HandleTypeDef hi2c1;
void SHT31_SendCommand(uint16_t cmd)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b086      	sub	sp, #24
 8001388:	af02      	add	r7, sp, #8
 800138a:	4603      	mov	r3, r0
 800138c:	80fb      	strh	r3, [r7, #6]
	uint8_t buffer[2];
	buffer[0] = (cmd >> 8) & 0xFF;
 800138e:	88fb      	ldrh	r3, [r7, #6]
 8001390:	0a1b      	lsrs	r3, r3, #8
 8001392:	b29b      	uxth	r3, r3
 8001394:	b2db      	uxtb	r3, r3
 8001396:	733b      	strb	r3, [r7, #12]
	buffer[1] = cmd & 0xFF;
 8001398:	88fb      	ldrh	r3, [r7, #6]
 800139a:	b2db      	uxtb	r3, r3
 800139c:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, SHT31_ADDR, buffer, 2, 100);
 800139e:	f107 020c 	add.w	r2, r7, #12
 80013a2:	2364      	movs	r3, #100	@ 0x64
 80013a4:	9300      	str	r3, [sp, #0]
 80013a6:	2302      	movs	r3, #2
 80013a8:	2188      	movs	r1, #136	@ 0x88
 80013aa:	4803      	ldr	r0, [pc, #12]	@ (80013b8 <SHT31_SendCommand+0x34>)
 80013ac:	f002 fa2a 	bl	8003804 <HAL_I2C_Master_Transmit>
}
 80013b0:	bf00      	nop
 80013b2:	3710      	adds	r7, #16
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	20000230 	.word	0x20000230

080013bc <SHT31_Init>:
void SHT31_Init(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	af00      	add	r7, sp, #0
	HAL_Delay(10);
 80013c0:	200a      	movs	r0, #10
 80013c2:	f001 f86b 	bl	800249c <HAL_Delay>
	SHT31_SendCommand(0x30A2); // Soft reset
 80013c6:	f243 00a2 	movw	r0, #12450	@ 0x30a2
 80013ca:	f7ff ffdb 	bl	8001384 <SHT31_SendCommand>
	HAL_Delay(10);
 80013ce:	200a      	movs	r0, #10
 80013d0:	f001 f864 	bl	800249c <HAL_Delay>
}
 80013d4:	bf00      	nop
 80013d6:	bd80      	pop	{r7, pc}

080013d8 <I2C_ResetBus>:
void I2C_ResetBus(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	af00      	add	r7, sp, #0
    __HAL_I2C_DISABLE(&hi2c1);
 80013dc:	4b0a      	ldr	r3, [pc, #40]	@ (8001408 <I2C_ResetBus+0x30>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	681a      	ldr	r2, [r3, #0]
 80013e2:	4b09      	ldr	r3, [pc, #36]	@ (8001408 <I2C_ResetBus+0x30>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	f022 0201 	bic.w	r2, r2, #1
 80013ea:	601a      	str	r2, [r3, #0]
    osDelay(5);
 80013ec:	2005      	movs	r0, #5
 80013ee:	f005 fab8 	bl	8006962 <osDelay>
    __HAL_I2C_ENABLE(&hi2c1);
 80013f2:	4b05      	ldr	r3, [pc, #20]	@ (8001408 <I2C_ResetBus+0x30>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	681a      	ldr	r2, [r3, #0]
 80013f8:	4b03      	ldr	r3, [pc, #12]	@ (8001408 <I2C_ResetBus+0x30>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f042 0201 	orr.w	r2, r2, #1
 8001400:	601a      	str	r2, [r3, #0]
}
 8001402:	bf00      	nop
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	20000230 	.word	0x20000230

0800140c <SHT31_StartMeasure>:
void SHT31_StartMeasure(void) {
 800140c:	b580      	push	{r7, lr}
 800140e:	af00      	add	r7, sp, #0
    SHT31_SendCommand(0x2400);
 8001410:	f44f 5010 	mov.w	r0, #9216	@ 0x2400
 8001414:	f7ff ffb6 	bl	8001384 <SHT31_SendCommand>
}
 8001418:	bf00      	nop
 800141a:	bd80      	pop	{r7, pc}
 800141c:	0000      	movs	r0, r0
	...

08001420 <SHT31_GetResult>:
uint8_t SHT31_GetResult(float *temperature, float *humidity)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b088      	sub	sp, #32
 8001424:	af02      	add	r7, sp, #8
 8001426:	6078      	str	r0, [r7, #4]
 8001428:	6039      	str	r1, [r7, #0]
	uint8_t data[6];
	if (HAL_I2C_Master_Receive(&hi2c1, SHT31_ADDR, data, 6, 10) != HAL_OK)
 800142a:	f107 020c 	add.w	r2, r7, #12
 800142e:	230a      	movs	r3, #10
 8001430:	9300      	str	r3, [sp, #0]
 8001432:	2306      	movs	r3, #6
 8001434:	2188      	movs	r1, #136	@ 0x88
 8001436:	4832      	ldr	r0, [pc, #200]	@ (8001500 <SHT31_GetResult+0xe0>)
 8001438:	f002 fae2 	bl	8003a00 <HAL_I2C_Master_Receive>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d003      	beq.n	800144a <SHT31_GetResult+0x2a>
		{
		I2C_ResetBus();
 8001442:	f7ff ffc9 	bl	80013d8 <I2C_ResetBus>
		return 0;
 8001446:	2300      	movs	r3, #0
 8001448:	e04b      	b.n	80014e2 <SHT31_GetResult+0xc2>
		}
	uint16_t rawTemp = (data[0] << 8) | data[1];
 800144a:	7b3b      	ldrb	r3, [r7, #12]
 800144c:	b21b      	sxth	r3, r3
 800144e:	021b      	lsls	r3, r3, #8
 8001450:	b21a      	sxth	r2, r3
 8001452:	7b7b      	ldrb	r3, [r7, #13]
 8001454:	b21b      	sxth	r3, r3
 8001456:	4313      	orrs	r3, r2
 8001458:	b21b      	sxth	r3, r3
 800145a:	82fb      	strh	r3, [r7, #22]
	uint16_t rawHum = (data[3] << 8) | data[4];
 800145c:	7bfb      	ldrb	r3, [r7, #15]
 800145e:	b21b      	sxth	r3, r3
 8001460:	021b      	lsls	r3, r3, #8
 8001462:	b21a      	sxth	r2, r3
 8001464:	7c3b      	ldrb	r3, [r7, #16]
 8001466:	b21b      	sxth	r3, r3
 8001468:	4313      	orrs	r3, r2
 800146a:	b21b      	sxth	r3, r3
 800146c:	82bb      	strh	r3, [r7, #20]
	*temperature = -45 + (175.0 * rawTemp / 65535.0);
 800146e:	8afb      	ldrh	r3, [r7, #22]
 8001470:	4618      	mov	r0, r3
 8001472:	f7ff f87b 	bl	800056c <__aeabi_i2d>
 8001476:	a31e      	add	r3, pc, #120	@ (adr r3, 80014f0 <SHT31_GetResult+0xd0>)
 8001478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800147c:	f7ff f8e0 	bl	8000640 <__aeabi_dmul>
 8001480:	4602      	mov	r2, r0
 8001482:	460b      	mov	r3, r1
 8001484:	4610      	mov	r0, r2
 8001486:	4619      	mov	r1, r3
 8001488:	a31b      	add	r3, pc, #108	@ (adr r3, 80014f8 <SHT31_GetResult+0xd8>)
 800148a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800148e:	f7ff fa01 	bl	8000894 <__aeabi_ddiv>
 8001492:	4602      	mov	r2, r0
 8001494:	460b      	mov	r3, r1
 8001496:	4610      	mov	r0, r2
 8001498:	4619      	mov	r1, r3
 800149a:	f04f 0200 	mov.w	r2, #0
 800149e:	4b19      	ldr	r3, [pc, #100]	@ (8001504 <SHT31_GetResult+0xe4>)
 80014a0:	f7fe ff16 	bl	80002d0 <__aeabi_dsub>
 80014a4:	4602      	mov	r2, r0
 80014a6:	460b      	mov	r3, r1
 80014a8:	4610      	mov	r0, r2
 80014aa:	4619      	mov	r1, r3
 80014ac:	f7ff fba0 	bl	8000bf0 <__aeabi_d2f>
 80014b0:	4602      	mov	r2, r0
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	601a      	str	r2, [r3, #0]
	*humidity = 100 * rawHum / 65535.0;
 80014b6:	8abb      	ldrh	r3, [r7, #20]
 80014b8:	2264      	movs	r2, #100	@ 0x64
 80014ba:	fb02 f303 	mul.w	r3, r2, r3
 80014be:	4618      	mov	r0, r3
 80014c0:	f7ff f854 	bl	800056c <__aeabi_i2d>
 80014c4:	a30c      	add	r3, pc, #48	@ (adr r3, 80014f8 <SHT31_GetResult+0xd8>)
 80014c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014ca:	f7ff f9e3 	bl	8000894 <__aeabi_ddiv>
 80014ce:	4602      	mov	r2, r0
 80014d0:	460b      	mov	r3, r1
 80014d2:	4610      	mov	r0, r2
 80014d4:	4619      	mov	r1, r3
 80014d6:	f7ff fb8b 	bl	8000bf0 <__aeabi_d2f>
 80014da:	4602      	mov	r2, r0
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	601a      	str	r2, [r3, #0]
	return 1;
 80014e0:	2301      	movs	r3, #1
}
 80014e2:	4618      	mov	r0, r3
 80014e4:	3718      	adds	r7, #24
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	f3af 8000 	nop.w
 80014f0:	00000000 	.word	0x00000000
 80014f4:	4065e000 	.word	0x4065e000
 80014f8:	00000000 	.word	0x00000000
 80014fc:	40efffe0 	.word	0x40efffe0
 8001500:	20000230 	.word	0x20000230
 8001504:	40468000 	.word	0x40468000

08001508 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b084      	sub	sp, #16
 800150c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800150e:	1d3b      	adds	r3, r7, #4
 8001510:	2200      	movs	r2, #0
 8001512:	601a      	str	r2, [r3, #0]
 8001514:	605a      	str	r2, [r3, #4]
 8001516:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001518:	4b18      	ldr	r3, [pc, #96]	@ (800157c <MX_ADC1_Init+0x74>)
 800151a:	4a19      	ldr	r2, [pc, #100]	@ (8001580 <MX_ADC1_Init+0x78>)
 800151c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800151e:	4b17      	ldr	r3, [pc, #92]	@ (800157c <MX_ADC1_Init+0x74>)
 8001520:	2200      	movs	r2, #0
 8001522:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001524:	4b15      	ldr	r3, [pc, #84]	@ (800157c <MX_ADC1_Init+0x74>)
 8001526:	2200      	movs	r2, #0
 8001528:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800152a:	4b14      	ldr	r3, [pc, #80]	@ (800157c <MX_ADC1_Init+0x74>)
 800152c:	2200      	movs	r2, #0
 800152e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001530:	4b12      	ldr	r3, [pc, #72]	@ (800157c <MX_ADC1_Init+0x74>)
 8001532:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001536:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001538:	4b10      	ldr	r3, [pc, #64]	@ (800157c <MX_ADC1_Init+0x74>)
 800153a:	2200      	movs	r2, #0
 800153c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800153e:	4b0f      	ldr	r3, [pc, #60]	@ (800157c <MX_ADC1_Init+0x74>)
 8001540:	2201      	movs	r2, #1
 8001542:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001544:	480d      	ldr	r0, [pc, #52]	@ (800157c <MX_ADC1_Init+0x74>)
 8001546:	f000 ffcd 	bl	80024e4 <HAL_ADC_Init>
 800154a:	4603      	mov	r3, r0
 800154c:	2b00      	cmp	r3, #0
 800154e:	d001      	beq.n	8001554 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001550:	f000 fcaf 	bl	8001eb2 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001554:	2301      	movs	r3, #1
 8001556:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001558:	2301      	movs	r3, #1
 800155a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800155c:	2300      	movs	r3, #0
 800155e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001560:	1d3b      	adds	r3, r7, #4
 8001562:	4619      	mov	r1, r3
 8001564:	4805      	ldr	r0, [pc, #20]	@ (800157c <MX_ADC1_Init+0x74>)
 8001566:	f001 fa81 	bl	8002a6c <HAL_ADC_ConfigChannel>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	d001      	beq.n	8001574 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001570:	f000 fc9f 	bl	8001eb2 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001574:	bf00      	nop
 8001576:	3710      	adds	r7, #16
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}
 800157c:	20000200 	.word	0x20000200
 8001580:	40012400 	.word	0x40012400

08001584 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b088      	sub	sp, #32
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800158c:	f107 0310 	add.w	r3, r7, #16
 8001590:	2200      	movs	r2, #0
 8001592:	601a      	str	r2, [r3, #0]
 8001594:	605a      	str	r2, [r3, #4]
 8001596:	609a      	str	r2, [r3, #8]
 8001598:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	4a14      	ldr	r2, [pc, #80]	@ (80015f0 <HAL_ADC_MspInit+0x6c>)
 80015a0:	4293      	cmp	r3, r2
 80015a2:	d121      	bne.n	80015e8 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80015a4:	4b13      	ldr	r3, [pc, #76]	@ (80015f4 <HAL_ADC_MspInit+0x70>)
 80015a6:	699b      	ldr	r3, [r3, #24]
 80015a8:	4a12      	ldr	r2, [pc, #72]	@ (80015f4 <HAL_ADC_MspInit+0x70>)
 80015aa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80015ae:	6193      	str	r3, [r2, #24]
 80015b0:	4b10      	ldr	r3, [pc, #64]	@ (80015f4 <HAL_ADC_MspInit+0x70>)
 80015b2:	699b      	ldr	r3, [r3, #24]
 80015b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80015b8:	60fb      	str	r3, [r7, #12]
 80015ba:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015bc:	4b0d      	ldr	r3, [pc, #52]	@ (80015f4 <HAL_ADC_MspInit+0x70>)
 80015be:	699b      	ldr	r3, [r3, #24]
 80015c0:	4a0c      	ldr	r2, [pc, #48]	@ (80015f4 <HAL_ADC_MspInit+0x70>)
 80015c2:	f043 0304 	orr.w	r3, r3, #4
 80015c6:	6193      	str	r3, [r2, #24]
 80015c8:	4b0a      	ldr	r3, [pc, #40]	@ (80015f4 <HAL_ADC_MspInit+0x70>)
 80015ca:	699b      	ldr	r3, [r3, #24]
 80015cc:	f003 0304 	and.w	r3, r3, #4
 80015d0:	60bb      	str	r3, [r7, #8]
 80015d2:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80015d4:	2302      	movs	r3, #2
 80015d6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015d8:	2303      	movs	r3, #3
 80015da:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015dc:	f107 0310 	add.w	r3, r7, #16
 80015e0:	4619      	mov	r1, r3
 80015e2:	4805      	ldr	r0, [pc, #20]	@ (80015f8 <HAL_ADC_MspInit+0x74>)
 80015e4:	f001 fe16 	bl	8003214 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80015e8:	bf00      	nop
 80015ea:	3720      	adds	r7, #32
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	40012400 	.word	0x40012400
 80015f4:	40021000 	.word	0x40021000
 80015f8:	40010800 	.word	0x40010800

080015fc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b088      	sub	sp, #32
 8001600:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001602:	f107 0310 	add.w	r3, r7, #16
 8001606:	2200      	movs	r2, #0
 8001608:	601a      	str	r2, [r3, #0]
 800160a:	605a      	str	r2, [r3, #4]
 800160c:	609a      	str	r2, [r3, #8]
 800160e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001610:	4b1d      	ldr	r3, [pc, #116]	@ (8001688 <MX_GPIO_Init+0x8c>)
 8001612:	699b      	ldr	r3, [r3, #24]
 8001614:	4a1c      	ldr	r2, [pc, #112]	@ (8001688 <MX_GPIO_Init+0x8c>)
 8001616:	f043 0320 	orr.w	r3, r3, #32
 800161a:	6193      	str	r3, [r2, #24]
 800161c:	4b1a      	ldr	r3, [pc, #104]	@ (8001688 <MX_GPIO_Init+0x8c>)
 800161e:	699b      	ldr	r3, [r3, #24]
 8001620:	f003 0320 	and.w	r3, r3, #32
 8001624:	60fb      	str	r3, [r7, #12]
 8001626:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001628:	4b17      	ldr	r3, [pc, #92]	@ (8001688 <MX_GPIO_Init+0x8c>)
 800162a:	699b      	ldr	r3, [r3, #24]
 800162c:	4a16      	ldr	r2, [pc, #88]	@ (8001688 <MX_GPIO_Init+0x8c>)
 800162e:	f043 0304 	orr.w	r3, r3, #4
 8001632:	6193      	str	r3, [r2, #24]
 8001634:	4b14      	ldr	r3, [pc, #80]	@ (8001688 <MX_GPIO_Init+0x8c>)
 8001636:	699b      	ldr	r3, [r3, #24]
 8001638:	f003 0304 	and.w	r3, r3, #4
 800163c:	60bb      	str	r3, [r7, #8]
 800163e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001640:	4b11      	ldr	r3, [pc, #68]	@ (8001688 <MX_GPIO_Init+0x8c>)
 8001642:	699b      	ldr	r3, [r3, #24]
 8001644:	4a10      	ldr	r2, [pc, #64]	@ (8001688 <MX_GPIO_Init+0x8c>)
 8001646:	f043 0308 	orr.w	r3, r3, #8
 800164a:	6193      	str	r3, [r2, #24]
 800164c:	4b0e      	ldr	r3, [pc, #56]	@ (8001688 <MX_GPIO_Init+0x8c>)
 800164e:	699b      	ldr	r3, [r3, #24]
 8001650:	f003 0308 	and.w	r3, r3, #8
 8001654:	607b      	str	r3, [r7, #4]
 8001656:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 8001658:	2200      	movs	r2, #0
 800165a:	2104      	movs	r1, #4
 800165c:	480b      	ldr	r0, [pc, #44]	@ (800168c <MX_GPIO_Init+0x90>)
 800165e:	f001 ff74 	bl	800354a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001662:	2304      	movs	r3, #4
 8001664:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001666:	2301      	movs	r3, #1
 8001668:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800166a:	2300      	movs	r3, #0
 800166c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800166e:	2302      	movs	r3, #2
 8001670:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001672:	f107 0310 	add.w	r3, r7, #16
 8001676:	4619      	mov	r1, r3
 8001678:	4804      	ldr	r0, [pc, #16]	@ (800168c <MX_GPIO_Init+0x90>)
 800167a:	f001 fdcb 	bl	8003214 <HAL_GPIO_Init>

}
 800167e:	bf00      	nop
 8001680:	3720      	adds	r7, #32
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	40021000 	.word	0x40021000
 800168c:	40010800 	.word	0x40010800

08001690 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001694:	4b12      	ldr	r3, [pc, #72]	@ (80016e0 <MX_I2C1_Init+0x50>)
 8001696:	4a13      	ldr	r2, [pc, #76]	@ (80016e4 <MX_I2C1_Init+0x54>)
 8001698:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800169a:	4b11      	ldr	r3, [pc, #68]	@ (80016e0 <MX_I2C1_Init+0x50>)
 800169c:	4a12      	ldr	r2, [pc, #72]	@ (80016e8 <MX_I2C1_Init+0x58>)
 800169e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80016a0:	4b0f      	ldr	r3, [pc, #60]	@ (80016e0 <MX_I2C1_Init+0x50>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80016a6:	4b0e      	ldr	r3, [pc, #56]	@ (80016e0 <MX_I2C1_Init+0x50>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016ac:	4b0c      	ldr	r3, [pc, #48]	@ (80016e0 <MX_I2C1_Init+0x50>)
 80016ae:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80016b2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016b4:	4b0a      	ldr	r3, [pc, #40]	@ (80016e0 <MX_I2C1_Init+0x50>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80016ba:	4b09      	ldr	r3, [pc, #36]	@ (80016e0 <MX_I2C1_Init+0x50>)
 80016bc:	2200      	movs	r2, #0
 80016be:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016c0:	4b07      	ldr	r3, [pc, #28]	@ (80016e0 <MX_I2C1_Init+0x50>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016c6:	4b06      	ldr	r3, [pc, #24]	@ (80016e0 <MX_I2C1_Init+0x50>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016cc:	4804      	ldr	r0, [pc, #16]	@ (80016e0 <MX_I2C1_Init+0x50>)
 80016ce:	f001 ff55 	bl	800357c <HAL_I2C_Init>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d001      	beq.n	80016dc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80016d8:	f000 fbeb 	bl	8001eb2 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80016dc:	bf00      	nop
 80016de:	bd80      	pop	{r7, pc}
 80016e0:	20000230 	.word	0x20000230
 80016e4:	40005400 	.word	0x40005400
 80016e8:	000186a0 	.word	0x000186a0

080016ec <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b088      	sub	sp, #32
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f4:	f107 0310 	add.w	r3, r7, #16
 80016f8:	2200      	movs	r2, #0
 80016fa:	601a      	str	r2, [r3, #0]
 80016fc:	605a      	str	r2, [r3, #4]
 80016fe:	609a      	str	r2, [r3, #8]
 8001700:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	4a15      	ldr	r2, [pc, #84]	@ (800175c <HAL_I2C_MspInit+0x70>)
 8001708:	4293      	cmp	r3, r2
 800170a:	d123      	bne.n	8001754 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800170c:	4b14      	ldr	r3, [pc, #80]	@ (8001760 <HAL_I2C_MspInit+0x74>)
 800170e:	699b      	ldr	r3, [r3, #24]
 8001710:	4a13      	ldr	r2, [pc, #76]	@ (8001760 <HAL_I2C_MspInit+0x74>)
 8001712:	f043 0308 	orr.w	r3, r3, #8
 8001716:	6193      	str	r3, [r2, #24]
 8001718:	4b11      	ldr	r3, [pc, #68]	@ (8001760 <HAL_I2C_MspInit+0x74>)
 800171a:	699b      	ldr	r3, [r3, #24]
 800171c:	f003 0308 	and.w	r3, r3, #8
 8001720:	60fb      	str	r3, [r7, #12]
 8001722:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001724:	23c0      	movs	r3, #192	@ 0xc0
 8001726:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001728:	2312      	movs	r3, #18
 800172a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800172c:	2303      	movs	r3, #3
 800172e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001730:	f107 0310 	add.w	r3, r7, #16
 8001734:	4619      	mov	r1, r3
 8001736:	480b      	ldr	r0, [pc, #44]	@ (8001764 <HAL_I2C_MspInit+0x78>)
 8001738:	f001 fd6c 	bl	8003214 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800173c:	4b08      	ldr	r3, [pc, #32]	@ (8001760 <HAL_I2C_MspInit+0x74>)
 800173e:	69db      	ldr	r3, [r3, #28]
 8001740:	4a07      	ldr	r2, [pc, #28]	@ (8001760 <HAL_I2C_MspInit+0x74>)
 8001742:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001746:	61d3      	str	r3, [r2, #28]
 8001748:	4b05      	ldr	r3, [pc, #20]	@ (8001760 <HAL_I2C_MspInit+0x74>)
 800174a:	69db      	ldr	r3, [r3, #28]
 800174c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001750:	60bb      	str	r3, [r7, #8]
 8001752:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001754:	bf00      	nop
 8001756:	3720      	adds	r7, #32
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}
 800175c:	40005400 	.word	0x40005400
 8001760:	40021000 	.word	0x40021000
 8001764:	40010c00 	.word	0x40010c00

08001768 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b092      	sub	sp, #72	@ 0x48
 800176c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800176e:	f000 fe63 	bl	8002438 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001772:	f000 f8b5 	bl	80018e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001776:	f7ff ff41 	bl	80015fc <MX_GPIO_Init>
  MX_ADC1_Init();
 800177a:	f7ff fec5 	bl	8001508 <MX_ADC1_Init>
  MX_I2C1_Init();
 800177e:	f7ff ff87 	bl	8001690 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001782:	f000 fdb5 	bl	80022f0 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8001786:	f000 fd45 	bl	8002214 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  DHT22_Init(&myDHT22);
 800178a:	4843      	ldr	r0, [pc, #268]	@ (8001898 <main+0x130>)
 800178c:	f7ff fc09 	bl	8000fa2 <DHT22_Init>
  HAL_TIM_Base_Start(myDHT22.htim);
 8001790:	4b41      	ldr	r3, [pc, #260]	@ (8001898 <main+0x130>)
 8001792:	689b      	ldr	r3, [r3, #8]
 8001794:	4618      	mov	r0, r3
 8001796:	f003 fd21 	bl	80051dc <HAL_TIM_Base_Start>
  lcd_init();
 800179a:	f7ff fd89 	bl	80012b0 <lcd_init>
  SHT31_Init();
 800179e:	f7ff fe0d 	bl	80013bc <SHT31_Init>
  // To cc i tng RTOS
  I2CMutexHandle = osMutexNew(NULL);
 80017a2:	2000      	movs	r0, #0
 80017a4:	f005 fa0b 	bl	8006bbe <osMutexNew>
 80017a8:	4603      	mov	r3, r0
 80017aa:	4a3c      	ldr	r2, [pc, #240]	@ (800189c <main+0x134>)
 80017ac:	6013      	str	r3, [r2, #0]
  DataMutexHandle= osMutexNew(NULL);
 80017ae:	2000      	movs	r0, #0
 80017b0:	f005 fa05 	bl	8006bbe <osMutexNew>
 80017b4:	4603      	mov	r3, r0
 80017b6:	4a3a      	ldr	r2, [pc, #232]	@ (80018a0 <main+0x138>)
 80017b8:	6013      	str	r3, [r2, #0]
  uartEventHandle = osEventFlagsNew(NULL);
 80017ba:	2000      	movs	r0, #0
 80017bc:	f005 f919 	bl	80069f2 <osEventFlagsNew>
 80017c0:	4603      	mov	r3, r0
 80017c2:	4a38      	ldr	r2, [pc, #224]	@ (80018a4 <main+0x13c>)
 80017c4:	6013      	str	r3, [r2, #0]
  uartQueueHandle = osMessageQueueNew(20, sizeof(Message_t), NULL);
 80017c6:	2200      	movs	r2, #0
 80017c8:	2108      	movs	r1, #8
 80017ca:	2014      	movs	r0, #20
 80017cc:	f005 fb05 	bl	8006dda <osMessageQueueNew>
 80017d0:	4603      	mov	r3, r0
 80017d2:	4a35      	ldr	r2, [pc, #212]	@ (80018a8 <main+0x140>)
 80017d4:	6013      	str	r3, [r2, #0]
  osKernelInitialize();
 80017d6:	f004 ff93 	bl	8006700 <osKernelInitialize>

  // nh ngha thuc tnh chung (Cng Priority  chy Round Robin)
  const osThreadAttr_t rr_attributes = {
 80017da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017de:	2224      	movs	r2, #36	@ 0x24
 80017e0:	2100      	movs	r1, #0
 80017e2:	4618      	mov	r0, r3
 80017e4:	f009 fe09 	bl	800b3fa <memset>
 80017e8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80017ec:	63bb      	str	r3, [r7, #56]	@ 0x38
 80017ee:	2318      	movs	r3, #24
 80017f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
      .stack_size = 128 * 4,
      .priority = osPriorityNormal
  };
  const osThreadAttr_t uart_attributes = {
 80017f2:	463b      	mov	r3, r7
 80017f4:	2224      	movs	r2, #36	@ 0x24
 80017f6:	2100      	movs	r1, #0
 80017f8:	4618      	mov	r0, r3
 80017fa:	f009 fdfe 	bl	800b3fa <memset>
 80017fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001802:	617b      	str	r3, [r7, #20]
 8001804:	2318      	movs	r3, #24
 8001806:	61bb      	str	r3, [r7, #24]
      .stack_size = 256 * 4,
      .priority = osPriorityNormal // Cao hn  u tin in d liu
  };
  TaskSHTHandle  = osThreadNew(StartTaskSHT,  NULL, &rr_attributes);
 8001808:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800180c:	461a      	mov	r2, r3
 800180e:	2100      	movs	r1, #0
 8001810:	4826      	ldr	r0, [pc, #152]	@ (80018ac <main+0x144>)
 8001812:	f004 ffd2 	bl	80067ba <osThreadNew>
 8001816:	4603      	mov	r3, r0
 8001818:	4a25      	ldr	r2, [pc, #148]	@ (80018b0 <main+0x148>)
 800181a:	6013      	str	r3, [r2, #0]
  TaskLCDHandle  = osThreadNew(StartTaskLCD,  NULL, &uart_attributes);
 800181c:	463b      	mov	r3, r7
 800181e:	461a      	mov	r2, r3
 8001820:	2100      	movs	r1, #0
 8001822:	4824      	ldr	r0, [pc, #144]	@ (80018b4 <main+0x14c>)
 8001824:	f004 ffc9 	bl	80067ba <osThreadNew>
 8001828:	4603      	mov	r3, r0
 800182a:	4a23      	ldr	r2, [pc, #140]	@ (80018b8 <main+0x150>)
 800182c:	6013      	str	r3, [r2, #0]
  TaskUARTHandle = osThreadNew(StartTaskUART, NULL, &uart_attributes);
 800182e:	463b      	mov	r3, r7
 8001830:	461a      	mov	r2, r3
 8001832:	2100      	movs	r1, #0
 8001834:	4821      	ldr	r0, [pc, #132]	@ (80018bc <main+0x154>)
 8001836:	f004 ffc0 	bl	80067ba <osThreadNew>
 800183a:	4603      	mov	r3, r0
 800183c:	4a20      	ldr	r2, [pc, #128]	@ (80018c0 <main+0x158>)
 800183e:	6013      	str	r3, [r2, #0]
  TaskADCHandle = osThreadNew(StartTaskADC, NULL, &rr_attributes);
 8001840:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001844:	461a      	mov	r2, r3
 8001846:	2100      	movs	r1, #0
 8001848:	481e      	ldr	r0, [pc, #120]	@ (80018c4 <main+0x15c>)
 800184a:	f004 ffb6 	bl	80067ba <osThreadNew>
 800184e:	4603      	mov	r3, r0
 8001850:	4a1d      	ldr	r2, [pc, #116]	@ (80018c8 <main+0x160>)
 8001852:	6013      	str	r3, [r2, #0]
  TaskDHTHandle = osThreadNew(StartTaskDHT, NULL, &rr_attributes);
 8001854:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001858:	461a      	mov	r2, r3
 800185a:	2100      	movs	r1, #0
 800185c:	481b      	ldr	r0, [pc, #108]	@ (80018cc <main+0x164>)
 800185e:	f004 ffac 	bl	80067ba <osThreadNew>
 8001862:	4603      	mov	r3, r0
 8001864:	4a1a      	ldr	r2, [pc, #104]	@ (80018d0 <main+0x168>)
 8001866:	6013      	str	r3, [r2, #0]
  osThreadSuspend(TaskDHTHandle);
 8001868:	4b19      	ldr	r3, [pc, #100]	@ (80018d0 <main+0x168>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4618      	mov	r0, r3
 800186e:	f005 f836 	bl	80068de <osThreadSuspend>
  if (TaskADCHandle == NULL) {
 8001872:	4b15      	ldr	r3, [pc, #84]	@ (80018c8 <main+0x160>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d105      	bne.n	8001886 <main+0x11e>
      // Nu nhy vo y, chc chn l do ht Heap RAM
      HAL_UART_Transmit(&huart1, (uint8_t*)"ADC Task Creation Failed!\r\n", 27, 100);
 800187a:	2364      	movs	r3, #100	@ 0x64
 800187c:	221b      	movs	r2, #27
 800187e:	4915      	ldr	r1, [pc, #84]	@ (80018d4 <main+0x16c>)
 8001880:	4815      	ldr	r0, [pc, #84]	@ (80018d8 <main+0x170>)
 8001882:	f004 f8e7 	bl	8005a54 <HAL_UART_Transmit>
  }
  HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
 8001886:	2201      	movs	r2, #1
 8001888:	4914      	ldr	r1, [pc, #80]	@ (80018dc <main+0x174>)
 800188a:	4813      	ldr	r0, [pc, #76]	@ (80018d8 <main+0x170>)
 800188c:	f004 f96d 	bl	8005b6a <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  //MX_FREERTOS_Init();

  /* Start scheduler */
  osKernelStart();
 8001890:	f004 ff58 	bl	8006744 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001894:	bf00      	nop
 8001896:	e7fd      	b.n	8001894 <main+0x12c>
 8001898:	20000000 	.word	0x20000000
 800189c:	2000029c 	.word	0x2000029c
 80018a0:	200002a0 	.word	0x200002a0
 80018a4:	200002a4 	.word	0x200002a4
 80018a8:	20000298 	.word	0x20000298
 80018ac:	08001999 	.word	0x08001999
 80018b0:	20000284 	.word	0x20000284
 80018b4:	08001a81 	.word	0x08001a81
 80018b8:	20000288 	.word	0x20000288
 80018bc:	08001b4d 	.word	0x08001b4d
 80018c0:	2000028c 	.word	0x2000028c
 80018c4:	08001c89 	.word	0x08001c89
 80018c8:	20000290 	.word	0x20000290
 80018cc:	08001d45 	.word	0x08001d45
 80018d0:	20000294 	.word	0x20000294
 80018d4:	0800d680 	.word	0x0800d680
 80018d8:	20000348 	.word	0x20000348
 80018dc:	200002a8 	.word	0x200002a8

080018e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b094      	sub	sp, #80	@ 0x50
 80018e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018e6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80018ea:	2228      	movs	r2, #40	@ 0x28
 80018ec:	2100      	movs	r1, #0
 80018ee:	4618      	mov	r0, r3
 80018f0:	f009 fd83 	bl	800b3fa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018f4:	f107 0314 	add.w	r3, r7, #20
 80018f8:	2200      	movs	r2, #0
 80018fa:	601a      	str	r2, [r3, #0]
 80018fc:	605a      	str	r2, [r3, #4]
 80018fe:	609a      	str	r2, [r3, #8]
 8001900:	60da      	str	r2, [r3, #12]
 8001902:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001904:	1d3b      	adds	r3, r7, #4
 8001906:	2200      	movs	r2, #0
 8001908:	601a      	str	r2, [r3, #0]
 800190a:	605a      	str	r2, [r3, #4]
 800190c:	609a      	str	r2, [r3, #8]
 800190e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001910:	2301      	movs	r3, #1
 8001912:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001914:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001918:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800191a:	2300      	movs	r3, #0
 800191c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800191e:	2301      	movs	r3, #1
 8001920:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001922:	2302      	movs	r3, #2
 8001924:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001926:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800192a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800192c:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001930:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001932:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001936:	4618      	mov	r0, r3
 8001938:	f002 fe54 	bl	80045e4 <HAL_RCC_OscConfig>
 800193c:	4603      	mov	r3, r0
 800193e:	2b00      	cmp	r3, #0
 8001940:	d001      	beq.n	8001946 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001942:	f000 fab6 	bl	8001eb2 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001946:	230f      	movs	r3, #15
 8001948:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800194a:	2302      	movs	r3, #2
 800194c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800194e:	2300      	movs	r3, #0
 8001950:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001952:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001956:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001958:	2300      	movs	r3, #0
 800195a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800195c:	f107 0314 	add.w	r3, r7, #20
 8001960:	2102      	movs	r1, #2
 8001962:	4618      	mov	r0, r3
 8001964:	f003 f8c0 	bl	8004ae8 <HAL_RCC_ClockConfig>
 8001968:	4603      	mov	r3, r0
 800196a:	2b00      	cmp	r3, #0
 800196c:	d001      	beq.n	8001972 <SystemClock_Config+0x92>
  {
    Error_Handler();
 800196e:	f000 faa0 	bl	8001eb2 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001972:	2302      	movs	r3, #2
 8001974:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001976:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800197a:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800197c:	1d3b      	adds	r3, r7, #4
 800197e:	4618      	mov	r0, r3
 8001980:	f003 fa70 	bl	8004e64 <HAL_RCCEx_PeriphCLKConfig>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d001      	beq.n	800198e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800198a:	f000 fa92 	bl	8001eb2 <Error_Handler>
  }
}
 800198e:	bf00      	nop
 8001990:	3750      	adds	r7, #80	@ 0x50
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
	...

08001998 <StartTaskSHT>:

/* USER CODE BEGIN 4 */
// --- TASK 1: DHT (Chy xen k mi 3s) ---
void StartTaskSHT(void *argument) {
 8001998:	b580      	push	{r7, lr}
 800199a:	b088      	sub	sp, #32
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
    float t, h;
    Message_t msg;
    uint32_t tick;
    for(;;) {
    	if(mode==1){
 80019a0:	4b30      	ldr	r3, [pc, #192]	@ (8001a64 <StartTaskSHT+0xcc>)
 80019a2:	781b      	ldrb	r3, [r3, #0]
 80019a4:	2b01      	cmp	r3, #1
 80019a6:	d109      	bne.n	80019bc <StartTaskSHT+0x24>
    		osThreadResume(TaskDHTHandle);
 80019a8:	4b2f      	ldr	r3, [pc, #188]	@ (8001a68 <StartTaskSHT+0xd0>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4618      	mov	r0, r3
 80019ae:	f004 ffb7 	bl	8006920 <osThreadResume>
    		osThreadSuspend(TaskSHTHandle);
 80019b2:	4b2e      	ldr	r3, [pc, #184]	@ (8001a6c <StartTaskSHT+0xd4>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	4618      	mov	r0, r3
 80019b8:	f004 ff91 	bl	80068de <osThreadSuspend>
    	}
    	tick = osKernelGetTickCount();
 80019bc:	f004 fee8 	bl	8006790 <osKernelGetTickCount>
 80019c0:	61f8      	str	r0, [r7, #28]
    	if (osMutexAcquire(I2CMutexHandle, 10) == osOK) {
 80019c2:	4b2b      	ldr	r3, [pc, #172]	@ (8001a70 <StartTaskSHT+0xd8>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	210a      	movs	r1, #10
 80019c8:	4618      	mov	r0, r3
 80019ca:	f005 f97e 	bl	8006cca <osMutexAcquire>
 80019ce:	4603      	mov	r3, r0
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d106      	bne.n	80019e2 <StartTaskSHT+0x4a>
    	            SHT31_StartMeasure();
 80019d4:	f7ff fd1a 	bl	800140c <SHT31_StartMeasure>
    	            osMutexRelease(I2CMutexHandle);
 80019d8:	4b25      	ldr	r3, [pc, #148]	@ (8001a70 <StartTaskSHT+0xd8>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	4618      	mov	r0, r3
 80019de:	f005 f9bf 	bl	8006d60 <osMutexRelease>
    	        }
    	osDelay(20);
 80019e2:	2014      	movs	r0, #20
 80019e4:	f004 ffbd 	bl	8006962 <osDelay>
    	if (osMutexAcquire(I2CMutexHandle, 10) == osOK){
 80019e8:	4b21      	ldr	r3, [pc, #132]	@ (8001a70 <StartTaskSHT+0xd8>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	210a      	movs	r1, #10
 80019ee:	4618      	mov	r0, r3
 80019f0:	f005 f96b 	bl	8006cca <osMutexAcquire>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d12c      	bne.n	8001a54 <StartTaskSHT+0xbc>
    		if(SHT31_GetResult(&t, &h)==1){
 80019fa:	f107 0214 	add.w	r2, r7, #20
 80019fe:	f107 0318 	add.w	r3, r7, #24
 8001a02:	4611      	mov	r1, r2
 8001a04:	4618      	mov	r0, r3
 8001a06:	f7ff fd0b 	bl	8001420 <SHT31_GetResult>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	2b01      	cmp	r3, #1
 8001a0e:	d11c      	bne.n	8001a4a <StartTaskSHT+0xb2>
    			if(osMutexAcquire(DataMutexHandle,10)== osOK){
 8001a10:	4b18      	ldr	r3, [pc, #96]	@ (8001a74 <StartTaskSHT+0xdc>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	210a      	movs	r1, #10
 8001a16:	4618      	mov	r0, r3
 8001a18:	f005 f957 	bl	8006cca <osMutexAcquire>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d107      	bne.n	8001a32 <StartTaskSHT+0x9a>
    				last_temp=t;
 8001a22:	69bb      	ldr	r3, [r7, #24]
 8001a24:	4a14      	ldr	r2, [pc, #80]	@ (8001a78 <StartTaskSHT+0xe0>)
 8001a26:	6013      	str	r3, [r2, #0]
    				osMutexRelease(DataMutexHandle);
 8001a28:	4b12      	ldr	r3, [pc, #72]	@ (8001a74 <StartTaskSHT+0xdc>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f005 f997 	bl	8006d60 <osMutexRelease>
    			}
    			msg.source = SOURCE_SHT_TEMP;
 8001a32:	2301      	movs	r3, #1
 8001a34:	733b      	strb	r3, [r7, #12]
    			msg.value = t;
 8001a36:	69bb      	ldr	r3, [r7, #24]
 8001a38:	613b      	str	r3, [r7, #16]
    			osMessageQueuePut(uartQueueHandle, &msg, 0, 10);
 8001a3a:	4b10      	ldr	r3, [pc, #64]	@ (8001a7c <StartTaskSHT+0xe4>)
 8001a3c:	6818      	ldr	r0, [r3, #0]
 8001a3e:	f107 010c 	add.w	r1, r7, #12
 8001a42:	230a      	movs	r3, #10
 8001a44:	2200      	movs	r2, #0
 8001a46:	f005 fa3b 	bl	8006ec0 <osMessageQueuePut>
    		}
    		osMutexRelease(I2CMutexHandle);
 8001a4a:	4b09      	ldr	r3, [pc, #36]	@ (8001a70 <StartTaskSHT+0xd8>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f005 f986 	bl	8006d60 <osMutexRelease>
    	}
        osDelayUntil(tick+3000);
 8001a54:	69fb      	ldr	r3, [r7, #28]
 8001a56:	f603 33b8 	addw	r3, r3, #3000	@ 0xbb8
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f004 ff9c 	bl	8006998 <osDelayUntil>
    	if(mode==1){
 8001a60:	e79e      	b.n	80019a0 <StartTaskSHT+0x8>
 8001a62:	bf00      	nop
 8001a64:	200002a9 	.word	0x200002a9
 8001a68:	20000294 	.word	0x20000294
 8001a6c:	20000284 	.word	0x20000284
 8001a70:	2000029c 	.word	0x2000029c
 8001a74:	200002a0 	.word	0x200002a0
 8001a78:	200002ac 	.word	0x200002ac
 8001a7c:	20000298 	.word	0x20000298

08001a80 <StartTaskLCD>:
    }
}

// --- TASK 2: LCD (Bo v bi Mutex) ---
void StartTaskLCD(void *argument) {
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b08a      	sub	sp, #40	@ 0x28
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
    char str_buf[16];
    float t_display;
    uint32_t adc_display;
    uint32_t tick = osKernelGetTickCount();
 8001a88:	f004 fe82 	bl	8006790 <osKernelGetTickCount>
 8001a8c:	6278      	str	r0, [r7, #36]	@ 0x24
    osDelay(100);
 8001a8e:	2064      	movs	r0, #100	@ 0x64
 8001a90:	f004 ff67 	bl	8006962 <osDelay>
    for(;;) {
    	tick+=10000;
 8001a94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a96:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 8001a9a:	3310      	adds	r3, #16
 8001a9c:	627b      	str	r3, [r7, #36]	@ 0x24
        // 1. Ly d liu mi nht t kho lu tr
        osMutexAcquire(DataMutexHandle, osWaitForever);
 8001a9e:	4b25      	ldr	r3, [pc, #148]	@ (8001b34 <StartTaskLCD+0xb4>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f04f 31ff 	mov.w	r1, #4294967295
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f005 f90f 	bl	8006cca <osMutexAcquire>
        t_display = last_temp;
 8001aac:	4b22      	ldr	r3, [pc, #136]	@ (8001b38 <StartTaskLCD+0xb8>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	623b      	str	r3, [r7, #32]
        adc_display = last_adc;
 8001ab2:	4b22      	ldr	r3, [pc, #136]	@ (8001b3c <StartTaskLCD+0xbc>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	61fb      	str	r3, [r7, #28]
        osMutexRelease(DataMutexHandle);
 8001ab8:	4b1e      	ldr	r3, [pc, #120]	@ (8001b34 <StartTaskLCD+0xb4>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4618      	mov	r0, r3
 8001abe:	f005 f94f 	bl	8006d60 <osMutexRelease>

        // 2. Hin th ln LCD
        if (osMutexAcquire(I2CMutexHandle, osWaitForever) == osOK) {
 8001ac2:	4b1f      	ldr	r3, [pc, #124]	@ (8001b40 <StartTaskLCD+0xc0>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f04f 31ff 	mov.w	r1, #4294967295
 8001aca:	4618      	mov	r0, r3
 8001acc:	f005 f8fd 	bl	8006cca <osMutexAcquire>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d129      	bne.n	8001b2a <StartTaskLCD+0xaa>
            lcd_clear();
 8001ad6:	f7ff fc4a 	bl	800136e <lcd_clear>

            // Dng 1: Nhit 
            lcd_put_cur(0, 0);
 8001ada:	2100      	movs	r1, #0
 8001adc:	2000      	movs	r0, #0
 8001ade:	f7ff fc27 	bl	8001330 <lcd_put_cur>
            sprintf(str_buf, "Temp: %.1f C", t_display);
 8001ae2:	6a38      	ldr	r0, [r7, #32]
 8001ae4:	f7fe fd54 	bl	8000590 <__aeabi_f2d>
 8001ae8:	4602      	mov	r2, r0
 8001aea:	460b      	mov	r3, r1
 8001aec:	f107 000c 	add.w	r0, r7, #12
 8001af0:	4914      	ldr	r1, [pc, #80]	@ (8001b44 <StartTaskLCD+0xc4>)
 8001af2:	f009 fc1d 	bl	800b330 <siprintf>
            lcd_send_string(str_buf);
 8001af6:	f107 030c 	add.w	r3, r7, #12
 8001afa:	4618      	mov	r0, r3
 8001afc:	f7ff fc03 	bl	8001306 <lcd_send_string>

            // Dng 2: ADC
            lcd_put_cur(1, 0);
 8001b00:	2100      	movs	r1, #0
 8001b02:	2001      	movs	r0, #1
 8001b04:	f7ff fc14 	bl	8001330 <lcd_put_cur>
            sprintf(str_buf, "Gas: %lu", adc_display);
 8001b08:	f107 030c 	add.w	r3, r7, #12
 8001b0c:	69fa      	ldr	r2, [r7, #28]
 8001b0e:	490e      	ldr	r1, [pc, #56]	@ (8001b48 <StartTaskLCD+0xc8>)
 8001b10:	4618      	mov	r0, r3
 8001b12:	f009 fc0d 	bl	800b330 <siprintf>
            lcd_send_string(str_buf);
 8001b16:	f107 030c 	add.w	r3, r7, #12
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f7ff fbf3 	bl	8001306 <lcd_send_string>

            osMutexRelease(I2CMutexHandle);
 8001b20:	4b07      	ldr	r3, [pc, #28]	@ (8001b40 <StartTaskLCD+0xc0>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4618      	mov	r0, r3
 8001b26:	f005 f91b 	bl	8006d60 <osMutexRelease>
        }
        osDelayUntil(tick);
 8001b2a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001b2c:	f004 ff34 	bl	8006998 <osDelayUntil>
    	tick+=10000;
 8001b30:	e7b0      	b.n	8001a94 <StartTaskLCD+0x14>
 8001b32:	bf00      	nop
 8001b34:	200002a0 	.word	0x200002a0
 8001b38:	200002ac 	.word	0x200002ac
 8001b3c:	200002b0 	.word	0x200002b0
 8001b40:	2000029c 	.word	0x2000029c
 8001b44:	0800d69c 	.word	0x0800d69c
 8001b48:	0800d6ac 	.word	0x0800d6ac

08001b4c <StartTaskUART>:
    }
}

// --- TASK 3: UART ---
void StartTaskUART(void *argument) {
 8001b4c:	b5b0      	push	{r4, r5, r7, lr}
 8001b4e:	b09e      	sub	sp, #120	@ 0x78
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
    Message_t received_msg;
    char str[50];
    uint32_t flags = 0x00;
 8001b54:	2300      	movs	r3, #0
 8001b56:	673b      	str	r3, [r7, #112]	@ 0x70
    for(;;) {
    	flags = osEventFlagsWait(uartEventHandle,0x08, osFlagsWaitAny, 10);
 8001b58:	4b42      	ldr	r3, [pc, #264]	@ (8001c64 <StartTaskUART+0x118>)
 8001b5a:	6818      	ldr	r0, [r3, #0]
 8001b5c:	230a      	movs	r3, #10
 8001b5e:	2200      	movs	r2, #0
 8001b60:	2108      	movs	r1, #8
 8001b62:	f004 ffc7 	bl	8006af4 <osEventFlagsWait>
 8001b66:	6738      	str	r0, [r7, #112]	@ 0x70
    	if (flags == 0x08) {
 8001b68:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001b6a:	2b08      	cmp	r3, #8
 8001b6c:	d116      	bne.n	8001b9c <StartTaskUART+0x50>
    	    char msg[] = "Mode changed successfully!\r\n";
 8001b6e:	4b3e      	ldr	r3, [pc, #248]	@ (8001c68 <StartTaskUART+0x11c>)
 8001b70:	f107 040c 	add.w	r4, r7, #12
 8001b74:	461d      	mov	r5, r3
 8001b76:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b78:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b7a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001b7e:	c407      	stmia	r4!, {r0, r1, r2}
 8001b80:	7023      	strb	r3, [r4, #0]
    	    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), 100);
 8001b82:	f107 030c 	add.w	r3, r7, #12
 8001b86:	4618      	mov	r0, r3
 8001b88:	f7fe fae2 	bl	8000150 <strlen>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	b29a      	uxth	r2, r3
 8001b90:	f107 010c 	add.w	r1, r7, #12
 8001b94:	2364      	movs	r3, #100	@ 0x64
 8001b96:	4835      	ldr	r0, [pc, #212]	@ (8001c6c <StartTaskUART+0x120>)
 8001b98:	f003 ff5c 	bl	8005a54 <HAL_UART_Transmit>
    	}
        if (osMessageQueueGet(uartQueueHandle, &received_msg, NULL, 10) == osOK) {
 8001b9c:	4b34      	ldr	r3, [pc, #208]	@ (8001c70 <StartTaskUART+0x124>)
 8001b9e:	6818      	ldr	r0, [r3, #0]
 8001ba0:	f107 0160 	add.w	r1, r7, #96	@ 0x60
 8001ba4:	230a      	movs	r3, #10
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	f005 f9ea 	bl	8006f80 <osMessageQueueGet>
 8001bac:	4603      	mov	r3, r0
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d1d2      	bne.n	8001b58 <StartTaskUART+0xc>
            int temp_val = (int)(received_msg.value * 100);
 8001bb2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001bb4:	492f      	ldr	r1, [pc, #188]	@ (8001c74 <StartTaskUART+0x128>)
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f7fe fad2 	bl	8000160 <__aeabi_fmul>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f7ff f974 	bl	8000eac <__aeabi_f2iz>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	66fb      	str	r3, [r7, #108]	@ 0x6c
            int v_int = temp_val / 100;
 8001bc8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001bca:	4a2b      	ldr	r2, [pc, #172]	@ (8001c78 <StartTaskUART+0x12c>)
 8001bcc:	fb82 1203 	smull	r1, r2, r2, r3
 8001bd0:	1152      	asrs	r2, r2, #5
 8001bd2:	17db      	asrs	r3, r3, #31
 8001bd4:	1ad3      	subs	r3, r2, r3
 8001bd6:	66bb      	str	r3, [r7, #104]	@ 0x68
            int v_dec = temp_val % 100;
 8001bd8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001bda:	4a27      	ldr	r2, [pc, #156]	@ (8001c78 <StartTaskUART+0x12c>)
 8001bdc:	fb82 1203 	smull	r1, r2, r2, r3
 8001be0:	1151      	asrs	r1, r2, #5
 8001be2:	17da      	asrs	r2, r3, #31
 8001be4:	1a8a      	subs	r2, r1, r2
 8001be6:	2164      	movs	r1, #100	@ 0x64
 8001be8:	fb01 f202 	mul.w	r2, r1, r2
 8001bec:	1a9b      	subs	r3, r3, r2
 8001bee:	677b      	str	r3, [r7, #116]	@ 0x74

            // X l s m cho phn thp phn (nu c)
            if (v_dec < 0) v_dec = -v_dec;
 8001bf0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	da02      	bge.n	8001bfc <StartTaskUART+0xb0>
 8001bf6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001bf8:	425b      	negs	r3, r3
 8001bfa:	677b      	str	r3, [r7, #116]	@ 0x74

            switch(received_msg.source) {
 8001bfc:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 8001c00:	2b02      	cmp	r3, #2
 8001c02:	d01a      	beq.n	8001c3a <StartTaskUART+0xee>
 8001c04:	2b02      	cmp	r3, #2
 8001c06:	dc1f      	bgt.n	8001c48 <StartTaskUART+0xfc>
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d002      	beq.n	8001c12 <StartTaskUART+0xc6>
 8001c0c:	2b01      	cmp	r3, #1
 8001c0e:	d00c      	beq.n	8001c2a <StartTaskUART+0xde>
 8001c10:	e01a      	b.n	8001c48 <StartTaskUART+0xfc>
                case SOURCE_ADC:
                    sprintf(str, "[ADC] Val: %d\r\n", (int)received_msg.value);
 8001c12:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001c14:	4618      	mov	r0, r3
 8001c16:	f7ff f949 	bl	8000eac <__aeabi_f2iz>
 8001c1a:	4602      	mov	r2, r0
 8001c1c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c20:	4916      	ldr	r1, [pc, #88]	@ (8001c7c <StartTaskUART+0x130>)
 8001c22:	4618      	mov	r0, r3
 8001c24:	f009 fb84 	bl	800b330 <siprintf>
                    break;
 8001c28:	e00e      	b.n	8001c48 <StartTaskUART+0xfc>
                case SOURCE_SHT_TEMP:
                    sprintf(str, "[SHT] Temp: %d.%02d C\r\n", v_int, v_dec);
 8001c2a:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8001c2e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001c30:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8001c32:	4913      	ldr	r1, [pc, #76]	@ (8001c80 <StartTaskUART+0x134>)
 8001c34:	f009 fb7c 	bl	800b330 <siprintf>
                    break;
 8001c38:	e006      	b.n	8001c48 <StartTaskUART+0xfc>
                case SOURCE_DHT_TEMP:
                	sprintf(str, "[DHT] Temp: %d.%02d C\r\n", v_int, v_dec);
 8001c3a:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8001c3e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001c40:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8001c42:	4910      	ldr	r1, [pc, #64]	@ (8001c84 <StartTaskUART+0x138>)
 8001c44:	f009 fb74 	bl	800b330 <siprintf>
            }
            HAL_UART_Transmit(&huart1, (uint8_t*)str, strlen(str), 100);
 8001c48:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f7fe fa7f 	bl	8000150 <strlen>
 8001c52:	4603      	mov	r3, r0
 8001c54:	b29a      	uxth	r2, r3
 8001c56:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8001c5a:	2364      	movs	r3, #100	@ 0x64
 8001c5c:	4803      	ldr	r0, [pc, #12]	@ (8001c6c <StartTaskUART+0x120>)
 8001c5e:	f003 fef9 	bl	8005a54 <HAL_UART_Transmit>
    	flags = osEventFlagsWait(uartEventHandle,0x08, osFlagsWaitAny, 10);
 8001c62:	e779      	b.n	8001b58 <StartTaskUART+0xc>
 8001c64:	200002a4 	.word	0x200002a4
 8001c68:	0800d6f8 	.word	0x0800d6f8
 8001c6c:	20000348 	.word	0x20000348
 8001c70:	20000298 	.word	0x20000298
 8001c74:	42c80000 	.word	0x42c80000
 8001c78:	51eb851f 	.word	0x51eb851f
 8001c7c:	0800d6b8 	.word	0x0800d6b8
 8001c80:	0800d6c8 	.word	0x0800d6c8
 8001c84:	0800d6e0 	.word	0x0800d6e0

08001c88 <StartTaskADC>:
        }
    }
}
// --- TASK 4: ADC ---
void StartTaskADC(void *argument) {
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b086      	sub	sp, #24
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
    Message_t msg_adc;
    uint32_t local_adc_val;
    HAL_ADCEx_Calibration_Start(&hadc1);
 8001c90:	4827      	ldr	r0, [pc, #156]	@ (8001d30 <StartTaskADC+0xa8>)
 8001c92:	f001 f87f 	bl	8002d94 <HAL_ADCEx_Calibration_Start>
    uint32_t tick = osKernelGetTickCount();
 8001c96:	f004 fd7b 	bl	8006790 <osKernelGetTickCount>
 8001c9a:	6178      	str	r0, [r7, #20]
    for(;;) {
        // S dng osDelayUntil  gi nhp chnh xc 2 giy
        tick += 4000;
 8001c9c:	697b      	ldr	r3, [r7, #20]
 8001c9e:	f503 637a 	add.w	r3, r3, #4000	@ 0xfa0
 8001ca2:	617b      	str	r3, [r7, #20]

        if (HAL_ADC_Start(&hadc1) == HAL_OK) {
 8001ca4:	4822      	ldr	r0, [pc, #136]	@ (8001d30 <StartTaskADC+0xa8>)
 8001ca6:	f000 fcf5 	bl	8002694 <HAL_ADC_Start>
 8001caa:	4603      	mov	r3, r0
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d137      	bne.n	8001d20 <StartTaskADC+0x98>
            if(HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK) {
 8001cb0:	210a      	movs	r1, #10
 8001cb2:	481f      	ldr	r0, [pc, #124]	@ (8001d30 <StartTaskADC+0xa8>)
 8001cb4:	f000 fdc8 	bl	8002848 <HAL_ADC_PollForConversion>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d124      	bne.n	8001d08 <StartTaskADC+0x80>
                local_adc_val = HAL_ADC_GetValue(&hadc1);
 8001cbe:	481c      	ldr	r0, [pc, #112]	@ (8001d30 <StartTaskADC+0xa8>)
 8001cc0:	f000 fec8 	bl	8002a54 <HAL_ADC_GetValue>
 8001cc4:	6138      	str	r0, [r7, #16]
                if(osMutexAcquire(DataMutexHandle,10)==osOK){
 8001cc6:	4b1b      	ldr	r3, [pc, #108]	@ (8001d34 <StartTaskADC+0xac>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	210a      	movs	r1, #10
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f004 fffc 	bl	8006cca <osMutexAcquire>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d107      	bne.n	8001ce8 <StartTaskADC+0x60>
                	last_adc = local_adc_val;
 8001cd8:	4a17      	ldr	r2, [pc, #92]	@ (8001d38 <StartTaskADC+0xb0>)
 8001cda:	693b      	ldr	r3, [r7, #16]
 8001cdc:	6013      	str	r3, [r2, #0]
                	osMutexRelease(DataMutexHandle);
 8001cde:	4b15      	ldr	r3, [pc, #84]	@ (8001d34 <StartTaskADC+0xac>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f005 f83c 	bl	8006d60 <osMutexRelease>
                }
                msg_adc.source = SOURCE_ADC;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	723b      	strb	r3, [r7, #8]
                msg_adc.value = (float)local_adc_val;
 8001cec:	6938      	ldr	r0, [r7, #16]
 8001cee:	f7ff f885 	bl	8000dfc <__aeabi_ui2f>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	60fb      	str	r3, [r7, #12]
                osMessageQueuePut(uartQueueHandle, &msg_adc, 0, 10);
 8001cf6:	4b11      	ldr	r3, [pc, #68]	@ (8001d3c <StartTaskADC+0xb4>)
 8001cf8:	6818      	ldr	r0, [r3, #0]
 8001cfa:	f107 0108 	add.w	r1, r7, #8
 8001cfe:	230a      	movs	r3, #10
 8001d00:	2200      	movs	r2, #0
 8001d02:	f005 f8dd 	bl	8006ec0 <osMessageQueuePut>
 8001d06:	e00b      	b.n	8001d20 <StartTaskADC+0x98>
            }
            else{
            	msg_adc.source = SOURCE_ADC;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	723b      	strb	r3, [r7, #8]
            	msg_adc.value = -999.0; // Dng mt gi tr c bit  bo li
 8001d0c:	4b0c      	ldr	r3, [pc, #48]	@ (8001d40 <StartTaskADC+0xb8>)
 8001d0e:	60fb      	str	r3, [r7, #12]
            	osMessageQueuePut(uartQueueHandle, &msg_adc, 0, 10);
 8001d10:	4b0a      	ldr	r3, [pc, #40]	@ (8001d3c <StartTaskADC+0xb4>)
 8001d12:	6818      	ldr	r0, [r3, #0]
 8001d14:	f107 0108 	add.w	r1, r7, #8
 8001d18:	230a      	movs	r3, #10
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	f005 f8d0 	bl	8006ec0 <osMessageQueuePut>
            }
        }
        HAL_ADC_Stop(&hadc1);
 8001d20:	4803      	ldr	r0, [pc, #12]	@ (8001d30 <StartTaskADC+0xa8>)
 8001d22:	f000 fd65 	bl	80027f0 <HAL_ADC_Stop>
        osDelayUntil(tick);
 8001d26:	6978      	ldr	r0, [r7, #20]
 8001d28:	f004 fe36 	bl	8006998 <osDelayUntil>
        tick += 4000;
 8001d2c:	e7b6      	b.n	8001c9c <StartTaskADC+0x14>
 8001d2e:	bf00      	nop
 8001d30:	20000200 	.word	0x20000200
 8001d34:	200002a0 	.word	0x200002a0
 8001d38:	200002b0 	.word	0x200002b0
 8001d3c:	20000298 	.word	0x20000298
 8001d40:	c479c000 	.word	0xc479c000

08001d44 <StartTaskDHT>:
    }
}
// --- Task DHT ---
void StartTaskDHT(void *argument) {
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b088      	sub	sp, #32
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
    DHT22_Data_t dht_data;
    Message_t msg;
    uint32_t tick ;

    for(;;) {
    	if(mode==0){
 8001d4c:	4b1d      	ldr	r3, [pc, #116]	@ (8001dc4 <StartTaskDHT+0x80>)
 8001d4e:	781b      	ldrb	r3, [r3, #0]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d109      	bne.n	8001d68 <StartTaskDHT+0x24>
    		osThreadResume(TaskSHTHandle);
 8001d54:	4b1c      	ldr	r3, [pc, #112]	@ (8001dc8 <StartTaskDHT+0x84>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f004 fde1 	bl	8006920 <osThreadResume>
    		osThreadSuspend(TaskDHTHandle);
 8001d5e:	4b1b      	ldr	r3, [pc, #108]	@ (8001dcc <StartTaskDHT+0x88>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4618      	mov	r0, r3
 8001d64:	f004 fdbb 	bl	80068de <osThreadSuspend>
    	}
        tick = osKernelGetTickCount();
 8001d68:	f004 fd12 	bl	8006790 <osKernelGetTickCount>
 8001d6c:	61f8      	str	r0, [r7, #28]

        if (DHT22_Read(&myDHT22, &dht_data) == 0) {
 8001d6e:	f107 0314 	add.w	r3, r7, #20
 8001d72:	4619      	mov	r1, r3
 8001d74:	4816      	ldr	r0, [pc, #88]	@ (8001dd0 <StartTaskDHT+0x8c>)
 8001d76:	f7ff f927 	bl	8000fc8 <DHT22_Read>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d119      	bne.n	8001db4 <StartTaskDHT+0x70>
            osMutexAcquire(DataMutexHandle, 10);
 8001d80:	4b14      	ldr	r3, [pc, #80]	@ (8001dd4 <StartTaskDHT+0x90>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	210a      	movs	r1, #10
 8001d86:	4618      	mov	r0, r3
 8001d88:	f004 ff9f 	bl	8006cca <osMutexAcquire>
            last_temp = dht_data.Temperature;
 8001d8c:	697b      	ldr	r3, [r7, #20]
 8001d8e:	4a12      	ldr	r2, [pc, #72]	@ (8001dd8 <StartTaskDHT+0x94>)
 8001d90:	6013      	str	r3, [r2, #0]
            osMutexRelease(DataMutexHandle);
 8001d92:	4b10      	ldr	r3, [pc, #64]	@ (8001dd4 <StartTaskDHT+0x90>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	4618      	mov	r0, r3
 8001d98:	f004 ffe2 	bl	8006d60 <osMutexRelease>

            msg.source = SOURCE_DHT_TEMP;
 8001d9c:	2302      	movs	r3, #2
 8001d9e:	733b      	strb	r3, [r7, #12]
            msg.value = dht_data.Temperature;
 8001da0:	697b      	ldr	r3, [r7, #20]
 8001da2:	613b      	str	r3, [r7, #16]
            osMessageQueuePut(uartQueueHandle, &msg, 0, 10);
 8001da4:	4b0d      	ldr	r3, [pc, #52]	@ (8001ddc <StartTaskDHT+0x98>)
 8001da6:	6818      	ldr	r0, [r3, #0]
 8001da8:	f107 010c 	add.w	r1, r7, #12
 8001dac:	230a      	movs	r3, #10
 8001dae:	2200      	movs	r2, #0
 8001db0:	f005 f886 	bl	8006ec0 <osMessageQueuePut>
        }

        osDelayUntil(tick+3000);
 8001db4:	69fb      	ldr	r3, [r7, #28]
 8001db6:	f603 33b8 	addw	r3, r3, #3000	@ 0xbb8
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f004 fdec 	bl	8006998 <osDelayUntil>
    	if(mode==0){
 8001dc0:	e7c4      	b.n	8001d4c <StartTaskDHT+0x8>
 8001dc2:	bf00      	nop
 8001dc4:	200002a9 	.word	0x200002a9
 8001dc8:	20000284 	.word	0x20000284
 8001dcc:	20000294 	.word	0x20000294
 8001dd0:	20000000 	.word	0x20000000
 8001dd4:	200002a0 	.word	0x200002a0
 8001dd8:	200002ac 	.word	0x200002ac
 8001ddc:	20000298 	.word	0x20000298

08001de0 <HAL_UART_RxCpltCallback>:
    }
}
// --- CALLBACK NGT UART ---
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b082      	sub	sp, #8
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a13      	ldr	r2, [pc, #76]	@ (8001e3c <HAL_UART_RxCpltCallback+0x5c>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d120      	bne.n	8001e34 <HAL_UART_RxCpltCallback+0x54>
        if (rx_byte == 'S' || rx_byte == 'D') {
 8001df2:	4b13      	ldr	r3, [pc, #76]	@ (8001e40 <HAL_UART_RxCpltCallback+0x60>)
 8001df4:	781b      	ldrb	r3, [r3, #0]
 8001df6:	2b53      	cmp	r3, #83	@ 0x53
 8001df8:	d003      	beq.n	8001e02 <HAL_UART_RxCpltCallback+0x22>
 8001dfa:	4b11      	ldr	r3, [pc, #68]	@ (8001e40 <HAL_UART_RxCpltCallback+0x60>)
 8001dfc:	781b      	ldrb	r3, [r3, #0]
 8001dfe:	2b44      	cmp	r3, #68	@ 0x44
 8001e00:	d113      	bne.n	8001e2a <HAL_UART_RxCpltCallback+0x4a>
            osEventFlagsSet(uartEventHandle, 0x08); // Ch set khi ng lnh
 8001e02:	4b10      	ldr	r3, [pc, #64]	@ (8001e44 <HAL_UART_RxCpltCallback+0x64>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	2108      	movs	r1, #8
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f004 fe31 	bl	8006a70 <osEventFlagsSet>
            if (rx_byte == 'S') mode = 0;
 8001e0e:	4b0c      	ldr	r3, [pc, #48]	@ (8001e40 <HAL_UART_RxCpltCallback+0x60>)
 8001e10:	781b      	ldrb	r3, [r3, #0]
 8001e12:	2b53      	cmp	r3, #83	@ 0x53
 8001e14:	d103      	bne.n	8001e1e <HAL_UART_RxCpltCallback+0x3e>
 8001e16:	4b0c      	ldr	r3, [pc, #48]	@ (8001e48 <HAL_UART_RxCpltCallback+0x68>)
 8001e18:	2200      	movs	r2, #0
 8001e1a:	701a      	strb	r2, [r3, #0]
 8001e1c:	e002      	b.n	8001e24 <HAL_UART_RxCpltCallback+0x44>
            else mode = 1;
 8001e1e:	4b0a      	ldr	r3, [pc, #40]	@ (8001e48 <HAL_UART_RxCpltCallback+0x68>)
 8001e20:	2201      	movs	r2, #1
 8001e22:	701a      	strb	r2, [r3, #0]
            rx_byte=0;
 8001e24:	4b06      	ldr	r3, [pc, #24]	@ (8001e40 <HAL_UART_RxCpltCallback+0x60>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	701a      	strb	r2, [r3, #0]
        }
        HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
 8001e2a:	2201      	movs	r2, #1
 8001e2c:	4904      	ldr	r1, [pc, #16]	@ (8001e40 <HAL_UART_RxCpltCallback+0x60>)
 8001e2e:	4807      	ldr	r0, [pc, #28]	@ (8001e4c <HAL_UART_RxCpltCallback+0x6c>)
 8001e30:	f003 fe9b 	bl	8005b6a <HAL_UART_Receive_IT>
    }
}
 8001e34:	bf00      	nop
 8001e36:	3708      	adds	r7, #8
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bd80      	pop	{r7, pc}
 8001e3c:	40013800 	.word	0x40013800
 8001e40:	200002a8 	.word	0x200002a8
 8001e44:	200002a4 	.word	0x200002a4
 8001e48:	200002a9 	.word	0x200002a9
 8001e4c:	20000348 	.word	0x20000348

08001e50 <HAL_UART_ErrorCallback>:

// --- X L LI OVERRUN (Bt buc khi dng UART ngt) ---
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b084      	sub	sp, #16
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a0b      	ldr	r2, [pc, #44]	@ (8001e8c <HAL_UART_ErrorCallback+0x3c>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d10f      	bne.n	8001e82 <HAL_UART_ErrorCallback+0x32>
        __HAL_UART_CLEAR_OREFLAG(huart);
 8001e62:	2300      	movs	r3, #0
 8001e64:	60fb      	str	r3, [r7, #12]
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	60fb      	str	r3, [r7, #12]
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	60fb      	str	r3, [r7, #12]
 8001e76:	68fb      	ldr	r3, [r7, #12]
        HAL_UART_Receive_IT(huart, &rx_byte, 1);
 8001e78:	2201      	movs	r2, #1
 8001e7a:	4905      	ldr	r1, [pc, #20]	@ (8001e90 <HAL_UART_ErrorCallback+0x40>)
 8001e7c:	6878      	ldr	r0, [r7, #4]
 8001e7e:	f003 fe74 	bl	8005b6a <HAL_UART_Receive_IT>
    }
}
 8001e82:	bf00      	nop
 8001e84:	3710      	adds	r7, #16
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	40013800 	.word	0x40013800
 8001e90:	200002a8 	.word	0x200002a8

08001e94 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b082      	sub	sp, #8
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ea4:	d101      	bne.n	8001eaa <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001ea6:	f000 fadd 	bl	8002464 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001eaa:	bf00      	nop
 8001eac:	3708      	adds	r7, #8
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}

08001eb2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001eb2:	b480      	push	{r7}
 8001eb4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001eb6:	b672      	cpsid	i
}
 8001eb8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001eba:	bf00      	nop
 8001ebc:	e7fd      	b.n	8001eba <Error_Handler+0x8>
	...

08001ec0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b084      	sub	sp, #16
 8001ec4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001ec6:	4b18      	ldr	r3, [pc, #96]	@ (8001f28 <HAL_MspInit+0x68>)
 8001ec8:	699b      	ldr	r3, [r3, #24]
 8001eca:	4a17      	ldr	r2, [pc, #92]	@ (8001f28 <HAL_MspInit+0x68>)
 8001ecc:	f043 0301 	orr.w	r3, r3, #1
 8001ed0:	6193      	str	r3, [r2, #24]
 8001ed2:	4b15      	ldr	r3, [pc, #84]	@ (8001f28 <HAL_MspInit+0x68>)
 8001ed4:	699b      	ldr	r3, [r3, #24]
 8001ed6:	f003 0301 	and.w	r3, r3, #1
 8001eda:	60bb      	str	r3, [r7, #8]
 8001edc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ede:	4b12      	ldr	r3, [pc, #72]	@ (8001f28 <HAL_MspInit+0x68>)
 8001ee0:	69db      	ldr	r3, [r3, #28]
 8001ee2:	4a11      	ldr	r2, [pc, #68]	@ (8001f28 <HAL_MspInit+0x68>)
 8001ee4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ee8:	61d3      	str	r3, [r2, #28]
 8001eea:	4b0f      	ldr	r3, [pc, #60]	@ (8001f28 <HAL_MspInit+0x68>)
 8001eec:	69db      	ldr	r3, [r3, #28]
 8001eee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ef2:	607b      	str	r3, [r7, #4]
 8001ef4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	210f      	movs	r1, #15
 8001efa:	f06f 0001 	mvn.w	r0, #1
 8001efe:	f001 f8ac 	bl	800305a <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001f02:	4b0a      	ldr	r3, [pc, #40]	@ (8001f2c <HAL_MspInit+0x6c>)
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	60fb      	str	r3, [r7, #12]
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001f0e:	60fb      	str	r3, [r7, #12]
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001f16:	60fb      	str	r3, [r7, #12]
 8001f18:	4a04      	ldr	r2, [pc, #16]	@ (8001f2c <HAL_MspInit+0x6c>)
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f1e:	bf00      	nop
 8001f20:	3710      	adds	r7, #16
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	40021000 	.word	0x40021000
 8001f2c:	40010000 	.word	0x40010000

08001f30 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b08e      	sub	sp, #56	@ 0x38
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001f40:	2300      	movs	r3, #0
 8001f42:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8001f46:	4b34      	ldr	r3, [pc, #208]	@ (8002018 <HAL_InitTick+0xe8>)
 8001f48:	69db      	ldr	r3, [r3, #28]
 8001f4a:	4a33      	ldr	r2, [pc, #204]	@ (8002018 <HAL_InitTick+0xe8>)
 8001f4c:	f043 0301 	orr.w	r3, r3, #1
 8001f50:	61d3      	str	r3, [r2, #28]
 8001f52:	4b31      	ldr	r3, [pc, #196]	@ (8002018 <HAL_InitTick+0xe8>)
 8001f54:	69db      	ldr	r3, [r3, #28]
 8001f56:	f003 0301 	and.w	r3, r3, #1
 8001f5a:	60fb      	str	r3, [r7, #12]
 8001f5c:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001f5e:	f107 0210 	add.w	r2, r7, #16
 8001f62:	f107 0314 	add.w	r3, r7, #20
 8001f66:	4611      	mov	r1, r2
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f002 ff2d 	bl	8004dc8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001f6e:	6a3b      	ldr	r3, [r7, #32]
 8001f70:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001f72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d103      	bne.n	8001f80 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001f78:	f002 fefe 	bl	8004d78 <HAL_RCC_GetPCLK1Freq>
 8001f7c:	6378      	str	r0, [r7, #52]	@ 0x34
 8001f7e:	e004      	b.n	8001f8a <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001f80:	f002 fefa 	bl	8004d78 <HAL_RCC_GetPCLK1Freq>
 8001f84:	4603      	mov	r3, r0
 8001f86:	005b      	lsls	r3, r3, #1
 8001f88:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001f8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f8c:	4a23      	ldr	r2, [pc, #140]	@ (800201c <HAL_InitTick+0xec>)
 8001f8e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f92:	0c9b      	lsrs	r3, r3, #18
 8001f94:	3b01      	subs	r3, #1
 8001f96:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8001f98:	4b21      	ldr	r3, [pc, #132]	@ (8002020 <HAL_InitTick+0xf0>)
 8001f9a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001f9e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8001fa0:	4b1f      	ldr	r3, [pc, #124]	@ (8002020 <HAL_InitTick+0xf0>)
 8001fa2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001fa6:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8001fa8:	4a1d      	ldr	r2, [pc, #116]	@ (8002020 <HAL_InitTick+0xf0>)
 8001faa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fac:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8001fae:	4b1c      	ldr	r3, [pc, #112]	@ (8002020 <HAL_InitTick+0xf0>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fb4:	4b1a      	ldr	r3, [pc, #104]	@ (8002020 <HAL_InitTick+0xf0>)
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fba:	4b19      	ldr	r3, [pc, #100]	@ (8002020 <HAL_InitTick+0xf0>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 8001fc0:	4817      	ldr	r0, [pc, #92]	@ (8002020 <HAL_InitTick+0xf0>)
 8001fc2:	f003 f8bb 	bl	800513c <HAL_TIM_Base_Init>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001fcc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d11b      	bne.n	800200c <HAL_InitTick+0xdc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 8001fd4:	4812      	ldr	r0, [pc, #72]	@ (8002020 <HAL_InitTick+0xf0>)
 8001fd6:	f003 f94b 	bl	8005270 <HAL_TIM_Base_Start_IT>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001fe0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d111      	bne.n	800200c <HAL_InitTick+0xdc>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001fe8:	201c      	movs	r0, #28
 8001fea:	f001 f852 	bl	8003092 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2b0f      	cmp	r3, #15
 8001ff2:	d808      	bhi.n	8002006 <HAL_InitTick+0xd6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	6879      	ldr	r1, [r7, #4]
 8001ff8:	201c      	movs	r0, #28
 8001ffa:	f001 f82e 	bl	800305a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ffe:	4a09      	ldr	r2, [pc, #36]	@ (8002024 <HAL_InitTick+0xf4>)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6013      	str	r3, [r2, #0]
 8002004:	e002      	b.n	800200c <HAL_InitTick+0xdc>
      }
      else
      {
        status = HAL_ERROR;
 8002006:	2301      	movs	r3, #1
 8002008:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800200c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8002010:	4618      	mov	r0, r3
 8002012:	3738      	adds	r7, #56	@ 0x38
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}
 8002018:	40021000 	.word	0x40021000
 800201c:	431bde83 	.word	0x431bde83
 8002020:	200002b4 	.word	0x200002b4
 8002024:	20000010 	.word	0x20000010

08002028 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002028:	b480      	push	{r7}
 800202a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800202c:	bf00      	nop
 800202e:	e7fd      	b.n	800202c <NMI_Handler+0x4>

08002030 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002030:	b480      	push	{r7}
 8002032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002034:	bf00      	nop
 8002036:	e7fd      	b.n	8002034 <HardFault_Handler+0x4>

08002038 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002038:	b480      	push	{r7}
 800203a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800203c:	bf00      	nop
 800203e:	e7fd      	b.n	800203c <MemManage_Handler+0x4>

08002040 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002040:	b480      	push	{r7}
 8002042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002044:	bf00      	nop
 8002046:	e7fd      	b.n	8002044 <BusFault_Handler+0x4>

08002048 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002048:	b480      	push	{r7}
 800204a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800204c:	bf00      	nop
 800204e:	e7fd      	b.n	800204c <UsageFault_Handler+0x4>

08002050 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002050:	b480      	push	{r7}
 8002052:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002054:	bf00      	nop
 8002056:	46bd      	mov	sp, r7
 8002058:	bc80      	pop	{r7}
 800205a:	4770      	bx	lr

0800205c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002060:	4802      	ldr	r0, [pc, #8]	@ (800206c <TIM2_IRQHandler+0x10>)
 8002062:	f003 f957 	bl	8005314 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002066:	bf00      	nop
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop
 800206c:	200002b4 	.word	0x200002b4

08002070 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002074:	4802      	ldr	r0, [pc, #8]	@ (8002080 <USART1_IRQHandler+0x10>)
 8002076:	f003 fd9d 	bl	8005bb4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800207a:	bf00      	nop
 800207c:	bd80      	pop	{r7, pc}
 800207e:	bf00      	nop
 8002080:	20000348 	.word	0x20000348

08002084 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002084:	b480      	push	{r7}
 8002086:	af00      	add	r7, sp, #0
  return 1;
 8002088:	2301      	movs	r3, #1
}
 800208a:	4618      	mov	r0, r3
 800208c:	46bd      	mov	sp, r7
 800208e:	bc80      	pop	{r7}
 8002090:	4770      	bx	lr

08002092 <_kill>:

int _kill(int pid, int sig)
{
 8002092:	b580      	push	{r7, lr}
 8002094:	b082      	sub	sp, #8
 8002096:	af00      	add	r7, sp, #0
 8002098:	6078      	str	r0, [r7, #4]
 800209a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800209c:	f009 fa5e 	bl	800b55c <__errno>
 80020a0:	4603      	mov	r3, r0
 80020a2:	2216      	movs	r2, #22
 80020a4:	601a      	str	r2, [r3, #0]
  return -1;
 80020a6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	3708      	adds	r7, #8
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}

080020b2 <_exit>:

void _exit (int status)
{
 80020b2:	b580      	push	{r7, lr}
 80020b4:	b082      	sub	sp, #8
 80020b6:	af00      	add	r7, sp, #0
 80020b8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80020ba:	f04f 31ff 	mov.w	r1, #4294967295
 80020be:	6878      	ldr	r0, [r7, #4]
 80020c0:	f7ff ffe7 	bl	8002092 <_kill>
  while (1) {}    /* Make sure we hang here */
 80020c4:	bf00      	nop
 80020c6:	e7fd      	b.n	80020c4 <_exit+0x12>

080020c8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b086      	sub	sp, #24
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	60f8      	str	r0, [r7, #12]
 80020d0:	60b9      	str	r1, [r7, #8]
 80020d2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020d4:	2300      	movs	r3, #0
 80020d6:	617b      	str	r3, [r7, #20]
 80020d8:	e00a      	b.n	80020f0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80020da:	f3af 8000 	nop.w
 80020de:	4601      	mov	r1, r0
 80020e0:	68bb      	ldr	r3, [r7, #8]
 80020e2:	1c5a      	adds	r2, r3, #1
 80020e4:	60ba      	str	r2, [r7, #8]
 80020e6:	b2ca      	uxtb	r2, r1
 80020e8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020ea:	697b      	ldr	r3, [r7, #20]
 80020ec:	3301      	adds	r3, #1
 80020ee:	617b      	str	r3, [r7, #20]
 80020f0:	697a      	ldr	r2, [r7, #20]
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	429a      	cmp	r2, r3
 80020f6:	dbf0      	blt.n	80020da <_read+0x12>
  }

  return len;
 80020f8:	687b      	ldr	r3, [r7, #4]
}
 80020fa:	4618      	mov	r0, r3
 80020fc:	3718      	adds	r7, #24
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}

08002102 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002102:	b580      	push	{r7, lr}
 8002104:	b086      	sub	sp, #24
 8002106:	af00      	add	r7, sp, #0
 8002108:	60f8      	str	r0, [r7, #12]
 800210a:	60b9      	str	r1, [r7, #8]
 800210c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800210e:	2300      	movs	r3, #0
 8002110:	617b      	str	r3, [r7, #20]
 8002112:	e009      	b.n	8002128 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002114:	68bb      	ldr	r3, [r7, #8]
 8002116:	1c5a      	adds	r2, r3, #1
 8002118:	60ba      	str	r2, [r7, #8]
 800211a:	781b      	ldrb	r3, [r3, #0]
 800211c:	4618      	mov	r0, r3
 800211e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002122:	697b      	ldr	r3, [r7, #20]
 8002124:	3301      	adds	r3, #1
 8002126:	617b      	str	r3, [r7, #20]
 8002128:	697a      	ldr	r2, [r7, #20]
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	429a      	cmp	r2, r3
 800212e:	dbf1      	blt.n	8002114 <_write+0x12>
  }
  return len;
 8002130:	687b      	ldr	r3, [r7, #4]
}
 8002132:	4618      	mov	r0, r3
 8002134:	3718      	adds	r7, #24
 8002136:	46bd      	mov	sp, r7
 8002138:	bd80      	pop	{r7, pc}

0800213a <_close>:

int _close(int file)
{
 800213a:	b480      	push	{r7}
 800213c:	b083      	sub	sp, #12
 800213e:	af00      	add	r7, sp, #0
 8002140:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002142:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002146:	4618      	mov	r0, r3
 8002148:	370c      	adds	r7, #12
 800214a:	46bd      	mov	sp, r7
 800214c:	bc80      	pop	{r7}
 800214e:	4770      	bx	lr

08002150 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002150:	b480      	push	{r7}
 8002152:	b083      	sub	sp, #12
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
 8002158:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002160:	605a      	str	r2, [r3, #4]
  return 0;
 8002162:	2300      	movs	r3, #0
}
 8002164:	4618      	mov	r0, r3
 8002166:	370c      	adds	r7, #12
 8002168:	46bd      	mov	sp, r7
 800216a:	bc80      	pop	{r7}
 800216c:	4770      	bx	lr

0800216e <_isatty>:

int _isatty(int file)
{
 800216e:	b480      	push	{r7}
 8002170:	b083      	sub	sp, #12
 8002172:	af00      	add	r7, sp, #0
 8002174:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002176:	2301      	movs	r3, #1
}
 8002178:	4618      	mov	r0, r3
 800217a:	370c      	adds	r7, #12
 800217c:	46bd      	mov	sp, r7
 800217e:	bc80      	pop	{r7}
 8002180:	4770      	bx	lr

08002182 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002182:	b480      	push	{r7}
 8002184:	b085      	sub	sp, #20
 8002186:	af00      	add	r7, sp, #0
 8002188:	60f8      	str	r0, [r7, #12]
 800218a:	60b9      	str	r1, [r7, #8]
 800218c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800218e:	2300      	movs	r3, #0
}
 8002190:	4618      	mov	r0, r3
 8002192:	3714      	adds	r7, #20
 8002194:	46bd      	mov	sp, r7
 8002196:	bc80      	pop	{r7}
 8002198:	4770      	bx	lr
	...

0800219c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b086      	sub	sp, #24
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021a4:	4a14      	ldr	r2, [pc, #80]	@ (80021f8 <_sbrk+0x5c>)
 80021a6:	4b15      	ldr	r3, [pc, #84]	@ (80021fc <_sbrk+0x60>)
 80021a8:	1ad3      	subs	r3, r2, r3
 80021aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021b0:	4b13      	ldr	r3, [pc, #76]	@ (8002200 <_sbrk+0x64>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d102      	bne.n	80021be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021b8:	4b11      	ldr	r3, [pc, #68]	@ (8002200 <_sbrk+0x64>)
 80021ba:	4a12      	ldr	r2, [pc, #72]	@ (8002204 <_sbrk+0x68>)
 80021bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021be:	4b10      	ldr	r3, [pc, #64]	@ (8002200 <_sbrk+0x64>)
 80021c0:	681a      	ldr	r2, [r3, #0]
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	4413      	add	r3, r2
 80021c6:	693a      	ldr	r2, [r7, #16]
 80021c8:	429a      	cmp	r2, r3
 80021ca:	d207      	bcs.n	80021dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021cc:	f009 f9c6 	bl	800b55c <__errno>
 80021d0:	4603      	mov	r3, r0
 80021d2:	220c      	movs	r2, #12
 80021d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021d6:	f04f 33ff 	mov.w	r3, #4294967295
 80021da:	e009      	b.n	80021f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021dc:	4b08      	ldr	r3, [pc, #32]	@ (8002200 <_sbrk+0x64>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021e2:	4b07      	ldr	r3, [pc, #28]	@ (8002200 <_sbrk+0x64>)
 80021e4:	681a      	ldr	r2, [r3, #0]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	4413      	add	r3, r2
 80021ea:	4a05      	ldr	r2, [pc, #20]	@ (8002200 <_sbrk+0x64>)
 80021ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021ee:	68fb      	ldr	r3, [r7, #12]
}
 80021f0:	4618      	mov	r0, r3
 80021f2:	3718      	adds	r7, #24
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	20005000 	.word	0x20005000
 80021fc:	00000400 	.word	0x00000400
 8002200:	200002fc 	.word	0x200002fc
 8002204:	20003ac8 	.word	0x20003ac8

08002208 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002208:	b480      	push	{r7}
 800220a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800220c:	bf00      	nop
 800220e:	46bd      	mov	sp, r7
 8002210:	bc80      	pop	{r7}
 8002212:	4770      	bx	lr

08002214 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b086      	sub	sp, #24
 8002218:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800221a:	f107 0308 	add.w	r3, r7, #8
 800221e:	2200      	movs	r2, #0
 8002220:	601a      	str	r2, [r3, #0]
 8002222:	605a      	str	r2, [r3, #4]
 8002224:	609a      	str	r2, [r3, #8]
 8002226:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002228:	463b      	mov	r3, r7
 800222a:	2200      	movs	r2, #0
 800222c:	601a      	str	r2, [r3, #0]
 800222e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002230:	4b1e      	ldr	r3, [pc, #120]	@ (80022ac <MX_TIM1_Init+0x98>)
 8002232:	4a1f      	ldr	r2, [pc, #124]	@ (80022b0 <MX_TIM1_Init+0x9c>)
 8002234:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8002236:	4b1d      	ldr	r3, [pc, #116]	@ (80022ac <MX_TIM1_Init+0x98>)
 8002238:	2247      	movs	r2, #71	@ 0x47
 800223a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800223c:	4b1b      	ldr	r3, [pc, #108]	@ (80022ac <MX_TIM1_Init+0x98>)
 800223e:	2200      	movs	r2, #0
 8002240:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002242:	4b1a      	ldr	r3, [pc, #104]	@ (80022ac <MX_TIM1_Init+0x98>)
 8002244:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002248:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800224a:	4b18      	ldr	r3, [pc, #96]	@ (80022ac <MX_TIM1_Init+0x98>)
 800224c:	2200      	movs	r2, #0
 800224e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002250:	4b16      	ldr	r3, [pc, #88]	@ (80022ac <MX_TIM1_Init+0x98>)
 8002252:	2200      	movs	r2, #0
 8002254:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002256:	4b15      	ldr	r3, [pc, #84]	@ (80022ac <MX_TIM1_Init+0x98>)
 8002258:	2200      	movs	r2, #0
 800225a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800225c:	4813      	ldr	r0, [pc, #76]	@ (80022ac <MX_TIM1_Init+0x98>)
 800225e:	f002 ff6d 	bl	800513c <HAL_TIM_Base_Init>
 8002262:	4603      	mov	r3, r0
 8002264:	2b00      	cmp	r3, #0
 8002266:	d001      	beq.n	800226c <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8002268:	f7ff fe23 	bl	8001eb2 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800226c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002270:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002272:	f107 0308 	add.w	r3, r7, #8
 8002276:	4619      	mov	r1, r3
 8002278:	480c      	ldr	r0, [pc, #48]	@ (80022ac <MX_TIM1_Init+0x98>)
 800227a:	f003 f93b 	bl	80054f4 <HAL_TIM_ConfigClockSource>
 800227e:	4603      	mov	r3, r0
 8002280:	2b00      	cmp	r3, #0
 8002282:	d001      	beq.n	8002288 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8002284:	f7ff fe15 	bl	8001eb2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002288:	2300      	movs	r3, #0
 800228a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800228c:	2300      	movs	r3, #0
 800228e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002290:	463b      	mov	r3, r7
 8002292:	4619      	mov	r1, r3
 8002294:	4805      	ldr	r0, [pc, #20]	@ (80022ac <MX_TIM1_Init+0x98>)
 8002296:	f003 fb1d 	bl	80058d4 <HAL_TIMEx_MasterConfigSynchronization>
 800229a:	4603      	mov	r3, r0
 800229c:	2b00      	cmp	r3, #0
 800229e:	d001      	beq.n	80022a4 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80022a0:	f7ff fe07 	bl	8001eb2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80022a4:	bf00      	nop
 80022a6:	3718      	adds	r7, #24
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bd80      	pop	{r7, pc}
 80022ac:	20000300 	.word	0x20000300
 80022b0:	40012c00 	.word	0x40012c00

080022b4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b085      	sub	sp, #20
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4a09      	ldr	r2, [pc, #36]	@ (80022e8 <HAL_TIM_Base_MspInit+0x34>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d10b      	bne.n	80022de <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80022c6:	4b09      	ldr	r3, [pc, #36]	@ (80022ec <HAL_TIM_Base_MspInit+0x38>)
 80022c8:	699b      	ldr	r3, [r3, #24]
 80022ca:	4a08      	ldr	r2, [pc, #32]	@ (80022ec <HAL_TIM_Base_MspInit+0x38>)
 80022cc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80022d0:	6193      	str	r3, [r2, #24]
 80022d2:	4b06      	ldr	r3, [pc, #24]	@ (80022ec <HAL_TIM_Base_MspInit+0x38>)
 80022d4:	699b      	ldr	r3, [r3, #24]
 80022d6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80022da:	60fb      	str	r3, [r7, #12]
 80022dc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80022de:	bf00      	nop
 80022e0:	3714      	adds	r7, #20
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bc80      	pop	{r7}
 80022e6:	4770      	bx	lr
 80022e8:	40012c00 	.word	0x40012c00
 80022ec:	40021000 	.word	0x40021000

080022f0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80022f4:	4b11      	ldr	r3, [pc, #68]	@ (800233c <MX_USART1_UART_Init+0x4c>)
 80022f6:	4a12      	ldr	r2, [pc, #72]	@ (8002340 <MX_USART1_UART_Init+0x50>)
 80022f8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80022fa:	4b10      	ldr	r3, [pc, #64]	@ (800233c <MX_USART1_UART_Init+0x4c>)
 80022fc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002300:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002302:	4b0e      	ldr	r3, [pc, #56]	@ (800233c <MX_USART1_UART_Init+0x4c>)
 8002304:	2200      	movs	r2, #0
 8002306:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002308:	4b0c      	ldr	r3, [pc, #48]	@ (800233c <MX_USART1_UART_Init+0x4c>)
 800230a:	2200      	movs	r2, #0
 800230c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800230e:	4b0b      	ldr	r3, [pc, #44]	@ (800233c <MX_USART1_UART_Init+0x4c>)
 8002310:	2200      	movs	r2, #0
 8002312:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002314:	4b09      	ldr	r3, [pc, #36]	@ (800233c <MX_USART1_UART_Init+0x4c>)
 8002316:	220c      	movs	r2, #12
 8002318:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800231a:	4b08      	ldr	r3, [pc, #32]	@ (800233c <MX_USART1_UART_Init+0x4c>)
 800231c:	2200      	movs	r2, #0
 800231e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002320:	4b06      	ldr	r3, [pc, #24]	@ (800233c <MX_USART1_UART_Init+0x4c>)
 8002322:	2200      	movs	r2, #0
 8002324:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002326:	4805      	ldr	r0, [pc, #20]	@ (800233c <MX_USART1_UART_Init+0x4c>)
 8002328:	f003 fb44 	bl	80059b4 <HAL_UART_Init>
 800232c:	4603      	mov	r3, r0
 800232e:	2b00      	cmp	r3, #0
 8002330:	d001      	beq.n	8002336 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002332:	f7ff fdbe 	bl	8001eb2 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002336:	bf00      	nop
 8002338:	bd80      	pop	{r7, pc}
 800233a:	bf00      	nop
 800233c:	20000348 	.word	0x20000348
 8002340:	40013800 	.word	0x40013800

08002344 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b088      	sub	sp, #32
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800234c:	f107 0310 	add.w	r3, r7, #16
 8002350:	2200      	movs	r2, #0
 8002352:	601a      	str	r2, [r3, #0]
 8002354:	605a      	str	r2, [r3, #4]
 8002356:	609a      	str	r2, [r3, #8]
 8002358:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	4a20      	ldr	r2, [pc, #128]	@ (80023e0 <HAL_UART_MspInit+0x9c>)
 8002360:	4293      	cmp	r3, r2
 8002362:	d139      	bne.n	80023d8 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002364:	4b1f      	ldr	r3, [pc, #124]	@ (80023e4 <HAL_UART_MspInit+0xa0>)
 8002366:	699b      	ldr	r3, [r3, #24]
 8002368:	4a1e      	ldr	r2, [pc, #120]	@ (80023e4 <HAL_UART_MspInit+0xa0>)
 800236a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800236e:	6193      	str	r3, [r2, #24]
 8002370:	4b1c      	ldr	r3, [pc, #112]	@ (80023e4 <HAL_UART_MspInit+0xa0>)
 8002372:	699b      	ldr	r3, [r3, #24]
 8002374:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002378:	60fb      	str	r3, [r7, #12]
 800237a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800237c:	4b19      	ldr	r3, [pc, #100]	@ (80023e4 <HAL_UART_MspInit+0xa0>)
 800237e:	699b      	ldr	r3, [r3, #24]
 8002380:	4a18      	ldr	r2, [pc, #96]	@ (80023e4 <HAL_UART_MspInit+0xa0>)
 8002382:	f043 0304 	orr.w	r3, r3, #4
 8002386:	6193      	str	r3, [r2, #24]
 8002388:	4b16      	ldr	r3, [pc, #88]	@ (80023e4 <HAL_UART_MspInit+0xa0>)
 800238a:	699b      	ldr	r3, [r3, #24]
 800238c:	f003 0304 	and.w	r3, r3, #4
 8002390:	60bb      	str	r3, [r7, #8]
 8002392:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002394:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002398:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800239a:	2302      	movs	r3, #2
 800239c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800239e:	2303      	movs	r3, #3
 80023a0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023a2:	f107 0310 	add.w	r3, r7, #16
 80023a6:	4619      	mov	r1, r3
 80023a8:	480f      	ldr	r0, [pc, #60]	@ (80023e8 <HAL_UART_MspInit+0xa4>)
 80023aa:	f000 ff33 	bl	8003214 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80023ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80023b2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023b4:	2300      	movs	r3, #0
 80023b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023b8:	2300      	movs	r3, #0
 80023ba:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023bc:	f107 0310 	add.w	r3, r7, #16
 80023c0:	4619      	mov	r1, r3
 80023c2:	4809      	ldr	r0, [pc, #36]	@ (80023e8 <HAL_UART_MspInit+0xa4>)
 80023c4:	f000 ff26 	bl	8003214 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80023c8:	2200      	movs	r2, #0
 80023ca:	2105      	movs	r1, #5
 80023cc:	2025      	movs	r0, #37	@ 0x25
 80023ce:	f000 fe44 	bl	800305a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80023d2:	2025      	movs	r0, #37	@ 0x25
 80023d4:	f000 fe5d 	bl	8003092 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80023d8:	bf00      	nop
 80023da:	3720      	adds	r7, #32
 80023dc:	46bd      	mov	sp, r7
 80023de:	bd80      	pop	{r7, pc}
 80023e0:	40013800 	.word	0x40013800
 80023e4:	40021000 	.word	0x40021000
 80023e8:	40010800 	.word	0x40010800

080023ec <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80023ec:	f7ff ff0c 	bl	8002208 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80023f0:	480b      	ldr	r0, [pc, #44]	@ (8002420 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80023f2:	490c      	ldr	r1, [pc, #48]	@ (8002424 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80023f4:	4a0c      	ldr	r2, [pc, #48]	@ (8002428 <LoopFillZerobss+0x16>)
  movs r3, #0
 80023f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023f8:	e002      	b.n	8002400 <LoopCopyDataInit>

080023fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023fe:	3304      	adds	r3, #4

08002400 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002400:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002402:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002404:	d3f9      	bcc.n	80023fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002406:	4a09      	ldr	r2, [pc, #36]	@ (800242c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002408:	4c09      	ldr	r4, [pc, #36]	@ (8002430 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800240a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800240c:	e001      	b.n	8002412 <LoopFillZerobss>

0800240e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800240e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002410:	3204      	adds	r2, #4

08002412 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002412:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002414:	d3fb      	bcc.n	800240e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002416:	f009 f8a7 	bl	800b568 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800241a:	f7ff f9a5 	bl	8001768 <main>
  bx lr
 800241e:	4770      	bx	lr
  ldr r0, =_sdata
 8002420:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002424:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8002428:	0800daf4 	.word	0x0800daf4
  ldr r2, =_sbss
 800242c:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8002430:	20003ac8 	.word	0x20003ac8

08002434 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002434:	e7fe      	b.n	8002434 <ADC1_2_IRQHandler>
	...

08002438 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800243c:	4b08      	ldr	r3, [pc, #32]	@ (8002460 <HAL_Init+0x28>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4a07      	ldr	r2, [pc, #28]	@ (8002460 <HAL_Init+0x28>)
 8002442:	f043 0310 	orr.w	r3, r3, #16
 8002446:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002448:	2003      	movs	r0, #3
 800244a:	f000 fdfb 	bl	8003044 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800244e:	200f      	movs	r0, #15
 8002450:	f7ff fd6e 	bl	8001f30 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002454:	f7ff fd34 	bl	8001ec0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002458:	2300      	movs	r3, #0
}
 800245a:	4618      	mov	r0, r3
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	40022000 	.word	0x40022000

08002464 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002464:	b480      	push	{r7}
 8002466:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002468:	4b05      	ldr	r3, [pc, #20]	@ (8002480 <HAL_IncTick+0x1c>)
 800246a:	781b      	ldrb	r3, [r3, #0]
 800246c:	461a      	mov	r2, r3
 800246e:	4b05      	ldr	r3, [pc, #20]	@ (8002484 <HAL_IncTick+0x20>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4413      	add	r3, r2
 8002474:	4a03      	ldr	r2, [pc, #12]	@ (8002484 <HAL_IncTick+0x20>)
 8002476:	6013      	str	r3, [r2, #0]
}
 8002478:	bf00      	nop
 800247a:	46bd      	mov	sp, r7
 800247c:	bc80      	pop	{r7}
 800247e:	4770      	bx	lr
 8002480:	20000014 	.word	0x20000014
 8002484:	20000390 	.word	0x20000390

08002488 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002488:	b480      	push	{r7}
 800248a:	af00      	add	r7, sp, #0
  return uwTick;
 800248c:	4b02      	ldr	r3, [pc, #8]	@ (8002498 <HAL_GetTick+0x10>)
 800248e:	681b      	ldr	r3, [r3, #0]
}
 8002490:	4618      	mov	r0, r3
 8002492:	46bd      	mov	sp, r7
 8002494:	bc80      	pop	{r7}
 8002496:	4770      	bx	lr
 8002498:	20000390 	.word	0x20000390

0800249c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b084      	sub	sp, #16
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024a4:	f7ff fff0 	bl	8002488 <HAL_GetTick>
 80024a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024b4:	d005      	beq.n	80024c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80024b6:	4b0a      	ldr	r3, [pc, #40]	@ (80024e0 <HAL_Delay+0x44>)
 80024b8:	781b      	ldrb	r3, [r3, #0]
 80024ba:	461a      	mov	r2, r3
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	4413      	add	r3, r2
 80024c0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80024c2:	bf00      	nop
 80024c4:	f7ff ffe0 	bl	8002488 <HAL_GetTick>
 80024c8:	4602      	mov	r2, r0
 80024ca:	68bb      	ldr	r3, [r7, #8]
 80024cc:	1ad3      	subs	r3, r2, r3
 80024ce:	68fa      	ldr	r2, [r7, #12]
 80024d0:	429a      	cmp	r2, r3
 80024d2:	d8f7      	bhi.n	80024c4 <HAL_Delay+0x28>
  {
  }
}
 80024d4:	bf00      	nop
 80024d6:	bf00      	nop
 80024d8:	3710      	adds	r7, #16
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	bf00      	nop
 80024e0:	20000014 	.word	0x20000014

080024e4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b086      	sub	sp, #24
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024ec:	2300      	movs	r3, #0
 80024ee:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80024f0:	2300      	movs	r3, #0
 80024f2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80024f4:	2300      	movs	r3, #0
 80024f6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80024f8:	2300      	movs	r3, #0
 80024fa:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d101      	bne.n	8002506 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002502:	2301      	movs	r3, #1
 8002504:	e0be      	b.n	8002684 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	689b      	ldr	r3, [r3, #8]
 800250a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002510:	2b00      	cmp	r3, #0
 8002512:	d109      	bne.n	8002528 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2200      	movs	r2, #0
 8002518:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2200      	movs	r2, #0
 800251e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002522:	6878      	ldr	r0, [r7, #4]
 8002524:	f7ff f82e 	bl	8001584 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002528:	6878      	ldr	r0, [r7, #4]
 800252a:	f000 fbf1 	bl	8002d10 <ADC_ConversionStop_Disable>
 800252e:	4603      	mov	r3, r0
 8002530:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002536:	f003 0310 	and.w	r3, r3, #16
 800253a:	2b00      	cmp	r3, #0
 800253c:	f040 8099 	bne.w	8002672 <HAL_ADC_Init+0x18e>
 8002540:	7dfb      	ldrb	r3, [r7, #23]
 8002542:	2b00      	cmp	r3, #0
 8002544:	f040 8095 	bne.w	8002672 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800254c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002550:	f023 0302 	bic.w	r3, r3, #2
 8002554:	f043 0202 	orr.w	r2, r3, #2
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002564:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	7b1b      	ldrb	r3, [r3, #12]
 800256a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800256c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800256e:	68ba      	ldr	r2, [r7, #8]
 8002570:	4313      	orrs	r3, r2
 8002572:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	689b      	ldr	r3, [r3, #8]
 8002578:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800257c:	d003      	beq.n	8002586 <HAL_ADC_Init+0xa2>
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	689b      	ldr	r3, [r3, #8]
 8002582:	2b01      	cmp	r3, #1
 8002584:	d102      	bne.n	800258c <HAL_ADC_Init+0xa8>
 8002586:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800258a:	e000      	b.n	800258e <HAL_ADC_Init+0xaa>
 800258c:	2300      	movs	r3, #0
 800258e:	693a      	ldr	r2, [r7, #16]
 8002590:	4313      	orrs	r3, r2
 8002592:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	7d1b      	ldrb	r3, [r3, #20]
 8002598:	2b01      	cmp	r3, #1
 800259a:	d119      	bne.n	80025d0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	7b1b      	ldrb	r3, [r3, #12]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d109      	bne.n	80025b8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	699b      	ldr	r3, [r3, #24]
 80025a8:	3b01      	subs	r3, #1
 80025aa:	035a      	lsls	r2, r3, #13
 80025ac:	693b      	ldr	r3, [r7, #16]
 80025ae:	4313      	orrs	r3, r2
 80025b0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80025b4:	613b      	str	r3, [r7, #16]
 80025b6:	e00b      	b.n	80025d0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025bc:	f043 0220 	orr.w	r2, r3, #32
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025c8:	f043 0201 	orr.w	r2, r3, #1
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	693a      	ldr	r2, [r7, #16]
 80025e0:	430a      	orrs	r2, r1
 80025e2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	689a      	ldr	r2, [r3, #8]
 80025ea:	4b28      	ldr	r3, [pc, #160]	@ (800268c <HAL_ADC_Init+0x1a8>)
 80025ec:	4013      	ands	r3, r2
 80025ee:	687a      	ldr	r2, [r7, #4]
 80025f0:	6812      	ldr	r2, [r2, #0]
 80025f2:	68b9      	ldr	r1, [r7, #8]
 80025f4:	430b      	orrs	r3, r1
 80025f6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	689b      	ldr	r3, [r3, #8]
 80025fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002600:	d003      	beq.n	800260a <HAL_ADC_Init+0x126>
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	689b      	ldr	r3, [r3, #8]
 8002606:	2b01      	cmp	r3, #1
 8002608:	d104      	bne.n	8002614 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	691b      	ldr	r3, [r3, #16]
 800260e:	3b01      	subs	r3, #1
 8002610:	051b      	lsls	r3, r3, #20
 8002612:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800261a:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	68fa      	ldr	r2, [r7, #12]
 8002624:	430a      	orrs	r2, r1
 8002626:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	689a      	ldr	r2, [r3, #8]
 800262e:	4b18      	ldr	r3, [pc, #96]	@ (8002690 <HAL_ADC_Init+0x1ac>)
 8002630:	4013      	ands	r3, r2
 8002632:	68ba      	ldr	r2, [r7, #8]
 8002634:	429a      	cmp	r2, r3
 8002636:	d10b      	bne.n	8002650 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2200      	movs	r2, #0
 800263c:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002642:	f023 0303 	bic.w	r3, r3, #3
 8002646:	f043 0201 	orr.w	r2, r3, #1
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800264e:	e018      	b.n	8002682 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002654:	f023 0312 	bic.w	r3, r3, #18
 8002658:	f043 0210 	orr.w	r2, r3, #16
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002664:	f043 0201 	orr.w	r2, r3, #1
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800266c:	2301      	movs	r3, #1
 800266e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002670:	e007      	b.n	8002682 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002676:	f043 0210 	orr.w	r2, r3, #16
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 800267e:	2301      	movs	r3, #1
 8002680:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002682:	7dfb      	ldrb	r3, [r7, #23]
}
 8002684:	4618      	mov	r0, r3
 8002686:	3718      	adds	r7, #24
 8002688:	46bd      	mov	sp, r7
 800268a:	bd80      	pop	{r7, pc}
 800268c:	ffe1f7fd 	.word	0xffe1f7fd
 8002690:	ff1f0efe 	.word	0xff1f0efe

08002694 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b084      	sub	sp, #16
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800269c:	2300      	movs	r3, #0
 800269e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80026a6:	2b01      	cmp	r3, #1
 80026a8:	d101      	bne.n	80026ae <HAL_ADC_Start+0x1a>
 80026aa:	2302      	movs	r3, #2
 80026ac:	e098      	b.n	80027e0 <HAL_ADC_Start+0x14c>
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	2201      	movs	r2, #1
 80026b2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80026b6:	6878      	ldr	r0, [r7, #4]
 80026b8:	f000 fad0 	bl	8002c5c <ADC_Enable>
 80026bc:	4603      	mov	r3, r0
 80026be:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80026c0:	7bfb      	ldrb	r3, [r7, #15]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	f040 8087 	bne.w	80027d6 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026cc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80026d0:	f023 0301 	bic.w	r3, r3, #1
 80026d4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a41      	ldr	r2, [pc, #260]	@ (80027e8 <HAL_ADC_Start+0x154>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d105      	bne.n	80026f2 <HAL_ADC_Start+0x5e>
 80026e6:	4b41      	ldr	r3, [pc, #260]	@ (80027ec <HAL_ADC_Start+0x158>)
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d115      	bne.n	800271e <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026f6:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002708:	2b00      	cmp	r3, #0
 800270a:	d026      	beq.n	800275a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002710:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002714:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800271c:	e01d      	b.n	800275a <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002722:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	4a2f      	ldr	r2, [pc, #188]	@ (80027ec <HAL_ADC_Start+0x158>)
 8002730:	4293      	cmp	r3, r2
 8002732:	d004      	beq.n	800273e <HAL_ADC_Start+0xaa>
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4a2b      	ldr	r2, [pc, #172]	@ (80027e8 <HAL_ADC_Start+0x154>)
 800273a:	4293      	cmp	r3, r2
 800273c:	d10d      	bne.n	800275a <HAL_ADC_Start+0xc6>
 800273e:	4b2b      	ldr	r3, [pc, #172]	@ (80027ec <HAL_ADC_Start+0x158>)
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002746:	2b00      	cmp	r3, #0
 8002748:	d007      	beq.n	800275a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800274e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002752:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800275e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002762:	2b00      	cmp	r3, #0
 8002764:	d006      	beq.n	8002774 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800276a:	f023 0206 	bic.w	r2, r3, #6
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002772:	e002      	b.n	800277a <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2200      	movs	r2, #0
 8002778:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2200      	movs	r2, #0
 800277e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f06f 0202 	mvn.w	r2, #2
 800278a:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	689b      	ldr	r3, [r3, #8]
 8002792:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002796:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800279a:	d113      	bne.n	80027c4 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80027a0:	4a11      	ldr	r2, [pc, #68]	@ (80027e8 <HAL_ADC_Start+0x154>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d105      	bne.n	80027b2 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80027a6:	4b11      	ldr	r3, [pc, #68]	@ (80027ec <HAL_ADC_Start+0x158>)
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d108      	bne.n	80027c4 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	689a      	ldr	r2, [r3, #8]
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 80027c0:	609a      	str	r2, [r3, #8]
 80027c2:	e00c      	b.n	80027de <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	689a      	ldr	r2, [r3, #8]
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80027d2:	609a      	str	r2, [r3, #8]
 80027d4:	e003      	b.n	80027de <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2200      	movs	r2, #0
 80027da:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80027de:	7bfb      	ldrb	r3, [r7, #15]
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	3710      	adds	r7, #16
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd80      	pop	{r7, pc}
 80027e8:	40012800 	.word	0x40012800
 80027ec:	40012400 	.word	0x40012400

080027f0 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b084      	sub	sp, #16
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027f8:	2300      	movs	r3, #0
 80027fa:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002802:	2b01      	cmp	r3, #1
 8002804:	d101      	bne.n	800280a <HAL_ADC_Stop+0x1a>
 8002806:	2302      	movs	r3, #2
 8002808:	e01a      	b.n	8002840 <HAL_ADC_Stop+0x50>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2201      	movs	r2, #1
 800280e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002812:	6878      	ldr	r0, [r7, #4]
 8002814:	f000 fa7c 	bl	8002d10 <ADC_ConversionStop_Disable>
 8002818:	4603      	mov	r3, r0
 800281a:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800281c:	7bfb      	ldrb	r3, [r7, #15]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d109      	bne.n	8002836 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002826:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800282a:	f023 0301 	bic.w	r3, r3, #1
 800282e:	f043 0201 	orr.w	r2, r3, #1
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2200      	movs	r2, #0
 800283a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800283e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002840:	4618      	mov	r0, r3
 8002842:	3710      	adds	r7, #16
 8002844:	46bd      	mov	sp, r7
 8002846:	bd80      	pop	{r7, pc}

08002848 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002848:	b590      	push	{r4, r7, lr}
 800284a:	b087      	sub	sp, #28
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
 8002850:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002852:	2300      	movs	r3, #0
 8002854:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8002856:	2300      	movs	r3, #0
 8002858:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800285a:	2300      	movs	r3, #0
 800285c:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800285e:	f7ff fe13 	bl	8002488 <HAL_GetTick>
 8002862:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	689b      	ldr	r3, [r3, #8]
 800286a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800286e:	2b00      	cmp	r3, #0
 8002870:	d00b      	beq.n	800288a <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002876:	f043 0220 	orr.w	r2, r3, #32
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2200      	movs	r2, #0
 8002882:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 8002886:	2301      	movs	r3, #1
 8002888:	e0d3      	b.n	8002a32 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002894:	2b00      	cmp	r3, #0
 8002896:	d131      	bne.n	80028fc <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800289e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d12a      	bne.n	80028fc <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80028a6:	e021      	b.n	80028ec <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028ae:	d01d      	beq.n	80028ec <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d007      	beq.n	80028c6 <HAL_ADC_PollForConversion+0x7e>
 80028b6:	f7ff fde7 	bl	8002488 <HAL_GetTick>
 80028ba:	4602      	mov	r2, r0
 80028bc:	697b      	ldr	r3, [r7, #20]
 80028be:	1ad3      	subs	r3, r2, r3
 80028c0:	683a      	ldr	r2, [r7, #0]
 80028c2:	429a      	cmp	r2, r3
 80028c4:	d212      	bcs.n	80028ec <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f003 0302 	and.w	r3, r3, #2
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d10b      	bne.n	80028ec <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028d8:	f043 0204 	orr.w	r2, r3, #4
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2200      	movs	r2, #0
 80028e4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 80028e8:	2303      	movs	r3, #3
 80028ea:	e0a2      	b.n	8002a32 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f003 0302 	and.w	r3, r3, #2
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d0d6      	beq.n	80028a8 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80028fa:	e070      	b.n	80029de <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80028fc:	4b4f      	ldr	r3, [pc, #316]	@ (8002a3c <HAL_ADC_PollForConversion+0x1f4>)
 80028fe:	681c      	ldr	r4, [r3, #0]
 8002900:	2002      	movs	r0, #2
 8002902:	f002 fb65 	bl	8004fd0 <HAL_RCCEx_GetPeriphCLKFreq>
 8002906:	4603      	mov	r3, r0
 8002908:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	6919      	ldr	r1, [r3, #16]
 8002912:	4b4b      	ldr	r3, [pc, #300]	@ (8002a40 <HAL_ADC_PollForConversion+0x1f8>)
 8002914:	400b      	ands	r3, r1
 8002916:	2b00      	cmp	r3, #0
 8002918:	d118      	bne.n	800294c <HAL_ADC_PollForConversion+0x104>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	68d9      	ldr	r1, [r3, #12]
 8002920:	4b48      	ldr	r3, [pc, #288]	@ (8002a44 <HAL_ADC_PollForConversion+0x1fc>)
 8002922:	400b      	ands	r3, r1
 8002924:	2b00      	cmp	r3, #0
 8002926:	d111      	bne.n	800294c <HAL_ADC_PollForConversion+0x104>
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	6919      	ldr	r1, [r3, #16]
 800292e:	4b46      	ldr	r3, [pc, #280]	@ (8002a48 <HAL_ADC_PollForConversion+0x200>)
 8002930:	400b      	ands	r3, r1
 8002932:	2b00      	cmp	r3, #0
 8002934:	d108      	bne.n	8002948 <HAL_ADC_PollForConversion+0x100>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	68d9      	ldr	r1, [r3, #12]
 800293c:	4b43      	ldr	r3, [pc, #268]	@ (8002a4c <HAL_ADC_PollForConversion+0x204>)
 800293e:	400b      	ands	r3, r1
 8002940:	2b00      	cmp	r3, #0
 8002942:	d101      	bne.n	8002948 <HAL_ADC_PollForConversion+0x100>
 8002944:	2314      	movs	r3, #20
 8002946:	e020      	b.n	800298a <HAL_ADC_PollForConversion+0x142>
 8002948:	2329      	movs	r3, #41	@ 0x29
 800294a:	e01e      	b.n	800298a <HAL_ADC_PollForConversion+0x142>
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	6919      	ldr	r1, [r3, #16]
 8002952:	4b3d      	ldr	r3, [pc, #244]	@ (8002a48 <HAL_ADC_PollForConversion+0x200>)
 8002954:	400b      	ands	r3, r1
 8002956:	2b00      	cmp	r3, #0
 8002958:	d106      	bne.n	8002968 <HAL_ADC_PollForConversion+0x120>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	68d9      	ldr	r1, [r3, #12]
 8002960:	4b3a      	ldr	r3, [pc, #232]	@ (8002a4c <HAL_ADC_PollForConversion+0x204>)
 8002962:	400b      	ands	r3, r1
 8002964:	2b00      	cmp	r3, #0
 8002966:	d00d      	beq.n	8002984 <HAL_ADC_PollForConversion+0x13c>
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	6919      	ldr	r1, [r3, #16]
 800296e:	4b38      	ldr	r3, [pc, #224]	@ (8002a50 <HAL_ADC_PollForConversion+0x208>)
 8002970:	400b      	ands	r3, r1
 8002972:	2b00      	cmp	r3, #0
 8002974:	d108      	bne.n	8002988 <HAL_ADC_PollForConversion+0x140>
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	68d9      	ldr	r1, [r3, #12]
 800297c:	4b34      	ldr	r3, [pc, #208]	@ (8002a50 <HAL_ADC_PollForConversion+0x208>)
 800297e:	400b      	ands	r3, r1
 8002980:	2b00      	cmp	r3, #0
 8002982:	d101      	bne.n	8002988 <HAL_ADC_PollForConversion+0x140>
 8002984:	2354      	movs	r3, #84	@ 0x54
 8002986:	e000      	b.n	800298a <HAL_ADC_PollForConversion+0x142>
 8002988:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 800298a:	fb02 f303 	mul.w	r3, r2, r3
 800298e:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002990:	e021      	b.n	80029d6 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002998:	d01a      	beq.n	80029d0 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	2b00      	cmp	r3, #0
 800299e:	d007      	beq.n	80029b0 <HAL_ADC_PollForConversion+0x168>
 80029a0:	f7ff fd72 	bl	8002488 <HAL_GetTick>
 80029a4:	4602      	mov	r2, r0
 80029a6:	697b      	ldr	r3, [r7, #20]
 80029a8:	1ad3      	subs	r3, r2, r3
 80029aa:	683a      	ldr	r2, [r7, #0]
 80029ac:	429a      	cmp	r2, r3
 80029ae:	d20f      	bcs.n	80029d0 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	693a      	ldr	r2, [r7, #16]
 80029b4:	429a      	cmp	r2, r3
 80029b6:	d90b      	bls.n	80029d0 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029bc:	f043 0204 	orr.w	r2, r3, #4
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2200      	movs	r2, #0
 80029c8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 80029cc:	2303      	movs	r3, #3
 80029ce:	e030      	b.n	8002a32 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	3301      	adds	r3, #1
 80029d4:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	693a      	ldr	r2, [r7, #16]
 80029da:	429a      	cmp	r2, r3
 80029dc:	d8d9      	bhi.n	8002992 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f06f 0212 	mvn.w	r2, #18
 80029e6:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029ec:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	689b      	ldr	r3, [r3, #8]
 80029fa:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80029fe:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002a02:	d115      	bne.n	8002a30 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d111      	bne.n	8002a30 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a10:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a1c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d105      	bne.n	8002a30 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a28:	f043 0201 	orr.w	r2, r3, #1
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002a30:	2300      	movs	r3, #0
}
 8002a32:	4618      	mov	r0, r3
 8002a34:	371c      	adds	r7, #28
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd90      	pop	{r4, r7, pc}
 8002a3a:	bf00      	nop
 8002a3c:	2000000c 	.word	0x2000000c
 8002a40:	24924924 	.word	0x24924924
 8002a44:	00924924 	.word	0x00924924
 8002a48:	12492492 	.word	0x12492492
 8002a4c:	00492492 	.word	0x00492492
 8002a50:	00249249 	.word	0x00249249

08002a54 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002a54:	b480      	push	{r7}
 8002a56:	b083      	sub	sp, #12
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002a62:	4618      	mov	r0, r3
 8002a64:	370c      	adds	r7, #12
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bc80      	pop	{r7}
 8002a6a:	4770      	bx	lr

08002a6c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002a6c:	b480      	push	{r7}
 8002a6e:	b085      	sub	sp, #20
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
 8002a74:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a76:	2300      	movs	r3, #0
 8002a78:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002a84:	2b01      	cmp	r3, #1
 8002a86:	d101      	bne.n	8002a8c <HAL_ADC_ConfigChannel+0x20>
 8002a88:	2302      	movs	r3, #2
 8002a8a:	e0dc      	b.n	8002c46 <HAL_ADC_ConfigChannel+0x1da>
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2201      	movs	r2, #1
 8002a90:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	2b06      	cmp	r3, #6
 8002a9a:	d81c      	bhi.n	8002ad6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	685a      	ldr	r2, [r3, #4]
 8002aa6:	4613      	mov	r3, r2
 8002aa8:	009b      	lsls	r3, r3, #2
 8002aaa:	4413      	add	r3, r2
 8002aac:	3b05      	subs	r3, #5
 8002aae:	221f      	movs	r2, #31
 8002ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab4:	43db      	mvns	r3, r3
 8002ab6:	4019      	ands	r1, r3
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	6818      	ldr	r0, [r3, #0]
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	685a      	ldr	r2, [r3, #4]
 8002ac0:	4613      	mov	r3, r2
 8002ac2:	009b      	lsls	r3, r3, #2
 8002ac4:	4413      	add	r3, r2
 8002ac6:	3b05      	subs	r3, #5
 8002ac8:	fa00 f203 	lsl.w	r2, r0, r3
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	430a      	orrs	r2, r1
 8002ad2:	635a      	str	r2, [r3, #52]	@ 0x34
 8002ad4:	e03c      	b.n	8002b50 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	2b0c      	cmp	r3, #12
 8002adc:	d81c      	bhi.n	8002b18 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	685a      	ldr	r2, [r3, #4]
 8002ae8:	4613      	mov	r3, r2
 8002aea:	009b      	lsls	r3, r3, #2
 8002aec:	4413      	add	r3, r2
 8002aee:	3b23      	subs	r3, #35	@ 0x23
 8002af0:	221f      	movs	r2, #31
 8002af2:	fa02 f303 	lsl.w	r3, r2, r3
 8002af6:	43db      	mvns	r3, r3
 8002af8:	4019      	ands	r1, r3
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	6818      	ldr	r0, [r3, #0]
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	685a      	ldr	r2, [r3, #4]
 8002b02:	4613      	mov	r3, r2
 8002b04:	009b      	lsls	r3, r3, #2
 8002b06:	4413      	add	r3, r2
 8002b08:	3b23      	subs	r3, #35	@ 0x23
 8002b0a:	fa00 f203 	lsl.w	r2, r0, r3
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	430a      	orrs	r2, r1
 8002b14:	631a      	str	r2, [r3, #48]	@ 0x30
 8002b16:	e01b      	b.n	8002b50 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	685a      	ldr	r2, [r3, #4]
 8002b22:	4613      	mov	r3, r2
 8002b24:	009b      	lsls	r3, r3, #2
 8002b26:	4413      	add	r3, r2
 8002b28:	3b41      	subs	r3, #65	@ 0x41
 8002b2a:	221f      	movs	r2, #31
 8002b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b30:	43db      	mvns	r3, r3
 8002b32:	4019      	ands	r1, r3
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	6818      	ldr	r0, [r3, #0]
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	685a      	ldr	r2, [r3, #4]
 8002b3c:	4613      	mov	r3, r2
 8002b3e:	009b      	lsls	r3, r3, #2
 8002b40:	4413      	add	r3, r2
 8002b42:	3b41      	subs	r3, #65	@ 0x41
 8002b44:	fa00 f203 	lsl.w	r2, r0, r3
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	430a      	orrs	r2, r1
 8002b4e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	2b09      	cmp	r3, #9
 8002b56:	d91c      	bls.n	8002b92 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	68d9      	ldr	r1, [r3, #12]
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	681a      	ldr	r2, [r3, #0]
 8002b62:	4613      	mov	r3, r2
 8002b64:	005b      	lsls	r3, r3, #1
 8002b66:	4413      	add	r3, r2
 8002b68:	3b1e      	subs	r3, #30
 8002b6a:	2207      	movs	r2, #7
 8002b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b70:	43db      	mvns	r3, r3
 8002b72:	4019      	ands	r1, r3
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	6898      	ldr	r0, [r3, #8]
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	681a      	ldr	r2, [r3, #0]
 8002b7c:	4613      	mov	r3, r2
 8002b7e:	005b      	lsls	r3, r3, #1
 8002b80:	4413      	add	r3, r2
 8002b82:	3b1e      	subs	r3, #30
 8002b84:	fa00 f203 	lsl.w	r2, r0, r3
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	430a      	orrs	r2, r1
 8002b8e:	60da      	str	r2, [r3, #12]
 8002b90:	e019      	b.n	8002bc6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	6919      	ldr	r1, [r3, #16]
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	681a      	ldr	r2, [r3, #0]
 8002b9c:	4613      	mov	r3, r2
 8002b9e:	005b      	lsls	r3, r3, #1
 8002ba0:	4413      	add	r3, r2
 8002ba2:	2207      	movs	r2, #7
 8002ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba8:	43db      	mvns	r3, r3
 8002baa:	4019      	ands	r1, r3
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	6898      	ldr	r0, [r3, #8]
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	681a      	ldr	r2, [r3, #0]
 8002bb4:	4613      	mov	r3, r2
 8002bb6:	005b      	lsls	r3, r3, #1
 8002bb8:	4413      	add	r3, r2
 8002bba:	fa00 f203 	lsl.w	r2, r0, r3
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	430a      	orrs	r2, r1
 8002bc4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	2b10      	cmp	r3, #16
 8002bcc:	d003      	beq.n	8002bd6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002bd2:	2b11      	cmp	r3, #17
 8002bd4:	d132      	bne.n	8002c3c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	4a1d      	ldr	r2, [pc, #116]	@ (8002c50 <HAL_ADC_ConfigChannel+0x1e4>)
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d125      	bne.n	8002c2c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	689b      	ldr	r3, [r3, #8]
 8002be6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d126      	bne.n	8002c3c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	689a      	ldr	r2, [r3, #8]
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002bfc:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	2b10      	cmp	r3, #16
 8002c04:	d11a      	bne.n	8002c3c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002c06:	4b13      	ldr	r3, [pc, #76]	@ (8002c54 <HAL_ADC_ConfigChannel+0x1e8>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	4a13      	ldr	r2, [pc, #76]	@ (8002c58 <HAL_ADC_ConfigChannel+0x1ec>)
 8002c0c:	fba2 2303 	umull	r2, r3, r2, r3
 8002c10:	0c9a      	lsrs	r2, r3, #18
 8002c12:	4613      	mov	r3, r2
 8002c14:	009b      	lsls	r3, r3, #2
 8002c16:	4413      	add	r3, r2
 8002c18:	005b      	lsls	r3, r3, #1
 8002c1a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002c1c:	e002      	b.n	8002c24 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002c1e:	68bb      	ldr	r3, [r7, #8]
 8002c20:	3b01      	subs	r3, #1
 8002c22:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002c24:	68bb      	ldr	r3, [r7, #8]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d1f9      	bne.n	8002c1e <HAL_ADC_ConfigChannel+0x1b2>
 8002c2a:	e007      	b.n	8002c3c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c30:	f043 0220 	orr.w	r2, r3, #32
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2200      	movs	r2, #0
 8002c40:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002c44:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c46:	4618      	mov	r0, r3
 8002c48:	3714      	adds	r7, #20
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bc80      	pop	{r7}
 8002c4e:	4770      	bx	lr
 8002c50:	40012400 	.word	0x40012400
 8002c54:	2000000c 	.word	0x2000000c
 8002c58:	431bde83 	.word	0x431bde83

08002c5c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b084      	sub	sp, #16
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002c64:	2300      	movs	r3, #0
 8002c66:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	689b      	ldr	r3, [r3, #8]
 8002c72:	f003 0301 	and.w	r3, r3, #1
 8002c76:	2b01      	cmp	r3, #1
 8002c78:	d040      	beq.n	8002cfc <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	689a      	ldr	r2, [r3, #8]
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f042 0201 	orr.w	r2, r2, #1
 8002c88:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002c8a:	4b1f      	ldr	r3, [pc, #124]	@ (8002d08 <ADC_Enable+0xac>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a1f      	ldr	r2, [pc, #124]	@ (8002d0c <ADC_Enable+0xb0>)
 8002c90:	fba2 2303 	umull	r2, r3, r2, r3
 8002c94:	0c9b      	lsrs	r3, r3, #18
 8002c96:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002c98:	e002      	b.n	8002ca0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002c9a:	68bb      	ldr	r3, [r7, #8]
 8002c9c:	3b01      	subs	r3, #1
 8002c9e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002ca0:	68bb      	ldr	r3, [r7, #8]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d1f9      	bne.n	8002c9a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002ca6:	f7ff fbef 	bl	8002488 <HAL_GetTick>
 8002caa:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002cac:	e01f      	b.n	8002cee <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002cae:	f7ff fbeb 	bl	8002488 <HAL_GetTick>
 8002cb2:	4602      	mov	r2, r0
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	1ad3      	subs	r3, r2, r3
 8002cb8:	2b02      	cmp	r3, #2
 8002cba:	d918      	bls.n	8002cee <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	689b      	ldr	r3, [r3, #8]
 8002cc2:	f003 0301 	and.w	r3, r3, #1
 8002cc6:	2b01      	cmp	r3, #1
 8002cc8:	d011      	beq.n	8002cee <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cce:	f043 0210 	orr.w	r2, r3, #16
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cda:	f043 0201 	orr.w	r2, r3, #1
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002cea:	2301      	movs	r3, #1
 8002cec:	e007      	b.n	8002cfe <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	689b      	ldr	r3, [r3, #8]
 8002cf4:	f003 0301 	and.w	r3, r3, #1
 8002cf8:	2b01      	cmp	r3, #1
 8002cfa:	d1d8      	bne.n	8002cae <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002cfc:	2300      	movs	r3, #0
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	3710      	adds	r7, #16
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}
 8002d06:	bf00      	nop
 8002d08:	2000000c 	.word	0x2000000c
 8002d0c:	431bde83 	.word	0x431bde83

08002d10 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b084      	sub	sp, #16
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002d18:	2300      	movs	r3, #0
 8002d1a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	689b      	ldr	r3, [r3, #8]
 8002d22:	f003 0301 	and.w	r3, r3, #1
 8002d26:	2b01      	cmp	r3, #1
 8002d28:	d12e      	bne.n	8002d88 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	689a      	ldr	r2, [r3, #8]
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f022 0201 	bic.w	r2, r2, #1
 8002d38:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002d3a:	f7ff fba5 	bl	8002488 <HAL_GetTick>
 8002d3e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002d40:	e01b      	b.n	8002d7a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002d42:	f7ff fba1 	bl	8002488 <HAL_GetTick>
 8002d46:	4602      	mov	r2, r0
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	1ad3      	subs	r3, r2, r3
 8002d4c:	2b02      	cmp	r3, #2
 8002d4e:	d914      	bls.n	8002d7a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	689b      	ldr	r3, [r3, #8]
 8002d56:	f003 0301 	and.w	r3, r3, #1
 8002d5a:	2b01      	cmp	r3, #1
 8002d5c:	d10d      	bne.n	8002d7a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d62:	f043 0210 	orr.w	r2, r3, #16
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d6e:	f043 0201 	orr.w	r2, r3, #1
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002d76:	2301      	movs	r3, #1
 8002d78:	e007      	b.n	8002d8a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	689b      	ldr	r3, [r3, #8]
 8002d80:	f003 0301 	and.w	r3, r3, #1
 8002d84:	2b01      	cmp	r3, #1
 8002d86:	d0dc      	beq.n	8002d42 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002d88:	2300      	movs	r3, #0
}
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	3710      	adds	r7, #16
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bd80      	pop	{r7, pc}
	...

08002d94 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8002d94:	b590      	push	{r4, r7, lr}
 8002d96:	b087      	sub	sp, #28
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8002da0:	2300      	movs	r3, #0
 8002da2:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002daa:	2b01      	cmp	r3, #1
 8002dac:	d101      	bne.n	8002db2 <HAL_ADCEx_Calibration_Start+0x1e>
 8002dae:	2302      	movs	r3, #2
 8002db0:	e097      	b.n	8002ee2 <HAL_ADCEx_Calibration_Start+0x14e>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2201      	movs	r2, #1
 8002db6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002dba:	6878      	ldr	r0, [r7, #4]
 8002dbc:	f7ff ffa8 	bl	8002d10 <ADC_ConversionStop_Disable>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8002dc4:	6878      	ldr	r0, [r7, #4]
 8002dc6:	f7ff ff49 	bl	8002c5c <ADC_Enable>
 8002dca:	4603      	mov	r3, r0
 8002dcc:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8002dce:	7dfb      	ldrb	r3, [r7, #23]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	f040 8081 	bne.w	8002ed8 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dda:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002dde:	f023 0302 	bic.w	r3, r3, #2
 8002de2:	f043 0202 	orr.w	r2, r3, #2
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002dea:	4b40      	ldr	r3, [pc, #256]	@ (8002eec <HAL_ADCEx_Calibration_Start+0x158>)
 8002dec:	681c      	ldr	r4, [r3, #0]
 8002dee:	2002      	movs	r0, #2
 8002df0:	f002 f8ee 	bl	8004fd0 <HAL_RCCEx_GetPeriphCLKFreq>
 8002df4:	4603      	mov	r3, r0
 8002df6:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8002dfa:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8002dfc:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8002dfe:	e002      	b.n	8002e06 <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	3b01      	subs	r3, #1
 8002e04:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d1f9      	bne.n	8002e00 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	689a      	ldr	r2, [r3, #8]
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f042 0208 	orr.w	r2, r2, #8
 8002e1a:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002e1c:	f7ff fb34 	bl	8002488 <HAL_GetTick>
 8002e20:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002e22:	e01b      	b.n	8002e5c <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002e24:	f7ff fb30 	bl	8002488 <HAL_GetTick>
 8002e28:	4602      	mov	r2, r0
 8002e2a:	693b      	ldr	r3, [r7, #16]
 8002e2c:	1ad3      	subs	r3, r2, r3
 8002e2e:	2b0a      	cmp	r3, #10
 8002e30:	d914      	bls.n	8002e5c <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	689b      	ldr	r3, [r3, #8]
 8002e38:	f003 0308 	and.w	r3, r3, #8
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d00d      	beq.n	8002e5c <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e44:	f023 0312 	bic.w	r3, r3, #18
 8002e48:	f043 0210 	orr.w	r2, r3, #16
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2200      	movs	r2, #0
 8002e54:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e042      	b.n	8002ee2 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	689b      	ldr	r3, [r3, #8]
 8002e62:	f003 0308 	and.w	r3, r3, #8
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d1dc      	bne.n	8002e24 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	689a      	ldr	r2, [r3, #8]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f042 0204 	orr.w	r2, r2, #4
 8002e78:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002e7a:	f7ff fb05 	bl	8002488 <HAL_GetTick>
 8002e7e:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002e80:	e01b      	b.n	8002eba <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002e82:	f7ff fb01 	bl	8002488 <HAL_GetTick>
 8002e86:	4602      	mov	r2, r0
 8002e88:	693b      	ldr	r3, [r7, #16]
 8002e8a:	1ad3      	subs	r3, r2, r3
 8002e8c:	2b0a      	cmp	r3, #10
 8002e8e:	d914      	bls.n	8002eba <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	689b      	ldr	r3, [r3, #8]
 8002e96:	f003 0304 	and.w	r3, r3, #4
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d00d      	beq.n	8002eba <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ea2:	f023 0312 	bic.w	r3, r3, #18
 8002ea6:	f043 0210 	orr.w	r2, r3, #16
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	e013      	b.n	8002ee2 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	689b      	ldr	r3, [r3, #8]
 8002ec0:	f003 0304 	and.w	r3, r3, #4
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d1dc      	bne.n	8002e82 <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ecc:	f023 0303 	bic.w	r3, r3, #3
 8002ed0:	f043 0201 	orr.w	r2, r3, #1
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2200      	movs	r2, #0
 8002edc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002ee0:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	371c      	adds	r7, #28
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bd90      	pop	{r4, r7, pc}
 8002eea:	bf00      	nop
 8002eec:	2000000c 	.word	0x2000000c

08002ef0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b085      	sub	sp, #20
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	f003 0307 	and.w	r3, r3, #7
 8002efe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f00:	4b0c      	ldr	r3, [pc, #48]	@ (8002f34 <__NVIC_SetPriorityGrouping+0x44>)
 8002f02:	68db      	ldr	r3, [r3, #12]
 8002f04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f06:	68ba      	ldr	r2, [r7, #8]
 8002f08:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002f0c:	4013      	ands	r3, r2
 8002f0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f14:	68bb      	ldr	r3, [r7, #8]
 8002f16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f18:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002f1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f22:	4a04      	ldr	r2, [pc, #16]	@ (8002f34 <__NVIC_SetPriorityGrouping+0x44>)
 8002f24:	68bb      	ldr	r3, [r7, #8]
 8002f26:	60d3      	str	r3, [r2, #12]
}
 8002f28:	bf00      	nop
 8002f2a:	3714      	adds	r7, #20
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	bc80      	pop	{r7}
 8002f30:	4770      	bx	lr
 8002f32:	bf00      	nop
 8002f34:	e000ed00 	.word	0xe000ed00

08002f38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f3c:	4b04      	ldr	r3, [pc, #16]	@ (8002f50 <__NVIC_GetPriorityGrouping+0x18>)
 8002f3e:	68db      	ldr	r3, [r3, #12]
 8002f40:	0a1b      	lsrs	r3, r3, #8
 8002f42:	f003 0307 	and.w	r3, r3, #7
}
 8002f46:	4618      	mov	r0, r3
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bc80      	pop	{r7}
 8002f4c:	4770      	bx	lr
 8002f4e:	bf00      	nop
 8002f50:	e000ed00 	.word	0xe000ed00

08002f54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f54:	b480      	push	{r7}
 8002f56:	b083      	sub	sp, #12
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	db0b      	blt.n	8002f7e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f66:	79fb      	ldrb	r3, [r7, #7]
 8002f68:	f003 021f 	and.w	r2, r3, #31
 8002f6c:	4906      	ldr	r1, [pc, #24]	@ (8002f88 <__NVIC_EnableIRQ+0x34>)
 8002f6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f72:	095b      	lsrs	r3, r3, #5
 8002f74:	2001      	movs	r0, #1
 8002f76:	fa00 f202 	lsl.w	r2, r0, r2
 8002f7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002f7e:	bf00      	nop
 8002f80:	370c      	adds	r7, #12
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bc80      	pop	{r7}
 8002f86:	4770      	bx	lr
 8002f88:	e000e100 	.word	0xe000e100

08002f8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	b083      	sub	sp, #12
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	4603      	mov	r3, r0
 8002f94:	6039      	str	r1, [r7, #0]
 8002f96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	db0a      	blt.n	8002fb6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	b2da      	uxtb	r2, r3
 8002fa4:	490c      	ldr	r1, [pc, #48]	@ (8002fd8 <__NVIC_SetPriority+0x4c>)
 8002fa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002faa:	0112      	lsls	r2, r2, #4
 8002fac:	b2d2      	uxtb	r2, r2
 8002fae:	440b      	add	r3, r1
 8002fb0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002fb4:	e00a      	b.n	8002fcc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	b2da      	uxtb	r2, r3
 8002fba:	4908      	ldr	r1, [pc, #32]	@ (8002fdc <__NVIC_SetPriority+0x50>)
 8002fbc:	79fb      	ldrb	r3, [r7, #7]
 8002fbe:	f003 030f 	and.w	r3, r3, #15
 8002fc2:	3b04      	subs	r3, #4
 8002fc4:	0112      	lsls	r2, r2, #4
 8002fc6:	b2d2      	uxtb	r2, r2
 8002fc8:	440b      	add	r3, r1
 8002fca:	761a      	strb	r2, [r3, #24]
}
 8002fcc:	bf00      	nop
 8002fce:	370c      	adds	r7, #12
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bc80      	pop	{r7}
 8002fd4:	4770      	bx	lr
 8002fd6:	bf00      	nop
 8002fd8:	e000e100 	.word	0xe000e100
 8002fdc:	e000ed00 	.word	0xe000ed00

08002fe0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b089      	sub	sp, #36	@ 0x24
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	60f8      	str	r0, [r7, #12]
 8002fe8:	60b9      	str	r1, [r7, #8]
 8002fea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	f003 0307 	and.w	r3, r3, #7
 8002ff2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ff4:	69fb      	ldr	r3, [r7, #28]
 8002ff6:	f1c3 0307 	rsb	r3, r3, #7
 8002ffa:	2b04      	cmp	r3, #4
 8002ffc:	bf28      	it	cs
 8002ffe:	2304      	movcs	r3, #4
 8003000:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003002:	69fb      	ldr	r3, [r7, #28]
 8003004:	3304      	adds	r3, #4
 8003006:	2b06      	cmp	r3, #6
 8003008:	d902      	bls.n	8003010 <NVIC_EncodePriority+0x30>
 800300a:	69fb      	ldr	r3, [r7, #28]
 800300c:	3b03      	subs	r3, #3
 800300e:	e000      	b.n	8003012 <NVIC_EncodePriority+0x32>
 8003010:	2300      	movs	r3, #0
 8003012:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003014:	f04f 32ff 	mov.w	r2, #4294967295
 8003018:	69bb      	ldr	r3, [r7, #24]
 800301a:	fa02 f303 	lsl.w	r3, r2, r3
 800301e:	43da      	mvns	r2, r3
 8003020:	68bb      	ldr	r3, [r7, #8]
 8003022:	401a      	ands	r2, r3
 8003024:	697b      	ldr	r3, [r7, #20]
 8003026:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003028:	f04f 31ff 	mov.w	r1, #4294967295
 800302c:	697b      	ldr	r3, [r7, #20]
 800302e:	fa01 f303 	lsl.w	r3, r1, r3
 8003032:	43d9      	mvns	r1, r3
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003038:	4313      	orrs	r3, r2
         );
}
 800303a:	4618      	mov	r0, r3
 800303c:	3724      	adds	r7, #36	@ 0x24
 800303e:	46bd      	mov	sp, r7
 8003040:	bc80      	pop	{r7}
 8003042:	4770      	bx	lr

08003044 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b082      	sub	sp, #8
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800304c:	6878      	ldr	r0, [r7, #4]
 800304e:	f7ff ff4f 	bl	8002ef0 <__NVIC_SetPriorityGrouping>
}
 8003052:	bf00      	nop
 8003054:	3708      	adds	r7, #8
 8003056:	46bd      	mov	sp, r7
 8003058:	bd80      	pop	{r7, pc}

0800305a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800305a:	b580      	push	{r7, lr}
 800305c:	b086      	sub	sp, #24
 800305e:	af00      	add	r7, sp, #0
 8003060:	4603      	mov	r3, r0
 8003062:	60b9      	str	r1, [r7, #8]
 8003064:	607a      	str	r2, [r7, #4]
 8003066:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003068:	2300      	movs	r3, #0
 800306a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800306c:	f7ff ff64 	bl	8002f38 <__NVIC_GetPriorityGrouping>
 8003070:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003072:	687a      	ldr	r2, [r7, #4]
 8003074:	68b9      	ldr	r1, [r7, #8]
 8003076:	6978      	ldr	r0, [r7, #20]
 8003078:	f7ff ffb2 	bl	8002fe0 <NVIC_EncodePriority>
 800307c:	4602      	mov	r2, r0
 800307e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003082:	4611      	mov	r1, r2
 8003084:	4618      	mov	r0, r3
 8003086:	f7ff ff81 	bl	8002f8c <__NVIC_SetPriority>
}
 800308a:	bf00      	nop
 800308c:	3718      	adds	r7, #24
 800308e:	46bd      	mov	sp, r7
 8003090:	bd80      	pop	{r7, pc}

08003092 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003092:	b580      	push	{r7, lr}
 8003094:	b082      	sub	sp, #8
 8003096:	af00      	add	r7, sp, #0
 8003098:	4603      	mov	r3, r0
 800309a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800309c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030a0:	4618      	mov	r0, r3
 80030a2:	f7ff ff57 	bl	8002f54 <__NVIC_EnableIRQ>
}
 80030a6:	bf00      	nop
 80030a8:	3708      	adds	r7, #8
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bd80      	pop	{r7, pc}

080030ae <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80030ae:	b480      	push	{r7}
 80030b0:	b085      	sub	sp, #20
 80030b2:	af00      	add	r7, sp, #0
 80030b4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80030b6:	2300      	movs	r3, #0
 80030b8:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80030c0:	b2db      	uxtb	r3, r3
 80030c2:	2b02      	cmp	r3, #2
 80030c4:	d008      	beq.n	80030d8 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2204      	movs	r2, #4
 80030ca:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2200      	movs	r2, #0
 80030d0:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80030d4:	2301      	movs	r3, #1
 80030d6:	e020      	b.n	800311a <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	681a      	ldr	r2, [r3, #0]
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f022 020e 	bic.w	r2, r2, #14
 80030e6:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	681a      	ldr	r2, [r3, #0]
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f022 0201 	bic.w	r2, r2, #1
 80030f6:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003100:	2101      	movs	r1, #1
 8003102:	fa01 f202 	lsl.w	r2, r1, r2
 8003106:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2201      	movs	r2, #1
 800310c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2200      	movs	r2, #0
 8003114:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003118:	7bfb      	ldrb	r3, [r7, #15]
}
 800311a:	4618      	mov	r0, r3
 800311c:	3714      	adds	r7, #20
 800311e:	46bd      	mov	sp, r7
 8003120:	bc80      	pop	{r7}
 8003122:	4770      	bx	lr

08003124 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003124:	b580      	push	{r7, lr}
 8003126:	b084      	sub	sp, #16
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800312c:	2300      	movs	r3, #0
 800312e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003136:	b2db      	uxtb	r3, r3
 8003138:	2b02      	cmp	r3, #2
 800313a:	d005      	beq.n	8003148 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2204      	movs	r2, #4
 8003140:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8003142:	2301      	movs	r3, #1
 8003144:	73fb      	strb	r3, [r7, #15]
 8003146:	e051      	b.n	80031ec <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	681a      	ldr	r2, [r3, #0]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f022 020e 	bic.w	r2, r2, #14
 8003156:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f022 0201 	bic.w	r2, r2, #1
 8003166:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4a22      	ldr	r2, [pc, #136]	@ (80031f8 <HAL_DMA_Abort_IT+0xd4>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d029      	beq.n	80031c6 <HAL_DMA_Abort_IT+0xa2>
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4a21      	ldr	r2, [pc, #132]	@ (80031fc <HAL_DMA_Abort_IT+0xd8>)
 8003178:	4293      	cmp	r3, r2
 800317a:	d022      	beq.n	80031c2 <HAL_DMA_Abort_IT+0x9e>
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4a1f      	ldr	r2, [pc, #124]	@ (8003200 <HAL_DMA_Abort_IT+0xdc>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d01a      	beq.n	80031bc <HAL_DMA_Abort_IT+0x98>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4a1e      	ldr	r2, [pc, #120]	@ (8003204 <HAL_DMA_Abort_IT+0xe0>)
 800318c:	4293      	cmp	r3, r2
 800318e:	d012      	beq.n	80031b6 <HAL_DMA_Abort_IT+0x92>
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a1c      	ldr	r2, [pc, #112]	@ (8003208 <HAL_DMA_Abort_IT+0xe4>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d00a      	beq.n	80031b0 <HAL_DMA_Abort_IT+0x8c>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a1b      	ldr	r2, [pc, #108]	@ (800320c <HAL_DMA_Abort_IT+0xe8>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d102      	bne.n	80031aa <HAL_DMA_Abort_IT+0x86>
 80031a4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80031a8:	e00e      	b.n	80031c8 <HAL_DMA_Abort_IT+0xa4>
 80031aa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80031ae:	e00b      	b.n	80031c8 <HAL_DMA_Abort_IT+0xa4>
 80031b0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80031b4:	e008      	b.n	80031c8 <HAL_DMA_Abort_IT+0xa4>
 80031b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80031ba:	e005      	b.n	80031c8 <HAL_DMA_Abort_IT+0xa4>
 80031bc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80031c0:	e002      	b.n	80031c8 <HAL_DMA_Abort_IT+0xa4>
 80031c2:	2310      	movs	r3, #16
 80031c4:	e000      	b.n	80031c8 <HAL_DMA_Abort_IT+0xa4>
 80031c6:	2301      	movs	r3, #1
 80031c8:	4a11      	ldr	r2, [pc, #68]	@ (8003210 <HAL_DMA_Abort_IT+0xec>)
 80031ca:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2201      	movs	r2, #1
 80031d0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2200      	movs	r2, #0
 80031d8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d003      	beq.n	80031ec <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031e8:	6878      	ldr	r0, [r7, #4]
 80031ea:	4798      	blx	r3
    } 
  }
  return status;
 80031ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	3710      	adds	r7, #16
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}
 80031f6:	bf00      	nop
 80031f8:	40020008 	.word	0x40020008
 80031fc:	4002001c 	.word	0x4002001c
 8003200:	40020030 	.word	0x40020030
 8003204:	40020044 	.word	0x40020044
 8003208:	40020058 	.word	0x40020058
 800320c:	4002006c 	.word	0x4002006c
 8003210:	40020000 	.word	0x40020000

08003214 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003214:	b480      	push	{r7}
 8003216:	b08b      	sub	sp, #44	@ 0x2c
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
 800321c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800321e:	2300      	movs	r3, #0
 8003220:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003222:	2300      	movs	r3, #0
 8003224:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003226:	e169      	b.n	80034fc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003228:	2201      	movs	r2, #1
 800322a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800322c:	fa02 f303 	lsl.w	r3, r2, r3
 8003230:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	69fa      	ldr	r2, [r7, #28]
 8003238:	4013      	ands	r3, r2
 800323a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800323c:	69ba      	ldr	r2, [r7, #24]
 800323e:	69fb      	ldr	r3, [r7, #28]
 8003240:	429a      	cmp	r2, r3
 8003242:	f040 8158 	bne.w	80034f6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	4a9a      	ldr	r2, [pc, #616]	@ (80034b4 <HAL_GPIO_Init+0x2a0>)
 800324c:	4293      	cmp	r3, r2
 800324e:	d05e      	beq.n	800330e <HAL_GPIO_Init+0xfa>
 8003250:	4a98      	ldr	r2, [pc, #608]	@ (80034b4 <HAL_GPIO_Init+0x2a0>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d875      	bhi.n	8003342 <HAL_GPIO_Init+0x12e>
 8003256:	4a98      	ldr	r2, [pc, #608]	@ (80034b8 <HAL_GPIO_Init+0x2a4>)
 8003258:	4293      	cmp	r3, r2
 800325a:	d058      	beq.n	800330e <HAL_GPIO_Init+0xfa>
 800325c:	4a96      	ldr	r2, [pc, #600]	@ (80034b8 <HAL_GPIO_Init+0x2a4>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d86f      	bhi.n	8003342 <HAL_GPIO_Init+0x12e>
 8003262:	4a96      	ldr	r2, [pc, #600]	@ (80034bc <HAL_GPIO_Init+0x2a8>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d052      	beq.n	800330e <HAL_GPIO_Init+0xfa>
 8003268:	4a94      	ldr	r2, [pc, #592]	@ (80034bc <HAL_GPIO_Init+0x2a8>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d869      	bhi.n	8003342 <HAL_GPIO_Init+0x12e>
 800326e:	4a94      	ldr	r2, [pc, #592]	@ (80034c0 <HAL_GPIO_Init+0x2ac>)
 8003270:	4293      	cmp	r3, r2
 8003272:	d04c      	beq.n	800330e <HAL_GPIO_Init+0xfa>
 8003274:	4a92      	ldr	r2, [pc, #584]	@ (80034c0 <HAL_GPIO_Init+0x2ac>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d863      	bhi.n	8003342 <HAL_GPIO_Init+0x12e>
 800327a:	4a92      	ldr	r2, [pc, #584]	@ (80034c4 <HAL_GPIO_Init+0x2b0>)
 800327c:	4293      	cmp	r3, r2
 800327e:	d046      	beq.n	800330e <HAL_GPIO_Init+0xfa>
 8003280:	4a90      	ldr	r2, [pc, #576]	@ (80034c4 <HAL_GPIO_Init+0x2b0>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d85d      	bhi.n	8003342 <HAL_GPIO_Init+0x12e>
 8003286:	2b12      	cmp	r3, #18
 8003288:	d82a      	bhi.n	80032e0 <HAL_GPIO_Init+0xcc>
 800328a:	2b12      	cmp	r3, #18
 800328c:	d859      	bhi.n	8003342 <HAL_GPIO_Init+0x12e>
 800328e:	a201      	add	r2, pc, #4	@ (adr r2, 8003294 <HAL_GPIO_Init+0x80>)
 8003290:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003294:	0800330f 	.word	0x0800330f
 8003298:	080032e9 	.word	0x080032e9
 800329c:	080032fb 	.word	0x080032fb
 80032a0:	0800333d 	.word	0x0800333d
 80032a4:	08003343 	.word	0x08003343
 80032a8:	08003343 	.word	0x08003343
 80032ac:	08003343 	.word	0x08003343
 80032b0:	08003343 	.word	0x08003343
 80032b4:	08003343 	.word	0x08003343
 80032b8:	08003343 	.word	0x08003343
 80032bc:	08003343 	.word	0x08003343
 80032c0:	08003343 	.word	0x08003343
 80032c4:	08003343 	.word	0x08003343
 80032c8:	08003343 	.word	0x08003343
 80032cc:	08003343 	.word	0x08003343
 80032d0:	08003343 	.word	0x08003343
 80032d4:	08003343 	.word	0x08003343
 80032d8:	080032f1 	.word	0x080032f1
 80032dc:	08003305 	.word	0x08003305
 80032e0:	4a79      	ldr	r2, [pc, #484]	@ (80034c8 <HAL_GPIO_Init+0x2b4>)
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d013      	beq.n	800330e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80032e6:	e02c      	b.n	8003342 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	68db      	ldr	r3, [r3, #12]
 80032ec:	623b      	str	r3, [r7, #32]
          break;
 80032ee:	e029      	b.n	8003344 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	68db      	ldr	r3, [r3, #12]
 80032f4:	3304      	adds	r3, #4
 80032f6:	623b      	str	r3, [r7, #32]
          break;
 80032f8:	e024      	b.n	8003344 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	68db      	ldr	r3, [r3, #12]
 80032fe:	3308      	adds	r3, #8
 8003300:	623b      	str	r3, [r7, #32]
          break;
 8003302:	e01f      	b.n	8003344 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	68db      	ldr	r3, [r3, #12]
 8003308:	330c      	adds	r3, #12
 800330a:	623b      	str	r3, [r7, #32]
          break;
 800330c:	e01a      	b.n	8003344 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	689b      	ldr	r3, [r3, #8]
 8003312:	2b00      	cmp	r3, #0
 8003314:	d102      	bne.n	800331c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003316:	2304      	movs	r3, #4
 8003318:	623b      	str	r3, [r7, #32]
          break;
 800331a:	e013      	b.n	8003344 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	689b      	ldr	r3, [r3, #8]
 8003320:	2b01      	cmp	r3, #1
 8003322:	d105      	bne.n	8003330 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003324:	2308      	movs	r3, #8
 8003326:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	69fa      	ldr	r2, [r7, #28]
 800332c:	611a      	str	r2, [r3, #16]
          break;
 800332e:	e009      	b.n	8003344 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003330:	2308      	movs	r3, #8
 8003332:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	69fa      	ldr	r2, [r7, #28]
 8003338:	615a      	str	r2, [r3, #20]
          break;
 800333a:	e003      	b.n	8003344 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800333c:	2300      	movs	r3, #0
 800333e:	623b      	str	r3, [r7, #32]
          break;
 8003340:	e000      	b.n	8003344 <HAL_GPIO_Init+0x130>
          break;
 8003342:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003344:	69bb      	ldr	r3, [r7, #24]
 8003346:	2bff      	cmp	r3, #255	@ 0xff
 8003348:	d801      	bhi.n	800334e <HAL_GPIO_Init+0x13a>
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	e001      	b.n	8003352 <HAL_GPIO_Init+0x13e>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	3304      	adds	r3, #4
 8003352:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003354:	69bb      	ldr	r3, [r7, #24]
 8003356:	2bff      	cmp	r3, #255	@ 0xff
 8003358:	d802      	bhi.n	8003360 <HAL_GPIO_Init+0x14c>
 800335a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800335c:	009b      	lsls	r3, r3, #2
 800335e:	e002      	b.n	8003366 <HAL_GPIO_Init+0x152>
 8003360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003362:	3b08      	subs	r3, #8
 8003364:	009b      	lsls	r3, r3, #2
 8003366:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003368:	697b      	ldr	r3, [r7, #20]
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	210f      	movs	r1, #15
 800336e:	693b      	ldr	r3, [r7, #16]
 8003370:	fa01 f303 	lsl.w	r3, r1, r3
 8003374:	43db      	mvns	r3, r3
 8003376:	401a      	ands	r2, r3
 8003378:	6a39      	ldr	r1, [r7, #32]
 800337a:	693b      	ldr	r3, [r7, #16]
 800337c:	fa01 f303 	lsl.w	r3, r1, r3
 8003380:	431a      	orrs	r2, r3
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800338e:	2b00      	cmp	r3, #0
 8003390:	f000 80b1 	beq.w	80034f6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003394:	4b4d      	ldr	r3, [pc, #308]	@ (80034cc <HAL_GPIO_Init+0x2b8>)
 8003396:	699b      	ldr	r3, [r3, #24]
 8003398:	4a4c      	ldr	r2, [pc, #304]	@ (80034cc <HAL_GPIO_Init+0x2b8>)
 800339a:	f043 0301 	orr.w	r3, r3, #1
 800339e:	6193      	str	r3, [r2, #24]
 80033a0:	4b4a      	ldr	r3, [pc, #296]	@ (80034cc <HAL_GPIO_Init+0x2b8>)
 80033a2:	699b      	ldr	r3, [r3, #24]
 80033a4:	f003 0301 	and.w	r3, r3, #1
 80033a8:	60bb      	str	r3, [r7, #8]
 80033aa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80033ac:	4a48      	ldr	r2, [pc, #288]	@ (80034d0 <HAL_GPIO_Init+0x2bc>)
 80033ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033b0:	089b      	lsrs	r3, r3, #2
 80033b2:	3302      	adds	r3, #2
 80033b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033b8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80033ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033bc:	f003 0303 	and.w	r3, r3, #3
 80033c0:	009b      	lsls	r3, r3, #2
 80033c2:	220f      	movs	r2, #15
 80033c4:	fa02 f303 	lsl.w	r3, r2, r3
 80033c8:	43db      	mvns	r3, r3
 80033ca:	68fa      	ldr	r2, [r7, #12]
 80033cc:	4013      	ands	r3, r2
 80033ce:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	4a40      	ldr	r2, [pc, #256]	@ (80034d4 <HAL_GPIO_Init+0x2c0>)
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d013      	beq.n	8003400 <HAL_GPIO_Init+0x1ec>
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	4a3f      	ldr	r2, [pc, #252]	@ (80034d8 <HAL_GPIO_Init+0x2c4>)
 80033dc:	4293      	cmp	r3, r2
 80033de:	d00d      	beq.n	80033fc <HAL_GPIO_Init+0x1e8>
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	4a3e      	ldr	r2, [pc, #248]	@ (80034dc <HAL_GPIO_Init+0x2c8>)
 80033e4:	4293      	cmp	r3, r2
 80033e6:	d007      	beq.n	80033f8 <HAL_GPIO_Init+0x1e4>
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	4a3d      	ldr	r2, [pc, #244]	@ (80034e0 <HAL_GPIO_Init+0x2cc>)
 80033ec:	4293      	cmp	r3, r2
 80033ee:	d101      	bne.n	80033f4 <HAL_GPIO_Init+0x1e0>
 80033f0:	2303      	movs	r3, #3
 80033f2:	e006      	b.n	8003402 <HAL_GPIO_Init+0x1ee>
 80033f4:	2304      	movs	r3, #4
 80033f6:	e004      	b.n	8003402 <HAL_GPIO_Init+0x1ee>
 80033f8:	2302      	movs	r3, #2
 80033fa:	e002      	b.n	8003402 <HAL_GPIO_Init+0x1ee>
 80033fc:	2301      	movs	r3, #1
 80033fe:	e000      	b.n	8003402 <HAL_GPIO_Init+0x1ee>
 8003400:	2300      	movs	r3, #0
 8003402:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003404:	f002 0203 	and.w	r2, r2, #3
 8003408:	0092      	lsls	r2, r2, #2
 800340a:	4093      	lsls	r3, r2
 800340c:	68fa      	ldr	r2, [r7, #12]
 800340e:	4313      	orrs	r3, r2
 8003410:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003412:	492f      	ldr	r1, [pc, #188]	@ (80034d0 <HAL_GPIO_Init+0x2bc>)
 8003414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003416:	089b      	lsrs	r3, r3, #2
 8003418:	3302      	adds	r3, #2
 800341a:	68fa      	ldr	r2, [r7, #12]
 800341c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003428:	2b00      	cmp	r3, #0
 800342a:	d006      	beq.n	800343a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800342c:	4b2d      	ldr	r3, [pc, #180]	@ (80034e4 <HAL_GPIO_Init+0x2d0>)
 800342e:	689a      	ldr	r2, [r3, #8]
 8003430:	492c      	ldr	r1, [pc, #176]	@ (80034e4 <HAL_GPIO_Init+0x2d0>)
 8003432:	69bb      	ldr	r3, [r7, #24]
 8003434:	4313      	orrs	r3, r2
 8003436:	608b      	str	r3, [r1, #8]
 8003438:	e006      	b.n	8003448 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800343a:	4b2a      	ldr	r3, [pc, #168]	@ (80034e4 <HAL_GPIO_Init+0x2d0>)
 800343c:	689a      	ldr	r2, [r3, #8]
 800343e:	69bb      	ldr	r3, [r7, #24]
 8003440:	43db      	mvns	r3, r3
 8003442:	4928      	ldr	r1, [pc, #160]	@ (80034e4 <HAL_GPIO_Init+0x2d0>)
 8003444:	4013      	ands	r3, r2
 8003446:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003450:	2b00      	cmp	r3, #0
 8003452:	d006      	beq.n	8003462 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003454:	4b23      	ldr	r3, [pc, #140]	@ (80034e4 <HAL_GPIO_Init+0x2d0>)
 8003456:	68da      	ldr	r2, [r3, #12]
 8003458:	4922      	ldr	r1, [pc, #136]	@ (80034e4 <HAL_GPIO_Init+0x2d0>)
 800345a:	69bb      	ldr	r3, [r7, #24]
 800345c:	4313      	orrs	r3, r2
 800345e:	60cb      	str	r3, [r1, #12]
 8003460:	e006      	b.n	8003470 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003462:	4b20      	ldr	r3, [pc, #128]	@ (80034e4 <HAL_GPIO_Init+0x2d0>)
 8003464:	68da      	ldr	r2, [r3, #12]
 8003466:	69bb      	ldr	r3, [r7, #24]
 8003468:	43db      	mvns	r3, r3
 800346a:	491e      	ldr	r1, [pc, #120]	@ (80034e4 <HAL_GPIO_Init+0x2d0>)
 800346c:	4013      	ands	r3, r2
 800346e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	685b      	ldr	r3, [r3, #4]
 8003474:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003478:	2b00      	cmp	r3, #0
 800347a:	d006      	beq.n	800348a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800347c:	4b19      	ldr	r3, [pc, #100]	@ (80034e4 <HAL_GPIO_Init+0x2d0>)
 800347e:	685a      	ldr	r2, [r3, #4]
 8003480:	4918      	ldr	r1, [pc, #96]	@ (80034e4 <HAL_GPIO_Init+0x2d0>)
 8003482:	69bb      	ldr	r3, [r7, #24]
 8003484:	4313      	orrs	r3, r2
 8003486:	604b      	str	r3, [r1, #4]
 8003488:	e006      	b.n	8003498 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800348a:	4b16      	ldr	r3, [pc, #88]	@ (80034e4 <HAL_GPIO_Init+0x2d0>)
 800348c:	685a      	ldr	r2, [r3, #4]
 800348e:	69bb      	ldr	r3, [r7, #24]
 8003490:	43db      	mvns	r3, r3
 8003492:	4914      	ldr	r1, [pc, #80]	@ (80034e4 <HAL_GPIO_Init+0x2d0>)
 8003494:	4013      	ands	r3, r2
 8003496:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d021      	beq.n	80034e8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80034a4:	4b0f      	ldr	r3, [pc, #60]	@ (80034e4 <HAL_GPIO_Init+0x2d0>)
 80034a6:	681a      	ldr	r2, [r3, #0]
 80034a8:	490e      	ldr	r1, [pc, #56]	@ (80034e4 <HAL_GPIO_Init+0x2d0>)
 80034aa:	69bb      	ldr	r3, [r7, #24]
 80034ac:	4313      	orrs	r3, r2
 80034ae:	600b      	str	r3, [r1, #0]
 80034b0:	e021      	b.n	80034f6 <HAL_GPIO_Init+0x2e2>
 80034b2:	bf00      	nop
 80034b4:	10320000 	.word	0x10320000
 80034b8:	10310000 	.word	0x10310000
 80034bc:	10220000 	.word	0x10220000
 80034c0:	10210000 	.word	0x10210000
 80034c4:	10120000 	.word	0x10120000
 80034c8:	10110000 	.word	0x10110000
 80034cc:	40021000 	.word	0x40021000
 80034d0:	40010000 	.word	0x40010000
 80034d4:	40010800 	.word	0x40010800
 80034d8:	40010c00 	.word	0x40010c00
 80034dc:	40011000 	.word	0x40011000
 80034e0:	40011400 	.word	0x40011400
 80034e4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80034e8:	4b0b      	ldr	r3, [pc, #44]	@ (8003518 <HAL_GPIO_Init+0x304>)
 80034ea:	681a      	ldr	r2, [r3, #0]
 80034ec:	69bb      	ldr	r3, [r7, #24]
 80034ee:	43db      	mvns	r3, r3
 80034f0:	4909      	ldr	r1, [pc, #36]	@ (8003518 <HAL_GPIO_Init+0x304>)
 80034f2:	4013      	ands	r3, r2
 80034f4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80034f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034f8:	3301      	adds	r3, #1
 80034fa:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	681a      	ldr	r2, [r3, #0]
 8003500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003502:	fa22 f303 	lsr.w	r3, r2, r3
 8003506:	2b00      	cmp	r3, #0
 8003508:	f47f ae8e 	bne.w	8003228 <HAL_GPIO_Init+0x14>
  }
}
 800350c:	bf00      	nop
 800350e:	bf00      	nop
 8003510:	372c      	adds	r7, #44	@ 0x2c
 8003512:	46bd      	mov	sp, r7
 8003514:	bc80      	pop	{r7}
 8003516:	4770      	bx	lr
 8003518:	40010400 	.word	0x40010400

0800351c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800351c:	b480      	push	{r7}
 800351e:	b085      	sub	sp, #20
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
 8003524:	460b      	mov	r3, r1
 8003526:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	689a      	ldr	r2, [r3, #8]
 800352c:	887b      	ldrh	r3, [r7, #2]
 800352e:	4013      	ands	r3, r2
 8003530:	2b00      	cmp	r3, #0
 8003532:	d002      	beq.n	800353a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003534:	2301      	movs	r3, #1
 8003536:	73fb      	strb	r3, [r7, #15]
 8003538:	e001      	b.n	800353e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800353a:	2300      	movs	r3, #0
 800353c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800353e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003540:	4618      	mov	r0, r3
 8003542:	3714      	adds	r7, #20
 8003544:	46bd      	mov	sp, r7
 8003546:	bc80      	pop	{r7}
 8003548:	4770      	bx	lr

0800354a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800354a:	b480      	push	{r7}
 800354c:	b083      	sub	sp, #12
 800354e:	af00      	add	r7, sp, #0
 8003550:	6078      	str	r0, [r7, #4]
 8003552:	460b      	mov	r3, r1
 8003554:	807b      	strh	r3, [r7, #2]
 8003556:	4613      	mov	r3, r2
 8003558:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800355a:	787b      	ldrb	r3, [r7, #1]
 800355c:	2b00      	cmp	r3, #0
 800355e:	d003      	beq.n	8003568 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003560:	887a      	ldrh	r2, [r7, #2]
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003566:	e003      	b.n	8003570 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003568:	887b      	ldrh	r3, [r7, #2]
 800356a:	041a      	lsls	r2, r3, #16
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	611a      	str	r2, [r3, #16]
}
 8003570:	bf00      	nop
 8003572:	370c      	adds	r7, #12
 8003574:	46bd      	mov	sp, r7
 8003576:	bc80      	pop	{r7}
 8003578:	4770      	bx	lr
	...

0800357c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b084      	sub	sp, #16
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2b00      	cmp	r3, #0
 8003588:	d101      	bne.n	800358e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800358a:	2301      	movs	r3, #1
 800358c:	e12b      	b.n	80037e6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003594:	b2db      	uxtb	r3, r3
 8003596:	2b00      	cmp	r3, #0
 8003598:	d106      	bne.n	80035a8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2200      	movs	r2, #0
 800359e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80035a2:	6878      	ldr	r0, [r7, #4]
 80035a4:	f7fe f8a2 	bl	80016ec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2224      	movs	r2, #36	@ 0x24
 80035ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	681a      	ldr	r2, [r3, #0]
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f022 0201 	bic.w	r2, r2, #1
 80035be:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	681a      	ldr	r2, [r3, #0]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80035ce:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	681a      	ldr	r2, [r3, #0]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80035de:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80035e0:	f001 fbca 	bl	8004d78 <HAL_RCC_GetPCLK1Freq>
 80035e4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	4a81      	ldr	r2, [pc, #516]	@ (80037f0 <HAL_I2C_Init+0x274>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d807      	bhi.n	8003600 <HAL_I2C_Init+0x84>
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	4a80      	ldr	r2, [pc, #512]	@ (80037f4 <HAL_I2C_Init+0x278>)
 80035f4:	4293      	cmp	r3, r2
 80035f6:	bf94      	ite	ls
 80035f8:	2301      	movls	r3, #1
 80035fa:	2300      	movhi	r3, #0
 80035fc:	b2db      	uxtb	r3, r3
 80035fe:	e006      	b.n	800360e <HAL_I2C_Init+0x92>
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	4a7d      	ldr	r2, [pc, #500]	@ (80037f8 <HAL_I2C_Init+0x27c>)
 8003604:	4293      	cmp	r3, r2
 8003606:	bf94      	ite	ls
 8003608:	2301      	movls	r3, #1
 800360a:	2300      	movhi	r3, #0
 800360c:	b2db      	uxtb	r3, r3
 800360e:	2b00      	cmp	r3, #0
 8003610:	d001      	beq.n	8003616 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003612:	2301      	movs	r3, #1
 8003614:	e0e7      	b.n	80037e6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	4a78      	ldr	r2, [pc, #480]	@ (80037fc <HAL_I2C_Init+0x280>)
 800361a:	fba2 2303 	umull	r2, r3, r2, r3
 800361e:	0c9b      	lsrs	r3, r3, #18
 8003620:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	685b      	ldr	r3, [r3, #4]
 8003628:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	68ba      	ldr	r2, [r7, #8]
 8003632:	430a      	orrs	r2, r1
 8003634:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	6a1b      	ldr	r3, [r3, #32]
 800363c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	4a6a      	ldr	r2, [pc, #424]	@ (80037f0 <HAL_I2C_Init+0x274>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d802      	bhi.n	8003650 <HAL_I2C_Init+0xd4>
 800364a:	68bb      	ldr	r3, [r7, #8]
 800364c:	3301      	adds	r3, #1
 800364e:	e009      	b.n	8003664 <HAL_I2C_Init+0xe8>
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003656:	fb02 f303 	mul.w	r3, r2, r3
 800365a:	4a69      	ldr	r2, [pc, #420]	@ (8003800 <HAL_I2C_Init+0x284>)
 800365c:	fba2 2303 	umull	r2, r3, r2, r3
 8003660:	099b      	lsrs	r3, r3, #6
 8003662:	3301      	adds	r3, #1
 8003664:	687a      	ldr	r2, [r7, #4]
 8003666:	6812      	ldr	r2, [r2, #0]
 8003668:	430b      	orrs	r3, r1
 800366a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	69db      	ldr	r3, [r3, #28]
 8003672:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003676:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	495c      	ldr	r1, [pc, #368]	@ (80037f0 <HAL_I2C_Init+0x274>)
 8003680:	428b      	cmp	r3, r1
 8003682:	d819      	bhi.n	80036b8 <HAL_I2C_Init+0x13c>
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	1e59      	subs	r1, r3, #1
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	005b      	lsls	r3, r3, #1
 800368e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003692:	1c59      	adds	r1, r3, #1
 8003694:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003698:	400b      	ands	r3, r1
 800369a:	2b00      	cmp	r3, #0
 800369c:	d00a      	beq.n	80036b4 <HAL_I2C_Init+0x138>
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	1e59      	subs	r1, r3, #1
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	005b      	lsls	r3, r3, #1
 80036a8:	fbb1 f3f3 	udiv	r3, r1, r3
 80036ac:	3301      	adds	r3, #1
 80036ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036b2:	e051      	b.n	8003758 <HAL_I2C_Init+0x1dc>
 80036b4:	2304      	movs	r3, #4
 80036b6:	e04f      	b.n	8003758 <HAL_I2C_Init+0x1dc>
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	689b      	ldr	r3, [r3, #8]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d111      	bne.n	80036e4 <HAL_I2C_Init+0x168>
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	1e58      	subs	r0, r3, #1
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6859      	ldr	r1, [r3, #4]
 80036c8:	460b      	mov	r3, r1
 80036ca:	005b      	lsls	r3, r3, #1
 80036cc:	440b      	add	r3, r1
 80036ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80036d2:	3301      	adds	r3, #1
 80036d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036d8:	2b00      	cmp	r3, #0
 80036da:	bf0c      	ite	eq
 80036dc:	2301      	moveq	r3, #1
 80036de:	2300      	movne	r3, #0
 80036e0:	b2db      	uxtb	r3, r3
 80036e2:	e012      	b.n	800370a <HAL_I2C_Init+0x18e>
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	1e58      	subs	r0, r3, #1
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6859      	ldr	r1, [r3, #4]
 80036ec:	460b      	mov	r3, r1
 80036ee:	009b      	lsls	r3, r3, #2
 80036f0:	440b      	add	r3, r1
 80036f2:	0099      	lsls	r1, r3, #2
 80036f4:	440b      	add	r3, r1
 80036f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80036fa:	3301      	adds	r3, #1
 80036fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003700:	2b00      	cmp	r3, #0
 8003702:	bf0c      	ite	eq
 8003704:	2301      	moveq	r3, #1
 8003706:	2300      	movne	r3, #0
 8003708:	b2db      	uxtb	r3, r3
 800370a:	2b00      	cmp	r3, #0
 800370c:	d001      	beq.n	8003712 <HAL_I2C_Init+0x196>
 800370e:	2301      	movs	r3, #1
 8003710:	e022      	b.n	8003758 <HAL_I2C_Init+0x1dc>
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	689b      	ldr	r3, [r3, #8]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d10e      	bne.n	8003738 <HAL_I2C_Init+0x1bc>
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	1e58      	subs	r0, r3, #1
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6859      	ldr	r1, [r3, #4]
 8003722:	460b      	mov	r3, r1
 8003724:	005b      	lsls	r3, r3, #1
 8003726:	440b      	add	r3, r1
 8003728:	fbb0 f3f3 	udiv	r3, r0, r3
 800372c:	3301      	adds	r3, #1
 800372e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003732:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003736:	e00f      	b.n	8003758 <HAL_I2C_Init+0x1dc>
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	1e58      	subs	r0, r3, #1
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6859      	ldr	r1, [r3, #4]
 8003740:	460b      	mov	r3, r1
 8003742:	009b      	lsls	r3, r3, #2
 8003744:	440b      	add	r3, r1
 8003746:	0099      	lsls	r1, r3, #2
 8003748:	440b      	add	r3, r1
 800374a:	fbb0 f3f3 	udiv	r3, r0, r3
 800374e:	3301      	adds	r3, #1
 8003750:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003754:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003758:	6879      	ldr	r1, [r7, #4]
 800375a:	6809      	ldr	r1, [r1, #0]
 800375c:	4313      	orrs	r3, r2
 800375e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	69da      	ldr	r2, [r3, #28]
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6a1b      	ldr	r3, [r3, #32]
 8003772:	431a      	orrs	r2, r3
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	430a      	orrs	r2, r1
 800377a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	689b      	ldr	r3, [r3, #8]
 8003782:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003786:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800378a:	687a      	ldr	r2, [r7, #4]
 800378c:	6911      	ldr	r1, [r2, #16]
 800378e:	687a      	ldr	r2, [r7, #4]
 8003790:	68d2      	ldr	r2, [r2, #12]
 8003792:	4311      	orrs	r1, r2
 8003794:	687a      	ldr	r2, [r7, #4]
 8003796:	6812      	ldr	r2, [r2, #0]
 8003798:	430b      	orrs	r3, r1
 800379a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	68db      	ldr	r3, [r3, #12]
 80037a2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	695a      	ldr	r2, [r3, #20]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	699b      	ldr	r3, [r3, #24]
 80037ae:	431a      	orrs	r2, r3
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	430a      	orrs	r2, r1
 80037b6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f042 0201 	orr.w	r2, r2, #1
 80037c6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2200      	movs	r2, #0
 80037cc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2220      	movs	r2, #32
 80037d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2200      	movs	r2, #0
 80037da:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2200      	movs	r2, #0
 80037e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80037e4:	2300      	movs	r3, #0
}
 80037e6:	4618      	mov	r0, r3
 80037e8:	3710      	adds	r7, #16
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}
 80037ee:	bf00      	nop
 80037f0:	000186a0 	.word	0x000186a0
 80037f4:	001e847f 	.word	0x001e847f
 80037f8:	003d08ff 	.word	0x003d08ff
 80037fc:	431bde83 	.word	0x431bde83
 8003800:	10624dd3 	.word	0x10624dd3

08003804 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b088      	sub	sp, #32
 8003808:	af02      	add	r7, sp, #8
 800380a:	60f8      	str	r0, [r7, #12]
 800380c:	607a      	str	r2, [r7, #4]
 800380e:	461a      	mov	r2, r3
 8003810:	460b      	mov	r3, r1
 8003812:	817b      	strh	r3, [r7, #10]
 8003814:	4613      	mov	r3, r2
 8003816:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003818:	f7fe fe36 	bl	8002488 <HAL_GetTick>
 800381c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003824:	b2db      	uxtb	r3, r3
 8003826:	2b20      	cmp	r3, #32
 8003828:	f040 80e0 	bne.w	80039ec <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800382c:	697b      	ldr	r3, [r7, #20]
 800382e:	9300      	str	r3, [sp, #0]
 8003830:	2319      	movs	r3, #25
 8003832:	2201      	movs	r2, #1
 8003834:	4970      	ldr	r1, [pc, #448]	@ (80039f8 <HAL_I2C_Master_Transmit+0x1f4>)
 8003836:	68f8      	ldr	r0, [r7, #12]
 8003838:	f000 fc9e 	bl	8004178 <I2C_WaitOnFlagUntilTimeout>
 800383c:	4603      	mov	r3, r0
 800383e:	2b00      	cmp	r3, #0
 8003840:	d001      	beq.n	8003846 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003842:	2302      	movs	r3, #2
 8003844:	e0d3      	b.n	80039ee <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800384c:	2b01      	cmp	r3, #1
 800384e:	d101      	bne.n	8003854 <HAL_I2C_Master_Transmit+0x50>
 8003850:	2302      	movs	r3, #2
 8003852:	e0cc      	b.n	80039ee <HAL_I2C_Master_Transmit+0x1ea>
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	2201      	movs	r2, #1
 8003858:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f003 0301 	and.w	r3, r3, #1
 8003866:	2b01      	cmp	r3, #1
 8003868:	d007      	beq.n	800387a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	681a      	ldr	r2, [r3, #0]
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f042 0201 	orr.w	r2, r2, #1
 8003878:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	681a      	ldr	r2, [r3, #0]
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003888:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	2221      	movs	r2, #33	@ 0x21
 800388e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	2210      	movs	r2, #16
 8003896:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	2200      	movs	r2, #0
 800389e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	687a      	ldr	r2, [r7, #4]
 80038a4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	893a      	ldrh	r2, [r7, #8]
 80038aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038b0:	b29a      	uxth	r2, r3
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	4a50      	ldr	r2, [pc, #320]	@ (80039fc <HAL_I2C_Master_Transmit+0x1f8>)
 80038ba:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80038bc:	8979      	ldrh	r1, [r7, #10]
 80038be:	697b      	ldr	r3, [r7, #20]
 80038c0:	6a3a      	ldr	r2, [r7, #32]
 80038c2:	68f8      	ldr	r0, [r7, #12]
 80038c4:	f000 fb08 	bl	8003ed8 <I2C_MasterRequestWrite>
 80038c8:	4603      	mov	r3, r0
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d001      	beq.n	80038d2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
 80038d0:	e08d      	b.n	80039ee <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038d2:	2300      	movs	r3, #0
 80038d4:	613b      	str	r3, [r7, #16]
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	695b      	ldr	r3, [r3, #20]
 80038dc:	613b      	str	r3, [r7, #16]
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	699b      	ldr	r3, [r3, #24]
 80038e4:	613b      	str	r3, [r7, #16]
 80038e6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80038e8:	e066      	b.n	80039b8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038ea:	697a      	ldr	r2, [r7, #20]
 80038ec:	6a39      	ldr	r1, [r7, #32]
 80038ee:	68f8      	ldr	r0, [r7, #12]
 80038f0:	f000 fd5c 	bl	80043ac <I2C_WaitOnTXEFlagUntilTimeout>
 80038f4:	4603      	mov	r3, r0
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d00d      	beq.n	8003916 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038fe:	2b04      	cmp	r3, #4
 8003900:	d107      	bne.n	8003912 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	681a      	ldr	r2, [r3, #0]
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003910:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003912:	2301      	movs	r3, #1
 8003914:	e06b      	b.n	80039ee <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800391a:	781a      	ldrb	r2, [r3, #0]
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003926:	1c5a      	adds	r2, r3, #1
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003930:	b29b      	uxth	r3, r3
 8003932:	3b01      	subs	r3, #1
 8003934:	b29a      	uxth	r2, r3
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800393e:	3b01      	subs	r3, #1
 8003940:	b29a      	uxth	r2, r3
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	695b      	ldr	r3, [r3, #20]
 800394c:	f003 0304 	and.w	r3, r3, #4
 8003950:	2b04      	cmp	r3, #4
 8003952:	d11b      	bne.n	800398c <HAL_I2C_Master_Transmit+0x188>
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003958:	2b00      	cmp	r3, #0
 800395a:	d017      	beq.n	800398c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003960:	781a      	ldrb	r2, [r3, #0]
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800396c:	1c5a      	adds	r2, r3, #1
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003976:	b29b      	uxth	r3, r3
 8003978:	3b01      	subs	r3, #1
 800397a:	b29a      	uxth	r2, r3
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003984:	3b01      	subs	r3, #1
 8003986:	b29a      	uxth	r2, r3
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800398c:	697a      	ldr	r2, [r7, #20]
 800398e:	6a39      	ldr	r1, [r7, #32]
 8003990:	68f8      	ldr	r0, [r7, #12]
 8003992:	f000 fd53 	bl	800443c <I2C_WaitOnBTFFlagUntilTimeout>
 8003996:	4603      	mov	r3, r0
 8003998:	2b00      	cmp	r3, #0
 800399a:	d00d      	beq.n	80039b8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039a0:	2b04      	cmp	r3, #4
 80039a2:	d107      	bne.n	80039b4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	681a      	ldr	r2, [r3, #0]
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039b2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80039b4:	2301      	movs	r3, #1
 80039b6:	e01a      	b.n	80039ee <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d194      	bne.n	80038ea <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	681a      	ldr	r2, [r3, #0]
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039ce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	2220      	movs	r2, #32
 80039d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	2200      	movs	r2, #0
 80039dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	2200      	movs	r2, #0
 80039e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80039e8:	2300      	movs	r3, #0
 80039ea:	e000      	b.n	80039ee <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80039ec:	2302      	movs	r3, #2
  }
}
 80039ee:	4618      	mov	r0, r3
 80039f0:	3718      	adds	r7, #24
 80039f2:	46bd      	mov	sp, r7
 80039f4:	bd80      	pop	{r7, pc}
 80039f6:	bf00      	nop
 80039f8:	00100002 	.word	0x00100002
 80039fc:	ffff0000 	.word	0xffff0000

08003a00 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b08c      	sub	sp, #48	@ 0x30
 8003a04:	af02      	add	r7, sp, #8
 8003a06:	60f8      	str	r0, [r7, #12]
 8003a08:	607a      	str	r2, [r7, #4]
 8003a0a:	461a      	mov	r2, r3
 8003a0c:	460b      	mov	r3, r1
 8003a0e:	817b      	strh	r3, [r7, #10]
 8003a10:	4613      	mov	r3, r2
 8003a12:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8003a14:	2300      	movs	r3, #0
 8003a16:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003a18:	f7fe fd36 	bl	8002488 <HAL_GetTick>
 8003a1c:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a24:	b2db      	uxtb	r3, r3
 8003a26:	2b20      	cmp	r3, #32
 8003a28:	f040 824b 	bne.w	8003ec2 <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a2e:	9300      	str	r3, [sp, #0]
 8003a30:	2319      	movs	r3, #25
 8003a32:	2201      	movs	r2, #1
 8003a34:	497f      	ldr	r1, [pc, #508]	@ (8003c34 <HAL_I2C_Master_Receive+0x234>)
 8003a36:	68f8      	ldr	r0, [r7, #12]
 8003a38:	f000 fb9e 	bl	8004178 <I2C_WaitOnFlagUntilTimeout>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d001      	beq.n	8003a46 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8003a42:	2302      	movs	r3, #2
 8003a44:	e23e      	b.n	8003ec4 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a4c:	2b01      	cmp	r3, #1
 8003a4e:	d101      	bne.n	8003a54 <HAL_I2C_Master_Receive+0x54>
 8003a50:	2302      	movs	r3, #2
 8003a52:	e237      	b.n	8003ec4 <HAL_I2C_Master_Receive+0x4c4>
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	2201      	movs	r2, #1
 8003a58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f003 0301 	and.w	r3, r3, #1
 8003a66:	2b01      	cmp	r3, #1
 8003a68:	d007      	beq.n	8003a7a <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	681a      	ldr	r2, [r3, #0]
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f042 0201 	orr.w	r2, r2, #1
 8003a78:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	681a      	ldr	r2, [r3, #0]
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003a88:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	2222      	movs	r2, #34	@ 0x22
 8003a8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	2210      	movs	r2, #16
 8003a96:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	687a      	ldr	r2, [r7, #4]
 8003aa4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	893a      	ldrh	r2, [r7, #8]
 8003aaa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ab0:	b29a      	uxth	r2, r3
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	4a5f      	ldr	r2, [pc, #380]	@ (8003c38 <HAL_I2C_Master_Receive+0x238>)
 8003aba:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003abc:	8979      	ldrh	r1, [r7, #10]
 8003abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ac0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003ac2:	68f8      	ldr	r0, [r7, #12]
 8003ac4:	f000 fa8a 	bl	8003fdc <I2C_MasterRequestRead>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d001      	beq.n	8003ad2 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8003ace:	2301      	movs	r3, #1
 8003ad0:	e1f8      	b.n	8003ec4 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d113      	bne.n	8003b02 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ada:	2300      	movs	r3, #0
 8003adc:	61fb      	str	r3, [r7, #28]
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	695b      	ldr	r3, [r3, #20]
 8003ae4:	61fb      	str	r3, [r7, #28]
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	699b      	ldr	r3, [r3, #24]
 8003aec:	61fb      	str	r3, [r7, #28]
 8003aee:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	681a      	ldr	r2, [r3, #0]
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003afe:	601a      	str	r2, [r3, #0]
 8003b00:	e1cc      	b.n	8003e9c <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b06:	2b01      	cmp	r3, #1
 8003b08:	d11e      	bne.n	8003b48 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	681a      	ldr	r2, [r3, #0]
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b18:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003b1a:	b672      	cpsid	i
}
 8003b1c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b1e:	2300      	movs	r3, #0
 8003b20:	61bb      	str	r3, [r7, #24]
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	695b      	ldr	r3, [r3, #20]
 8003b28:	61bb      	str	r3, [r7, #24]
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	699b      	ldr	r3, [r3, #24]
 8003b30:	61bb      	str	r3, [r7, #24]
 8003b32:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	681a      	ldr	r2, [r3, #0]
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b42:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003b44:	b662      	cpsie	i
}
 8003b46:	e035      	b.n	8003bb4 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b4c:	2b02      	cmp	r3, #2
 8003b4e:	d11e      	bne.n	8003b8e <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	681a      	ldr	r2, [r3, #0]
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003b5e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003b60:	b672      	cpsid	i
}
 8003b62:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b64:	2300      	movs	r3, #0
 8003b66:	617b      	str	r3, [r7, #20]
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	695b      	ldr	r3, [r3, #20]
 8003b6e:	617b      	str	r3, [r7, #20]
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	699b      	ldr	r3, [r3, #24]
 8003b76:	617b      	str	r3, [r7, #20]
 8003b78:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	681a      	ldr	r2, [r3, #0]
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b88:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003b8a:	b662      	cpsie	i
}
 8003b8c:	e012      	b.n	8003bb4 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	681a      	ldr	r2, [r3, #0]
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003b9c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	613b      	str	r3, [r7, #16]
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	695b      	ldr	r3, [r3, #20]
 8003ba8:	613b      	str	r3, [r7, #16]
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	699b      	ldr	r3, [r3, #24]
 8003bb0:	613b      	str	r3, [r7, #16]
 8003bb2:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003bb4:	e172      	b.n	8003e9c <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bba:	2b03      	cmp	r3, #3
 8003bbc:	f200 811f 	bhi.w	8003dfe <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bc4:	2b01      	cmp	r3, #1
 8003bc6:	d123      	bne.n	8003c10 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003bc8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003bca:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003bcc:	68f8      	ldr	r0, [r7, #12]
 8003bce:	f000 fc7d 	bl	80044cc <I2C_WaitOnRXNEFlagUntilTimeout>
 8003bd2:	4603      	mov	r3, r0
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d001      	beq.n	8003bdc <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8003bd8:	2301      	movs	r3, #1
 8003bda:	e173      	b.n	8003ec4 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	691a      	ldr	r2, [r3, #16]
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003be6:	b2d2      	uxtb	r2, r2
 8003be8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bee:	1c5a      	adds	r2, r3, #1
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bf8:	3b01      	subs	r3, #1
 8003bfa:	b29a      	uxth	r2, r3
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c04:	b29b      	uxth	r3, r3
 8003c06:	3b01      	subs	r3, #1
 8003c08:	b29a      	uxth	r2, r3
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003c0e:	e145      	b.n	8003e9c <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c14:	2b02      	cmp	r3, #2
 8003c16:	d152      	bne.n	8003cbe <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c1a:	9300      	str	r3, [sp, #0]
 8003c1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c1e:	2200      	movs	r2, #0
 8003c20:	4906      	ldr	r1, [pc, #24]	@ (8003c3c <HAL_I2C_Master_Receive+0x23c>)
 8003c22:	68f8      	ldr	r0, [r7, #12]
 8003c24:	f000 faa8 	bl	8004178 <I2C_WaitOnFlagUntilTimeout>
 8003c28:	4603      	mov	r3, r0
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d008      	beq.n	8003c40 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	e148      	b.n	8003ec4 <HAL_I2C_Master_Receive+0x4c4>
 8003c32:	bf00      	nop
 8003c34:	00100002 	.word	0x00100002
 8003c38:	ffff0000 	.word	0xffff0000
 8003c3c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003c40:	b672      	cpsid	i
}
 8003c42:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	681a      	ldr	r2, [r3, #0]
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c52:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	691a      	ldr	r2, [r3, #16]
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c5e:	b2d2      	uxtb	r2, r2
 8003c60:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c66:	1c5a      	adds	r2, r3, #1
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c70:	3b01      	subs	r3, #1
 8003c72:	b29a      	uxth	r2, r3
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c7c:	b29b      	uxth	r3, r3
 8003c7e:	3b01      	subs	r3, #1
 8003c80:	b29a      	uxth	r2, r3
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003c86:	b662      	cpsie	i
}
 8003c88:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	691a      	ldr	r2, [r3, #16]
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c94:	b2d2      	uxtb	r2, r2
 8003c96:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c9c:	1c5a      	adds	r2, r3, #1
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ca6:	3b01      	subs	r3, #1
 8003ca8:	b29a      	uxth	r2, r3
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cb2:	b29b      	uxth	r3, r3
 8003cb4:	3b01      	subs	r3, #1
 8003cb6:	b29a      	uxth	r2, r3
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003cbc:	e0ee      	b.n	8003e9c <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cc0:	9300      	str	r3, [sp, #0]
 8003cc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	4981      	ldr	r1, [pc, #516]	@ (8003ecc <HAL_I2C_Master_Receive+0x4cc>)
 8003cc8:	68f8      	ldr	r0, [r7, #12]
 8003cca:	f000 fa55 	bl	8004178 <I2C_WaitOnFlagUntilTimeout>
 8003cce:	4603      	mov	r3, r0
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d001      	beq.n	8003cd8 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	e0f5      	b.n	8003ec4 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	681a      	ldr	r2, [r3, #0]
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ce6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003ce8:	b672      	cpsid	i
}
 8003cea:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	691a      	ldr	r2, [r3, #16]
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cf6:	b2d2      	uxtb	r2, r2
 8003cf8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cfe:	1c5a      	adds	r2, r3, #1
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d08:	3b01      	subs	r3, #1
 8003d0a:	b29a      	uxth	r2, r3
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d14:	b29b      	uxth	r3, r3
 8003d16:	3b01      	subs	r3, #1
 8003d18:	b29a      	uxth	r2, r3
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003d1e:	4b6c      	ldr	r3, [pc, #432]	@ (8003ed0 <HAL_I2C_Master_Receive+0x4d0>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	08db      	lsrs	r3, r3, #3
 8003d24:	4a6b      	ldr	r2, [pc, #428]	@ (8003ed4 <HAL_I2C_Master_Receive+0x4d4>)
 8003d26:	fba2 2303 	umull	r2, r3, r2, r3
 8003d2a:	0a1a      	lsrs	r2, r3, #8
 8003d2c:	4613      	mov	r3, r2
 8003d2e:	009b      	lsls	r3, r3, #2
 8003d30:	4413      	add	r3, r2
 8003d32:	00da      	lsls	r2, r3, #3
 8003d34:	1ad3      	subs	r3, r2, r3
 8003d36:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003d38:	6a3b      	ldr	r3, [r7, #32]
 8003d3a:	3b01      	subs	r3, #1
 8003d3c:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003d3e:	6a3b      	ldr	r3, [r7, #32]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d118      	bne.n	8003d76 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	2200      	movs	r2, #0
 8003d48:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	2220      	movs	r2, #32
 8003d4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	2200      	movs	r2, #0
 8003d56:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d5e:	f043 0220 	orr.w	r2, r3, #32
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8003d66:	b662      	cpsie	i
}
 8003d68:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8003d72:	2301      	movs	r3, #1
 8003d74:	e0a6      	b.n	8003ec4 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	695b      	ldr	r3, [r3, #20]
 8003d7c:	f003 0304 	and.w	r3, r3, #4
 8003d80:	2b04      	cmp	r3, #4
 8003d82:	d1d9      	bne.n	8003d38 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	681a      	ldr	r2, [r3, #0]
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d92:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	691a      	ldr	r2, [r3, #16]
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d9e:	b2d2      	uxtb	r2, r2
 8003da0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003da6:	1c5a      	adds	r2, r3, #1
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003db0:	3b01      	subs	r3, #1
 8003db2:	b29a      	uxth	r2, r3
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dbc:	b29b      	uxth	r3, r3
 8003dbe:	3b01      	subs	r3, #1
 8003dc0:	b29a      	uxth	r2, r3
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003dc6:	b662      	cpsie	i
}
 8003dc8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	691a      	ldr	r2, [r3, #16]
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dd4:	b2d2      	uxtb	r2, r2
 8003dd6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ddc:	1c5a      	adds	r2, r3, #1
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003de6:	3b01      	subs	r3, #1
 8003de8:	b29a      	uxth	r2, r3
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003df2:	b29b      	uxth	r3, r3
 8003df4:	3b01      	subs	r3, #1
 8003df6:	b29a      	uxth	r2, r3
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003dfc:	e04e      	b.n	8003e9c <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003dfe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e00:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003e02:	68f8      	ldr	r0, [r7, #12]
 8003e04:	f000 fb62 	bl	80044cc <I2C_WaitOnRXNEFlagUntilTimeout>
 8003e08:	4603      	mov	r3, r0
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d001      	beq.n	8003e12 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8003e0e:	2301      	movs	r3, #1
 8003e10:	e058      	b.n	8003ec4 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	691a      	ldr	r2, [r3, #16]
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e1c:	b2d2      	uxtb	r2, r2
 8003e1e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e24:	1c5a      	adds	r2, r3, #1
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e2e:	3b01      	subs	r3, #1
 8003e30:	b29a      	uxth	r2, r3
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e3a:	b29b      	uxth	r3, r3
 8003e3c:	3b01      	subs	r3, #1
 8003e3e:	b29a      	uxth	r2, r3
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	695b      	ldr	r3, [r3, #20]
 8003e4a:	f003 0304 	and.w	r3, r3, #4
 8003e4e:	2b04      	cmp	r3, #4
 8003e50:	d124      	bne.n	8003e9c <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e56:	2b03      	cmp	r3, #3
 8003e58:	d107      	bne.n	8003e6a <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	681a      	ldr	r2, [r3, #0]
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e68:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	691a      	ldr	r2, [r3, #16]
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e74:	b2d2      	uxtb	r2, r2
 8003e76:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e7c:	1c5a      	adds	r2, r3, #1
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e86:	3b01      	subs	r3, #1
 8003e88:	b29a      	uxth	r2, r3
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e92:	b29b      	uxth	r3, r3
 8003e94:	3b01      	subs	r3, #1
 8003e96:	b29a      	uxth	r2, r3
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	f47f ae88 	bne.w	8003bb6 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	2220      	movs	r2, #32
 8003eaa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	e000      	b.n	8003ec4 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8003ec2:	2302      	movs	r3, #2
  }
}
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	3728      	adds	r7, #40	@ 0x28
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	bd80      	pop	{r7, pc}
 8003ecc:	00010004 	.word	0x00010004
 8003ed0:	2000000c 	.word	0x2000000c
 8003ed4:	14f8b589 	.word	0x14f8b589

08003ed8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b088      	sub	sp, #32
 8003edc:	af02      	add	r7, sp, #8
 8003ede:	60f8      	str	r0, [r7, #12]
 8003ee0:	607a      	str	r2, [r7, #4]
 8003ee2:	603b      	str	r3, [r7, #0]
 8003ee4:	460b      	mov	r3, r1
 8003ee6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003eec:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003eee:	697b      	ldr	r3, [r7, #20]
 8003ef0:	2b08      	cmp	r3, #8
 8003ef2:	d006      	beq.n	8003f02 <I2C_MasterRequestWrite+0x2a>
 8003ef4:	697b      	ldr	r3, [r7, #20]
 8003ef6:	2b01      	cmp	r3, #1
 8003ef8:	d003      	beq.n	8003f02 <I2C_MasterRequestWrite+0x2a>
 8003efa:	697b      	ldr	r3, [r7, #20]
 8003efc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003f00:	d108      	bne.n	8003f14 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	681a      	ldr	r2, [r3, #0]
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003f10:	601a      	str	r2, [r3, #0]
 8003f12:	e00b      	b.n	8003f2c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f18:	2b12      	cmp	r3, #18
 8003f1a:	d107      	bne.n	8003f2c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	681a      	ldr	r2, [r3, #0]
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003f2a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	9300      	str	r3, [sp, #0]
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2200      	movs	r2, #0
 8003f34:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003f38:	68f8      	ldr	r0, [r7, #12]
 8003f3a:	f000 f91d 	bl	8004178 <I2C_WaitOnFlagUntilTimeout>
 8003f3e:	4603      	mov	r3, r0
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d00d      	beq.n	8003f60 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f4e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f52:	d103      	bne.n	8003f5c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f5a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003f5c:	2303      	movs	r3, #3
 8003f5e:	e035      	b.n	8003fcc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	691b      	ldr	r3, [r3, #16]
 8003f64:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003f68:	d108      	bne.n	8003f7c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003f6a:	897b      	ldrh	r3, [r7, #10]
 8003f6c:	b2db      	uxtb	r3, r3
 8003f6e:	461a      	mov	r2, r3
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003f78:	611a      	str	r2, [r3, #16]
 8003f7a:	e01b      	b.n	8003fb4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003f7c:	897b      	ldrh	r3, [r7, #10]
 8003f7e:	11db      	asrs	r3, r3, #7
 8003f80:	b2db      	uxtb	r3, r3
 8003f82:	f003 0306 	and.w	r3, r3, #6
 8003f86:	b2db      	uxtb	r3, r3
 8003f88:	f063 030f 	orn	r3, r3, #15
 8003f8c:	b2da      	uxtb	r2, r3
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	687a      	ldr	r2, [r7, #4]
 8003f98:	490e      	ldr	r1, [pc, #56]	@ (8003fd4 <I2C_MasterRequestWrite+0xfc>)
 8003f9a:	68f8      	ldr	r0, [r7, #12]
 8003f9c:	f000 f966 	bl	800426c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003fa0:	4603      	mov	r3, r0
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d001      	beq.n	8003faa <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	e010      	b.n	8003fcc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003faa:	897b      	ldrh	r3, [r7, #10]
 8003fac:	b2da      	uxtb	r2, r3
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	687a      	ldr	r2, [r7, #4]
 8003fb8:	4907      	ldr	r1, [pc, #28]	@ (8003fd8 <I2C_MasterRequestWrite+0x100>)
 8003fba:	68f8      	ldr	r0, [r7, #12]
 8003fbc:	f000 f956 	bl	800426c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003fc0:	4603      	mov	r3, r0
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d001      	beq.n	8003fca <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	e000      	b.n	8003fcc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003fca:	2300      	movs	r3, #0
}
 8003fcc:	4618      	mov	r0, r3
 8003fce:	3718      	adds	r7, #24
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	bd80      	pop	{r7, pc}
 8003fd4:	00010008 	.word	0x00010008
 8003fd8:	00010002 	.word	0x00010002

08003fdc <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b088      	sub	sp, #32
 8003fe0:	af02      	add	r7, sp, #8
 8003fe2:	60f8      	str	r0, [r7, #12]
 8003fe4:	607a      	str	r2, [r7, #4]
 8003fe6:	603b      	str	r3, [r7, #0]
 8003fe8:	460b      	mov	r3, r1
 8003fea:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ff0:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	681a      	ldr	r2, [r3, #0]
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004000:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004002:	697b      	ldr	r3, [r7, #20]
 8004004:	2b08      	cmp	r3, #8
 8004006:	d006      	beq.n	8004016 <I2C_MasterRequestRead+0x3a>
 8004008:	697b      	ldr	r3, [r7, #20]
 800400a:	2b01      	cmp	r3, #1
 800400c:	d003      	beq.n	8004016 <I2C_MasterRequestRead+0x3a>
 800400e:	697b      	ldr	r3, [r7, #20]
 8004010:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004014:	d108      	bne.n	8004028 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	681a      	ldr	r2, [r3, #0]
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004024:	601a      	str	r2, [r3, #0]
 8004026:	e00b      	b.n	8004040 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800402c:	2b11      	cmp	r3, #17
 800402e:	d107      	bne.n	8004040 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	681a      	ldr	r2, [r3, #0]
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800403e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004040:	683b      	ldr	r3, [r7, #0]
 8004042:	9300      	str	r3, [sp, #0]
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2200      	movs	r2, #0
 8004048:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800404c:	68f8      	ldr	r0, [r7, #12]
 800404e:	f000 f893 	bl	8004178 <I2C_WaitOnFlagUntilTimeout>
 8004052:	4603      	mov	r3, r0
 8004054:	2b00      	cmp	r3, #0
 8004056:	d00d      	beq.n	8004074 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004062:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004066:	d103      	bne.n	8004070 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800406e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004070:	2303      	movs	r3, #3
 8004072:	e079      	b.n	8004168 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	691b      	ldr	r3, [r3, #16]
 8004078:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800407c:	d108      	bne.n	8004090 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800407e:	897b      	ldrh	r3, [r7, #10]
 8004080:	b2db      	uxtb	r3, r3
 8004082:	f043 0301 	orr.w	r3, r3, #1
 8004086:	b2da      	uxtb	r2, r3
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	611a      	str	r2, [r3, #16]
 800408e:	e05f      	b.n	8004150 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004090:	897b      	ldrh	r3, [r7, #10]
 8004092:	11db      	asrs	r3, r3, #7
 8004094:	b2db      	uxtb	r3, r3
 8004096:	f003 0306 	and.w	r3, r3, #6
 800409a:	b2db      	uxtb	r3, r3
 800409c:	f063 030f 	orn	r3, r3, #15
 80040a0:	b2da      	uxtb	r2, r3
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	687a      	ldr	r2, [r7, #4]
 80040ac:	4930      	ldr	r1, [pc, #192]	@ (8004170 <I2C_MasterRequestRead+0x194>)
 80040ae:	68f8      	ldr	r0, [r7, #12]
 80040b0:	f000 f8dc 	bl	800426c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80040b4:	4603      	mov	r3, r0
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d001      	beq.n	80040be <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80040ba:	2301      	movs	r3, #1
 80040bc:	e054      	b.n	8004168 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80040be:	897b      	ldrh	r3, [r7, #10]
 80040c0:	b2da      	uxtb	r2, r3
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	687a      	ldr	r2, [r7, #4]
 80040cc:	4929      	ldr	r1, [pc, #164]	@ (8004174 <I2C_MasterRequestRead+0x198>)
 80040ce:	68f8      	ldr	r0, [r7, #12]
 80040d0:	f000 f8cc 	bl	800426c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80040d4:	4603      	mov	r3, r0
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d001      	beq.n	80040de <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80040da:	2301      	movs	r3, #1
 80040dc:	e044      	b.n	8004168 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040de:	2300      	movs	r3, #0
 80040e0:	613b      	str	r3, [r7, #16]
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	695b      	ldr	r3, [r3, #20]
 80040e8:	613b      	str	r3, [r7, #16]
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	699b      	ldr	r3, [r3, #24]
 80040f0:	613b      	str	r3, [r7, #16]
 80040f2:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	681a      	ldr	r2, [r3, #0]
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004102:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	9300      	str	r3, [sp, #0]
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2200      	movs	r2, #0
 800410c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004110:	68f8      	ldr	r0, [r7, #12]
 8004112:	f000 f831 	bl	8004178 <I2C_WaitOnFlagUntilTimeout>
 8004116:	4603      	mov	r3, r0
 8004118:	2b00      	cmp	r3, #0
 800411a:	d00d      	beq.n	8004138 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004126:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800412a:	d103      	bne.n	8004134 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004132:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8004134:	2303      	movs	r3, #3
 8004136:	e017      	b.n	8004168 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004138:	897b      	ldrh	r3, [r7, #10]
 800413a:	11db      	asrs	r3, r3, #7
 800413c:	b2db      	uxtb	r3, r3
 800413e:	f003 0306 	and.w	r3, r3, #6
 8004142:	b2db      	uxtb	r3, r3
 8004144:	f063 030e 	orn	r3, r3, #14
 8004148:	b2da      	uxtb	r2, r3
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	687a      	ldr	r2, [r7, #4]
 8004154:	4907      	ldr	r1, [pc, #28]	@ (8004174 <I2C_MasterRequestRead+0x198>)
 8004156:	68f8      	ldr	r0, [r7, #12]
 8004158:	f000 f888 	bl	800426c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800415c:	4603      	mov	r3, r0
 800415e:	2b00      	cmp	r3, #0
 8004160:	d001      	beq.n	8004166 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8004162:	2301      	movs	r3, #1
 8004164:	e000      	b.n	8004168 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8004166:	2300      	movs	r3, #0
}
 8004168:	4618      	mov	r0, r3
 800416a:	3718      	adds	r7, #24
 800416c:	46bd      	mov	sp, r7
 800416e:	bd80      	pop	{r7, pc}
 8004170:	00010008 	.word	0x00010008
 8004174:	00010002 	.word	0x00010002

08004178 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b084      	sub	sp, #16
 800417c:	af00      	add	r7, sp, #0
 800417e:	60f8      	str	r0, [r7, #12]
 8004180:	60b9      	str	r1, [r7, #8]
 8004182:	603b      	str	r3, [r7, #0]
 8004184:	4613      	mov	r3, r2
 8004186:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004188:	e048      	b.n	800421c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004190:	d044      	beq.n	800421c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004192:	f7fe f979 	bl	8002488 <HAL_GetTick>
 8004196:	4602      	mov	r2, r0
 8004198:	69bb      	ldr	r3, [r7, #24]
 800419a:	1ad3      	subs	r3, r2, r3
 800419c:	683a      	ldr	r2, [r7, #0]
 800419e:	429a      	cmp	r2, r3
 80041a0:	d302      	bcc.n	80041a8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d139      	bne.n	800421c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80041a8:	68bb      	ldr	r3, [r7, #8]
 80041aa:	0c1b      	lsrs	r3, r3, #16
 80041ac:	b2db      	uxtb	r3, r3
 80041ae:	2b01      	cmp	r3, #1
 80041b0:	d10d      	bne.n	80041ce <I2C_WaitOnFlagUntilTimeout+0x56>
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	695b      	ldr	r3, [r3, #20]
 80041b8:	43da      	mvns	r2, r3
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	4013      	ands	r3, r2
 80041be:	b29b      	uxth	r3, r3
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	bf0c      	ite	eq
 80041c4:	2301      	moveq	r3, #1
 80041c6:	2300      	movne	r3, #0
 80041c8:	b2db      	uxtb	r3, r3
 80041ca:	461a      	mov	r2, r3
 80041cc:	e00c      	b.n	80041e8 <I2C_WaitOnFlagUntilTimeout+0x70>
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	699b      	ldr	r3, [r3, #24]
 80041d4:	43da      	mvns	r2, r3
 80041d6:	68bb      	ldr	r3, [r7, #8]
 80041d8:	4013      	ands	r3, r2
 80041da:	b29b      	uxth	r3, r3
 80041dc:	2b00      	cmp	r3, #0
 80041de:	bf0c      	ite	eq
 80041e0:	2301      	moveq	r3, #1
 80041e2:	2300      	movne	r3, #0
 80041e4:	b2db      	uxtb	r3, r3
 80041e6:	461a      	mov	r2, r3
 80041e8:	79fb      	ldrb	r3, [r7, #7]
 80041ea:	429a      	cmp	r2, r3
 80041ec:	d116      	bne.n	800421c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	2200      	movs	r2, #0
 80041f2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	2220      	movs	r2, #32
 80041f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	2200      	movs	r2, #0
 8004200:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004208:	f043 0220 	orr.w	r2, r3, #32
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	2200      	movs	r2, #0
 8004214:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004218:	2301      	movs	r3, #1
 800421a:	e023      	b.n	8004264 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800421c:	68bb      	ldr	r3, [r7, #8]
 800421e:	0c1b      	lsrs	r3, r3, #16
 8004220:	b2db      	uxtb	r3, r3
 8004222:	2b01      	cmp	r3, #1
 8004224:	d10d      	bne.n	8004242 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	695b      	ldr	r3, [r3, #20]
 800422c:	43da      	mvns	r2, r3
 800422e:	68bb      	ldr	r3, [r7, #8]
 8004230:	4013      	ands	r3, r2
 8004232:	b29b      	uxth	r3, r3
 8004234:	2b00      	cmp	r3, #0
 8004236:	bf0c      	ite	eq
 8004238:	2301      	moveq	r3, #1
 800423a:	2300      	movne	r3, #0
 800423c:	b2db      	uxtb	r3, r3
 800423e:	461a      	mov	r2, r3
 8004240:	e00c      	b.n	800425c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	699b      	ldr	r3, [r3, #24]
 8004248:	43da      	mvns	r2, r3
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	4013      	ands	r3, r2
 800424e:	b29b      	uxth	r3, r3
 8004250:	2b00      	cmp	r3, #0
 8004252:	bf0c      	ite	eq
 8004254:	2301      	moveq	r3, #1
 8004256:	2300      	movne	r3, #0
 8004258:	b2db      	uxtb	r3, r3
 800425a:	461a      	mov	r2, r3
 800425c:	79fb      	ldrb	r3, [r7, #7]
 800425e:	429a      	cmp	r2, r3
 8004260:	d093      	beq.n	800418a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004262:	2300      	movs	r3, #0
}
 8004264:	4618      	mov	r0, r3
 8004266:	3710      	adds	r7, #16
 8004268:	46bd      	mov	sp, r7
 800426a:	bd80      	pop	{r7, pc}

0800426c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b084      	sub	sp, #16
 8004270:	af00      	add	r7, sp, #0
 8004272:	60f8      	str	r0, [r7, #12]
 8004274:	60b9      	str	r1, [r7, #8]
 8004276:	607a      	str	r2, [r7, #4]
 8004278:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800427a:	e071      	b.n	8004360 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	695b      	ldr	r3, [r3, #20]
 8004282:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004286:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800428a:	d123      	bne.n	80042d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	681a      	ldr	r2, [r3, #0]
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800429a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80042a4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	2200      	movs	r2, #0
 80042aa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	2220      	movs	r2, #32
 80042b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	2200      	movs	r2, #0
 80042b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042c0:	f043 0204 	orr.w	r2, r3, #4
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	2200      	movs	r2, #0
 80042cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80042d0:	2301      	movs	r3, #1
 80042d2:	e067      	b.n	80043a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042da:	d041      	beq.n	8004360 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042dc:	f7fe f8d4 	bl	8002488 <HAL_GetTick>
 80042e0:	4602      	mov	r2, r0
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	1ad3      	subs	r3, r2, r3
 80042e6:	687a      	ldr	r2, [r7, #4]
 80042e8:	429a      	cmp	r2, r3
 80042ea:	d302      	bcc.n	80042f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d136      	bne.n	8004360 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80042f2:	68bb      	ldr	r3, [r7, #8]
 80042f4:	0c1b      	lsrs	r3, r3, #16
 80042f6:	b2db      	uxtb	r3, r3
 80042f8:	2b01      	cmp	r3, #1
 80042fa:	d10c      	bne.n	8004316 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	695b      	ldr	r3, [r3, #20]
 8004302:	43da      	mvns	r2, r3
 8004304:	68bb      	ldr	r3, [r7, #8]
 8004306:	4013      	ands	r3, r2
 8004308:	b29b      	uxth	r3, r3
 800430a:	2b00      	cmp	r3, #0
 800430c:	bf14      	ite	ne
 800430e:	2301      	movne	r3, #1
 8004310:	2300      	moveq	r3, #0
 8004312:	b2db      	uxtb	r3, r3
 8004314:	e00b      	b.n	800432e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	699b      	ldr	r3, [r3, #24]
 800431c:	43da      	mvns	r2, r3
 800431e:	68bb      	ldr	r3, [r7, #8]
 8004320:	4013      	ands	r3, r2
 8004322:	b29b      	uxth	r3, r3
 8004324:	2b00      	cmp	r3, #0
 8004326:	bf14      	ite	ne
 8004328:	2301      	movne	r3, #1
 800432a:	2300      	moveq	r3, #0
 800432c:	b2db      	uxtb	r3, r3
 800432e:	2b00      	cmp	r3, #0
 8004330:	d016      	beq.n	8004360 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	2200      	movs	r2, #0
 8004336:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	2220      	movs	r2, #32
 800433c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	2200      	movs	r2, #0
 8004344:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800434c:	f043 0220 	orr.w	r2, r3, #32
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	2200      	movs	r2, #0
 8004358:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800435c:	2301      	movs	r3, #1
 800435e:	e021      	b.n	80043a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004360:	68bb      	ldr	r3, [r7, #8]
 8004362:	0c1b      	lsrs	r3, r3, #16
 8004364:	b2db      	uxtb	r3, r3
 8004366:	2b01      	cmp	r3, #1
 8004368:	d10c      	bne.n	8004384 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	695b      	ldr	r3, [r3, #20]
 8004370:	43da      	mvns	r2, r3
 8004372:	68bb      	ldr	r3, [r7, #8]
 8004374:	4013      	ands	r3, r2
 8004376:	b29b      	uxth	r3, r3
 8004378:	2b00      	cmp	r3, #0
 800437a:	bf14      	ite	ne
 800437c:	2301      	movne	r3, #1
 800437e:	2300      	moveq	r3, #0
 8004380:	b2db      	uxtb	r3, r3
 8004382:	e00b      	b.n	800439c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	699b      	ldr	r3, [r3, #24]
 800438a:	43da      	mvns	r2, r3
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	4013      	ands	r3, r2
 8004390:	b29b      	uxth	r3, r3
 8004392:	2b00      	cmp	r3, #0
 8004394:	bf14      	ite	ne
 8004396:	2301      	movne	r3, #1
 8004398:	2300      	moveq	r3, #0
 800439a:	b2db      	uxtb	r3, r3
 800439c:	2b00      	cmp	r3, #0
 800439e:	f47f af6d 	bne.w	800427c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80043a2:	2300      	movs	r3, #0
}
 80043a4:	4618      	mov	r0, r3
 80043a6:	3710      	adds	r7, #16
 80043a8:	46bd      	mov	sp, r7
 80043aa:	bd80      	pop	{r7, pc}

080043ac <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b084      	sub	sp, #16
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	60f8      	str	r0, [r7, #12]
 80043b4:	60b9      	str	r1, [r7, #8]
 80043b6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80043b8:	e034      	b.n	8004424 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80043ba:	68f8      	ldr	r0, [r7, #12]
 80043bc:	f000 f8e3 	bl	8004586 <I2C_IsAcknowledgeFailed>
 80043c0:	4603      	mov	r3, r0
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d001      	beq.n	80043ca <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80043c6:	2301      	movs	r3, #1
 80043c8:	e034      	b.n	8004434 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043ca:	68bb      	ldr	r3, [r7, #8]
 80043cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043d0:	d028      	beq.n	8004424 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043d2:	f7fe f859 	bl	8002488 <HAL_GetTick>
 80043d6:	4602      	mov	r2, r0
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	1ad3      	subs	r3, r2, r3
 80043dc:	68ba      	ldr	r2, [r7, #8]
 80043de:	429a      	cmp	r2, r3
 80043e0:	d302      	bcc.n	80043e8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80043e2:	68bb      	ldr	r3, [r7, #8]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d11d      	bne.n	8004424 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	695b      	ldr	r3, [r3, #20]
 80043ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043f2:	2b80      	cmp	r3, #128	@ 0x80
 80043f4:	d016      	beq.n	8004424 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	2200      	movs	r2, #0
 80043fa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	2220      	movs	r2, #32
 8004400:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	2200      	movs	r2, #0
 8004408:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004410:	f043 0220 	orr.w	r2, r3, #32
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	2200      	movs	r2, #0
 800441c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004420:	2301      	movs	r3, #1
 8004422:	e007      	b.n	8004434 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	695b      	ldr	r3, [r3, #20]
 800442a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800442e:	2b80      	cmp	r3, #128	@ 0x80
 8004430:	d1c3      	bne.n	80043ba <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004432:	2300      	movs	r3, #0
}
 8004434:	4618      	mov	r0, r3
 8004436:	3710      	adds	r7, #16
 8004438:	46bd      	mov	sp, r7
 800443a:	bd80      	pop	{r7, pc}

0800443c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	b084      	sub	sp, #16
 8004440:	af00      	add	r7, sp, #0
 8004442:	60f8      	str	r0, [r7, #12]
 8004444:	60b9      	str	r1, [r7, #8]
 8004446:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004448:	e034      	b.n	80044b4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800444a:	68f8      	ldr	r0, [r7, #12]
 800444c:	f000 f89b 	bl	8004586 <I2C_IsAcknowledgeFailed>
 8004450:	4603      	mov	r3, r0
 8004452:	2b00      	cmp	r3, #0
 8004454:	d001      	beq.n	800445a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004456:	2301      	movs	r3, #1
 8004458:	e034      	b.n	80044c4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800445a:	68bb      	ldr	r3, [r7, #8]
 800445c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004460:	d028      	beq.n	80044b4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004462:	f7fe f811 	bl	8002488 <HAL_GetTick>
 8004466:	4602      	mov	r2, r0
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	1ad3      	subs	r3, r2, r3
 800446c:	68ba      	ldr	r2, [r7, #8]
 800446e:	429a      	cmp	r2, r3
 8004470:	d302      	bcc.n	8004478 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004472:	68bb      	ldr	r3, [r7, #8]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d11d      	bne.n	80044b4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	695b      	ldr	r3, [r3, #20]
 800447e:	f003 0304 	and.w	r3, r3, #4
 8004482:	2b04      	cmp	r3, #4
 8004484:	d016      	beq.n	80044b4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	2200      	movs	r2, #0
 800448a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2220      	movs	r2, #32
 8004490:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	2200      	movs	r2, #0
 8004498:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044a0:	f043 0220 	orr.w	r2, r3, #32
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	2200      	movs	r2, #0
 80044ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80044b0:	2301      	movs	r3, #1
 80044b2:	e007      	b.n	80044c4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	695b      	ldr	r3, [r3, #20]
 80044ba:	f003 0304 	and.w	r3, r3, #4
 80044be:	2b04      	cmp	r3, #4
 80044c0:	d1c3      	bne.n	800444a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80044c2:	2300      	movs	r3, #0
}
 80044c4:	4618      	mov	r0, r3
 80044c6:	3710      	adds	r7, #16
 80044c8:	46bd      	mov	sp, r7
 80044ca:	bd80      	pop	{r7, pc}

080044cc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b084      	sub	sp, #16
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	60f8      	str	r0, [r7, #12]
 80044d4:	60b9      	str	r1, [r7, #8]
 80044d6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80044d8:	e049      	b.n	800456e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	695b      	ldr	r3, [r3, #20]
 80044e0:	f003 0310 	and.w	r3, r3, #16
 80044e4:	2b10      	cmp	r3, #16
 80044e6:	d119      	bne.n	800451c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f06f 0210 	mvn.w	r2, #16
 80044f0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	2200      	movs	r2, #0
 80044f6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	2220      	movs	r2, #32
 80044fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	2200      	movs	r2, #0
 8004504:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	2200      	movs	r2, #0
 8004514:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004518:	2301      	movs	r3, #1
 800451a:	e030      	b.n	800457e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800451c:	f7fd ffb4 	bl	8002488 <HAL_GetTick>
 8004520:	4602      	mov	r2, r0
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	1ad3      	subs	r3, r2, r3
 8004526:	68ba      	ldr	r2, [r7, #8]
 8004528:	429a      	cmp	r2, r3
 800452a:	d302      	bcc.n	8004532 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d11d      	bne.n	800456e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	695b      	ldr	r3, [r3, #20]
 8004538:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800453c:	2b40      	cmp	r3, #64	@ 0x40
 800453e:	d016      	beq.n	800456e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	2200      	movs	r2, #0
 8004544:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	2220      	movs	r2, #32
 800454a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	2200      	movs	r2, #0
 8004552:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800455a:	f043 0220 	orr.w	r2, r3, #32
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	2200      	movs	r2, #0
 8004566:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800456a:	2301      	movs	r3, #1
 800456c:	e007      	b.n	800457e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	695b      	ldr	r3, [r3, #20]
 8004574:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004578:	2b40      	cmp	r3, #64	@ 0x40
 800457a:	d1ae      	bne.n	80044da <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800457c:	2300      	movs	r3, #0
}
 800457e:	4618      	mov	r0, r3
 8004580:	3710      	adds	r7, #16
 8004582:	46bd      	mov	sp, r7
 8004584:	bd80      	pop	{r7, pc}

08004586 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004586:	b480      	push	{r7}
 8004588:	b083      	sub	sp, #12
 800458a:	af00      	add	r7, sp, #0
 800458c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	695b      	ldr	r3, [r3, #20]
 8004594:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004598:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800459c:	d11b      	bne.n	80045d6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80045a6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2200      	movs	r2, #0
 80045ac:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2220      	movs	r2, #32
 80045b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2200      	movs	r2, #0
 80045ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045c2:	f043 0204 	orr.w	r2, r3, #4
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2200      	movs	r2, #0
 80045ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80045d2:	2301      	movs	r3, #1
 80045d4:	e000      	b.n	80045d8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80045d6:	2300      	movs	r3, #0
}
 80045d8:	4618      	mov	r0, r3
 80045da:	370c      	adds	r7, #12
 80045dc:	46bd      	mov	sp, r7
 80045de:	bc80      	pop	{r7}
 80045e0:	4770      	bx	lr
	...

080045e4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b086      	sub	sp, #24
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d101      	bne.n	80045f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	e272      	b.n	8004adc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f003 0301 	and.w	r3, r3, #1
 80045fe:	2b00      	cmp	r3, #0
 8004600:	f000 8087 	beq.w	8004712 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004604:	4b92      	ldr	r3, [pc, #584]	@ (8004850 <HAL_RCC_OscConfig+0x26c>)
 8004606:	685b      	ldr	r3, [r3, #4]
 8004608:	f003 030c 	and.w	r3, r3, #12
 800460c:	2b04      	cmp	r3, #4
 800460e:	d00c      	beq.n	800462a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004610:	4b8f      	ldr	r3, [pc, #572]	@ (8004850 <HAL_RCC_OscConfig+0x26c>)
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	f003 030c 	and.w	r3, r3, #12
 8004618:	2b08      	cmp	r3, #8
 800461a:	d112      	bne.n	8004642 <HAL_RCC_OscConfig+0x5e>
 800461c:	4b8c      	ldr	r3, [pc, #560]	@ (8004850 <HAL_RCC_OscConfig+0x26c>)
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004624:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004628:	d10b      	bne.n	8004642 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800462a:	4b89      	ldr	r3, [pc, #548]	@ (8004850 <HAL_RCC_OscConfig+0x26c>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004632:	2b00      	cmp	r3, #0
 8004634:	d06c      	beq.n	8004710 <HAL_RCC_OscConfig+0x12c>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	685b      	ldr	r3, [r3, #4]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d168      	bne.n	8004710 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800463e:	2301      	movs	r3, #1
 8004640:	e24c      	b.n	8004adc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	685b      	ldr	r3, [r3, #4]
 8004646:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800464a:	d106      	bne.n	800465a <HAL_RCC_OscConfig+0x76>
 800464c:	4b80      	ldr	r3, [pc, #512]	@ (8004850 <HAL_RCC_OscConfig+0x26c>)
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4a7f      	ldr	r2, [pc, #508]	@ (8004850 <HAL_RCC_OscConfig+0x26c>)
 8004652:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004656:	6013      	str	r3, [r2, #0]
 8004658:	e02e      	b.n	80046b8 <HAL_RCC_OscConfig+0xd4>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d10c      	bne.n	800467c <HAL_RCC_OscConfig+0x98>
 8004662:	4b7b      	ldr	r3, [pc, #492]	@ (8004850 <HAL_RCC_OscConfig+0x26c>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4a7a      	ldr	r2, [pc, #488]	@ (8004850 <HAL_RCC_OscConfig+0x26c>)
 8004668:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800466c:	6013      	str	r3, [r2, #0]
 800466e:	4b78      	ldr	r3, [pc, #480]	@ (8004850 <HAL_RCC_OscConfig+0x26c>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4a77      	ldr	r2, [pc, #476]	@ (8004850 <HAL_RCC_OscConfig+0x26c>)
 8004674:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004678:	6013      	str	r3, [r2, #0]
 800467a:	e01d      	b.n	80046b8 <HAL_RCC_OscConfig+0xd4>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	685b      	ldr	r3, [r3, #4]
 8004680:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004684:	d10c      	bne.n	80046a0 <HAL_RCC_OscConfig+0xbc>
 8004686:	4b72      	ldr	r3, [pc, #456]	@ (8004850 <HAL_RCC_OscConfig+0x26c>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	4a71      	ldr	r2, [pc, #452]	@ (8004850 <HAL_RCC_OscConfig+0x26c>)
 800468c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004690:	6013      	str	r3, [r2, #0]
 8004692:	4b6f      	ldr	r3, [pc, #444]	@ (8004850 <HAL_RCC_OscConfig+0x26c>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	4a6e      	ldr	r2, [pc, #440]	@ (8004850 <HAL_RCC_OscConfig+0x26c>)
 8004698:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800469c:	6013      	str	r3, [r2, #0]
 800469e:	e00b      	b.n	80046b8 <HAL_RCC_OscConfig+0xd4>
 80046a0:	4b6b      	ldr	r3, [pc, #428]	@ (8004850 <HAL_RCC_OscConfig+0x26c>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	4a6a      	ldr	r2, [pc, #424]	@ (8004850 <HAL_RCC_OscConfig+0x26c>)
 80046a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80046aa:	6013      	str	r3, [r2, #0]
 80046ac:	4b68      	ldr	r3, [pc, #416]	@ (8004850 <HAL_RCC_OscConfig+0x26c>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	4a67      	ldr	r2, [pc, #412]	@ (8004850 <HAL_RCC_OscConfig+0x26c>)
 80046b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80046b6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d013      	beq.n	80046e8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046c0:	f7fd fee2 	bl	8002488 <HAL_GetTick>
 80046c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046c6:	e008      	b.n	80046da <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046c8:	f7fd fede 	bl	8002488 <HAL_GetTick>
 80046cc:	4602      	mov	r2, r0
 80046ce:	693b      	ldr	r3, [r7, #16]
 80046d0:	1ad3      	subs	r3, r2, r3
 80046d2:	2b64      	cmp	r3, #100	@ 0x64
 80046d4:	d901      	bls.n	80046da <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80046d6:	2303      	movs	r3, #3
 80046d8:	e200      	b.n	8004adc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046da:	4b5d      	ldr	r3, [pc, #372]	@ (8004850 <HAL_RCC_OscConfig+0x26c>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d0f0      	beq.n	80046c8 <HAL_RCC_OscConfig+0xe4>
 80046e6:	e014      	b.n	8004712 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046e8:	f7fd fece 	bl	8002488 <HAL_GetTick>
 80046ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046ee:	e008      	b.n	8004702 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046f0:	f7fd feca 	bl	8002488 <HAL_GetTick>
 80046f4:	4602      	mov	r2, r0
 80046f6:	693b      	ldr	r3, [r7, #16]
 80046f8:	1ad3      	subs	r3, r2, r3
 80046fa:	2b64      	cmp	r3, #100	@ 0x64
 80046fc:	d901      	bls.n	8004702 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80046fe:	2303      	movs	r3, #3
 8004700:	e1ec      	b.n	8004adc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004702:	4b53      	ldr	r3, [pc, #332]	@ (8004850 <HAL_RCC_OscConfig+0x26c>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800470a:	2b00      	cmp	r3, #0
 800470c:	d1f0      	bne.n	80046f0 <HAL_RCC_OscConfig+0x10c>
 800470e:	e000      	b.n	8004712 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004710:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f003 0302 	and.w	r3, r3, #2
 800471a:	2b00      	cmp	r3, #0
 800471c:	d063      	beq.n	80047e6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800471e:	4b4c      	ldr	r3, [pc, #304]	@ (8004850 <HAL_RCC_OscConfig+0x26c>)
 8004720:	685b      	ldr	r3, [r3, #4]
 8004722:	f003 030c 	and.w	r3, r3, #12
 8004726:	2b00      	cmp	r3, #0
 8004728:	d00b      	beq.n	8004742 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800472a:	4b49      	ldr	r3, [pc, #292]	@ (8004850 <HAL_RCC_OscConfig+0x26c>)
 800472c:	685b      	ldr	r3, [r3, #4]
 800472e:	f003 030c 	and.w	r3, r3, #12
 8004732:	2b08      	cmp	r3, #8
 8004734:	d11c      	bne.n	8004770 <HAL_RCC_OscConfig+0x18c>
 8004736:	4b46      	ldr	r3, [pc, #280]	@ (8004850 <HAL_RCC_OscConfig+0x26c>)
 8004738:	685b      	ldr	r3, [r3, #4]
 800473a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800473e:	2b00      	cmp	r3, #0
 8004740:	d116      	bne.n	8004770 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004742:	4b43      	ldr	r3, [pc, #268]	@ (8004850 <HAL_RCC_OscConfig+0x26c>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f003 0302 	and.w	r3, r3, #2
 800474a:	2b00      	cmp	r3, #0
 800474c:	d005      	beq.n	800475a <HAL_RCC_OscConfig+0x176>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	691b      	ldr	r3, [r3, #16]
 8004752:	2b01      	cmp	r3, #1
 8004754:	d001      	beq.n	800475a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004756:	2301      	movs	r3, #1
 8004758:	e1c0      	b.n	8004adc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800475a:	4b3d      	ldr	r3, [pc, #244]	@ (8004850 <HAL_RCC_OscConfig+0x26c>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	695b      	ldr	r3, [r3, #20]
 8004766:	00db      	lsls	r3, r3, #3
 8004768:	4939      	ldr	r1, [pc, #228]	@ (8004850 <HAL_RCC_OscConfig+0x26c>)
 800476a:	4313      	orrs	r3, r2
 800476c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800476e:	e03a      	b.n	80047e6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	691b      	ldr	r3, [r3, #16]
 8004774:	2b00      	cmp	r3, #0
 8004776:	d020      	beq.n	80047ba <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004778:	4b36      	ldr	r3, [pc, #216]	@ (8004854 <HAL_RCC_OscConfig+0x270>)
 800477a:	2201      	movs	r2, #1
 800477c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800477e:	f7fd fe83 	bl	8002488 <HAL_GetTick>
 8004782:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004784:	e008      	b.n	8004798 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004786:	f7fd fe7f 	bl	8002488 <HAL_GetTick>
 800478a:	4602      	mov	r2, r0
 800478c:	693b      	ldr	r3, [r7, #16]
 800478e:	1ad3      	subs	r3, r2, r3
 8004790:	2b02      	cmp	r3, #2
 8004792:	d901      	bls.n	8004798 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004794:	2303      	movs	r3, #3
 8004796:	e1a1      	b.n	8004adc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004798:	4b2d      	ldr	r3, [pc, #180]	@ (8004850 <HAL_RCC_OscConfig+0x26c>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f003 0302 	and.w	r3, r3, #2
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d0f0      	beq.n	8004786 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047a4:	4b2a      	ldr	r3, [pc, #168]	@ (8004850 <HAL_RCC_OscConfig+0x26c>)
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	695b      	ldr	r3, [r3, #20]
 80047b0:	00db      	lsls	r3, r3, #3
 80047b2:	4927      	ldr	r1, [pc, #156]	@ (8004850 <HAL_RCC_OscConfig+0x26c>)
 80047b4:	4313      	orrs	r3, r2
 80047b6:	600b      	str	r3, [r1, #0]
 80047b8:	e015      	b.n	80047e6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80047ba:	4b26      	ldr	r3, [pc, #152]	@ (8004854 <HAL_RCC_OscConfig+0x270>)
 80047bc:	2200      	movs	r2, #0
 80047be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047c0:	f7fd fe62 	bl	8002488 <HAL_GetTick>
 80047c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80047c6:	e008      	b.n	80047da <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80047c8:	f7fd fe5e 	bl	8002488 <HAL_GetTick>
 80047cc:	4602      	mov	r2, r0
 80047ce:	693b      	ldr	r3, [r7, #16]
 80047d0:	1ad3      	subs	r3, r2, r3
 80047d2:	2b02      	cmp	r3, #2
 80047d4:	d901      	bls.n	80047da <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80047d6:	2303      	movs	r3, #3
 80047d8:	e180      	b.n	8004adc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80047da:	4b1d      	ldr	r3, [pc, #116]	@ (8004850 <HAL_RCC_OscConfig+0x26c>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f003 0302 	and.w	r3, r3, #2
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d1f0      	bne.n	80047c8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f003 0308 	and.w	r3, r3, #8
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d03a      	beq.n	8004868 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	699b      	ldr	r3, [r3, #24]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d019      	beq.n	800482e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80047fa:	4b17      	ldr	r3, [pc, #92]	@ (8004858 <HAL_RCC_OscConfig+0x274>)
 80047fc:	2201      	movs	r2, #1
 80047fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004800:	f7fd fe42 	bl	8002488 <HAL_GetTick>
 8004804:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004806:	e008      	b.n	800481a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004808:	f7fd fe3e 	bl	8002488 <HAL_GetTick>
 800480c:	4602      	mov	r2, r0
 800480e:	693b      	ldr	r3, [r7, #16]
 8004810:	1ad3      	subs	r3, r2, r3
 8004812:	2b02      	cmp	r3, #2
 8004814:	d901      	bls.n	800481a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004816:	2303      	movs	r3, #3
 8004818:	e160      	b.n	8004adc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800481a:	4b0d      	ldr	r3, [pc, #52]	@ (8004850 <HAL_RCC_OscConfig+0x26c>)
 800481c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800481e:	f003 0302 	and.w	r3, r3, #2
 8004822:	2b00      	cmp	r3, #0
 8004824:	d0f0      	beq.n	8004808 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004826:	2001      	movs	r0, #1
 8004828:	f000 fafe 	bl	8004e28 <RCC_Delay>
 800482c:	e01c      	b.n	8004868 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800482e:	4b0a      	ldr	r3, [pc, #40]	@ (8004858 <HAL_RCC_OscConfig+0x274>)
 8004830:	2200      	movs	r2, #0
 8004832:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004834:	f7fd fe28 	bl	8002488 <HAL_GetTick>
 8004838:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800483a:	e00f      	b.n	800485c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800483c:	f7fd fe24 	bl	8002488 <HAL_GetTick>
 8004840:	4602      	mov	r2, r0
 8004842:	693b      	ldr	r3, [r7, #16]
 8004844:	1ad3      	subs	r3, r2, r3
 8004846:	2b02      	cmp	r3, #2
 8004848:	d908      	bls.n	800485c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800484a:	2303      	movs	r3, #3
 800484c:	e146      	b.n	8004adc <HAL_RCC_OscConfig+0x4f8>
 800484e:	bf00      	nop
 8004850:	40021000 	.word	0x40021000
 8004854:	42420000 	.word	0x42420000
 8004858:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800485c:	4b92      	ldr	r3, [pc, #584]	@ (8004aa8 <HAL_RCC_OscConfig+0x4c4>)
 800485e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004860:	f003 0302 	and.w	r3, r3, #2
 8004864:	2b00      	cmp	r3, #0
 8004866:	d1e9      	bne.n	800483c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f003 0304 	and.w	r3, r3, #4
 8004870:	2b00      	cmp	r3, #0
 8004872:	f000 80a6 	beq.w	80049c2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004876:	2300      	movs	r3, #0
 8004878:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800487a:	4b8b      	ldr	r3, [pc, #556]	@ (8004aa8 <HAL_RCC_OscConfig+0x4c4>)
 800487c:	69db      	ldr	r3, [r3, #28]
 800487e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004882:	2b00      	cmp	r3, #0
 8004884:	d10d      	bne.n	80048a2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004886:	4b88      	ldr	r3, [pc, #544]	@ (8004aa8 <HAL_RCC_OscConfig+0x4c4>)
 8004888:	69db      	ldr	r3, [r3, #28]
 800488a:	4a87      	ldr	r2, [pc, #540]	@ (8004aa8 <HAL_RCC_OscConfig+0x4c4>)
 800488c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004890:	61d3      	str	r3, [r2, #28]
 8004892:	4b85      	ldr	r3, [pc, #532]	@ (8004aa8 <HAL_RCC_OscConfig+0x4c4>)
 8004894:	69db      	ldr	r3, [r3, #28]
 8004896:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800489a:	60bb      	str	r3, [r7, #8]
 800489c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800489e:	2301      	movs	r3, #1
 80048a0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048a2:	4b82      	ldr	r3, [pc, #520]	@ (8004aac <HAL_RCC_OscConfig+0x4c8>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d118      	bne.n	80048e0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80048ae:	4b7f      	ldr	r3, [pc, #508]	@ (8004aac <HAL_RCC_OscConfig+0x4c8>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	4a7e      	ldr	r2, [pc, #504]	@ (8004aac <HAL_RCC_OscConfig+0x4c8>)
 80048b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80048b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80048ba:	f7fd fde5 	bl	8002488 <HAL_GetTick>
 80048be:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048c0:	e008      	b.n	80048d4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048c2:	f7fd fde1 	bl	8002488 <HAL_GetTick>
 80048c6:	4602      	mov	r2, r0
 80048c8:	693b      	ldr	r3, [r7, #16]
 80048ca:	1ad3      	subs	r3, r2, r3
 80048cc:	2b64      	cmp	r3, #100	@ 0x64
 80048ce:	d901      	bls.n	80048d4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80048d0:	2303      	movs	r3, #3
 80048d2:	e103      	b.n	8004adc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048d4:	4b75      	ldr	r3, [pc, #468]	@ (8004aac <HAL_RCC_OscConfig+0x4c8>)
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d0f0      	beq.n	80048c2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	68db      	ldr	r3, [r3, #12]
 80048e4:	2b01      	cmp	r3, #1
 80048e6:	d106      	bne.n	80048f6 <HAL_RCC_OscConfig+0x312>
 80048e8:	4b6f      	ldr	r3, [pc, #444]	@ (8004aa8 <HAL_RCC_OscConfig+0x4c4>)
 80048ea:	6a1b      	ldr	r3, [r3, #32]
 80048ec:	4a6e      	ldr	r2, [pc, #440]	@ (8004aa8 <HAL_RCC_OscConfig+0x4c4>)
 80048ee:	f043 0301 	orr.w	r3, r3, #1
 80048f2:	6213      	str	r3, [r2, #32]
 80048f4:	e02d      	b.n	8004952 <HAL_RCC_OscConfig+0x36e>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	68db      	ldr	r3, [r3, #12]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d10c      	bne.n	8004918 <HAL_RCC_OscConfig+0x334>
 80048fe:	4b6a      	ldr	r3, [pc, #424]	@ (8004aa8 <HAL_RCC_OscConfig+0x4c4>)
 8004900:	6a1b      	ldr	r3, [r3, #32]
 8004902:	4a69      	ldr	r2, [pc, #420]	@ (8004aa8 <HAL_RCC_OscConfig+0x4c4>)
 8004904:	f023 0301 	bic.w	r3, r3, #1
 8004908:	6213      	str	r3, [r2, #32]
 800490a:	4b67      	ldr	r3, [pc, #412]	@ (8004aa8 <HAL_RCC_OscConfig+0x4c4>)
 800490c:	6a1b      	ldr	r3, [r3, #32]
 800490e:	4a66      	ldr	r2, [pc, #408]	@ (8004aa8 <HAL_RCC_OscConfig+0x4c4>)
 8004910:	f023 0304 	bic.w	r3, r3, #4
 8004914:	6213      	str	r3, [r2, #32]
 8004916:	e01c      	b.n	8004952 <HAL_RCC_OscConfig+0x36e>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	68db      	ldr	r3, [r3, #12]
 800491c:	2b05      	cmp	r3, #5
 800491e:	d10c      	bne.n	800493a <HAL_RCC_OscConfig+0x356>
 8004920:	4b61      	ldr	r3, [pc, #388]	@ (8004aa8 <HAL_RCC_OscConfig+0x4c4>)
 8004922:	6a1b      	ldr	r3, [r3, #32]
 8004924:	4a60      	ldr	r2, [pc, #384]	@ (8004aa8 <HAL_RCC_OscConfig+0x4c4>)
 8004926:	f043 0304 	orr.w	r3, r3, #4
 800492a:	6213      	str	r3, [r2, #32]
 800492c:	4b5e      	ldr	r3, [pc, #376]	@ (8004aa8 <HAL_RCC_OscConfig+0x4c4>)
 800492e:	6a1b      	ldr	r3, [r3, #32]
 8004930:	4a5d      	ldr	r2, [pc, #372]	@ (8004aa8 <HAL_RCC_OscConfig+0x4c4>)
 8004932:	f043 0301 	orr.w	r3, r3, #1
 8004936:	6213      	str	r3, [r2, #32]
 8004938:	e00b      	b.n	8004952 <HAL_RCC_OscConfig+0x36e>
 800493a:	4b5b      	ldr	r3, [pc, #364]	@ (8004aa8 <HAL_RCC_OscConfig+0x4c4>)
 800493c:	6a1b      	ldr	r3, [r3, #32]
 800493e:	4a5a      	ldr	r2, [pc, #360]	@ (8004aa8 <HAL_RCC_OscConfig+0x4c4>)
 8004940:	f023 0301 	bic.w	r3, r3, #1
 8004944:	6213      	str	r3, [r2, #32]
 8004946:	4b58      	ldr	r3, [pc, #352]	@ (8004aa8 <HAL_RCC_OscConfig+0x4c4>)
 8004948:	6a1b      	ldr	r3, [r3, #32]
 800494a:	4a57      	ldr	r2, [pc, #348]	@ (8004aa8 <HAL_RCC_OscConfig+0x4c4>)
 800494c:	f023 0304 	bic.w	r3, r3, #4
 8004950:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	68db      	ldr	r3, [r3, #12]
 8004956:	2b00      	cmp	r3, #0
 8004958:	d015      	beq.n	8004986 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800495a:	f7fd fd95 	bl	8002488 <HAL_GetTick>
 800495e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004960:	e00a      	b.n	8004978 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004962:	f7fd fd91 	bl	8002488 <HAL_GetTick>
 8004966:	4602      	mov	r2, r0
 8004968:	693b      	ldr	r3, [r7, #16]
 800496a:	1ad3      	subs	r3, r2, r3
 800496c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004970:	4293      	cmp	r3, r2
 8004972:	d901      	bls.n	8004978 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004974:	2303      	movs	r3, #3
 8004976:	e0b1      	b.n	8004adc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004978:	4b4b      	ldr	r3, [pc, #300]	@ (8004aa8 <HAL_RCC_OscConfig+0x4c4>)
 800497a:	6a1b      	ldr	r3, [r3, #32]
 800497c:	f003 0302 	and.w	r3, r3, #2
 8004980:	2b00      	cmp	r3, #0
 8004982:	d0ee      	beq.n	8004962 <HAL_RCC_OscConfig+0x37e>
 8004984:	e014      	b.n	80049b0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004986:	f7fd fd7f 	bl	8002488 <HAL_GetTick>
 800498a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800498c:	e00a      	b.n	80049a4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800498e:	f7fd fd7b 	bl	8002488 <HAL_GetTick>
 8004992:	4602      	mov	r2, r0
 8004994:	693b      	ldr	r3, [r7, #16]
 8004996:	1ad3      	subs	r3, r2, r3
 8004998:	f241 3288 	movw	r2, #5000	@ 0x1388
 800499c:	4293      	cmp	r3, r2
 800499e:	d901      	bls.n	80049a4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80049a0:	2303      	movs	r3, #3
 80049a2:	e09b      	b.n	8004adc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80049a4:	4b40      	ldr	r3, [pc, #256]	@ (8004aa8 <HAL_RCC_OscConfig+0x4c4>)
 80049a6:	6a1b      	ldr	r3, [r3, #32]
 80049a8:	f003 0302 	and.w	r3, r3, #2
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d1ee      	bne.n	800498e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80049b0:	7dfb      	ldrb	r3, [r7, #23]
 80049b2:	2b01      	cmp	r3, #1
 80049b4:	d105      	bne.n	80049c2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049b6:	4b3c      	ldr	r3, [pc, #240]	@ (8004aa8 <HAL_RCC_OscConfig+0x4c4>)
 80049b8:	69db      	ldr	r3, [r3, #28]
 80049ba:	4a3b      	ldr	r2, [pc, #236]	@ (8004aa8 <HAL_RCC_OscConfig+0x4c4>)
 80049bc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80049c0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	69db      	ldr	r3, [r3, #28]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	f000 8087 	beq.w	8004ada <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80049cc:	4b36      	ldr	r3, [pc, #216]	@ (8004aa8 <HAL_RCC_OscConfig+0x4c4>)
 80049ce:	685b      	ldr	r3, [r3, #4]
 80049d0:	f003 030c 	and.w	r3, r3, #12
 80049d4:	2b08      	cmp	r3, #8
 80049d6:	d061      	beq.n	8004a9c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	69db      	ldr	r3, [r3, #28]
 80049dc:	2b02      	cmp	r3, #2
 80049de:	d146      	bne.n	8004a6e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049e0:	4b33      	ldr	r3, [pc, #204]	@ (8004ab0 <HAL_RCC_OscConfig+0x4cc>)
 80049e2:	2200      	movs	r2, #0
 80049e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049e6:	f7fd fd4f 	bl	8002488 <HAL_GetTick>
 80049ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80049ec:	e008      	b.n	8004a00 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049ee:	f7fd fd4b 	bl	8002488 <HAL_GetTick>
 80049f2:	4602      	mov	r2, r0
 80049f4:	693b      	ldr	r3, [r7, #16]
 80049f6:	1ad3      	subs	r3, r2, r3
 80049f8:	2b02      	cmp	r3, #2
 80049fa:	d901      	bls.n	8004a00 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80049fc:	2303      	movs	r3, #3
 80049fe:	e06d      	b.n	8004adc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a00:	4b29      	ldr	r3, [pc, #164]	@ (8004aa8 <HAL_RCC_OscConfig+0x4c4>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d1f0      	bne.n	80049ee <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6a1b      	ldr	r3, [r3, #32]
 8004a10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a14:	d108      	bne.n	8004a28 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004a16:	4b24      	ldr	r3, [pc, #144]	@ (8004aa8 <HAL_RCC_OscConfig+0x4c4>)
 8004a18:	685b      	ldr	r3, [r3, #4]
 8004a1a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	689b      	ldr	r3, [r3, #8]
 8004a22:	4921      	ldr	r1, [pc, #132]	@ (8004aa8 <HAL_RCC_OscConfig+0x4c4>)
 8004a24:	4313      	orrs	r3, r2
 8004a26:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004a28:	4b1f      	ldr	r3, [pc, #124]	@ (8004aa8 <HAL_RCC_OscConfig+0x4c4>)
 8004a2a:	685b      	ldr	r3, [r3, #4]
 8004a2c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6a19      	ldr	r1, [r3, #32]
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a38:	430b      	orrs	r3, r1
 8004a3a:	491b      	ldr	r1, [pc, #108]	@ (8004aa8 <HAL_RCC_OscConfig+0x4c4>)
 8004a3c:	4313      	orrs	r3, r2
 8004a3e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004a40:	4b1b      	ldr	r3, [pc, #108]	@ (8004ab0 <HAL_RCC_OscConfig+0x4cc>)
 8004a42:	2201      	movs	r2, #1
 8004a44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a46:	f7fd fd1f 	bl	8002488 <HAL_GetTick>
 8004a4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004a4c:	e008      	b.n	8004a60 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a4e:	f7fd fd1b 	bl	8002488 <HAL_GetTick>
 8004a52:	4602      	mov	r2, r0
 8004a54:	693b      	ldr	r3, [r7, #16]
 8004a56:	1ad3      	subs	r3, r2, r3
 8004a58:	2b02      	cmp	r3, #2
 8004a5a:	d901      	bls.n	8004a60 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004a5c:	2303      	movs	r3, #3
 8004a5e:	e03d      	b.n	8004adc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004a60:	4b11      	ldr	r3, [pc, #68]	@ (8004aa8 <HAL_RCC_OscConfig+0x4c4>)
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d0f0      	beq.n	8004a4e <HAL_RCC_OscConfig+0x46a>
 8004a6c:	e035      	b.n	8004ada <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a6e:	4b10      	ldr	r3, [pc, #64]	@ (8004ab0 <HAL_RCC_OscConfig+0x4cc>)
 8004a70:	2200      	movs	r2, #0
 8004a72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a74:	f7fd fd08 	bl	8002488 <HAL_GetTick>
 8004a78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a7a:	e008      	b.n	8004a8e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a7c:	f7fd fd04 	bl	8002488 <HAL_GetTick>
 8004a80:	4602      	mov	r2, r0
 8004a82:	693b      	ldr	r3, [r7, #16]
 8004a84:	1ad3      	subs	r3, r2, r3
 8004a86:	2b02      	cmp	r3, #2
 8004a88:	d901      	bls.n	8004a8e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004a8a:	2303      	movs	r3, #3
 8004a8c:	e026      	b.n	8004adc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a8e:	4b06      	ldr	r3, [pc, #24]	@ (8004aa8 <HAL_RCC_OscConfig+0x4c4>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d1f0      	bne.n	8004a7c <HAL_RCC_OscConfig+0x498>
 8004a9a:	e01e      	b.n	8004ada <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	69db      	ldr	r3, [r3, #28]
 8004aa0:	2b01      	cmp	r3, #1
 8004aa2:	d107      	bne.n	8004ab4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	e019      	b.n	8004adc <HAL_RCC_OscConfig+0x4f8>
 8004aa8:	40021000 	.word	0x40021000
 8004aac:	40007000 	.word	0x40007000
 8004ab0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004ab4:	4b0b      	ldr	r3, [pc, #44]	@ (8004ae4 <HAL_RCC_OscConfig+0x500>)
 8004ab6:	685b      	ldr	r3, [r3, #4]
 8004ab8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6a1b      	ldr	r3, [r3, #32]
 8004ac4:	429a      	cmp	r2, r3
 8004ac6:	d106      	bne.n	8004ad6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ad2:	429a      	cmp	r2, r3
 8004ad4:	d001      	beq.n	8004ada <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	e000      	b.n	8004adc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004ada:	2300      	movs	r3, #0
}
 8004adc:	4618      	mov	r0, r3
 8004ade:	3718      	adds	r7, #24
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd80      	pop	{r7, pc}
 8004ae4:	40021000 	.word	0x40021000

08004ae8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b084      	sub	sp, #16
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
 8004af0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d101      	bne.n	8004afc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004af8:	2301      	movs	r3, #1
 8004afa:	e0d0      	b.n	8004c9e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004afc:	4b6a      	ldr	r3, [pc, #424]	@ (8004ca8 <HAL_RCC_ClockConfig+0x1c0>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f003 0307 	and.w	r3, r3, #7
 8004b04:	683a      	ldr	r2, [r7, #0]
 8004b06:	429a      	cmp	r2, r3
 8004b08:	d910      	bls.n	8004b2c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b0a:	4b67      	ldr	r3, [pc, #412]	@ (8004ca8 <HAL_RCC_ClockConfig+0x1c0>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f023 0207 	bic.w	r2, r3, #7
 8004b12:	4965      	ldr	r1, [pc, #404]	@ (8004ca8 <HAL_RCC_ClockConfig+0x1c0>)
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	4313      	orrs	r3, r2
 8004b18:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b1a:	4b63      	ldr	r3, [pc, #396]	@ (8004ca8 <HAL_RCC_ClockConfig+0x1c0>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f003 0307 	and.w	r3, r3, #7
 8004b22:	683a      	ldr	r2, [r7, #0]
 8004b24:	429a      	cmp	r2, r3
 8004b26:	d001      	beq.n	8004b2c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004b28:	2301      	movs	r3, #1
 8004b2a:	e0b8      	b.n	8004c9e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f003 0302 	and.w	r3, r3, #2
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d020      	beq.n	8004b7a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f003 0304 	and.w	r3, r3, #4
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d005      	beq.n	8004b50 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004b44:	4b59      	ldr	r3, [pc, #356]	@ (8004cac <HAL_RCC_ClockConfig+0x1c4>)
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	4a58      	ldr	r2, [pc, #352]	@ (8004cac <HAL_RCC_ClockConfig+0x1c4>)
 8004b4a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004b4e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f003 0308 	and.w	r3, r3, #8
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d005      	beq.n	8004b68 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004b5c:	4b53      	ldr	r3, [pc, #332]	@ (8004cac <HAL_RCC_ClockConfig+0x1c4>)
 8004b5e:	685b      	ldr	r3, [r3, #4]
 8004b60:	4a52      	ldr	r2, [pc, #328]	@ (8004cac <HAL_RCC_ClockConfig+0x1c4>)
 8004b62:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004b66:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b68:	4b50      	ldr	r3, [pc, #320]	@ (8004cac <HAL_RCC_ClockConfig+0x1c4>)
 8004b6a:	685b      	ldr	r3, [r3, #4]
 8004b6c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	689b      	ldr	r3, [r3, #8]
 8004b74:	494d      	ldr	r1, [pc, #308]	@ (8004cac <HAL_RCC_ClockConfig+0x1c4>)
 8004b76:	4313      	orrs	r3, r2
 8004b78:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f003 0301 	and.w	r3, r3, #1
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d040      	beq.n	8004c08 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	685b      	ldr	r3, [r3, #4]
 8004b8a:	2b01      	cmp	r3, #1
 8004b8c:	d107      	bne.n	8004b9e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b8e:	4b47      	ldr	r3, [pc, #284]	@ (8004cac <HAL_RCC_ClockConfig+0x1c4>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d115      	bne.n	8004bc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b9a:	2301      	movs	r3, #1
 8004b9c:	e07f      	b.n	8004c9e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	685b      	ldr	r3, [r3, #4]
 8004ba2:	2b02      	cmp	r3, #2
 8004ba4:	d107      	bne.n	8004bb6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ba6:	4b41      	ldr	r3, [pc, #260]	@ (8004cac <HAL_RCC_ClockConfig+0x1c4>)
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d109      	bne.n	8004bc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	e073      	b.n	8004c9e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bb6:	4b3d      	ldr	r3, [pc, #244]	@ (8004cac <HAL_RCC_ClockConfig+0x1c4>)
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f003 0302 	and.w	r3, r3, #2
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d101      	bne.n	8004bc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	e06b      	b.n	8004c9e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004bc6:	4b39      	ldr	r3, [pc, #228]	@ (8004cac <HAL_RCC_ClockConfig+0x1c4>)
 8004bc8:	685b      	ldr	r3, [r3, #4]
 8004bca:	f023 0203 	bic.w	r2, r3, #3
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	685b      	ldr	r3, [r3, #4]
 8004bd2:	4936      	ldr	r1, [pc, #216]	@ (8004cac <HAL_RCC_ClockConfig+0x1c4>)
 8004bd4:	4313      	orrs	r3, r2
 8004bd6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004bd8:	f7fd fc56 	bl	8002488 <HAL_GetTick>
 8004bdc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004bde:	e00a      	b.n	8004bf6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004be0:	f7fd fc52 	bl	8002488 <HAL_GetTick>
 8004be4:	4602      	mov	r2, r0
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	1ad3      	subs	r3, r2, r3
 8004bea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d901      	bls.n	8004bf6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004bf2:	2303      	movs	r3, #3
 8004bf4:	e053      	b.n	8004c9e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004bf6:	4b2d      	ldr	r3, [pc, #180]	@ (8004cac <HAL_RCC_ClockConfig+0x1c4>)
 8004bf8:	685b      	ldr	r3, [r3, #4]
 8004bfa:	f003 020c 	and.w	r2, r3, #12
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	685b      	ldr	r3, [r3, #4]
 8004c02:	009b      	lsls	r3, r3, #2
 8004c04:	429a      	cmp	r2, r3
 8004c06:	d1eb      	bne.n	8004be0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004c08:	4b27      	ldr	r3, [pc, #156]	@ (8004ca8 <HAL_RCC_ClockConfig+0x1c0>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f003 0307 	and.w	r3, r3, #7
 8004c10:	683a      	ldr	r2, [r7, #0]
 8004c12:	429a      	cmp	r2, r3
 8004c14:	d210      	bcs.n	8004c38 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c16:	4b24      	ldr	r3, [pc, #144]	@ (8004ca8 <HAL_RCC_ClockConfig+0x1c0>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f023 0207 	bic.w	r2, r3, #7
 8004c1e:	4922      	ldr	r1, [pc, #136]	@ (8004ca8 <HAL_RCC_ClockConfig+0x1c0>)
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	4313      	orrs	r3, r2
 8004c24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c26:	4b20      	ldr	r3, [pc, #128]	@ (8004ca8 <HAL_RCC_ClockConfig+0x1c0>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f003 0307 	and.w	r3, r3, #7
 8004c2e:	683a      	ldr	r2, [r7, #0]
 8004c30:	429a      	cmp	r2, r3
 8004c32:	d001      	beq.n	8004c38 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004c34:	2301      	movs	r3, #1
 8004c36:	e032      	b.n	8004c9e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f003 0304 	and.w	r3, r3, #4
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d008      	beq.n	8004c56 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c44:	4b19      	ldr	r3, [pc, #100]	@ (8004cac <HAL_RCC_ClockConfig+0x1c4>)
 8004c46:	685b      	ldr	r3, [r3, #4]
 8004c48:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	68db      	ldr	r3, [r3, #12]
 8004c50:	4916      	ldr	r1, [pc, #88]	@ (8004cac <HAL_RCC_ClockConfig+0x1c4>)
 8004c52:	4313      	orrs	r3, r2
 8004c54:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f003 0308 	and.w	r3, r3, #8
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d009      	beq.n	8004c76 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004c62:	4b12      	ldr	r3, [pc, #72]	@ (8004cac <HAL_RCC_ClockConfig+0x1c4>)
 8004c64:	685b      	ldr	r3, [r3, #4]
 8004c66:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	691b      	ldr	r3, [r3, #16]
 8004c6e:	00db      	lsls	r3, r3, #3
 8004c70:	490e      	ldr	r1, [pc, #56]	@ (8004cac <HAL_RCC_ClockConfig+0x1c4>)
 8004c72:	4313      	orrs	r3, r2
 8004c74:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004c76:	f000 f821 	bl	8004cbc <HAL_RCC_GetSysClockFreq>
 8004c7a:	4602      	mov	r2, r0
 8004c7c:	4b0b      	ldr	r3, [pc, #44]	@ (8004cac <HAL_RCC_ClockConfig+0x1c4>)
 8004c7e:	685b      	ldr	r3, [r3, #4]
 8004c80:	091b      	lsrs	r3, r3, #4
 8004c82:	f003 030f 	and.w	r3, r3, #15
 8004c86:	490a      	ldr	r1, [pc, #40]	@ (8004cb0 <HAL_RCC_ClockConfig+0x1c8>)
 8004c88:	5ccb      	ldrb	r3, [r1, r3]
 8004c8a:	fa22 f303 	lsr.w	r3, r2, r3
 8004c8e:	4a09      	ldr	r2, [pc, #36]	@ (8004cb4 <HAL_RCC_ClockConfig+0x1cc>)
 8004c90:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004c92:	4b09      	ldr	r3, [pc, #36]	@ (8004cb8 <HAL_RCC_ClockConfig+0x1d0>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	4618      	mov	r0, r3
 8004c98:	f7fd f94a 	bl	8001f30 <HAL_InitTick>

  return HAL_OK;
 8004c9c:	2300      	movs	r3, #0
}
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	3710      	adds	r7, #16
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	bd80      	pop	{r7, pc}
 8004ca6:	bf00      	nop
 8004ca8:	40022000 	.word	0x40022000
 8004cac:	40021000 	.word	0x40021000
 8004cb0:	0800d730 	.word	0x0800d730
 8004cb4:	2000000c 	.word	0x2000000c
 8004cb8:	20000010 	.word	0x20000010

08004cbc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	b087      	sub	sp, #28
 8004cc0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	60fb      	str	r3, [r7, #12]
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	60bb      	str	r3, [r7, #8]
 8004cca:	2300      	movs	r3, #0
 8004ccc:	617b      	str	r3, [r7, #20]
 8004cce:	2300      	movs	r3, #0
 8004cd0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004cd6:	4b1e      	ldr	r3, [pc, #120]	@ (8004d50 <HAL_RCC_GetSysClockFreq+0x94>)
 8004cd8:	685b      	ldr	r3, [r3, #4]
 8004cda:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	f003 030c 	and.w	r3, r3, #12
 8004ce2:	2b04      	cmp	r3, #4
 8004ce4:	d002      	beq.n	8004cec <HAL_RCC_GetSysClockFreq+0x30>
 8004ce6:	2b08      	cmp	r3, #8
 8004ce8:	d003      	beq.n	8004cf2 <HAL_RCC_GetSysClockFreq+0x36>
 8004cea:	e027      	b.n	8004d3c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004cec:	4b19      	ldr	r3, [pc, #100]	@ (8004d54 <HAL_RCC_GetSysClockFreq+0x98>)
 8004cee:	613b      	str	r3, [r7, #16]
      break;
 8004cf0:	e027      	b.n	8004d42 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	0c9b      	lsrs	r3, r3, #18
 8004cf6:	f003 030f 	and.w	r3, r3, #15
 8004cfa:	4a17      	ldr	r2, [pc, #92]	@ (8004d58 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004cfc:	5cd3      	ldrb	r3, [r2, r3]
 8004cfe:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d010      	beq.n	8004d2c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004d0a:	4b11      	ldr	r3, [pc, #68]	@ (8004d50 <HAL_RCC_GetSysClockFreq+0x94>)
 8004d0c:	685b      	ldr	r3, [r3, #4]
 8004d0e:	0c5b      	lsrs	r3, r3, #17
 8004d10:	f003 0301 	and.w	r3, r3, #1
 8004d14:	4a11      	ldr	r2, [pc, #68]	@ (8004d5c <HAL_RCC_GetSysClockFreq+0xa0>)
 8004d16:	5cd3      	ldrb	r3, [r2, r3]
 8004d18:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	4a0d      	ldr	r2, [pc, #52]	@ (8004d54 <HAL_RCC_GetSysClockFreq+0x98>)
 8004d1e:	fb03 f202 	mul.w	r2, r3, r2
 8004d22:	68bb      	ldr	r3, [r7, #8]
 8004d24:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d28:	617b      	str	r3, [r7, #20]
 8004d2a:	e004      	b.n	8004d36 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	4a0c      	ldr	r2, [pc, #48]	@ (8004d60 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004d30:	fb02 f303 	mul.w	r3, r2, r3
 8004d34:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004d36:	697b      	ldr	r3, [r7, #20]
 8004d38:	613b      	str	r3, [r7, #16]
      break;
 8004d3a:	e002      	b.n	8004d42 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004d3c:	4b05      	ldr	r3, [pc, #20]	@ (8004d54 <HAL_RCC_GetSysClockFreq+0x98>)
 8004d3e:	613b      	str	r3, [r7, #16]
      break;
 8004d40:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d42:	693b      	ldr	r3, [r7, #16]
}
 8004d44:	4618      	mov	r0, r3
 8004d46:	371c      	adds	r7, #28
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	bc80      	pop	{r7}
 8004d4c:	4770      	bx	lr
 8004d4e:	bf00      	nop
 8004d50:	40021000 	.word	0x40021000
 8004d54:	007a1200 	.word	0x007a1200
 8004d58:	0800d748 	.word	0x0800d748
 8004d5c:	0800d758 	.word	0x0800d758
 8004d60:	003d0900 	.word	0x003d0900

08004d64 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d64:	b480      	push	{r7}
 8004d66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d68:	4b02      	ldr	r3, [pc, #8]	@ (8004d74 <HAL_RCC_GetHCLKFreq+0x10>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
}
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	bc80      	pop	{r7}
 8004d72:	4770      	bx	lr
 8004d74:	2000000c 	.word	0x2000000c

08004d78 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004d7c:	f7ff fff2 	bl	8004d64 <HAL_RCC_GetHCLKFreq>
 8004d80:	4602      	mov	r2, r0
 8004d82:	4b05      	ldr	r3, [pc, #20]	@ (8004d98 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d84:	685b      	ldr	r3, [r3, #4]
 8004d86:	0a1b      	lsrs	r3, r3, #8
 8004d88:	f003 0307 	and.w	r3, r3, #7
 8004d8c:	4903      	ldr	r1, [pc, #12]	@ (8004d9c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d8e:	5ccb      	ldrb	r3, [r1, r3]
 8004d90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d94:	4618      	mov	r0, r3
 8004d96:	bd80      	pop	{r7, pc}
 8004d98:	40021000 	.word	0x40021000
 8004d9c:	0800d740 	.word	0x0800d740

08004da0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004da4:	f7ff ffde 	bl	8004d64 <HAL_RCC_GetHCLKFreq>
 8004da8:	4602      	mov	r2, r0
 8004daa:	4b05      	ldr	r3, [pc, #20]	@ (8004dc0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004dac:	685b      	ldr	r3, [r3, #4]
 8004dae:	0adb      	lsrs	r3, r3, #11
 8004db0:	f003 0307 	and.w	r3, r3, #7
 8004db4:	4903      	ldr	r1, [pc, #12]	@ (8004dc4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004db6:	5ccb      	ldrb	r3, [r1, r3]
 8004db8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	bd80      	pop	{r7, pc}
 8004dc0:	40021000 	.word	0x40021000
 8004dc4:	0800d740 	.word	0x0800d740

08004dc8 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004dc8:	b480      	push	{r7}
 8004dca:	b083      	sub	sp, #12
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
 8004dd0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	220f      	movs	r2, #15
 8004dd6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004dd8:	4b11      	ldr	r3, [pc, #68]	@ (8004e20 <HAL_RCC_GetClockConfig+0x58>)
 8004dda:	685b      	ldr	r3, [r3, #4]
 8004ddc:	f003 0203 	and.w	r2, r3, #3
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004de4:	4b0e      	ldr	r3, [pc, #56]	@ (8004e20 <HAL_RCC_GetClockConfig+0x58>)
 8004de6:	685b      	ldr	r3, [r3, #4]
 8004de8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004df0:	4b0b      	ldr	r3, [pc, #44]	@ (8004e20 <HAL_RCC_GetClockConfig+0x58>)
 8004df2:	685b      	ldr	r3, [r3, #4]
 8004df4:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8004dfc:	4b08      	ldr	r3, [pc, #32]	@ (8004e20 <HAL_RCC_GetClockConfig+0x58>)
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	08db      	lsrs	r3, r3, #3
 8004e02:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004e0a:	4b06      	ldr	r3, [pc, #24]	@ (8004e24 <HAL_RCC_GetClockConfig+0x5c>)
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f003 0207 	and.w	r2, r3, #7
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8004e16:	bf00      	nop
 8004e18:	370c      	adds	r7, #12
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bc80      	pop	{r7}
 8004e1e:	4770      	bx	lr
 8004e20:	40021000 	.word	0x40021000
 8004e24:	40022000 	.word	0x40022000

08004e28 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	b085      	sub	sp, #20
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004e30:	4b0a      	ldr	r3, [pc, #40]	@ (8004e5c <RCC_Delay+0x34>)
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	4a0a      	ldr	r2, [pc, #40]	@ (8004e60 <RCC_Delay+0x38>)
 8004e36:	fba2 2303 	umull	r2, r3, r2, r3
 8004e3a:	0a5b      	lsrs	r3, r3, #9
 8004e3c:	687a      	ldr	r2, [r7, #4]
 8004e3e:	fb02 f303 	mul.w	r3, r2, r3
 8004e42:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004e44:	bf00      	nop
  }
  while (Delay --);
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	1e5a      	subs	r2, r3, #1
 8004e4a:	60fa      	str	r2, [r7, #12]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d1f9      	bne.n	8004e44 <RCC_Delay+0x1c>
}
 8004e50:	bf00      	nop
 8004e52:	bf00      	nop
 8004e54:	3714      	adds	r7, #20
 8004e56:	46bd      	mov	sp, r7
 8004e58:	bc80      	pop	{r7}
 8004e5a:	4770      	bx	lr
 8004e5c:	2000000c 	.word	0x2000000c
 8004e60:	10624dd3 	.word	0x10624dd3

08004e64 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b086      	sub	sp, #24
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	613b      	str	r3, [r7, #16]
 8004e70:	2300      	movs	r3, #0
 8004e72:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f003 0301 	and.w	r3, r3, #1
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d07d      	beq.n	8004f7c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004e80:	2300      	movs	r3, #0
 8004e82:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e84:	4b4f      	ldr	r3, [pc, #316]	@ (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e86:	69db      	ldr	r3, [r3, #28]
 8004e88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d10d      	bne.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e90:	4b4c      	ldr	r3, [pc, #304]	@ (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e92:	69db      	ldr	r3, [r3, #28]
 8004e94:	4a4b      	ldr	r2, [pc, #300]	@ (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e96:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e9a:	61d3      	str	r3, [r2, #28]
 8004e9c:	4b49      	ldr	r3, [pc, #292]	@ (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e9e:	69db      	ldr	r3, [r3, #28]
 8004ea0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ea4:	60bb      	str	r3, [r7, #8]
 8004ea6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004eac:	4b46      	ldr	r3, [pc, #280]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d118      	bne.n	8004eea <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004eb8:	4b43      	ldr	r3, [pc, #268]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4a42      	ldr	r2, [pc, #264]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004ebe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ec2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ec4:	f7fd fae0 	bl	8002488 <HAL_GetTick>
 8004ec8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004eca:	e008      	b.n	8004ede <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ecc:	f7fd fadc 	bl	8002488 <HAL_GetTick>
 8004ed0:	4602      	mov	r2, r0
 8004ed2:	693b      	ldr	r3, [r7, #16]
 8004ed4:	1ad3      	subs	r3, r2, r3
 8004ed6:	2b64      	cmp	r3, #100	@ 0x64
 8004ed8:	d901      	bls.n	8004ede <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004eda:	2303      	movs	r3, #3
 8004edc:	e06d      	b.n	8004fba <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ede:	4b3a      	ldr	r3, [pc, #232]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d0f0      	beq.n	8004ecc <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004eea:	4b36      	ldr	r3, [pc, #216]	@ (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004eec:	6a1b      	ldr	r3, [r3, #32]
 8004eee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ef2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d02e      	beq.n	8004f58 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	685b      	ldr	r3, [r3, #4]
 8004efe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f02:	68fa      	ldr	r2, [r7, #12]
 8004f04:	429a      	cmp	r2, r3
 8004f06:	d027      	beq.n	8004f58 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004f08:	4b2e      	ldr	r3, [pc, #184]	@ (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f0a:	6a1b      	ldr	r3, [r3, #32]
 8004f0c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f10:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004f12:	4b2e      	ldr	r3, [pc, #184]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004f14:	2201      	movs	r2, #1
 8004f16:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004f18:	4b2c      	ldr	r3, [pc, #176]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004f1e:	4a29      	ldr	r2, [pc, #164]	@ (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	f003 0301 	and.w	r3, r3, #1
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d014      	beq.n	8004f58 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f2e:	f7fd faab 	bl	8002488 <HAL_GetTick>
 8004f32:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f34:	e00a      	b.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f36:	f7fd faa7 	bl	8002488 <HAL_GetTick>
 8004f3a:	4602      	mov	r2, r0
 8004f3c:	693b      	ldr	r3, [r7, #16]
 8004f3e:	1ad3      	subs	r3, r2, r3
 8004f40:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d901      	bls.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004f48:	2303      	movs	r3, #3
 8004f4a:	e036      	b.n	8004fba <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f4c:	4b1d      	ldr	r3, [pc, #116]	@ (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f4e:	6a1b      	ldr	r3, [r3, #32]
 8004f50:	f003 0302 	and.w	r3, r3, #2
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d0ee      	beq.n	8004f36 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004f58:	4b1a      	ldr	r3, [pc, #104]	@ (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f5a:	6a1b      	ldr	r3, [r3, #32]
 8004f5c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	685b      	ldr	r3, [r3, #4]
 8004f64:	4917      	ldr	r1, [pc, #92]	@ (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f66:	4313      	orrs	r3, r2
 8004f68:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004f6a:	7dfb      	ldrb	r3, [r7, #23]
 8004f6c:	2b01      	cmp	r3, #1
 8004f6e:	d105      	bne.n	8004f7c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f70:	4b14      	ldr	r3, [pc, #80]	@ (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f72:	69db      	ldr	r3, [r3, #28]
 8004f74:	4a13      	ldr	r2, [pc, #76]	@ (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f76:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f7a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f003 0302 	and.w	r3, r3, #2
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d008      	beq.n	8004f9a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004f88:	4b0e      	ldr	r3, [pc, #56]	@ (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	689b      	ldr	r3, [r3, #8]
 8004f94:	490b      	ldr	r1, [pc, #44]	@ (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f96:	4313      	orrs	r3, r2
 8004f98:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f003 0310 	and.w	r3, r3, #16
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d008      	beq.n	8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004fa6:	4b07      	ldr	r3, [pc, #28]	@ (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004fa8:	685b      	ldr	r3, [r3, #4]
 8004faa:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	68db      	ldr	r3, [r3, #12]
 8004fb2:	4904      	ldr	r1, [pc, #16]	@ (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004fb4:	4313      	orrs	r3, r2
 8004fb6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004fb8:	2300      	movs	r3, #0
}
 8004fba:	4618      	mov	r0, r3
 8004fbc:	3718      	adds	r7, #24
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	bd80      	pop	{r7, pc}
 8004fc2:	bf00      	nop
 8004fc4:	40021000 	.word	0x40021000
 8004fc8:	40007000 	.word	0x40007000
 8004fcc:	42420440 	.word	0x42420440

08004fd0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b088      	sub	sp, #32
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004fd8:	2300      	movs	r3, #0
 8004fda:	617b      	str	r3, [r7, #20]
 8004fdc:	2300      	movs	r3, #0
 8004fde:	61fb      	str	r3, [r7, #28]
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004fe4:	2300      	movs	r3, #0
 8004fe6:	60fb      	str	r3, [r7, #12]
 8004fe8:	2300      	movs	r3, #0
 8004fea:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2b10      	cmp	r3, #16
 8004ff0:	d00a      	beq.n	8005008 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2b10      	cmp	r3, #16
 8004ff6:	f200 808a 	bhi.w	800510e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	2b01      	cmp	r3, #1
 8004ffe:	d045      	beq.n	800508c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2b02      	cmp	r3, #2
 8005004:	d075      	beq.n	80050f2 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8005006:	e082      	b.n	800510e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8005008:	4b46      	ldr	r3, [pc, #280]	@ (8005124 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800500a:	685b      	ldr	r3, [r3, #4]
 800500c:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800500e:	4b45      	ldr	r3, [pc, #276]	@ (8005124 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005016:	2b00      	cmp	r3, #0
 8005018:	d07b      	beq.n	8005112 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	0c9b      	lsrs	r3, r3, #18
 800501e:	f003 030f 	and.w	r3, r3, #15
 8005022:	4a41      	ldr	r2, [pc, #260]	@ (8005128 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8005024:	5cd3      	ldrb	r3, [r2, r3]
 8005026:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800502e:	2b00      	cmp	r3, #0
 8005030:	d015      	beq.n	800505e <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005032:	4b3c      	ldr	r3, [pc, #240]	@ (8005124 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005034:	685b      	ldr	r3, [r3, #4]
 8005036:	0c5b      	lsrs	r3, r3, #17
 8005038:	f003 0301 	and.w	r3, r3, #1
 800503c:	4a3b      	ldr	r2, [pc, #236]	@ (800512c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 800503e:	5cd3      	ldrb	r3, [r2, r3]
 8005040:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005048:	2b00      	cmp	r3, #0
 800504a:	d00d      	beq.n	8005068 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800504c:	4a38      	ldr	r2, [pc, #224]	@ (8005130 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 800504e:	697b      	ldr	r3, [r7, #20]
 8005050:	fbb2 f2f3 	udiv	r2, r2, r3
 8005054:	693b      	ldr	r3, [r7, #16]
 8005056:	fb02 f303 	mul.w	r3, r2, r3
 800505a:	61fb      	str	r3, [r7, #28]
 800505c:	e004      	b.n	8005068 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800505e:	693b      	ldr	r3, [r7, #16]
 8005060:	4a34      	ldr	r2, [pc, #208]	@ (8005134 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8005062:	fb02 f303 	mul.w	r3, r2, r3
 8005066:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8005068:	4b2e      	ldr	r3, [pc, #184]	@ (8005124 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800506a:	685b      	ldr	r3, [r3, #4]
 800506c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005070:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005074:	d102      	bne.n	800507c <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8005076:	69fb      	ldr	r3, [r7, #28]
 8005078:	61bb      	str	r3, [r7, #24]
      break;
 800507a:	e04a      	b.n	8005112 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 800507c:	69fb      	ldr	r3, [r7, #28]
 800507e:	005b      	lsls	r3, r3, #1
 8005080:	4a2d      	ldr	r2, [pc, #180]	@ (8005138 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8005082:	fba2 2303 	umull	r2, r3, r2, r3
 8005086:	085b      	lsrs	r3, r3, #1
 8005088:	61bb      	str	r3, [r7, #24]
      break;
 800508a:	e042      	b.n	8005112 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 800508c:	4b25      	ldr	r3, [pc, #148]	@ (8005124 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800508e:	6a1b      	ldr	r3, [r3, #32]
 8005090:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005098:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800509c:	d108      	bne.n	80050b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	f003 0302 	and.w	r3, r3, #2
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d003      	beq.n	80050b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 80050a8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80050ac:	61bb      	str	r3, [r7, #24]
 80050ae:	e01f      	b.n	80050f0 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80050b6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80050ba:	d109      	bne.n	80050d0 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 80050bc:	4b19      	ldr	r3, [pc, #100]	@ (8005124 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80050be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050c0:	f003 0302 	and.w	r3, r3, #2
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d003      	beq.n	80050d0 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 80050c8:	f649 4340 	movw	r3, #40000	@ 0x9c40
 80050cc:	61bb      	str	r3, [r7, #24]
 80050ce:	e00f      	b.n	80050f0 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80050d6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80050da:	d11c      	bne.n	8005116 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80050dc:	4b11      	ldr	r3, [pc, #68]	@ (8005124 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d016      	beq.n	8005116 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 80050e8:	f24f 4324 	movw	r3, #62500	@ 0xf424
 80050ec:	61bb      	str	r3, [r7, #24]
      break;
 80050ee:	e012      	b.n	8005116 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80050f0:	e011      	b.n	8005116 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80050f2:	f7ff fe55 	bl	8004da0 <HAL_RCC_GetPCLK2Freq>
 80050f6:	4602      	mov	r2, r0
 80050f8:	4b0a      	ldr	r3, [pc, #40]	@ (8005124 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80050fa:	685b      	ldr	r3, [r3, #4]
 80050fc:	0b9b      	lsrs	r3, r3, #14
 80050fe:	f003 0303 	and.w	r3, r3, #3
 8005102:	3301      	adds	r3, #1
 8005104:	005b      	lsls	r3, r3, #1
 8005106:	fbb2 f3f3 	udiv	r3, r2, r3
 800510a:	61bb      	str	r3, [r7, #24]
      break;
 800510c:	e004      	b.n	8005118 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800510e:	bf00      	nop
 8005110:	e002      	b.n	8005118 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8005112:	bf00      	nop
 8005114:	e000      	b.n	8005118 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8005116:	bf00      	nop
    }
  }
  return (frequency);
 8005118:	69bb      	ldr	r3, [r7, #24]
}
 800511a:	4618      	mov	r0, r3
 800511c:	3720      	adds	r7, #32
 800511e:	46bd      	mov	sp, r7
 8005120:	bd80      	pop	{r7, pc}
 8005122:	bf00      	nop
 8005124:	40021000 	.word	0x40021000
 8005128:	0800d75c 	.word	0x0800d75c
 800512c:	0800d76c 	.word	0x0800d76c
 8005130:	007a1200 	.word	0x007a1200
 8005134:	003d0900 	.word	0x003d0900
 8005138:	aaaaaaab 	.word	0xaaaaaaab

0800513c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800513c:	b580      	push	{r7, lr}
 800513e:	b082      	sub	sp, #8
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2b00      	cmp	r3, #0
 8005148:	d101      	bne.n	800514e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800514a:	2301      	movs	r3, #1
 800514c:	e041      	b.n	80051d2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005154:	b2db      	uxtb	r3, r3
 8005156:	2b00      	cmp	r3, #0
 8005158:	d106      	bne.n	8005168 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2200      	movs	r2, #0
 800515e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005162:	6878      	ldr	r0, [r7, #4]
 8005164:	f7fd f8a6 	bl	80022b4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2202      	movs	r2, #2
 800516c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681a      	ldr	r2, [r3, #0]
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	3304      	adds	r3, #4
 8005178:	4619      	mov	r1, r3
 800517a:	4610      	mov	r0, r2
 800517c:	f000 faa6 	bl	80056cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2201      	movs	r2, #1
 8005184:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2201      	movs	r2, #1
 800518c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2201      	movs	r2, #1
 8005194:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2201      	movs	r2, #1
 800519c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2201      	movs	r2, #1
 80051a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2201      	movs	r2, #1
 80051ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2201      	movs	r2, #1
 80051b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2201      	movs	r2, #1
 80051bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2201      	movs	r2, #1
 80051c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2201      	movs	r2, #1
 80051cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80051d0:	2300      	movs	r3, #0
}
 80051d2:	4618      	mov	r0, r3
 80051d4:	3708      	adds	r7, #8
 80051d6:	46bd      	mov	sp, r7
 80051d8:	bd80      	pop	{r7, pc}
	...

080051dc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80051dc:	b480      	push	{r7}
 80051de:	b085      	sub	sp, #20
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051ea:	b2db      	uxtb	r3, r3
 80051ec:	2b01      	cmp	r3, #1
 80051ee:	d001      	beq.n	80051f4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80051f0:	2301      	movs	r3, #1
 80051f2:	e032      	b.n	800525a <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2202      	movs	r2, #2
 80051f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	4a18      	ldr	r2, [pc, #96]	@ (8005264 <HAL_TIM_Base_Start+0x88>)
 8005202:	4293      	cmp	r3, r2
 8005204:	d00e      	beq.n	8005224 <HAL_TIM_Base_Start+0x48>
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800520e:	d009      	beq.n	8005224 <HAL_TIM_Base_Start+0x48>
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	4a14      	ldr	r2, [pc, #80]	@ (8005268 <HAL_TIM_Base_Start+0x8c>)
 8005216:	4293      	cmp	r3, r2
 8005218:	d004      	beq.n	8005224 <HAL_TIM_Base_Start+0x48>
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	4a13      	ldr	r2, [pc, #76]	@ (800526c <HAL_TIM_Base_Start+0x90>)
 8005220:	4293      	cmp	r3, r2
 8005222:	d111      	bne.n	8005248 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	689b      	ldr	r3, [r3, #8]
 800522a:	f003 0307 	and.w	r3, r3, #7
 800522e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	2b06      	cmp	r3, #6
 8005234:	d010      	beq.n	8005258 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	681a      	ldr	r2, [r3, #0]
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f042 0201 	orr.w	r2, r2, #1
 8005244:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005246:	e007      	b.n	8005258 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	681a      	ldr	r2, [r3, #0]
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f042 0201 	orr.w	r2, r2, #1
 8005256:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005258:	2300      	movs	r3, #0
}
 800525a:	4618      	mov	r0, r3
 800525c:	3714      	adds	r7, #20
 800525e:	46bd      	mov	sp, r7
 8005260:	bc80      	pop	{r7}
 8005262:	4770      	bx	lr
 8005264:	40012c00 	.word	0x40012c00
 8005268:	40000400 	.word	0x40000400
 800526c:	40000800 	.word	0x40000800

08005270 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005270:	b480      	push	{r7}
 8005272:	b085      	sub	sp, #20
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800527e:	b2db      	uxtb	r3, r3
 8005280:	2b01      	cmp	r3, #1
 8005282:	d001      	beq.n	8005288 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005284:	2301      	movs	r3, #1
 8005286:	e03a      	b.n	80052fe <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2202      	movs	r2, #2
 800528c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	68da      	ldr	r2, [r3, #12]
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f042 0201 	orr.w	r2, r2, #1
 800529e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	4a18      	ldr	r2, [pc, #96]	@ (8005308 <HAL_TIM_Base_Start_IT+0x98>)
 80052a6:	4293      	cmp	r3, r2
 80052a8:	d00e      	beq.n	80052c8 <HAL_TIM_Base_Start_IT+0x58>
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052b2:	d009      	beq.n	80052c8 <HAL_TIM_Base_Start_IT+0x58>
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	4a14      	ldr	r2, [pc, #80]	@ (800530c <HAL_TIM_Base_Start_IT+0x9c>)
 80052ba:	4293      	cmp	r3, r2
 80052bc:	d004      	beq.n	80052c8 <HAL_TIM_Base_Start_IT+0x58>
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	4a13      	ldr	r2, [pc, #76]	@ (8005310 <HAL_TIM_Base_Start_IT+0xa0>)
 80052c4:	4293      	cmp	r3, r2
 80052c6:	d111      	bne.n	80052ec <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	689b      	ldr	r3, [r3, #8]
 80052ce:	f003 0307 	and.w	r3, r3, #7
 80052d2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	2b06      	cmp	r3, #6
 80052d8:	d010      	beq.n	80052fc <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	681a      	ldr	r2, [r3, #0]
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f042 0201 	orr.w	r2, r2, #1
 80052e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052ea:	e007      	b.n	80052fc <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	681a      	ldr	r2, [r3, #0]
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f042 0201 	orr.w	r2, r2, #1
 80052fa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80052fc:	2300      	movs	r3, #0
}
 80052fe:	4618      	mov	r0, r3
 8005300:	3714      	adds	r7, #20
 8005302:	46bd      	mov	sp, r7
 8005304:	bc80      	pop	{r7}
 8005306:	4770      	bx	lr
 8005308:	40012c00 	.word	0x40012c00
 800530c:	40000400 	.word	0x40000400
 8005310:	40000800 	.word	0x40000800

08005314 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b084      	sub	sp, #16
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	68db      	ldr	r3, [r3, #12]
 8005322:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	691b      	ldr	r3, [r3, #16]
 800532a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800532c:	68bb      	ldr	r3, [r7, #8]
 800532e:	f003 0302 	and.w	r3, r3, #2
 8005332:	2b00      	cmp	r3, #0
 8005334:	d020      	beq.n	8005378 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	f003 0302 	and.w	r3, r3, #2
 800533c:	2b00      	cmp	r3, #0
 800533e:	d01b      	beq.n	8005378 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f06f 0202 	mvn.w	r2, #2
 8005348:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2201      	movs	r2, #1
 800534e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	699b      	ldr	r3, [r3, #24]
 8005356:	f003 0303 	and.w	r3, r3, #3
 800535a:	2b00      	cmp	r3, #0
 800535c:	d003      	beq.n	8005366 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800535e:	6878      	ldr	r0, [r7, #4]
 8005360:	f000 f998 	bl	8005694 <HAL_TIM_IC_CaptureCallback>
 8005364:	e005      	b.n	8005372 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005366:	6878      	ldr	r0, [r7, #4]
 8005368:	f000 f98b 	bl	8005682 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800536c:	6878      	ldr	r0, [r7, #4]
 800536e:	f000 f99a 	bl	80056a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2200      	movs	r2, #0
 8005376:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005378:	68bb      	ldr	r3, [r7, #8]
 800537a:	f003 0304 	and.w	r3, r3, #4
 800537e:	2b00      	cmp	r3, #0
 8005380:	d020      	beq.n	80053c4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	f003 0304 	and.w	r3, r3, #4
 8005388:	2b00      	cmp	r3, #0
 800538a:	d01b      	beq.n	80053c4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f06f 0204 	mvn.w	r2, #4
 8005394:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2202      	movs	r2, #2
 800539a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	699b      	ldr	r3, [r3, #24]
 80053a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d003      	beq.n	80053b2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053aa:	6878      	ldr	r0, [r7, #4]
 80053ac:	f000 f972 	bl	8005694 <HAL_TIM_IC_CaptureCallback>
 80053b0:	e005      	b.n	80053be <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053b2:	6878      	ldr	r0, [r7, #4]
 80053b4:	f000 f965 	bl	8005682 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053b8:	6878      	ldr	r0, [r7, #4]
 80053ba:	f000 f974 	bl	80056a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	2200      	movs	r2, #0
 80053c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80053c4:	68bb      	ldr	r3, [r7, #8]
 80053c6:	f003 0308 	and.w	r3, r3, #8
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d020      	beq.n	8005410 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	f003 0308 	and.w	r3, r3, #8
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d01b      	beq.n	8005410 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f06f 0208 	mvn.w	r2, #8
 80053e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2204      	movs	r2, #4
 80053e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	69db      	ldr	r3, [r3, #28]
 80053ee:	f003 0303 	and.w	r3, r3, #3
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d003      	beq.n	80053fe <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053f6:	6878      	ldr	r0, [r7, #4]
 80053f8:	f000 f94c 	bl	8005694 <HAL_TIM_IC_CaptureCallback>
 80053fc:	e005      	b.n	800540a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053fe:	6878      	ldr	r0, [r7, #4]
 8005400:	f000 f93f 	bl	8005682 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005404:	6878      	ldr	r0, [r7, #4]
 8005406:	f000 f94e 	bl	80056a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	2200      	movs	r2, #0
 800540e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005410:	68bb      	ldr	r3, [r7, #8]
 8005412:	f003 0310 	and.w	r3, r3, #16
 8005416:	2b00      	cmp	r3, #0
 8005418:	d020      	beq.n	800545c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	f003 0310 	and.w	r3, r3, #16
 8005420:	2b00      	cmp	r3, #0
 8005422:	d01b      	beq.n	800545c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f06f 0210 	mvn.w	r2, #16
 800542c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2208      	movs	r2, #8
 8005432:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	69db      	ldr	r3, [r3, #28]
 800543a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800543e:	2b00      	cmp	r3, #0
 8005440:	d003      	beq.n	800544a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005442:	6878      	ldr	r0, [r7, #4]
 8005444:	f000 f926 	bl	8005694 <HAL_TIM_IC_CaptureCallback>
 8005448:	e005      	b.n	8005456 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800544a:	6878      	ldr	r0, [r7, #4]
 800544c:	f000 f919 	bl	8005682 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005450:	6878      	ldr	r0, [r7, #4]
 8005452:	f000 f928 	bl	80056a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2200      	movs	r2, #0
 800545a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800545c:	68bb      	ldr	r3, [r7, #8]
 800545e:	f003 0301 	and.w	r3, r3, #1
 8005462:	2b00      	cmp	r3, #0
 8005464:	d00c      	beq.n	8005480 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	f003 0301 	and.w	r3, r3, #1
 800546c:	2b00      	cmp	r3, #0
 800546e:	d007      	beq.n	8005480 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f06f 0201 	mvn.w	r2, #1
 8005478:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800547a:	6878      	ldr	r0, [r7, #4]
 800547c:	f7fc fd0a 	bl	8001e94 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005480:	68bb      	ldr	r3, [r7, #8]
 8005482:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005486:	2b00      	cmp	r3, #0
 8005488:	d00c      	beq.n	80054a4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005490:	2b00      	cmp	r3, #0
 8005492:	d007      	beq.n	80054a4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800549c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800549e:	6878      	ldr	r0, [r7, #4]
 80054a0:	f000 fa7f 	bl	80059a2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80054a4:	68bb      	ldr	r3, [r7, #8]
 80054a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d00c      	beq.n	80054c8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d007      	beq.n	80054c8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80054c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80054c2:	6878      	ldr	r0, [r7, #4]
 80054c4:	f000 f8f8 	bl	80056b8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80054c8:	68bb      	ldr	r3, [r7, #8]
 80054ca:	f003 0320 	and.w	r3, r3, #32
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d00c      	beq.n	80054ec <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	f003 0320 	and.w	r3, r3, #32
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d007      	beq.n	80054ec <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f06f 0220 	mvn.w	r2, #32
 80054e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80054e6:	6878      	ldr	r0, [r7, #4]
 80054e8:	f000 fa52 	bl	8005990 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80054ec:	bf00      	nop
 80054ee:	3710      	adds	r7, #16
 80054f0:	46bd      	mov	sp, r7
 80054f2:	bd80      	pop	{r7, pc}

080054f4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b084      	sub	sp, #16
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
 80054fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80054fe:	2300      	movs	r3, #0
 8005500:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005508:	2b01      	cmp	r3, #1
 800550a:	d101      	bne.n	8005510 <HAL_TIM_ConfigClockSource+0x1c>
 800550c:	2302      	movs	r3, #2
 800550e:	e0b4      	b.n	800567a <HAL_TIM_ConfigClockSource+0x186>
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2201      	movs	r2, #1
 8005514:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2202      	movs	r2, #2
 800551c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	689b      	ldr	r3, [r3, #8]
 8005526:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005528:	68bb      	ldr	r3, [r7, #8]
 800552a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800552e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005530:	68bb      	ldr	r3, [r7, #8]
 8005532:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005536:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	68ba      	ldr	r2, [r7, #8]
 800553e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005548:	d03e      	beq.n	80055c8 <HAL_TIM_ConfigClockSource+0xd4>
 800554a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800554e:	f200 8087 	bhi.w	8005660 <HAL_TIM_ConfigClockSource+0x16c>
 8005552:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005556:	f000 8086 	beq.w	8005666 <HAL_TIM_ConfigClockSource+0x172>
 800555a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800555e:	d87f      	bhi.n	8005660 <HAL_TIM_ConfigClockSource+0x16c>
 8005560:	2b70      	cmp	r3, #112	@ 0x70
 8005562:	d01a      	beq.n	800559a <HAL_TIM_ConfigClockSource+0xa6>
 8005564:	2b70      	cmp	r3, #112	@ 0x70
 8005566:	d87b      	bhi.n	8005660 <HAL_TIM_ConfigClockSource+0x16c>
 8005568:	2b60      	cmp	r3, #96	@ 0x60
 800556a:	d050      	beq.n	800560e <HAL_TIM_ConfigClockSource+0x11a>
 800556c:	2b60      	cmp	r3, #96	@ 0x60
 800556e:	d877      	bhi.n	8005660 <HAL_TIM_ConfigClockSource+0x16c>
 8005570:	2b50      	cmp	r3, #80	@ 0x50
 8005572:	d03c      	beq.n	80055ee <HAL_TIM_ConfigClockSource+0xfa>
 8005574:	2b50      	cmp	r3, #80	@ 0x50
 8005576:	d873      	bhi.n	8005660 <HAL_TIM_ConfigClockSource+0x16c>
 8005578:	2b40      	cmp	r3, #64	@ 0x40
 800557a:	d058      	beq.n	800562e <HAL_TIM_ConfigClockSource+0x13a>
 800557c:	2b40      	cmp	r3, #64	@ 0x40
 800557e:	d86f      	bhi.n	8005660 <HAL_TIM_ConfigClockSource+0x16c>
 8005580:	2b30      	cmp	r3, #48	@ 0x30
 8005582:	d064      	beq.n	800564e <HAL_TIM_ConfigClockSource+0x15a>
 8005584:	2b30      	cmp	r3, #48	@ 0x30
 8005586:	d86b      	bhi.n	8005660 <HAL_TIM_ConfigClockSource+0x16c>
 8005588:	2b20      	cmp	r3, #32
 800558a:	d060      	beq.n	800564e <HAL_TIM_ConfigClockSource+0x15a>
 800558c:	2b20      	cmp	r3, #32
 800558e:	d867      	bhi.n	8005660 <HAL_TIM_ConfigClockSource+0x16c>
 8005590:	2b00      	cmp	r3, #0
 8005592:	d05c      	beq.n	800564e <HAL_TIM_ConfigClockSource+0x15a>
 8005594:	2b10      	cmp	r3, #16
 8005596:	d05a      	beq.n	800564e <HAL_TIM_ConfigClockSource+0x15a>
 8005598:	e062      	b.n	8005660 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80055a2:	683b      	ldr	r3, [r7, #0]
 80055a4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80055aa:	f000 f974 	bl	8005896 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	689b      	ldr	r3, [r3, #8]
 80055b4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80055b6:	68bb      	ldr	r3, [r7, #8]
 80055b8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80055bc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	68ba      	ldr	r2, [r7, #8]
 80055c4:	609a      	str	r2, [r3, #8]
      break;
 80055c6:	e04f      	b.n	8005668 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80055d8:	f000 f95d 	bl	8005896 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	689a      	ldr	r2, [r3, #8]
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80055ea:	609a      	str	r2, [r3, #8]
      break;
 80055ec:	e03c      	b.n	8005668 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80055f2:	683b      	ldr	r3, [r7, #0]
 80055f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80055fa:	461a      	mov	r2, r3
 80055fc:	f000 f8d4 	bl	80057a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	2150      	movs	r1, #80	@ 0x50
 8005606:	4618      	mov	r0, r3
 8005608:	f000 f92b 	bl	8005862 <TIM_ITRx_SetConfig>
      break;
 800560c:	e02c      	b.n	8005668 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800561a:	461a      	mov	r2, r3
 800561c:	f000 f8f2 	bl	8005804 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	2160      	movs	r1, #96	@ 0x60
 8005626:	4618      	mov	r0, r3
 8005628:	f000 f91b 	bl	8005862 <TIM_ITRx_SetConfig>
      break;
 800562c:	e01c      	b.n	8005668 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005632:	683b      	ldr	r3, [r7, #0]
 8005634:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800563a:	461a      	mov	r2, r3
 800563c:	f000 f8b4 	bl	80057a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	2140      	movs	r1, #64	@ 0x40
 8005646:	4618      	mov	r0, r3
 8005648:	f000 f90b 	bl	8005862 <TIM_ITRx_SetConfig>
      break;
 800564c:	e00c      	b.n	8005668 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681a      	ldr	r2, [r3, #0]
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	4619      	mov	r1, r3
 8005658:	4610      	mov	r0, r2
 800565a:	f000 f902 	bl	8005862 <TIM_ITRx_SetConfig>
      break;
 800565e:	e003      	b.n	8005668 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005660:	2301      	movs	r3, #1
 8005662:	73fb      	strb	r3, [r7, #15]
      break;
 8005664:	e000      	b.n	8005668 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005666:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2201      	movs	r2, #1
 800566c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2200      	movs	r2, #0
 8005674:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005678:	7bfb      	ldrb	r3, [r7, #15]
}
 800567a:	4618      	mov	r0, r3
 800567c:	3710      	adds	r7, #16
 800567e:	46bd      	mov	sp, r7
 8005680:	bd80      	pop	{r7, pc}

08005682 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005682:	b480      	push	{r7}
 8005684:	b083      	sub	sp, #12
 8005686:	af00      	add	r7, sp, #0
 8005688:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800568a:	bf00      	nop
 800568c:	370c      	adds	r7, #12
 800568e:	46bd      	mov	sp, r7
 8005690:	bc80      	pop	{r7}
 8005692:	4770      	bx	lr

08005694 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005694:	b480      	push	{r7}
 8005696:	b083      	sub	sp, #12
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800569c:	bf00      	nop
 800569e:	370c      	adds	r7, #12
 80056a0:	46bd      	mov	sp, r7
 80056a2:	bc80      	pop	{r7}
 80056a4:	4770      	bx	lr

080056a6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80056a6:	b480      	push	{r7}
 80056a8:	b083      	sub	sp, #12
 80056aa:	af00      	add	r7, sp, #0
 80056ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80056ae:	bf00      	nop
 80056b0:	370c      	adds	r7, #12
 80056b2:	46bd      	mov	sp, r7
 80056b4:	bc80      	pop	{r7}
 80056b6:	4770      	bx	lr

080056b8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80056b8:	b480      	push	{r7}
 80056ba:	b083      	sub	sp, #12
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80056c0:	bf00      	nop
 80056c2:	370c      	adds	r7, #12
 80056c4:	46bd      	mov	sp, r7
 80056c6:	bc80      	pop	{r7}
 80056c8:	4770      	bx	lr
	...

080056cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80056cc:	b480      	push	{r7}
 80056ce:	b085      	sub	sp, #20
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
 80056d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	4a2f      	ldr	r2, [pc, #188]	@ (800579c <TIM_Base_SetConfig+0xd0>)
 80056e0:	4293      	cmp	r3, r2
 80056e2:	d00b      	beq.n	80056fc <TIM_Base_SetConfig+0x30>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056ea:	d007      	beq.n	80056fc <TIM_Base_SetConfig+0x30>
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	4a2c      	ldr	r2, [pc, #176]	@ (80057a0 <TIM_Base_SetConfig+0xd4>)
 80056f0:	4293      	cmp	r3, r2
 80056f2:	d003      	beq.n	80056fc <TIM_Base_SetConfig+0x30>
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	4a2b      	ldr	r2, [pc, #172]	@ (80057a4 <TIM_Base_SetConfig+0xd8>)
 80056f8:	4293      	cmp	r3, r2
 80056fa:	d108      	bne.n	800570e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005702:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	685b      	ldr	r3, [r3, #4]
 8005708:	68fa      	ldr	r2, [r7, #12]
 800570a:	4313      	orrs	r3, r2
 800570c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	4a22      	ldr	r2, [pc, #136]	@ (800579c <TIM_Base_SetConfig+0xd0>)
 8005712:	4293      	cmp	r3, r2
 8005714:	d00b      	beq.n	800572e <TIM_Base_SetConfig+0x62>
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800571c:	d007      	beq.n	800572e <TIM_Base_SetConfig+0x62>
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	4a1f      	ldr	r2, [pc, #124]	@ (80057a0 <TIM_Base_SetConfig+0xd4>)
 8005722:	4293      	cmp	r3, r2
 8005724:	d003      	beq.n	800572e <TIM_Base_SetConfig+0x62>
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	4a1e      	ldr	r2, [pc, #120]	@ (80057a4 <TIM_Base_SetConfig+0xd8>)
 800572a:	4293      	cmp	r3, r2
 800572c:	d108      	bne.n	8005740 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005734:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005736:	683b      	ldr	r3, [r7, #0]
 8005738:	68db      	ldr	r3, [r3, #12]
 800573a:	68fa      	ldr	r2, [r7, #12]
 800573c:	4313      	orrs	r3, r2
 800573e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	695b      	ldr	r3, [r3, #20]
 800574a:	4313      	orrs	r3, r2
 800574c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	68fa      	ldr	r2, [r7, #12]
 8005752:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	689a      	ldr	r2, [r3, #8]
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	681a      	ldr	r2, [r3, #0]
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	4a0d      	ldr	r2, [pc, #52]	@ (800579c <TIM_Base_SetConfig+0xd0>)
 8005768:	4293      	cmp	r3, r2
 800576a:	d103      	bne.n	8005774 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	691a      	ldr	r2, [r3, #16]
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2201      	movs	r2, #1
 8005778:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	691b      	ldr	r3, [r3, #16]
 800577e:	f003 0301 	and.w	r3, r3, #1
 8005782:	2b00      	cmp	r3, #0
 8005784:	d005      	beq.n	8005792 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	691b      	ldr	r3, [r3, #16]
 800578a:	f023 0201 	bic.w	r2, r3, #1
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	611a      	str	r2, [r3, #16]
  }
}
 8005792:	bf00      	nop
 8005794:	3714      	adds	r7, #20
 8005796:	46bd      	mov	sp, r7
 8005798:	bc80      	pop	{r7}
 800579a:	4770      	bx	lr
 800579c:	40012c00 	.word	0x40012c00
 80057a0:	40000400 	.word	0x40000400
 80057a4:	40000800 	.word	0x40000800

080057a8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80057a8:	b480      	push	{r7}
 80057aa:	b087      	sub	sp, #28
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	60f8      	str	r0, [r7, #12]
 80057b0:	60b9      	str	r1, [r7, #8]
 80057b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	6a1b      	ldr	r3, [r3, #32]
 80057b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	6a1b      	ldr	r3, [r3, #32]
 80057be:	f023 0201 	bic.w	r2, r3, #1
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	699b      	ldr	r3, [r3, #24]
 80057ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80057cc:	693b      	ldr	r3, [r7, #16]
 80057ce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80057d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	011b      	lsls	r3, r3, #4
 80057d8:	693a      	ldr	r2, [r7, #16]
 80057da:	4313      	orrs	r3, r2
 80057dc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80057de:	697b      	ldr	r3, [r7, #20]
 80057e0:	f023 030a 	bic.w	r3, r3, #10
 80057e4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80057e6:	697a      	ldr	r2, [r7, #20]
 80057e8:	68bb      	ldr	r3, [r7, #8]
 80057ea:	4313      	orrs	r3, r2
 80057ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	693a      	ldr	r2, [r7, #16]
 80057f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	697a      	ldr	r2, [r7, #20]
 80057f8:	621a      	str	r2, [r3, #32]
}
 80057fa:	bf00      	nop
 80057fc:	371c      	adds	r7, #28
 80057fe:	46bd      	mov	sp, r7
 8005800:	bc80      	pop	{r7}
 8005802:	4770      	bx	lr

08005804 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005804:	b480      	push	{r7}
 8005806:	b087      	sub	sp, #28
 8005808:	af00      	add	r7, sp, #0
 800580a:	60f8      	str	r0, [r7, #12]
 800580c:	60b9      	str	r1, [r7, #8]
 800580e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	6a1b      	ldr	r3, [r3, #32]
 8005814:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	6a1b      	ldr	r3, [r3, #32]
 800581a:	f023 0210 	bic.w	r2, r3, #16
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	699b      	ldr	r3, [r3, #24]
 8005826:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005828:	693b      	ldr	r3, [r7, #16]
 800582a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800582e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	031b      	lsls	r3, r3, #12
 8005834:	693a      	ldr	r2, [r7, #16]
 8005836:	4313      	orrs	r3, r2
 8005838:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800583a:	697b      	ldr	r3, [r7, #20]
 800583c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005840:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005842:	68bb      	ldr	r3, [r7, #8]
 8005844:	011b      	lsls	r3, r3, #4
 8005846:	697a      	ldr	r2, [r7, #20]
 8005848:	4313      	orrs	r3, r2
 800584a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	693a      	ldr	r2, [r7, #16]
 8005850:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	697a      	ldr	r2, [r7, #20]
 8005856:	621a      	str	r2, [r3, #32]
}
 8005858:	bf00      	nop
 800585a:	371c      	adds	r7, #28
 800585c:	46bd      	mov	sp, r7
 800585e:	bc80      	pop	{r7}
 8005860:	4770      	bx	lr

08005862 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005862:	b480      	push	{r7}
 8005864:	b085      	sub	sp, #20
 8005866:	af00      	add	r7, sp, #0
 8005868:	6078      	str	r0, [r7, #4]
 800586a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	689b      	ldr	r3, [r3, #8]
 8005870:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005878:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800587a:	683a      	ldr	r2, [r7, #0]
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	4313      	orrs	r3, r2
 8005880:	f043 0307 	orr.w	r3, r3, #7
 8005884:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	68fa      	ldr	r2, [r7, #12]
 800588a:	609a      	str	r2, [r3, #8]
}
 800588c:	bf00      	nop
 800588e:	3714      	adds	r7, #20
 8005890:	46bd      	mov	sp, r7
 8005892:	bc80      	pop	{r7}
 8005894:	4770      	bx	lr

08005896 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005896:	b480      	push	{r7}
 8005898:	b087      	sub	sp, #28
 800589a:	af00      	add	r7, sp, #0
 800589c:	60f8      	str	r0, [r7, #12]
 800589e:	60b9      	str	r1, [r7, #8]
 80058a0:	607a      	str	r2, [r7, #4]
 80058a2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	689b      	ldr	r3, [r3, #8]
 80058a8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80058aa:	697b      	ldr	r3, [r7, #20]
 80058ac:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80058b0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	021a      	lsls	r2, r3, #8
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	431a      	orrs	r2, r3
 80058ba:	68bb      	ldr	r3, [r7, #8]
 80058bc:	4313      	orrs	r3, r2
 80058be:	697a      	ldr	r2, [r7, #20]
 80058c0:	4313      	orrs	r3, r2
 80058c2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	697a      	ldr	r2, [r7, #20]
 80058c8:	609a      	str	r2, [r3, #8]
}
 80058ca:	bf00      	nop
 80058cc:	371c      	adds	r7, #28
 80058ce:	46bd      	mov	sp, r7
 80058d0:	bc80      	pop	{r7}
 80058d2:	4770      	bx	lr

080058d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80058d4:	b480      	push	{r7}
 80058d6:	b085      	sub	sp, #20
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
 80058dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80058e4:	2b01      	cmp	r3, #1
 80058e6:	d101      	bne.n	80058ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80058e8:	2302      	movs	r3, #2
 80058ea:	e046      	b.n	800597a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2201      	movs	r2, #1
 80058f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2202      	movs	r2, #2
 80058f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	685b      	ldr	r3, [r3, #4]
 8005902:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	689b      	ldr	r3, [r3, #8]
 800590a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005912:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005914:	683b      	ldr	r3, [r7, #0]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	68fa      	ldr	r2, [r7, #12]
 800591a:	4313      	orrs	r3, r2
 800591c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	68fa      	ldr	r2, [r7, #12]
 8005924:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	4a16      	ldr	r2, [pc, #88]	@ (8005984 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800592c:	4293      	cmp	r3, r2
 800592e:	d00e      	beq.n	800594e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005938:	d009      	beq.n	800594e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	4a12      	ldr	r2, [pc, #72]	@ (8005988 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005940:	4293      	cmp	r3, r2
 8005942:	d004      	beq.n	800594e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	4a10      	ldr	r2, [pc, #64]	@ (800598c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d10c      	bne.n	8005968 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800594e:	68bb      	ldr	r3, [r7, #8]
 8005950:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005954:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	685b      	ldr	r3, [r3, #4]
 800595a:	68ba      	ldr	r2, [r7, #8]
 800595c:	4313      	orrs	r3, r2
 800595e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	68ba      	ldr	r2, [r7, #8]
 8005966:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2201      	movs	r2, #1
 800596c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2200      	movs	r2, #0
 8005974:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005978:	2300      	movs	r3, #0
}
 800597a:	4618      	mov	r0, r3
 800597c:	3714      	adds	r7, #20
 800597e:	46bd      	mov	sp, r7
 8005980:	bc80      	pop	{r7}
 8005982:	4770      	bx	lr
 8005984:	40012c00 	.word	0x40012c00
 8005988:	40000400 	.word	0x40000400
 800598c:	40000800 	.word	0x40000800

08005990 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005990:	b480      	push	{r7}
 8005992:	b083      	sub	sp, #12
 8005994:	af00      	add	r7, sp, #0
 8005996:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005998:	bf00      	nop
 800599a:	370c      	adds	r7, #12
 800599c:	46bd      	mov	sp, r7
 800599e:	bc80      	pop	{r7}
 80059a0:	4770      	bx	lr

080059a2 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80059a2:	b480      	push	{r7}
 80059a4:	b083      	sub	sp, #12
 80059a6:	af00      	add	r7, sp, #0
 80059a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80059aa:	bf00      	nop
 80059ac:	370c      	adds	r7, #12
 80059ae:	46bd      	mov	sp, r7
 80059b0:	bc80      	pop	{r7}
 80059b2:	4770      	bx	lr

080059b4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80059b4:	b580      	push	{r7, lr}
 80059b6:	b082      	sub	sp, #8
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d101      	bne.n	80059c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80059c2:	2301      	movs	r3, #1
 80059c4:	e042      	b.n	8005a4c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80059cc:	b2db      	uxtb	r3, r3
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d106      	bne.n	80059e0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2200      	movs	r2, #0
 80059d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80059da:	6878      	ldr	r0, [r7, #4]
 80059dc:	f7fc fcb2 	bl	8002344 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2224      	movs	r2, #36	@ 0x24
 80059e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	68da      	ldr	r2, [r3, #12]
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80059f6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80059f8:	6878      	ldr	r0, [r7, #4]
 80059fa:	f000 fdaf 	bl	800655c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	691a      	ldr	r2, [r3, #16]
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005a0c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	695a      	ldr	r2, [r3, #20]
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005a1c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	68da      	ldr	r2, [r3, #12]
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005a2c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	2200      	movs	r2, #0
 8005a32:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2220      	movs	r2, #32
 8005a38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2220      	movs	r2, #32
 8005a40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2200      	movs	r2, #0
 8005a48:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005a4a:	2300      	movs	r3, #0
}
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	3708      	adds	r7, #8
 8005a50:	46bd      	mov	sp, r7
 8005a52:	bd80      	pop	{r7, pc}

08005a54 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a54:	b580      	push	{r7, lr}
 8005a56:	b08a      	sub	sp, #40	@ 0x28
 8005a58:	af02      	add	r7, sp, #8
 8005a5a:	60f8      	str	r0, [r7, #12]
 8005a5c:	60b9      	str	r1, [r7, #8]
 8005a5e:	603b      	str	r3, [r7, #0]
 8005a60:	4613      	mov	r3, r2
 8005a62:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005a64:	2300      	movs	r3, #0
 8005a66:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a6e:	b2db      	uxtb	r3, r3
 8005a70:	2b20      	cmp	r3, #32
 8005a72:	d175      	bne.n	8005b60 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005a74:	68bb      	ldr	r3, [r7, #8]
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d002      	beq.n	8005a80 <HAL_UART_Transmit+0x2c>
 8005a7a:	88fb      	ldrh	r3, [r7, #6]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d101      	bne.n	8005a84 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005a80:	2301      	movs	r3, #1
 8005a82:	e06e      	b.n	8005b62 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	2200      	movs	r2, #0
 8005a88:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	2221      	movs	r2, #33	@ 0x21
 8005a8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005a92:	f7fc fcf9 	bl	8002488 <HAL_GetTick>
 8005a96:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	88fa      	ldrh	r2, [r7, #6]
 8005a9c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	88fa      	ldrh	r2, [r7, #6]
 8005aa2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	689b      	ldr	r3, [r3, #8]
 8005aa8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005aac:	d108      	bne.n	8005ac0 <HAL_UART_Transmit+0x6c>
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	691b      	ldr	r3, [r3, #16]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d104      	bne.n	8005ac0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005aba:	68bb      	ldr	r3, [r7, #8]
 8005abc:	61bb      	str	r3, [r7, #24]
 8005abe:	e003      	b.n	8005ac8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005ac0:	68bb      	ldr	r3, [r7, #8]
 8005ac2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005ac8:	e02e      	b.n	8005b28 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	9300      	str	r3, [sp, #0]
 8005ace:	697b      	ldr	r3, [r7, #20]
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	2180      	movs	r1, #128	@ 0x80
 8005ad4:	68f8      	ldr	r0, [r7, #12]
 8005ad6:	f000 fb13 	bl	8006100 <UART_WaitOnFlagUntilTimeout>
 8005ada:	4603      	mov	r3, r0
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d005      	beq.n	8005aec <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	2220      	movs	r2, #32
 8005ae4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005ae8:	2303      	movs	r3, #3
 8005aea:	e03a      	b.n	8005b62 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005aec:	69fb      	ldr	r3, [r7, #28]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d10b      	bne.n	8005b0a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005af2:	69bb      	ldr	r3, [r7, #24]
 8005af4:	881b      	ldrh	r3, [r3, #0]
 8005af6:	461a      	mov	r2, r3
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005b00:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005b02:	69bb      	ldr	r3, [r7, #24]
 8005b04:	3302      	adds	r3, #2
 8005b06:	61bb      	str	r3, [r7, #24]
 8005b08:	e007      	b.n	8005b1a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005b0a:	69fb      	ldr	r3, [r7, #28]
 8005b0c:	781a      	ldrb	r2, [r3, #0]
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005b14:	69fb      	ldr	r3, [r7, #28]
 8005b16:	3301      	adds	r3, #1
 8005b18:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005b1e:	b29b      	uxth	r3, r3
 8005b20:	3b01      	subs	r3, #1
 8005b22:	b29a      	uxth	r2, r3
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005b2c:	b29b      	uxth	r3, r3
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d1cb      	bne.n	8005aca <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	9300      	str	r3, [sp, #0]
 8005b36:	697b      	ldr	r3, [r7, #20]
 8005b38:	2200      	movs	r2, #0
 8005b3a:	2140      	movs	r1, #64	@ 0x40
 8005b3c:	68f8      	ldr	r0, [r7, #12]
 8005b3e:	f000 fadf 	bl	8006100 <UART_WaitOnFlagUntilTimeout>
 8005b42:	4603      	mov	r3, r0
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d005      	beq.n	8005b54 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	2220      	movs	r2, #32
 8005b4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005b50:	2303      	movs	r3, #3
 8005b52:	e006      	b.n	8005b62 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	2220      	movs	r2, #32
 8005b58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	e000      	b.n	8005b62 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005b60:	2302      	movs	r3, #2
  }
}
 8005b62:	4618      	mov	r0, r3
 8005b64:	3720      	adds	r7, #32
 8005b66:	46bd      	mov	sp, r7
 8005b68:	bd80      	pop	{r7, pc}

08005b6a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005b6a:	b580      	push	{r7, lr}
 8005b6c:	b084      	sub	sp, #16
 8005b6e:	af00      	add	r7, sp, #0
 8005b70:	60f8      	str	r0, [r7, #12]
 8005b72:	60b9      	str	r1, [r7, #8]
 8005b74:	4613      	mov	r3, r2
 8005b76:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005b7e:	b2db      	uxtb	r3, r3
 8005b80:	2b20      	cmp	r3, #32
 8005b82:	d112      	bne.n	8005baa <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b84:	68bb      	ldr	r3, [r7, #8]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d002      	beq.n	8005b90 <HAL_UART_Receive_IT+0x26>
 8005b8a:	88fb      	ldrh	r3, [r7, #6]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d101      	bne.n	8005b94 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005b90:	2301      	movs	r3, #1
 8005b92:	e00b      	b.n	8005bac <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	2200      	movs	r2, #0
 8005b98:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005b9a:	88fb      	ldrh	r3, [r7, #6]
 8005b9c:	461a      	mov	r2, r3
 8005b9e:	68b9      	ldr	r1, [r7, #8]
 8005ba0:	68f8      	ldr	r0, [r7, #12]
 8005ba2:	f000 fb06 	bl	80061b2 <UART_Start_Receive_IT>
 8005ba6:	4603      	mov	r3, r0
 8005ba8:	e000      	b.n	8005bac <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005baa:	2302      	movs	r3, #2
  }
}
 8005bac:	4618      	mov	r0, r3
 8005bae:	3710      	adds	r7, #16
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	bd80      	pop	{r7, pc}

08005bb4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	b0ba      	sub	sp, #232	@ 0xe8
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	68db      	ldr	r3, [r3, #12]
 8005bcc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	695b      	ldr	r3, [r3, #20]
 8005bd6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005bda:	2300      	movs	r3, #0
 8005bdc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005be0:	2300      	movs	r3, #0
 8005be2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005be6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005bea:	f003 030f 	and.w	r3, r3, #15
 8005bee:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005bf2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d10f      	bne.n	8005c1a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005bfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005bfe:	f003 0320 	and.w	r3, r3, #32
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d009      	beq.n	8005c1a <HAL_UART_IRQHandler+0x66>
 8005c06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c0a:	f003 0320 	and.w	r3, r3, #32
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d003      	beq.n	8005c1a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005c12:	6878      	ldr	r0, [r7, #4]
 8005c14:	f000 fbe3 	bl	80063de <UART_Receive_IT>
      return;
 8005c18:	e25b      	b.n	80060d2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005c1a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	f000 80de 	beq.w	8005de0 <HAL_UART_IRQHandler+0x22c>
 8005c24:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005c28:	f003 0301 	and.w	r3, r3, #1
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d106      	bne.n	8005c3e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005c30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c34:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	f000 80d1 	beq.w	8005de0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005c3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c42:	f003 0301 	and.w	r3, r3, #1
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d00b      	beq.n	8005c62 <HAL_UART_IRQHandler+0xae>
 8005c4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d005      	beq.n	8005c62 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c5a:	f043 0201 	orr.w	r2, r3, #1
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005c62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c66:	f003 0304 	and.w	r3, r3, #4
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d00b      	beq.n	8005c86 <HAL_UART_IRQHandler+0xd2>
 8005c6e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005c72:	f003 0301 	and.w	r3, r3, #1
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d005      	beq.n	8005c86 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c7e:	f043 0202 	orr.w	r2, r3, #2
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005c86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c8a:	f003 0302 	and.w	r3, r3, #2
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d00b      	beq.n	8005caa <HAL_UART_IRQHandler+0xf6>
 8005c92:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005c96:	f003 0301 	and.w	r3, r3, #1
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d005      	beq.n	8005caa <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ca2:	f043 0204 	orr.w	r2, r3, #4
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005caa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005cae:	f003 0308 	and.w	r3, r3, #8
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d011      	beq.n	8005cda <HAL_UART_IRQHandler+0x126>
 8005cb6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005cba:	f003 0320 	and.w	r3, r3, #32
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d105      	bne.n	8005cce <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005cc2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005cc6:	f003 0301 	and.w	r3, r3, #1
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d005      	beq.n	8005cda <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cd2:	f043 0208 	orr.w	r2, r3, #8
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	f000 81f2 	beq.w	80060c8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005ce4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ce8:	f003 0320 	and.w	r3, r3, #32
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d008      	beq.n	8005d02 <HAL_UART_IRQHandler+0x14e>
 8005cf0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005cf4:	f003 0320 	and.w	r3, r3, #32
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d002      	beq.n	8005d02 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005cfc:	6878      	ldr	r0, [r7, #4]
 8005cfe:	f000 fb6e 	bl	80063de <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	695b      	ldr	r3, [r3, #20]
 8005d08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	bf14      	ite	ne
 8005d10:	2301      	movne	r3, #1
 8005d12:	2300      	moveq	r3, #0
 8005d14:	b2db      	uxtb	r3, r3
 8005d16:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d1e:	f003 0308 	and.w	r3, r3, #8
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d103      	bne.n	8005d2e <HAL_UART_IRQHandler+0x17a>
 8005d26:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d04f      	beq.n	8005dce <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005d2e:	6878      	ldr	r0, [r7, #4]
 8005d30:	f000 fa78 	bl	8006224 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	695b      	ldr	r3, [r3, #20]
 8005d3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d041      	beq.n	8005dc6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	3314      	adds	r3, #20
 8005d48:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d4c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005d50:	e853 3f00 	ldrex	r3, [r3]
 8005d54:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005d58:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005d5c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005d60:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	3314      	adds	r3, #20
 8005d6a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005d6e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005d72:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d76:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005d7a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005d7e:	e841 2300 	strex	r3, r2, [r1]
 8005d82:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005d86:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d1d9      	bne.n	8005d42 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d013      	beq.n	8005dbe <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d9a:	4a7e      	ldr	r2, [pc, #504]	@ (8005f94 <HAL_UART_IRQHandler+0x3e0>)
 8005d9c:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005da2:	4618      	mov	r0, r3
 8005da4:	f7fd f9be 	bl	8003124 <HAL_DMA_Abort_IT>
 8005da8:	4603      	mov	r3, r0
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d016      	beq.n	8005ddc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005db2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005db4:	687a      	ldr	r2, [r7, #4]
 8005db6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005db8:	4610      	mov	r0, r2
 8005dba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005dbc:	e00e      	b.n	8005ddc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005dbe:	6878      	ldr	r0, [r7, #4]
 8005dc0:	f7fc f846 	bl	8001e50 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005dc4:	e00a      	b.n	8005ddc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005dc6:	6878      	ldr	r0, [r7, #4]
 8005dc8:	f7fc f842 	bl	8001e50 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005dcc:	e006      	b.n	8005ddc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005dce:	6878      	ldr	r0, [r7, #4]
 8005dd0:	f7fc f83e 	bl	8001e50 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005dda:	e175      	b.n	80060c8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ddc:	bf00      	nop
    return;
 8005dde:	e173      	b.n	80060c8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005de4:	2b01      	cmp	r3, #1
 8005de6:	f040 814f 	bne.w	8006088 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005dea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005dee:	f003 0310 	and.w	r3, r3, #16
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	f000 8148 	beq.w	8006088 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005df8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005dfc:	f003 0310 	and.w	r3, r3, #16
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	f000 8141 	beq.w	8006088 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005e06:	2300      	movs	r3, #0
 8005e08:	60bb      	str	r3, [r7, #8]
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	60bb      	str	r3, [r7, #8]
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	685b      	ldr	r3, [r3, #4]
 8005e18:	60bb      	str	r3, [r7, #8]
 8005e1a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	695b      	ldr	r3, [r3, #20]
 8005e22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	f000 80b6 	beq.w	8005f98 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	685b      	ldr	r3, [r3, #4]
 8005e34:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005e38:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	f000 8145 	beq.w	80060cc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005e46:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005e4a:	429a      	cmp	r2, r3
 8005e4c:	f080 813e 	bcs.w	80060cc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005e56:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e5c:	699b      	ldr	r3, [r3, #24]
 8005e5e:	2b20      	cmp	r3, #32
 8005e60:	f000 8088 	beq.w	8005f74 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	330c      	adds	r3, #12
 8005e6a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e6e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005e72:	e853 3f00 	ldrex	r3, [r3]
 8005e76:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005e7a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005e7e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005e82:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	330c      	adds	r3, #12
 8005e8c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005e90:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005e94:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e98:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005e9c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005ea0:	e841 2300 	strex	r3, r2, [r1]
 8005ea4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005ea8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d1d9      	bne.n	8005e64 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	3314      	adds	r3, #20
 8005eb6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eb8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005eba:	e853 3f00 	ldrex	r3, [r3]
 8005ebe:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005ec0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005ec2:	f023 0301 	bic.w	r3, r3, #1
 8005ec6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	3314      	adds	r3, #20
 8005ed0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005ed4:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005ed8:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eda:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005edc:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005ee0:	e841 2300 	strex	r3, r2, [r1]
 8005ee4:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005ee6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d1e1      	bne.n	8005eb0 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	3314      	adds	r3, #20
 8005ef2:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ef4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005ef6:	e853 3f00 	ldrex	r3, [r3]
 8005efa:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005efc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005efe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005f02:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	3314      	adds	r3, #20
 8005f0c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005f10:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005f12:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f14:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005f16:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005f18:	e841 2300 	strex	r3, r2, [r1]
 8005f1c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005f1e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d1e3      	bne.n	8005eec <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2220      	movs	r2, #32
 8005f28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2200      	movs	r2, #0
 8005f30:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	330c      	adds	r3, #12
 8005f38:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f3a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f3c:	e853 3f00 	ldrex	r3, [r3]
 8005f40:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005f42:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005f44:	f023 0310 	bic.w	r3, r3, #16
 8005f48:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	330c      	adds	r3, #12
 8005f52:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005f56:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005f58:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f5a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005f5c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005f5e:	e841 2300 	strex	r3, r2, [r1]
 8005f62:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005f64:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d1e3      	bne.n	8005f32 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f6e:	4618      	mov	r0, r3
 8005f70:	f7fd f89d 	bl	80030ae <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2202      	movs	r2, #2
 8005f78:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005f82:	b29b      	uxth	r3, r3
 8005f84:	1ad3      	subs	r3, r2, r3
 8005f86:	b29b      	uxth	r3, r3
 8005f88:	4619      	mov	r1, r3
 8005f8a:	6878      	ldr	r0, [r7, #4]
 8005f8c:	f000 f8ad 	bl	80060ea <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005f90:	e09c      	b.n	80060cc <HAL_UART_IRQHandler+0x518>
 8005f92:	bf00      	nop
 8005f94:	080062e9 	.word	0x080062e9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005fa0:	b29b      	uxth	r3, r3
 8005fa2:	1ad3      	subs	r3, r2, r3
 8005fa4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005fac:	b29b      	uxth	r3, r3
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	f000 808e 	beq.w	80060d0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005fb4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	f000 8089 	beq.w	80060d0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	330c      	adds	r3, #12
 8005fc4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fc8:	e853 3f00 	ldrex	r3, [r3]
 8005fcc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005fce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fd0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005fd4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	330c      	adds	r3, #12
 8005fde:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005fe2:	647a      	str	r2, [r7, #68]	@ 0x44
 8005fe4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fe6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005fe8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005fea:	e841 2300 	strex	r3, r2, [r1]
 8005fee:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005ff0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d1e3      	bne.n	8005fbe <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	3314      	adds	r3, #20
 8005ffc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006000:	e853 3f00 	ldrex	r3, [r3]
 8006004:	623b      	str	r3, [r7, #32]
   return(result);
 8006006:	6a3b      	ldr	r3, [r7, #32]
 8006008:	f023 0301 	bic.w	r3, r3, #1
 800600c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	3314      	adds	r3, #20
 8006016:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800601a:	633a      	str	r2, [r7, #48]	@ 0x30
 800601c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800601e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006020:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006022:	e841 2300 	strex	r3, r2, [r1]
 8006026:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006028:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800602a:	2b00      	cmp	r3, #0
 800602c:	d1e3      	bne.n	8005ff6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	2220      	movs	r2, #32
 8006032:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2200      	movs	r2, #0
 800603a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	330c      	adds	r3, #12
 8006042:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006044:	693b      	ldr	r3, [r7, #16]
 8006046:	e853 3f00 	ldrex	r3, [r3]
 800604a:	60fb      	str	r3, [r7, #12]
   return(result);
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	f023 0310 	bic.w	r3, r3, #16
 8006052:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	330c      	adds	r3, #12
 800605c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006060:	61fa      	str	r2, [r7, #28]
 8006062:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006064:	69b9      	ldr	r1, [r7, #24]
 8006066:	69fa      	ldr	r2, [r7, #28]
 8006068:	e841 2300 	strex	r3, r2, [r1]
 800606c:	617b      	str	r3, [r7, #20]
   return(result);
 800606e:	697b      	ldr	r3, [r7, #20]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d1e3      	bne.n	800603c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2202      	movs	r2, #2
 8006078:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800607a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800607e:	4619      	mov	r1, r3
 8006080:	6878      	ldr	r0, [r7, #4]
 8006082:	f000 f832 	bl	80060ea <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006086:	e023      	b.n	80060d0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006088:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800608c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006090:	2b00      	cmp	r3, #0
 8006092:	d009      	beq.n	80060a8 <HAL_UART_IRQHandler+0x4f4>
 8006094:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006098:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800609c:	2b00      	cmp	r3, #0
 800609e:	d003      	beq.n	80060a8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80060a0:	6878      	ldr	r0, [r7, #4]
 80060a2:	f000 f935 	bl	8006310 <UART_Transmit_IT>
    return;
 80060a6:	e014      	b.n	80060d2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80060a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80060ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d00e      	beq.n	80060d2 <HAL_UART_IRQHandler+0x51e>
 80060b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80060b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d008      	beq.n	80060d2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80060c0:	6878      	ldr	r0, [r7, #4]
 80060c2:	f000 f974 	bl	80063ae <UART_EndTransmit_IT>
    return;
 80060c6:	e004      	b.n	80060d2 <HAL_UART_IRQHandler+0x51e>
    return;
 80060c8:	bf00      	nop
 80060ca:	e002      	b.n	80060d2 <HAL_UART_IRQHandler+0x51e>
      return;
 80060cc:	bf00      	nop
 80060ce:	e000      	b.n	80060d2 <HAL_UART_IRQHandler+0x51e>
      return;
 80060d0:	bf00      	nop
  }
}
 80060d2:	37e8      	adds	r7, #232	@ 0xe8
 80060d4:	46bd      	mov	sp, r7
 80060d6:	bd80      	pop	{r7, pc}

080060d8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80060d8:	b480      	push	{r7}
 80060da:	b083      	sub	sp, #12
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80060e0:	bf00      	nop
 80060e2:	370c      	adds	r7, #12
 80060e4:	46bd      	mov	sp, r7
 80060e6:	bc80      	pop	{r7}
 80060e8:	4770      	bx	lr

080060ea <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80060ea:	b480      	push	{r7}
 80060ec:	b083      	sub	sp, #12
 80060ee:	af00      	add	r7, sp, #0
 80060f0:	6078      	str	r0, [r7, #4]
 80060f2:	460b      	mov	r3, r1
 80060f4:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80060f6:	bf00      	nop
 80060f8:	370c      	adds	r7, #12
 80060fa:	46bd      	mov	sp, r7
 80060fc:	bc80      	pop	{r7}
 80060fe:	4770      	bx	lr

08006100 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006100:	b580      	push	{r7, lr}
 8006102:	b086      	sub	sp, #24
 8006104:	af00      	add	r7, sp, #0
 8006106:	60f8      	str	r0, [r7, #12]
 8006108:	60b9      	str	r1, [r7, #8]
 800610a:	603b      	str	r3, [r7, #0]
 800610c:	4613      	mov	r3, r2
 800610e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006110:	e03b      	b.n	800618a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006112:	6a3b      	ldr	r3, [r7, #32]
 8006114:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006118:	d037      	beq.n	800618a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800611a:	f7fc f9b5 	bl	8002488 <HAL_GetTick>
 800611e:	4602      	mov	r2, r0
 8006120:	683b      	ldr	r3, [r7, #0]
 8006122:	1ad3      	subs	r3, r2, r3
 8006124:	6a3a      	ldr	r2, [r7, #32]
 8006126:	429a      	cmp	r2, r3
 8006128:	d302      	bcc.n	8006130 <UART_WaitOnFlagUntilTimeout+0x30>
 800612a:	6a3b      	ldr	r3, [r7, #32]
 800612c:	2b00      	cmp	r3, #0
 800612e:	d101      	bne.n	8006134 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006130:	2303      	movs	r3, #3
 8006132:	e03a      	b.n	80061aa <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	68db      	ldr	r3, [r3, #12]
 800613a:	f003 0304 	and.w	r3, r3, #4
 800613e:	2b00      	cmp	r3, #0
 8006140:	d023      	beq.n	800618a <UART_WaitOnFlagUntilTimeout+0x8a>
 8006142:	68bb      	ldr	r3, [r7, #8]
 8006144:	2b80      	cmp	r3, #128	@ 0x80
 8006146:	d020      	beq.n	800618a <UART_WaitOnFlagUntilTimeout+0x8a>
 8006148:	68bb      	ldr	r3, [r7, #8]
 800614a:	2b40      	cmp	r3, #64	@ 0x40
 800614c:	d01d      	beq.n	800618a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f003 0308 	and.w	r3, r3, #8
 8006158:	2b08      	cmp	r3, #8
 800615a:	d116      	bne.n	800618a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800615c:	2300      	movs	r3, #0
 800615e:	617b      	str	r3, [r7, #20]
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	617b      	str	r3, [r7, #20]
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	685b      	ldr	r3, [r3, #4]
 800616e:	617b      	str	r3, [r7, #20]
 8006170:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006172:	68f8      	ldr	r0, [r7, #12]
 8006174:	f000 f856 	bl	8006224 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	2208      	movs	r2, #8
 800617c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	2200      	movs	r2, #0
 8006182:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006186:	2301      	movs	r3, #1
 8006188:	e00f      	b.n	80061aa <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	681a      	ldr	r2, [r3, #0]
 8006190:	68bb      	ldr	r3, [r7, #8]
 8006192:	4013      	ands	r3, r2
 8006194:	68ba      	ldr	r2, [r7, #8]
 8006196:	429a      	cmp	r2, r3
 8006198:	bf0c      	ite	eq
 800619a:	2301      	moveq	r3, #1
 800619c:	2300      	movne	r3, #0
 800619e:	b2db      	uxtb	r3, r3
 80061a0:	461a      	mov	r2, r3
 80061a2:	79fb      	ldrb	r3, [r7, #7]
 80061a4:	429a      	cmp	r2, r3
 80061a6:	d0b4      	beq.n	8006112 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80061a8:	2300      	movs	r3, #0
}
 80061aa:	4618      	mov	r0, r3
 80061ac:	3718      	adds	r7, #24
 80061ae:	46bd      	mov	sp, r7
 80061b0:	bd80      	pop	{r7, pc}

080061b2 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80061b2:	b480      	push	{r7}
 80061b4:	b085      	sub	sp, #20
 80061b6:	af00      	add	r7, sp, #0
 80061b8:	60f8      	str	r0, [r7, #12]
 80061ba:	60b9      	str	r1, [r7, #8]
 80061bc:	4613      	mov	r3, r2
 80061be:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	68ba      	ldr	r2, [r7, #8]
 80061c4:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	88fa      	ldrh	r2, [r7, #6]
 80061ca:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	88fa      	ldrh	r2, [r7, #6]
 80061d0:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	2200      	movs	r2, #0
 80061d6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	2222      	movs	r2, #34	@ 0x22
 80061dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	691b      	ldr	r3, [r3, #16]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d007      	beq.n	80061f8 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	68da      	ldr	r2, [r3, #12]
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80061f6:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	695a      	ldr	r2, [r3, #20]
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f042 0201 	orr.w	r2, r2, #1
 8006206:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	68da      	ldr	r2, [r3, #12]
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f042 0220 	orr.w	r2, r2, #32
 8006216:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006218:	2300      	movs	r3, #0
}
 800621a:	4618      	mov	r0, r3
 800621c:	3714      	adds	r7, #20
 800621e:	46bd      	mov	sp, r7
 8006220:	bc80      	pop	{r7}
 8006222:	4770      	bx	lr

08006224 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006224:	b480      	push	{r7}
 8006226:	b095      	sub	sp, #84	@ 0x54
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	330c      	adds	r3, #12
 8006232:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006234:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006236:	e853 3f00 	ldrex	r3, [r3]
 800623a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800623c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800623e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006242:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	330c      	adds	r3, #12
 800624a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800624c:	643a      	str	r2, [r7, #64]	@ 0x40
 800624e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006250:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006252:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006254:	e841 2300 	strex	r3, r2, [r1]
 8006258:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800625a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800625c:	2b00      	cmp	r3, #0
 800625e:	d1e5      	bne.n	800622c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	3314      	adds	r3, #20
 8006266:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006268:	6a3b      	ldr	r3, [r7, #32]
 800626a:	e853 3f00 	ldrex	r3, [r3]
 800626e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006270:	69fb      	ldr	r3, [r7, #28]
 8006272:	f023 0301 	bic.w	r3, r3, #1
 8006276:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	3314      	adds	r3, #20
 800627e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006280:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006282:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006284:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006286:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006288:	e841 2300 	strex	r3, r2, [r1]
 800628c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800628e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006290:	2b00      	cmp	r3, #0
 8006292:	d1e5      	bne.n	8006260 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006298:	2b01      	cmp	r3, #1
 800629a:	d119      	bne.n	80062d0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	330c      	adds	r3, #12
 80062a2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	e853 3f00 	ldrex	r3, [r3]
 80062aa:	60bb      	str	r3, [r7, #8]
   return(result);
 80062ac:	68bb      	ldr	r3, [r7, #8]
 80062ae:	f023 0310 	bic.w	r3, r3, #16
 80062b2:	647b      	str	r3, [r7, #68]	@ 0x44
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	330c      	adds	r3, #12
 80062ba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80062bc:	61ba      	str	r2, [r7, #24]
 80062be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062c0:	6979      	ldr	r1, [r7, #20]
 80062c2:	69ba      	ldr	r2, [r7, #24]
 80062c4:	e841 2300 	strex	r3, r2, [r1]
 80062c8:	613b      	str	r3, [r7, #16]
   return(result);
 80062ca:	693b      	ldr	r3, [r7, #16]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d1e5      	bne.n	800629c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2220      	movs	r2, #32
 80062d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2200      	movs	r2, #0
 80062dc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80062de:	bf00      	nop
 80062e0:	3754      	adds	r7, #84	@ 0x54
 80062e2:	46bd      	mov	sp, r7
 80062e4:	bc80      	pop	{r7}
 80062e6:	4770      	bx	lr

080062e8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b084      	sub	sp, #16
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062f4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	2200      	movs	r2, #0
 80062fa:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	2200      	movs	r2, #0
 8006300:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006302:	68f8      	ldr	r0, [r7, #12]
 8006304:	f7fb fda4 	bl	8001e50 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006308:	bf00      	nop
 800630a:	3710      	adds	r7, #16
 800630c:	46bd      	mov	sp, r7
 800630e:	bd80      	pop	{r7, pc}

08006310 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006310:	b480      	push	{r7}
 8006312:	b085      	sub	sp, #20
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800631e:	b2db      	uxtb	r3, r3
 8006320:	2b21      	cmp	r3, #33	@ 0x21
 8006322:	d13e      	bne.n	80063a2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	689b      	ldr	r3, [r3, #8]
 8006328:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800632c:	d114      	bne.n	8006358 <UART_Transmit_IT+0x48>
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	691b      	ldr	r3, [r3, #16]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d110      	bne.n	8006358 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6a1b      	ldr	r3, [r3, #32]
 800633a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	881b      	ldrh	r3, [r3, #0]
 8006340:	461a      	mov	r2, r3
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800634a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	6a1b      	ldr	r3, [r3, #32]
 8006350:	1c9a      	adds	r2, r3, #2
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	621a      	str	r2, [r3, #32]
 8006356:	e008      	b.n	800636a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	6a1b      	ldr	r3, [r3, #32]
 800635c:	1c59      	adds	r1, r3, #1
 800635e:	687a      	ldr	r2, [r7, #4]
 8006360:	6211      	str	r1, [r2, #32]
 8006362:	781a      	ldrb	r2, [r3, #0]
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800636e:	b29b      	uxth	r3, r3
 8006370:	3b01      	subs	r3, #1
 8006372:	b29b      	uxth	r3, r3
 8006374:	687a      	ldr	r2, [r7, #4]
 8006376:	4619      	mov	r1, r3
 8006378:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800637a:	2b00      	cmp	r3, #0
 800637c:	d10f      	bne.n	800639e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	68da      	ldr	r2, [r3, #12]
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800638c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	68da      	ldr	r2, [r3, #12]
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800639c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800639e:	2300      	movs	r3, #0
 80063a0:	e000      	b.n	80063a4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80063a2:	2302      	movs	r3, #2
  }
}
 80063a4:	4618      	mov	r0, r3
 80063a6:	3714      	adds	r7, #20
 80063a8:	46bd      	mov	sp, r7
 80063aa:	bc80      	pop	{r7}
 80063ac:	4770      	bx	lr

080063ae <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80063ae:	b580      	push	{r7, lr}
 80063b0:	b082      	sub	sp, #8
 80063b2:	af00      	add	r7, sp, #0
 80063b4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	68da      	ldr	r2, [r3, #12]
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80063c4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	2220      	movs	r2, #32
 80063ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80063ce:	6878      	ldr	r0, [r7, #4]
 80063d0:	f7ff fe82 	bl	80060d8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80063d4:	2300      	movs	r3, #0
}
 80063d6:	4618      	mov	r0, r3
 80063d8:	3708      	adds	r7, #8
 80063da:	46bd      	mov	sp, r7
 80063dc:	bd80      	pop	{r7, pc}

080063de <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80063de:	b580      	push	{r7, lr}
 80063e0:	b08c      	sub	sp, #48	@ 0x30
 80063e2:	af00      	add	r7, sp, #0
 80063e4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80063ec:	b2db      	uxtb	r3, r3
 80063ee:	2b22      	cmp	r3, #34	@ 0x22
 80063f0:	f040 80ae 	bne.w	8006550 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	689b      	ldr	r3, [r3, #8]
 80063f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80063fc:	d117      	bne.n	800642e <UART_Receive_IT+0x50>
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	691b      	ldr	r3, [r3, #16]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d113      	bne.n	800642e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006406:	2300      	movs	r3, #0
 8006408:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800640e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	685b      	ldr	r3, [r3, #4]
 8006416:	b29b      	uxth	r3, r3
 8006418:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800641c:	b29a      	uxth	r2, r3
 800641e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006420:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006426:	1c9a      	adds	r2, r3, #2
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	629a      	str	r2, [r3, #40]	@ 0x28
 800642c:	e026      	b.n	800647c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006432:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8006434:	2300      	movs	r3, #0
 8006436:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	689b      	ldr	r3, [r3, #8]
 800643c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006440:	d007      	beq.n	8006452 <UART_Receive_IT+0x74>
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	689b      	ldr	r3, [r3, #8]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d10a      	bne.n	8006460 <UART_Receive_IT+0x82>
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	691b      	ldr	r3, [r3, #16]
 800644e:	2b00      	cmp	r3, #0
 8006450:	d106      	bne.n	8006460 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	685b      	ldr	r3, [r3, #4]
 8006458:	b2da      	uxtb	r2, r3
 800645a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800645c:	701a      	strb	r2, [r3, #0]
 800645e:	e008      	b.n	8006472 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	685b      	ldr	r3, [r3, #4]
 8006466:	b2db      	uxtb	r3, r3
 8006468:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800646c:	b2da      	uxtb	r2, r3
 800646e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006470:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006476:	1c5a      	adds	r2, r3, #1
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006480:	b29b      	uxth	r3, r3
 8006482:	3b01      	subs	r3, #1
 8006484:	b29b      	uxth	r3, r3
 8006486:	687a      	ldr	r2, [r7, #4]
 8006488:	4619      	mov	r1, r3
 800648a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800648c:	2b00      	cmp	r3, #0
 800648e:	d15d      	bne.n	800654c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	68da      	ldr	r2, [r3, #12]
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f022 0220 	bic.w	r2, r2, #32
 800649e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	68da      	ldr	r2, [r3, #12]
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80064ae:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	695a      	ldr	r2, [r3, #20]
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f022 0201 	bic.w	r2, r2, #1
 80064be:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2220      	movs	r2, #32
 80064c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2200      	movs	r2, #0
 80064cc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064d2:	2b01      	cmp	r3, #1
 80064d4:	d135      	bne.n	8006542 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	2200      	movs	r2, #0
 80064da:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	330c      	adds	r3, #12
 80064e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064e4:	697b      	ldr	r3, [r7, #20]
 80064e6:	e853 3f00 	ldrex	r3, [r3]
 80064ea:	613b      	str	r3, [r7, #16]
   return(result);
 80064ec:	693b      	ldr	r3, [r7, #16]
 80064ee:	f023 0310 	bic.w	r3, r3, #16
 80064f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	330c      	adds	r3, #12
 80064fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80064fc:	623a      	str	r2, [r7, #32]
 80064fe:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006500:	69f9      	ldr	r1, [r7, #28]
 8006502:	6a3a      	ldr	r2, [r7, #32]
 8006504:	e841 2300 	strex	r3, r2, [r1]
 8006508:	61bb      	str	r3, [r7, #24]
   return(result);
 800650a:	69bb      	ldr	r3, [r7, #24]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d1e5      	bne.n	80064dc <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	f003 0310 	and.w	r3, r3, #16
 800651a:	2b10      	cmp	r3, #16
 800651c:	d10a      	bne.n	8006534 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800651e:	2300      	movs	r3, #0
 8006520:	60fb      	str	r3, [r7, #12]
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	60fb      	str	r3, [r7, #12]
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	685b      	ldr	r3, [r3, #4]
 8006530:	60fb      	str	r3, [r7, #12]
 8006532:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006538:	4619      	mov	r1, r3
 800653a:	6878      	ldr	r0, [r7, #4]
 800653c:	f7ff fdd5 	bl	80060ea <HAL_UARTEx_RxEventCallback>
 8006540:	e002      	b.n	8006548 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006542:	6878      	ldr	r0, [r7, #4]
 8006544:	f7fb fc4c 	bl	8001de0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006548:	2300      	movs	r3, #0
 800654a:	e002      	b.n	8006552 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800654c:	2300      	movs	r3, #0
 800654e:	e000      	b.n	8006552 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006550:	2302      	movs	r3, #2
  }
}
 8006552:	4618      	mov	r0, r3
 8006554:	3730      	adds	r7, #48	@ 0x30
 8006556:	46bd      	mov	sp, r7
 8006558:	bd80      	pop	{r7, pc}
	...

0800655c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800655c:	b580      	push	{r7, lr}
 800655e:	b084      	sub	sp, #16
 8006560:	af00      	add	r7, sp, #0
 8006562:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	691b      	ldr	r3, [r3, #16]
 800656a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	68da      	ldr	r2, [r3, #12]
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	430a      	orrs	r2, r1
 8006578:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	689a      	ldr	r2, [r3, #8]
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	691b      	ldr	r3, [r3, #16]
 8006582:	431a      	orrs	r2, r3
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	695b      	ldr	r3, [r3, #20]
 8006588:	4313      	orrs	r3, r2
 800658a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	68db      	ldr	r3, [r3, #12]
 8006592:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8006596:	f023 030c 	bic.w	r3, r3, #12
 800659a:	687a      	ldr	r2, [r7, #4]
 800659c:	6812      	ldr	r2, [r2, #0]
 800659e:	68b9      	ldr	r1, [r7, #8]
 80065a0:	430b      	orrs	r3, r1
 80065a2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	695b      	ldr	r3, [r3, #20]
 80065aa:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	699a      	ldr	r2, [r3, #24]
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	430a      	orrs	r2, r1
 80065b8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	4a2c      	ldr	r2, [pc, #176]	@ (8006670 <UART_SetConfig+0x114>)
 80065c0:	4293      	cmp	r3, r2
 80065c2:	d103      	bne.n	80065cc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80065c4:	f7fe fbec 	bl	8004da0 <HAL_RCC_GetPCLK2Freq>
 80065c8:	60f8      	str	r0, [r7, #12]
 80065ca:	e002      	b.n	80065d2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80065cc:	f7fe fbd4 	bl	8004d78 <HAL_RCC_GetPCLK1Freq>
 80065d0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80065d2:	68fa      	ldr	r2, [r7, #12]
 80065d4:	4613      	mov	r3, r2
 80065d6:	009b      	lsls	r3, r3, #2
 80065d8:	4413      	add	r3, r2
 80065da:	009a      	lsls	r2, r3, #2
 80065dc:	441a      	add	r2, r3
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	685b      	ldr	r3, [r3, #4]
 80065e2:	009b      	lsls	r3, r3, #2
 80065e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80065e8:	4a22      	ldr	r2, [pc, #136]	@ (8006674 <UART_SetConfig+0x118>)
 80065ea:	fba2 2303 	umull	r2, r3, r2, r3
 80065ee:	095b      	lsrs	r3, r3, #5
 80065f0:	0119      	lsls	r1, r3, #4
 80065f2:	68fa      	ldr	r2, [r7, #12]
 80065f4:	4613      	mov	r3, r2
 80065f6:	009b      	lsls	r3, r3, #2
 80065f8:	4413      	add	r3, r2
 80065fa:	009a      	lsls	r2, r3, #2
 80065fc:	441a      	add	r2, r3
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	685b      	ldr	r3, [r3, #4]
 8006602:	009b      	lsls	r3, r3, #2
 8006604:	fbb2 f2f3 	udiv	r2, r2, r3
 8006608:	4b1a      	ldr	r3, [pc, #104]	@ (8006674 <UART_SetConfig+0x118>)
 800660a:	fba3 0302 	umull	r0, r3, r3, r2
 800660e:	095b      	lsrs	r3, r3, #5
 8006610:	2064      	movs	r0, #100	@ 0x64
 8006612:	fb00 f303 	mul.w	r3, r0, r3
 8006616:	1ad3      	subs	r3, r2, r3
 8006618:	011b      	lsls	r3, r3, #4
 800661a:	3332      	adds	r3, #50	@ 0x32
 800661c:	4a15      	ldr	r2, [pc, #84]	@ (8006674 <UART_SetConfig+0x118>)
 800661e:	fba2 2303 	umull	r2, r3, r2, r3
 8006622:	095b      	lsrs	r3, r3, #5
 8006624:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006628:	4419      	add	r1, r3
 800662a:	68fa      	ldr	r2, [r7, #12]
 800662c:	4613      	mov	r3, r2
 800662e:	009b      	lsls	r3, r3, #2
 8006630:	4413      	add	r3, r2
 8006632:	009a      	lsls	r2, r3, #2
 8006634:	441a      	add	r2, r3
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	685b      	ldr	r3, [r3, #4]
 800663a:	009b      	lsls	r3, r3, #2
 800663c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006640:	4b0c      	ldr	r3, [pc, #48]	@ (8006674 <UART_SetConfig+0x118>)
 8006642:	fba3 0302 	umull	r0, r3, r3, r2
 8006646:	095b      	lsrs	r3, r3, #5
 8006648:	2064      	movs	r0, #100	@ 0x64
 800664a:	fb00 f303 	mul.w	r3, r0, r3
 800664e:	1ad3      	subs	r3, r2, r3
 8006650:	011b      	lsls	r3, r3, #4
 8006652:	3332      	adds	r3, #50	@ 0x32
 8006654:	4a07      	ldr	r2, [pc, #28]	@ (8006674 <UART_SetConfig+0x118>)
 8006656:	fba2 2303 	umull	r2, r3, r2, r3
 800665a:	095b      	lsrs	r3, r3, #5
 800665c:	f003 020f 	and.w	r2, r3, #15
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	440a      	add	r2, r1
 8006666:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006668:	bf00      	nop
 800666a:	3710      	adds	r7, #16
 800666c:	46bd      	mov	sp, r7
 800666e:	bd80      	pop	{r7, pc}
 8006670:	40013800 	.word	0x40013800
 8006674:	51eb851f 	.word	0x51eb851f

08006678 <__NVIC_SetPriority>:
{
 8006678:	b480      	push	{r7}
 800667a:	b083      	sub	sp, #12
 800667c:	af00      	add	r7, sp, #0
 800667e:	4603      	mov	r3, r0
 8006680:	6039      	str	r1, [r7, #0]
 8006682:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006684:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006688:	2b00      	cmp	r3, #0
 800668a:	db0a      	blt.n	80066a2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800668c:	683b      	ldr	r3, [r7, #0]
 800668e:	b2da      	uxtb	r2, r3
 8006690:	490c      	ldr	r1, [pc, #48]	@ (80066c4 <__NVIC_SetPriority+0x4c>)
 8006692:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006696:	0112      	lsls	r2, r2, #4
 8006698:	b2d2      	uxtb	r2, r2
 800669a:	440b      	add	r3, r1
 800669c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80066a0:	e00a      	b.n	80066b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80066a2:	683b      	ldr	r3, [r7, #0]
 80066a4:	b2da      	uxtb	r2, r3
 80066a6:	4908      	ldr	r1, [pc, #32]	@ (80066c8 <__NVIC_SetPriority+0x50>)
 80066a8:	79fb      	ldrb	r3, [r7, #7]
 80066aa:	f003 030f 	and.w	r3, r3, #15
 80066ae:	3b04      	subs	r3, #4
 80066b0:	0112      	lsls	r2, r2, #4
 80066b2:	b2d2      	uxtb	r2, r2
 80066b4:	440b      	add	r3, r1
 80066b6:	761a      	strb	r2, [r3, #24]
}
 80066b8:	bf00      	nop
 80066ba:	370c      	adds	r7, #12
 80066bc:	46bd      	mov	sp, r7
 80066be:	bc80      	pop	{r7}
 80066c0:	4770      	bx	lr
 80066c2:	bf00      	nop
 80066c4:	e000e100 	.word	0xe000e100
 80066c8:	e000ed00 	.word	0xe000ed00

080066cc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80066cc:	b580      	push	{r7, lr}
 80066ce:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80066d0:	4b05      	ldr	r3, [pc, #20]	@ (80066e8 <SysTick_Handler+0x1c>)
 80066d2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80066d4:	f002 ffbc 	bl	8009650 <xTaskGetSchedulerState>
 80066d8:	4603      	mov	r3, r0
 80066da:	2b01      	cmp	r3, #1
 80066dc:	d001      	beq.n	80066e2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80066de:	f003 fe9b 	bl	800a418 <xPortSysTickHandler>
  }
}
 80066e2:	bf00      	nop
 80066e4:	bd80      	pop	{r7, pc}
 80066e6:	bf00      	nop
 80066e8:	e000e010 	.word	0xe000e010

080066ec <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80066ec:	b580      	push	{r7, lr}
 80066ee:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80066f0:	2100      	movs	r1, #0
 80066f2:	f06f 0004 	mvn.w	r0, #4
 80066f6:	f7ff ffbf 	bl	8006678 <__NVIC_SetPriority>
#endif
}
 80066fa:	bf00      	nop
 80066fc:	bd80      	pop	{r7, pc}
	...

08006700 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006700:	b480      	push	{r7}
 8006702:	b083      	sub	sp, #12
 8006704:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006706:	f3ef 8305 	mrs	r3, IPSR
 800670a:	603b      	str	r3, [r7, #0]
  return(result);
 800670c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800670e:	2b00      	cmp	r3, #0
 8006710:	d003      	beq.n	800671a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006712:	f06f 0305 	mvn.w	r3, #5
 8006716:	607b      	str	r3, [r7, #4]
 8006718:	e00c      	b.n	8006734 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800671a:	4b09      	ldr	r3, [pc, #36]	@ (8006740 <osKernelInitialize+0x40>)
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	2b00      	cmp	r3, #0
 8006720:	d105      	bne.n	800672e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006722:	4b07      	ldr	r3, [pc, #28]	@ (8006740 <osKernelInitialize+0x40>)
 8006724:	2201      	movs	r2, #1
 8006726:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006728:	2300      	movs	r3, #0
 800672a:	607b      	str	r3, [r7, #4]
 800672c:	e002      	b.n	8006734 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800672e:	f04f 33ff 	mov.w	r3, #4294967295
 8006732:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006734:	687b      	ldr	r3, [r7, #4]
}
 8006736:	4618      	mov	r0, r3
 8006738:	370c      	adds	r7, #12
 800673a:	46bd      	mov	sp, r7
 800673c:	bc80      	pop	{r7}
 800673e:	4770      	bx	lr
 8006740:	20000394 	.word	0x20000394

08006744 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006744:	b580      	push	{r7, lr}
 8006746:	b082      	sub	sp, #8
 8006748:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800674a:	f3ef 8305 	mrs	r3, IPSR
 800674e:	603b      	str	r3, [r7, #0]
  return(result);
 8006750:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006752:	2b00      	cmp	r3, #0
 8006754:	d003      	beq.n	800675e <osKernelStart+0x1a>
    stat = osErrorISR;
 8006756:	f06f 0305 	mvn.w	r3, #5
 800675a:	607b      	str	r3, [r7, #4]
 800675c:	e010      	b.n	8006780 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800675e:	4b0b      	ldr	r3, [pc, #44]	@ (800678c <osKernelStart+0x48>)
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	2b01      	cmp	r3, #1
 8006764:	d109      	bne.n	800677a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006766:	f7ff ffc1 	bl	80066ec <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800676a:	4b08      	ldr	r3, [pc, #32]	@ (800678c <osKernelStart+0x48>)
 800676c:	2202      	movs	r2, #2
 800676e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006770:	f002 fa4c 	bl	8008c0c <vTaskStartScheduler>
      stat = osOK;
 8006774:	2300      	movs	r3, #0
 8006776:	607b      	str	r3, [r7, #4]
 8006778:	e002      	b.n	8006780 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800677a:	f04f 33ff 	mov.w	r3, #4294967295
 800677e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006780:	687b      	ldr	r3, [r7, #4]
}
 8006782:	4618      	mov	r0, r3
 8006784:	3708      	adds	r7, #8
 8006786:	46bd      	mov	sp, r7
 8006788:	bd80      	pop	{r7, pc}
 800678a:	bf00      	nop
 800678c:	20000394 	.word	0x20000394

08006790 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8006790:	b580      	push	{r7, lr}
 8006792:	b082      	sub	sp, #8
 8006794:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006796:	f3ef 8305 	mrs	r3, IPSR
 800679a:	603b      	str	r3, [r7, #0]
  return(result);
 800679c:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d003      	beq.n	80067aa <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 80067a2:	f002 fb5d 	bl	8008e60 <xTaskGetTickCountFromISR>
 80067a6:	6078      	str	r0, [r7, #4]
 80067a8:	e002      	b.n	80067b0 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 80067aa:	f002 fb4b 	bl	8008e44 <xTaskGetTickCount>
 80067ae:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 80067b0:	687b      	ldr	r3, [r7, #4]
}
 80067b2:	4618      	mov	r0, r3
 80067b4:	3708      	adds	r7, #8
 80067b6:	46bd      	mov	sp, r7
 80067b8:	bd80      	pop	{r7, pc}

080067ba <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80067ba:	b580      	push	{r7, lr}
 80067bc:	b08e      	sub	sp, #56	@ 0x38
 80067be:	af04      	add	r7, sp, #16
 80067c0:	60f8      	str	r0, [r7, #12]
 80067c2:	60b9      	str	r1, [r7, #8]
 80067c4:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80067c6:	2300      	movs	r3, #0
 80067c8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80067ca:	f3ef 8305 	mrs	r3, IPSR
 80067ce:	617b      	str	r3, [r7, #20]
  return(result);
 80067d0:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d17e      	bne.n	80068d4 <osThreadNew+0x11a>
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d07b      	beq.n	80068d4 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80067dc:	2380      	movs	r3, #128	@ 0x80
 80067de:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80067e0:	2318      	movs	r3, #24
 80067e2:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80067e4:	2300      	movs	r3, #0
 80067e6:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80067e8:	f04f 33ff 	mov.w	r3, #4294967295
 80067ec:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d045      	beq.n	8006880 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d002      	beq.n	8006802 <osThreadNew+0x48>
        name = attr->name;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	699b      	ldr	r3, [r3, #24]
 8006806:	2b00      	cmp	r3, #0
 8006808:	d002      	beq.n	8006810 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	699b      	ldr	r3, [r3, #24]
 800680e:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006810:	69fb      	ldr	r3, [r7, #28]
 8006812:	2b00      	cmp	r3, #0
 8006814:	d008      	beq.n	8006828 <osThreadNew+0x6e>
 8006816:	69fb      	ldr	r3, [r7, #28]
 8006818:	2b38      	cmp	r3, #56	@ 0x38
 800681a:	d805      	bhi.n	8006828 <osThreadNew+0x6e>
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	685b      	ldr	r3, [r3, #4]
 8006820:	f003 0301 	and.w	r3, r3, #1
 8006824:	2b00      	cmp	r3, #0
 8006826:	d001      	beq.n	800682c <osThreadNew+0x72>
        return (NULL);
 8006828:	2300      	movs	r3, #0
 800682a:	e054      	b.n	80068d6 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	695b      	ldr	r3, [r3, #20]
 8006830:	2b00      	cmp	r3, #0
 8006832:	d003      	beq.n	800683c <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	695b      	ldr	r3, [r3, #20]
 8006838:	089b      	lsrs	r3, r3, #2
 800683a:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	689b      	ldr	r3, [r3, #8]
 8006840:	2b00      	cmp	r3, #0
 8006842:	d00e      	beq.n	8006862 <osThreadNew+0xa8>
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	68db      	ldr	r3, [r3, #12]
 8006848:	2ba7      	cmp	r3, #167	@ 0xa7
 800684a:	d90a      	bls.n	8006862 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006850:	2b00      	cmp	r3, #0
 8006852:	d006      	beq.n	8006862 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	695b      	ldr	r3, [r3, #20]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d002      	beq.n	8006862 <osThreadNew+0xa8>
        mem = 1;
 800685c:	2301      	movs	r3, #1
 800685e:	61bb      	str	r3, [r7, #24]
 8006860:	e010      	b.n	8006884 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	689b      	ldr	r3, [r3, #8]
 8006866:	2b00      	cmp	r3, #0
 8006868:	d10c      	bne.n	8006884 <osThreadNew+0xca>
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	68db      	ldr	r3, [r3, #12]
 800686e:	2b00      	cmp	r3, #0
 8006870:	d108      	bne.n	8006884 <osThreadNew+0xca>
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	691b      	ldr	r3, [r3, #16]
 8006876:	2b00      	cmp	r3, #0
 8006878:	d104      	bne.n	8006884 <osThreadNew+0xca>
          mem = 0;
 800687a:	2300      	movs	r3, #0
 800687c:	61bb      	str	r3, [r7, #24]
 800687e:	e001      	b.n	8006884 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006880:	2300      	movs	r3, #0
 8006882:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006884:	69bb      	ldr	r3, [r7, #24]
 8006886:	2b01      	cmp	r3, #1
 8006888:	d110      	bne.n	80068ac <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800688e:	687a      	ldr	r2, [r7, #4]
 8006890:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006892:	9202      	str	r2, [sp, #8]
 8006894:	9301      	str	r3, [sp, #4]
 8006896:	69fb      	ldr	r3, [r7, #28]
 8006898:	9300      	str	r3, [sp, #0]
 800689a:	68bb      	ldr	r3, [r7, #8]
 800689c:	6a3a      	ldr	r2, [r7, #32]
 800689e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80068a0:	68f8      	ldr	r0, [r7, #12]
 80068a2:	f001 fe37 	bl	8008514 <xTaskCreateStatic>
 80068a6:	4603      	mov	r3, r0
 80068a8:	613b      	str	r3, [r7, #16]
 80068aa:	e013      	b.n	80068d4 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80068ac:	69bb      	ldr	r3, [r7, #24]
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d110      	bne.n	80068d4 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80068b2:	6a3b      	ldr	r3, [r7, #32]
 80068b4:	b29a      	uxth	r2, r3
 80068b6:	f107 0310 	add.w	r3, r7, #16
 80068ba:	9301      	str	r3, [sp, #4]
 80068bc:	69fb      	ldr	r3, [r7, #28]
 80068be:	9300      	str	r3, [sp, #0]
 80068c0:	68bb      	ldr	r3, [r7, #8]
 80068c2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80068c4:	68f8      	ldr	r0, [r7, #12]
 80068c6:	f001 fe85 	bl	80085d4 <xTaskCreate>
 80068ca:	4603      	mov	r3, r0
 80068cc:	2b01      	cmp	r3, #1
 80068ce:	d001      	beq.n	80068d4 <osThreadNew+0x11a>
            hTask = NULL;
 80068d0:	2300      	movs	r3, #0
 80068d2:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80068d4:	693b      	ldr	r3, [r7, #16]
}
 80068d6:	4618      	mov	r0, r3
 80068d8:	3728      	adds	r7, #40	@ 0x28
 80068da:	46bd      	mov	sp, r7
 80068dc:	bd80      	pop	{r7, pc}

080068de <osThreadSuspend>:

  return (stat);
}

#if (configUSE_OS2_THREAD_SUSPEND_RESUME == 1)
osStatus_t osThreadSuspend (osThreadId_t thread_id) {
 80068de:	b580      	push	{r7, lr}
 80068e0:	b086      	sub	sp, #24
 80068e2:	af00      	add	r7, sp, #0
 80068e4:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80068ea:	f3ef 8305 	mrs	r3, IPSR
 80068ee:	60fb      	str	r3, [r7, #12]
  return(result);
 80068f0:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d003      	beq.n	80068fe <osThreadSuspend+0x20>
    stat = osErrorISR;
 80068f6:	f06f 0305 	mvn.w	r3, #5
 80068fa:	617b      	str	r3, [r7, #20]
 80068fc:	e00b      	b.n	8006916 <osThreadSuspend+0x38>
  }
  else if (hTask == NULL) {
 80068fe:	693b      	ldr	r3, [r7, #16]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d103      	bne.n	800690c <osThreadSuspend+0x2e>
    stat = osErrorParameter;
 8006904:	f06f 0303 	mvn.w	r3, #3
 8006908:	617b      	str	r3, [r7, #20]
 800690a:	e004      	b.n	8006916 <osThreadSuspend+0x38>
  }
  else {
    stat = osOK;
 800690c:	2300      	movs	r3, #0
 800690e:	617b      	str	r3, [r7, #20]
    vTaskSuspend (hTask);
 8006910:	6938      	ldr	r0, [r7, #16]
 8006912:	f002 f873 	bl	80089fc <vTaskSuspend>
  }

  return (stat);
 8006916:	697b      	ldr	r3, [r7, #20]
}
 8006918:	4618      	mov	r0, r3
 800691a:	3718      	adds	r7, #24
 800691c:	46bd      	mov	sp, r7
 800691e:	bd80      	pop	{r7, pc}

08006920 <osThreadResume>:

osStatus_t osThreadResume (osThreadId_t thread_id) {
 8006920:	b580      	push	{r7, lr}
 8006922:	b086      	sub	sp, #24
 8006924:	af00      	add	r7, sp, #0
 8006926:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800692c:	f3ef 8305 	mrs	r3, IPSR
 8006930:	60fb      	str	r3, [r7, #12]
  return(result);
 8006932:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006934:	2b00      	cmp	r3, #0
 8006936:	d003      	beq.n	8006940 <osThreadResume+0x20>
    stat = osErrorISR;
 8006938:	f06f 0305 	mvn.w	r3, #5
 800693c:	617b      	str	r3, [r7, #20]
 800693e:	e00b      	b.n	8006958 <osThreadResume+0x38>
  }
  else if (hTask == NULL) {
 8006940:	693b      	ldr	r3, [r7, #16]
 8006942:	2b00      	cmp	r3, #0
 8006944:	d103      	bne.n	800694e <osThreadResume+0x2e>
    stat = osErrorParameter;
 8006946:	f06f 0303 	mvn.w	r3, #3
 800694a:	617b      	str	r3, [r7, #20]
 800694c:	e004      	b.n	8006958 <osThreadResume+0x38>
  }
  else {
    stat = osOK;
 800694e:	2300      	movs	r3, #0
 8006950:	617b      	str	r3, [r7, #20]
    vTaskResume (hTask);
 8006952:	6938      	ldr	r0, [r7, #16]
 8006954:	f002 f8fa 	bl	8008b4c <vTaskResume>
  }

  return (stat);
 8006958:	697b      	ldr	r3, [r7, #20]
}
 800695a:	4618      	mov	r0, r3
 800695c:	3718      	adds	r7, #24
 800695e:	46bd      	mov	sp, r7
 8006960:	bd80      	pop	{r7, pc}

08006962 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006962:	b580      	push	{r7, lr}
 8006964:	b084      	sub	sp, #16
 8006966:	af00      	add	r7, sp, #0
 8006968:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800696a:	f3ef 8305 	mrs	r3, IPSR
 800696e:	60bb      	str	r3, [r7, #8]
  return(result);
 8006970:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006972:	2b00      	cmp	r3, #0
 8006974:	d003      	beq.n	800697e <osDelay+0x1c>
    stat = osErrorISR;
 8006976:	f06f 0305 	mvn.w	r3, #5
 800697a:	60fb      	str	r3, [r7, #12]
 800697c:	e007      	b.n	800698e <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800697e:	2300      	movs	r3, #0
 8006980:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	2b00      	cmp	r3, #0
 8006986:	d002      	beq.n	800698e <osDelay+0x2c>
      vTaskDelay(ticks);
 8006988:	6878      	ldr	r0, [r7, #4]
 800698a:	f002 f801 	bl	8008990 <vTaskDelay>
    }
  }

  return (stat);
 800698e:	68fb      	ldr	r3, [r7, #12]
}
 8006990:	4618      	mov	r0, r3
 8006992:	3710      	adds	r7, #16
 8006994:	46bd      	mov	sp, r7
 8006996:	bd80      	pop	{r7, pc}

08006998 <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 8006998:	b580      	push	{r7, lr}
 800699a:	b086      	sub	sp, #24
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80069a0:	f3ef 8305 	mrs	r3, IPSR
 80069a4:	60fb      	str	r3, [r7, #12]
  return(result);
 80069a6:	68fb      	ldr	r3, [r7, #12]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d003      	beq.n	80069b4 <osDelayUntil+0x1c>
    stat = osErrorISR;
 80069ac:	f06f 0305 	mvn.w	r3, #5
 80069b0:	617b      	str	r3, [r7, #20]
 80069b2:	e019      	b.n	80069e8 <osDelayUntil+0x50>
  }
  else {
    stat = osOK;
 80069b4:	2300      	movs	r3, #0
 80069b6:	617b      	str	r3, [r7, #20]
    tcnt = xTaskGetTickCount();
 80069b8:	f002 fa44 	bl	8008e44 <xTaskGetTickCount>
 80069bc:	4603      	mov	r3, r0
 80069be:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 80069c0:	68bb      	ldr	r3, [r7, #8]
 80069c2:	687a      	ldr	r2, [r7, #4]
 80069c4:	1ad3      	subs	r3, r2, r3
 80069c6:	613b      	str	r3, [r7, #16]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 80069c8:	693b      	ldr	r3, [r7, #16]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d009      	beq.n	80069e2 <osDelayUntil+0x4a>
 80069ce:	693b      	ldr	r3, [r7, #16]
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	db06      	blt.n	80069e2 <osDelayUntil+0x4a>
      vTaskDelayUntil (&tcnt, delay);
 80069d4:	f107 0308 	add.w	r3, r7, #8
 80069d8:	6939      	ldr	r1, [r7, #16]
 80069da:	4618      	mov	r0, r3
 80069dc:	f001 ff58 	bl	8008890 <vTaskDelayUntil>
 80069e0:	e002      	b.n	80069e8 <osDelayUntil+0x50>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 80069e2:	f06f 0303 	mvn.w	r3, #3
 80069e6:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 80069e8:	697b      	ldr	r3, [r7, #20]
}
 80069ea:	4618      	mov	r0, r3
 80069ec:	3718      	adds	r7, #24
 80069ee:	46bd      	mov	sp, r7
 80069f0:	bd80      	pop	{r7, pc}

080069f2 <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 80069f2:	b580      	push	{r7, lr}
 80069f4:	b086      	sub	sp, #24
 80069f6:	af00      	add	r7, sp, #0
 80069f8:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 80069fa:	2300      	movs	r3, #0
 80069fc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80069fe:	f3ef 8305 	mrs	r3, IPSR
 8006a02:	60fb      	str	r3, [r7, #12]
  return(result);
 8006a04:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d12d      	bne.n	8006a66 <osEventFlagsNew+0x74>
    mem = -1;
 8006a0a:	f04f 33ff 	mov.w	r3, #4294967295
 8006a0e:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d015      	beq.n	8006a42 <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	689b      	ldr	r3, [r3, #8]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d006      	beq.n	8006a2c <osEventFlagsNew+0x3a>
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	68db      	ldr	r3, [r3, #12]
 8006a22:	2b1f      	cmp	r3, #31
 8006a24:	d902      	bls.n	8006a2c <osEventFlagsNew+0x3a>
        mem = 1;
 8006a26:	2301      	movs	r3, #1
 8006a28:	613b      	str	r3, [r7, #16]
 8006a2a:	e00c      	b.n	8006a46 <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	689b      	ldr	r3, [r3, #8]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d108      	bne.n	8006a46 <osEventFlagsNew+0x54>
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	68db      	ldr	r3, [r3, #12]
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d104      	bne.n	8006a46 <osEventFlagsNew+0x54>
          mem = 0;
 8006a3c:	2300      	movs	r3, #0
 8006a3e:	613b      	str	r3, [r7, #16]
 8006a40:	e001      	b.n	8006a46 <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 8006a42:	2300      	movs	r3, #0
 8006a44:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 8006a46:	693b      	ldr	r3, [r7, #16]
 8006a48:	2b01      	cmp	r3, #1
 8006a4a:	d106      	bne.n	8006a5a <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	689b      	ldr	r3, [r3, #8]
 8006a50:	4618      	mov	r0, r3
 8006a52:	f000 fb25 	bl	80070a0 <xEventGroupCreateStatic>
 8006a56:	6178      	str	r0, [r7, #20]
 8006a58:	e005      	b.n	8006a66 <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 8006a5a:	693b      	ldr	r3, [r7, #16]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d102      	bne.n	8006a66 <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 8006a60:	f000 fb57 	bl	8007112 <xEventGroupCreate>
 8006a64:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8006a66:	697b      	ldr	r3, [r7, #20]
}
 8006a68:	4618      	mov	r0, r3
 8006a6a:	3718      	adds	r7, #24
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	bd80      	pop	{r7, pc}

08006a70 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b086      	sub	sp, #24
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
 8006a78:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8006a7e:	693b      	ldr	r3, [r7, #16]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d003      	beq.n	8006a8c <osEventFlagsSet+0x1c>
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006a8a:	d303      	bcc.n	8006a94 <osEventFlagsSet+0x24>
    rflags = (uint32_t)osErrorParameter;
 8006a8c:	f06f 0303 	mvn.w	r3, #3
 8006a90:	617b      	str	r3, [r7, #20]
 8006a92:	e028      	b.n	8006ae6 <osEventFlagsSet+0x76>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006a94:	f3ef 8305 	mrs	r3, IPSR
 8006a98:	60fb      	str	r3, [r7, #12]
  return(result);
 8006a9a:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d01d      	beq.n	8006adc <osEventFlagsSet+0x6c>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 8006aa0:	2300      	movs	r3, #0
 8006aa2:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8006aa4:	f107 0308 	add.w	r3, r7, #8
 8006aa8:	461a      	mov	r2, r3
 8006aaa:	6839      	ldr	r1, [r7, #0]
 8006aac:	6938      	ldr	r0, [r7, #16]
 8006aae:	f000 fcd7 	bl	8007460 <xEventGroupSetBitsFromISR>
 8006ab2:	4603      	mov	r3, r0
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d103      	bne.n	8006ac0 <osEventFlagsSet+0x50>
      rflags = (uint32_t)osErrorResource;
 8006ab8:	f06f 0302 	mvn.w	r3, #2
 8006abc:	617b      	str	r3, [r7, #20]
 8006abe:	e012      	b.n	8006ae6 <osEventFlagsSet+0x76>
    } else {
      rflags = flags;
 8006ac0:	683b      	ldr	r3, [r7, #0]
 8006ac2:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 8006ac4:	68bb      	ldr	r3, [r7, #8]
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d00d      	beq.n	8006ae6 <osEventFlagsSet+0x76>
 8006aca:	4b09      	ldr	r3, [pc, #36]	@ (8006af0 <osEventFlagsSet+0x80>)
 8006acc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006ad0:	601a      	str	r2, [r3, #0]
 8006ad2:	f3bf 8f4f 	dsb	sy
 8006ad6:	f3bf 8f6f 	isb	sy
 8006ada:	e004      	b.n	8006ae6 <osEventFlagsSet+0x76>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 8006adc:	6839      	ldr	r1, [r7, #0]
 8006ade:	6938      	ldr	r0, [r7, #16]
 8006ae0:	f000 fc04 	bl	80072ec <xEventGroupSetBits>
 8006ae4:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8006ae6:	697b      	ldr	r3, [r7, #20]
}
 8006ae8:	4618      	mov	r0, r3
 8006aea:	3718      	adds	r7, #24
 8006aec:	46bd      	mov	sp, r7
 8006aee:	bd80      	pop	{r7, pc}
 8006af0:	e000ed04 	.word	0xe000ed04

08006af4 <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 8006af4:	b580      	push	{r7, lr}
 8006af6:	b08c      	sub	sp, #48	@ 0x30
 8006af8:	af02      	add	r7, sp, #8
 8006afa:	60f8      	str	r0, [r7, #12]
 8006afc:	60b9      	str	r1, [r7, #8]
 8006afe:	607a      	str	r2, [r7, #4]
 8006b00:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8006b06:	69bb      	ldr	r3, [r7, #24]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d003      	beq.n	8006b14 <osEventFlagsWait+0x20>
 8006b0c:	68bb      	ldr	r3, [r7, #8]
 8006b0e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006b12:	d303      	bcc.n	8006b1c <osEventFlagsWait+0x28>
    rflags = (uint32_t)osErrorParameter;
 8006b14:	f06f 0303 	mvn.w	r3, #3
 8006b18:	61fb      	str	r3, [r7, #28]
 8006b1a:	e04b      	b.n	8006bb4 <osEventFlagsWait+0xc0>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006b1c:	f3ef 8305 	mrs	r3, IPSR
 8006b20:	617b      	str	r3, [r7, #20]
  return(result);
 8006b22:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d003      	beq.n	8006b30 <osEventFlagsWait+0x3c>
    rflags = (uint32_t)osErrorISR;
 8006b28:	f06f 0305 	mvn.w	r3, #5
 8006b2c:	61fb      	str	r3, [r7, #28]
 8006b2e:	e041      	b.n	8006bb4 <osEventFlagsWait+0xc0>
  }
  else {
    if (options & osFlagsWaitAll) {
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	f003 0301 	and.w	r3, r3, #1
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d002      	beq.n	8006b40 <osEventFlagsWait+0x4c>
      wait_all = pdTRUE;
 8006b3a:	2301      	movs	r3, #1
 8006b3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b3e:	e001      	b.n	8006b44 <osEventFlagsWait+0x50>
    } else {
      wait_all = pdFAIL;
 8006b40:	2300      	movs	r3, #0
 8006b42:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    if (options & osFlagsNoClear) {
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	f003 0302 	and.w	r3, r3, #2
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d002      	beq.n	8006b54 <osEventFlagsWait+0x60>
      exit_clr = pdFAIL;
 8006b4e:	2300      	movs	r3, #0
 8006b50:	623b      	str	r3, [r7, #32]
 8006b52:	e001      	b.n	8006b58 <osEventFlagsWait+0x64>
    } else {
      exit_clr = pdTRUE;
 8006b54:	2301      	movs	r3, #1
 8006b56:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	9300      	str	r3, [sp, #0]
 8006b5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b5e:	6a3a      	ldr	r2, [r7, #32]
 8006b60:	68b9      	ldr	r1, [r7, #8]
 8006b62:	69b8      	ldr	r0, [r7, #24]
 8006b64:	f000 faf0 	bl	8007148 <xEventGroupWaitBits>
 8006b68:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	f003 0301 	and.w	r3, r3, #1
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d010      	beq.n	8006b96 <osEventFlagsWait+0xa2>
      if ((flags & rflags) != flags) {
 8006b74:	68ba      	ldr	r2, [r7, #8]
 8006b76:	69fb      	ldr	r3, [r7, #28]
 8006b78:	4013      	ands	r3, r2
 8006b7a:	68ba      	ldr	r2, [r7, #8]
 8006b7c:	429a      	cmp	r2, r3
 8006b7e:	d019      	beq.n	8006bb4 <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 8006b80:	683b      	ldr	r3, [r7, #0]
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d003      	beq.n	8006b8e <osEventFlagsWait+0x9a>
          rflags = (uint32_t)osErrorTimeout;
 8006b86:	f06f 0301 	mvn.w	r3, #1
 8006b8a:	61fb      	str	r3, [r7, #28]
 8006b8c:	e012      	b.n	8006bb4 <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 8006b8e:	f06f 0302 	mvn.w	r3, #2
 8006b92:	61fb      	str	r3, [r7, #28]
 8006b94:	e00e      	b.n	8006bb4 <osEventFlagsWait+0xc0>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 8006b96:	68ba      	ldr	r2, [r7, #8]
 8006b98:	69fb      	ldr	r3, [r7, #28]
 8006b9a:	4013      	ands	r3, r2
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d109      	bne.n	8006bb4 <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d003      	beq.n	8006bae <osEventFlagsWait+0xba>
          rflags = (uint32_t)osErrorTimeout;
 8006ba6:	f06f 0301 	mvn.w	r3, #1
 8006baa:	61fb      	str	r3, [r7, #28]
 8006bac:	e002      	b.n	8006bb4 <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 8006bae:	f06f 0302 	mvn.w	r3, #2
 8006bb2:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 8006bb4:	69fb      	ldr	r3, [r7, #28]
}
 8006bb6:	4618      	mov	r0, r3
 8006bb8:	3728      	adds	r7, #40	@ 0x28
 8006bba:	46bd      	mov	sp, r7
 8006bbc:	bd80      	pop	{r7, pc}

08006bbe <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8006bbe:	b580      	push	{r7, lr}
 8006bc0:	b088      	sub	sp, #32
 8006bc2:	af00      	add	r7, sp, #0
 8006bc4:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006bca:	f3ef 8305 	mrs	r3, IPSR
 8006bce:	60bb      	str	r3, [r7, #8]
  return(result);
 8006bd0:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d174      	bne.n	8006cc0 <osMutexNew+0x102>
    if (attr != NULL) {
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d003      	beq.n	8006be4 <osMutexNew+0x26>
      type = attr->attr_bits;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	685b      	ldr	r3, [r3, #4]
 8006be0:	61bb      	str	r3, [r7, #24]
 8006be2:	e001      	b.n	8006be8 <osMutexNew+0x2a>
    } else {
      type = 0U;
 8006be4:	2300      	movs	r3, #0
 8006be6:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8006be8:	69bb      	ldr	r3, [r7, #24]
 8006bea:	f003 0301 	and.w	r3, r3, #1
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d002      	beq.n	8006bf8 <osMutexNew+0x3a>
      rmtx = 1U;
 8006bf2:	2301      	movs	r3, #1
 8006bf4:	617b      	str	r3, [r7, #20]
 8006bf6:	e001      	b.n	8006bfc <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8006bf8:	2300      	movs	r3, #0
 8006bfa:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8006bfc:	69bb      	ldr	r3, [r7, #24]
 8006bfe:	f003 0308 	and.w	r3, r3, #8
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d15c      	bne.n	8006cc0 <osMutexNew+0x102>
      mem = -1;
 8006c06:	f04f 33ff 	mov.w	r3, #4294967295
 8006c0a:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d015      	beq.n	8006c3e <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	689b      	ldr	r3, [r3, #8]
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d006      	beq.n	8006c28 <osMutexNew+0x6a>
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	68db      	ldr	r3, [r3, #12]
 8006c1e:	2b4f      	cmp	r3, #79	@ 0x4f
 8006c20:	d902      	bls.n	8006c28 <osMutexNew+0x6a>
          mem = 1;
 8006c22:	2301      	movs	r3, #1
 8006c24:	613b      	str	r3, [r7, #16]
 8006c26:	e00c      	b.n	8006c42 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	689b      	ldr	r3, [r3, #8]
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d108      	bne.n	8006c42 <osMutexNew+0x84>
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	68db      	ldr	r3, [r3, #12]
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d104      	bne.n	8006c42 <osMutexNew+0x84>
            mem = 0;
 8006c38:	2300      	movs	r3, #0
 8006c3a:	613b      	str	r3, [r7, #16]
 8006c3c:	e001      	b.n	8006c42 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8006c3e:	2300      	movs	r3, #0
 8006c40:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8006c42:	693b      	ldr	r3, [r7, #16]
 8006c44:	2b01      	cmp	r3, #1
 8006c46:	d112      	bne.n	8006c6e <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8006c48:	697b      	ldr	r3, [r7, #20]
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d007      	beq.n	8006c5e <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	689b      	ldr	r3, [r3, #8]
 8006c52:	4619      	mov	r1, r3
 8006c54:	2004      	movs	r0, #4
 8006c56:	f000 fe3e 	bl	80078d6 <xQueueCreateMutexStatic>
 8006c5a:	61f8      	str	r0, [r7, #28]
 8006c5c:	e016      	b.n	8006c8c <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	689b      	ldr	r3, [r3, #8]
 8006c62:	4619      	mov	r1, r3
 8006c64:	2001      	movs	r0, #1
 8006c66:	f000 fe36 	bl	80078d6 <xQueueCreateMutexStatic>
 8006c6a:	61f8      	str	r0, [r7, #28]
 8006c6c:	e00e      	b.n	8006c8c <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8006c6e:	693b      	ldr	r3, [r7, #16]
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d10b      	bne.n	8006c8c <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8006c74:	697b      	ldr	r3, [r7, #20]
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d004      	beq.n	8006c84 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8006c7a:	2004      	movs	r0, #4
 8006c7c:	f000 fe13 	bl	80078a6 <xQueueCreateMutex>
 8006c80:	61f8      	str	r0, [r7, #28]
 8006c82:	e003      	b.n	8006c8c <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8006c84:	2001      	movs	r0, #1
 8006c86:	f000 fe0e 	bl	80078a6 <xQueueCreateMutex>
 8006c8a:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8006c8c:	69fb      	ldr	r3, [r7, #28]
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d00c      	beq.n	8006cac <osMutexNew+0xee>
        if (attr != NULL) {
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d003      	beq.n	8006ca0 <osMutexNew+0xe2>
          name = attr->name;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	60fb      	str	r3, [r7, #12]
 8006c9e:	e001      	b.n	8006ca4 <osMutexNew+0xe6>
        } else {
          name = NULL;
 8006ca0:	2300      	movs	r3, #0
 8006ca2:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8006ca4:	68f9      	ldr	r1, [r7, #12]
 8006ca6:	69f8      	ldr	r0, [r7, #28]
 8006ca8:	f001 fbd8 	bl	800845c <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8006cac:	69fb      	ldr	r3, [r7, #28]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d006      	beq.n	8006cc0 <osMutexNew+0x102>
 8006cb2:	697b      	ldr	r3, [r7, #20]
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d003      	beq.n	8006cc0 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8006cb8:	69fb      	ldr	r3, [r7, #28]
 8006cba:	f043 0301 	orr.w	r3, r3, #1
 8006cbe:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8006cc0:	69fb      	ldr	r3, [r7, #28]
}
 8006cc2:	4618      	mov	r0, r3
 8006cc4:	3720      	adds	r7, #32
 8006cc6:	46bd      	mov	sp, r7
 8006cc8:	bd80      	pop	{r7, pc}

08006cca <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8006cca:	b580      	push	{r7, lr}
 8006ccc:	b086      	sub	sp, #24
 8006cce:	af00      	add	r7, sp, #0
 8006cd0:	6078      	str	r0, [r7, #4]
 8006cd2:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	f023 0301 	bic.w	r3, r3, #1
 8006cda:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	f003 0301 	and.w	r3, r3, #1
 8006ce2:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006ce8:	f3ef 8305 	mrs	r3, IPSR
 8006cec:	60bb      	str	r3, [r7, #8]
  return(result);
 8006cee:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d003      	beq.n	8006cfc <osMutexAcquire+0x32>
    stat = osErrorISR;
 8006cf4:	f06f 0305 	mvn.w	r3, #5
 8006cf8:	617b      	str	r3, [r7, #20]
 8006cfa:	e02c      	b.n	8006d56 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8006cfc:	693b      	ldr	r3, [r7, #16]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d103      	bne.n	8006d0a <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8006d02:	f06f 0303 	mvn.w	r3, #3
 8006d06:	617b      	str	r3, [r7, #20]
 8006d08:	e025      	b.n	8006d56 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d011      	beq.n	8006d34 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8006d10:	6839      	ldr	r1, [r7, #0]
 8006d12:	6938      	ldr	r0, [r7, #16]
 8006d14:	f000 fe2f 	bl	8007976 <xQueueTakeMutexRecursive>
 8006d18:	4603      	mov	r3, r0
 8006d1a:	2b01      	cmp	r3, #1
 8006d1c:	d01b      	beq.n	8006d56 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8006d1e:	683b      	ldr	r3, [r7, #0]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d003      	beq.n	8006d2c <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8006d24:	f06f 0301 	mvn.w	r3, #1
 8006d28:	617b      	str	r3, [r7, #20]
 8006d2a:	e014      	b.n	8006d56 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8006d2c:	f06f 0302 	mvn.w	r3, #2
 8006d30:	617b      	str	r3, [r7, #20]
 8006d32:	e010      	b.n	8006d56 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8006d34:	6839      	ldr	r1, [r7, #0]
 8006d36:	6938      	ldr	r0, [r7, #16]
 8006d38:	f001 f8d6 	bl	8007ee8 <xQueueSemaphoreTake>
 8006d3c:	4603      	mov	r3, r0
 8006d3e:	2b01      	cmp	r3, #1
 8006d40:	d009      	beq.n	8006d56 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8006d42:	683b      	ldr	r3, [r7, #0]
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d003      	beq.n	8006d50 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8006d48:	f06f 0301 	mvn.w	r3, #1
 8006d4c:	617b      	str	r3, [r7, #20]
 8006d4e:	e002      	b.n	8006d56 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8006d50:	f06f 0302 	mvn.w	r3, #2
 8006d54:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8006d56:	697b      	ldr	r3, [r7, #20]
}
 8006d58:	4618      	mov	r0, r3
 8006d5a:	3718      	adds	r7, #24
 8006d5c:	46bd      	mov	sp, r7
 8006d5e:	bd80      	pop	{r7, pc}

08006d60 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8006d60:	b580      	push	{r7, lr}
 8006d62:	b086      	sub	sp, #24
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	f023 0301 	bic.w	r3, r3, #1
 8006d6e:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	f003 0301 	and.w	r3, r3, #1
 8006d76:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8006d78:	2300      	movs	r3, #0
 8006d7a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006d7c:	f3ef 8305 	mrs	r3, IPSR
 8006d80:	60bb      	str	r3, [r7, #8]
  return(result);
 8006d82:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d003      	beq.n	8006d90 <osMutexRelease+0x30>
    stat = osErrorISR;
 8006d88:	f06f 0305 	mvn.w	r3, #5
 8006d8c:	617b      	str	r3, [r7, #20]
 8006d8e:	e01f      	b.n	8006dd0 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8006d90:	693b      	ldr	r3, [r7, #16]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d103      	bne.n	8006d9e <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8006d96:	f06f 0303 	mvn.w	r3, #3
 8006d9a:	617b      	str	r3, [r7, #20]
 8006d9c:	e018      	b.n	8006dd0 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d009      	beq.n	8006db8 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8006da4:	6938      	ldr	r0, [r7, #16]
 8006da6:	f000 fdb1 	bl	800790c <xQueueGiveMutexRecursive>
 8006daa:	4603      	mov	r3, r0
 8006dac:	2b01      	cmp	r3, #1
 8006dae:	d00f      	beq.n	8006dd0 <osMutexRelease+0x70>
        stat = osErrorResource;
 8006db0:	f06f 0302 	mvn.w	r3, #2
 8006db4:	617b      	str	r3, [r7, #20]
 8006db6:	e00b      	b.n	8006dd0 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8006db8:	2300      	movs	r3, #0
 8006dba:	2200      	movs	r2, #0
 8006dbc:	2100      	movs	r1, #0
 8006dbe:	6938      	ldr	r0, [r7, #16]
 8006dc0:	f000 fe10 	bl	80079e4 <xQueueGenericSend>
 8006dc4:	4603      	mov	r3, r0
 8006dc6:	2b01      	cmp	r3, #1
 8006dc8:	d002      	beq.n	8006dd0 <osMutexRelease+0x70>
        stat = osErrorResource;
 8006dca:	f06f 0302 	mvn.w	r3, #2
 8006dce:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8006dd0:	697b      	ldr	r3, [r7, #20]
}
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	3718      	adds	r7, #24
 8006dd6:	46bd      	mov	sp, r7
 8006dd8:	bd80      	pop	{r7, pc}

08006dda <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8006dda:	b580      	push	{r7, lr}
 8006ddc:	b08a      	sub	sp, #40	@ 0x28
 8006dde:	af02      	add	r7, sp, #8
 8006de0:	60f8      	str	r0, [r7, #12]
 8006de2:	60b9      	str	r1, [r7, #8]
 8006de4:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8006de6:	2300      	movs	r3, #0
 8006de8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006dea:	f3ef 8305 	mrs	r3, IPSR
 8006dee:	613b      	str	r3, [r7, #16]
  return(result);
 8006df0:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d15f      	bne.n	8006eb6 <osMessageQueueNew+0xdc>
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d05c      	beq.n	8006eb6 <osMessageQueueNew+0xdc>
 8006dfc:	68bb      	ldr	r3, [r7, #8]
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d059      	beq.n	8006eb6 <osMessageQueueNew+0xdc>
    mem = -1;
 8006e02:	f04f 33ff 	mov.w	r3, #4294967295
 8006e06:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d029      	beq.n	8006e62 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	689b      	ldr	r3, [r3, #8]
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d012      	beq.n	8006e3c <osMessageQueueNew+0x62>
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	68db      	ldr	r3, [r3, #12]
 8006e1a:	2b4f      	cmp	r3, #79	@ 0x4f
 8006e1c:	d90e      	bls.n	8006e3c <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d00a      	beq.n	8006e3c <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	695a      	ldr	r2, [r3, #20]
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	68b9      	ldr	r1, [r7, #8]
 8006e2e:	fb01 f303 	mul.w	r3, r1, r3
 8006e32:	429a      	cmp	r2, r3
 8006e34:	d302      	bcc.n	8006e3c <osMessageQueueNew+0x62>
        mem = 1;
 8006e36:	2301      	movs	r3, #1
 8006e38:	61bb      	str	r3, [r7, #24]
 8006e3a:	e014      	b.n	8006e66 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	689b      	ldr	r3, [r3, #8]
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d110      	bne.n	8006e66 <osMessageQueueNew+0x8c>
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	68db      	ldr	r3, [r3, #12]
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d10c      	bne.n	8006e66 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d108      	bne.n	8006e66 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	695b      	ldr	r3, [r3, #20]
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d104      	bne.n	8006e66 <osMessageQueueNew+0x8c>
          mem = 0;
 8006e5c:	2300      	movs	r3, #0
 8006e5e:	61bb      	str	r3, [r7, #24]
 8006e60:	e001      	b.n	8006e66 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8006e62:	2300      	movs	r3, #0
 8006e64:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006e66:	69bb      	ldr	r3, [r7, #24]
 8006e68:	2b01      	cmp	r3, #1
 8006e6a:	d10b      	bne.n	8006e84 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	691a      	ldr	r2, [r3, #16]
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	689b      	ldr	r3, [r3, #8]
 8006e74:	2100      	movs	r1, #0
 8006e76:	9100      	str	r1, [sp, #0]
 8006e78:	68b9      	ldr	r1, [r7, #8]
 8006e7a:	68f8      	ldr	r0, [r7, #12]
 8006e7c:	f000 fc1e 	bl	80076bc <xQueueGenericCreateStatic>
 8006e80:	61f8      	str	r0, [r7, #28]
 8006e82:	e008      	b.n	8006e96 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8006e84:	69bb      	ldr	r3, [r7, #24]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d105      	bne.n	8006e96 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	68b9      	ldr	r1, [r7, #8]
 8006e8e:	68f8      	ldr	r0, [r7, #12]
 8006e90:	f000 fc91 	bl	80077b6 <xQueueGenericCreate>
 8006e94:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8006e96:	69fb      	ldr	r3, [r7, #28]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d00c      	beq.n	8006eb6 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d003      	beq.n	8006eaa <osMessageQueueNew+0xd0>
        name = attr->name;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	617b      	str	r3, [r7, #20]
 8006ea8:	e001      	b.n	8006eae <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8006eaa:	2300      	movs	r3, #0
 8006eac:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8006eae:	6979      	ldr	r1, [r7, #20]
 8006eb0:	69f8      	ldr	r0, [r7, #28]
 8006eb2:	f001 fad3 	bl	800845c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8006eb6:	69fb      	ldr	r3, [r7, #28]
}
 8006eb8:	4618      	mov	r0, r3
 8006eba:	3720      	adds	r7, #32
 8006ebc:	46bd      	mov	sp, r7
 8006ebe:	bd80      	pop	{r7, pc}

08006ec0 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b088      	sub	sp, #32
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	60f8      	str	r0, [r7, #12]
 8006ec8:	60b9      	str	r1, [r7, #8]
 8006eca:	603b      	str	r3, [r7, #0]
 8006ecc:	4613      	mov	r3, r2
 8006ece:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8006ed4:	2300      	movs	r3, #0
 8006ed6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006ed8:	f3ef 8305 	mrs	r3, IPSR
 8006edc:	617b      	str	r3, [r7, #20]
  return(result);
 8006ede:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d028      	beq.n	8006f36 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8006ee4:	69bb      	ldr	r3, [r7, #24]
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d005      	beq.n	8006ef6 <osMessageQueuePut+0x36>
 8006eea:	68bb      	ldr	r3, [r7, #8]
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d002      	beq.n	8006ef6 <osMessageQueuePut+0x36>
 8006ef0:	683b      	ldr	r3, [r7, #0]
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d003      	beq.n	8006efe <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8006ef6:	f06f 0303 	mvn.w	r3, #3
 8006efa:	61fb      	str	r3, [r7, #28]
 8006efc:	e038      	b.n	8006f70 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8006efe:	2300      	movs	r3, #0
 8006f00:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8006f02:	f107 0210 	add.w	r2, r7, #16
 8006f06:	2300      	movs	r3, #0
 8006f08:	68b9      	ldr	r1, [r7, #8]
 8006f0a:	69b8      	ldr	r0, [r7, #24]
 8006f0c:	f000 fe6c 	bl	8007be8 <xQueueGenericSendFromISR>
 8006f10:	4603      	mov	r3, r0
 8006f12:	2b01      	cmp	r3, #1
 8006f14:	d003      	beq.n	8006f1e <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8006f16:	f06f 0302 	mvn.w	r3, #2
 8006f1a:	61fb      	str	r3, [r7, #28]
 8006f1c:	e028      	b.n	8006f70 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8006f1e:	693b      	ldr	r3, [r7, #16]
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d025      	beq.n	8006f70 <osMessageQueuePut+0xb0>
 8006f24:	4b15      	ldr	r3, [pc, #84]	@ (8006f7c <osMessageQueuePut+0xbc>)
 8006f26:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006f2a:	601a      	str	r2, [r3, #0]
 8006f2c:	f3bf 8f4f 	dsb	sy
 8006f30:	f3bf 8f6f 	isb	sy
 8006f34:	e01c      	b.n	8006f70 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8006f36:	69bb      	ldr	r3, [r7, #24]
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d002      	beq.n	8006f42 <osMessageQueuePut+0x82>
 8006f3c:	68bb      	ldr	r3, [r7, #8]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d103      	bne.n	8006f4a <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8006f42:	f06f 0303 	mvn.w	r3, #3
 8006f46:	61fb      	str	r3, [r7, #28]
 8006f48:	e012      	b.n	8006f70 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8006f4a:	2300      	movs	r3, #0
 8006f4c:	683a      	ldr	r2, [r7, #0]
 8006f4e:	68b9      	ldr	r1, [r7, #8]
 8006f50:	69b8      	ldr	r0, [r7, #24]
 8006f52:	f000 fd47 	bl	80079e4 <xQueueGenericSend>
 8006f56:	4603      	mov	r3, r0
 8006f58:	2b01      	cmp	r3, #1
 8006f5a:	d009      	beq.n	8006f70 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8006f5c:	683b      	ldr	r3, [r7, #0]
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d003      	beq.n	8006f6a <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8006f62:	f06f 0301 	mvn.w	r3, #1
 8006f66:	61fb      	str	r3, [r7, #28]
 8006f68:	e002      	b.n	8006f70 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8006f6a:	f06f 0302 	mvn.w	r3, #2
 8006f6e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8006f70:	69fb      	ldr	r3, [r7, #28]
}
 8006f72:	4618      	mov	r0, r3
 8006f74:	3720      	adds	r7, #32
 8006f76:	46bd      	mov	sp, r7
 8006f78:	bd80      	pop	{r7, pc}
 8006f7a:	bf00      	nop
 8006f7c:	e000ed04 	.word	0xe000ed04

08006f80 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8006f80:	b580      	push	{r7, lr}
 8006f82:	b088      	sub	sp, #32
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	60f8      	str	r0, [r7, #12]
 8006f88:	60b9      	str	r1, [r7, #8]
 8006f8a:	607a      	str	r2, [r7, #4]
 8006f8c:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8006f92:	2300      	movs	r3, #0
 8006f94:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006f96:	f3ef 8305 	mrs	r3, IPSR
 8006f9a:	617b      	str	r3, [r7, #20]
  return(result);
 8006f9c:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d028      	beq.n	8006ff4 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8006fa2:	69bb      	ldr	r3, [r7, #24]
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d005      	beq.n	8006fb4 <osMessageQueueGet+0x34>
 8006fa8:	68bb      	ldr	r3, [r7, #8]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d002      	beq.n	8006fb4 <osMessageQueueGet+0x34>
 8006fae:	683b      	ldr	r3, [r7, #0]
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d003      	beq.n	8006fbc <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8006fb4:	f06f 0303 	mvn.w	r3, #3
 8006fb8:	61fb      	str	r3, [r7, #28]
 8006fba:	e037      	b.n	800702c <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8006fc0:	f107 0310 	add.w	r3, r7, #16
 8006fc4:	461a      	mov	r2, r3
 8006fc6:	68b9      	ldr	r1, [r7, #8]
 8006fc8:	69b8      	ldr	r0, [r7, #24]
 8006fca:	f001 f89d 	bl	8008108 <xQueueReceiveFromISR>
 8006fce:	4603      	mov	r3, r0
 8006fd0:	2b01      	cmp	r3, #1
 8006fd2:	d003      	beq.n	8006fdc <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8006fd4:	f06f 0302 	mvn.w	r3, #2
 8006fd8:	61fb      	str	r3, [r7, #28]
 8006fda:	e027      	b.n	800702c <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8006fdc:	693b      	ldr	r3, [r7, #16]
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d024      	beq.n	800702c <osMessageQueueGet+0xac>
 8006fe2:	4b15      	ldr	r3, [pc, #84]	@ (8007038 <osMessageQueueGet+0xb8>)
 8006fe4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006fe8:	601a      	str	r2, [r3, #0]
 8006fea:	f3bf 8f4f 	dsb	sy
 8006fee:	f3bf 8f6f 	isb	sy
 8006ff2:	e01b      	b.n	800702c <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8006ff4:	69bb      	ldr	r3, [r7, #24]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d002      	beq.n	8007000 <osMessageQueueGet+0x80>
 8006ffa:	68bb      	ldr	r3, [r7, #8]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d103      	bne.n	8007008 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8007000:	f06f 0303 	mvn.w	r3, #3
 8007004:	61fb      	str	r3, [r7, #28]
 8007006:	e011      	b.n	800702c <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8007008:	683a      	ldr	r2, [r7, #0]
 800700a:	68b9      	ldr	r1, [r7, #8]
 800700c:	69b8      	ldr	r0, [r7, #24]
 800700e:	f000 fe89 	bl	8007d24 <xQueueReceive>
 8007012:	4603      	mov	r3, r0
 8007014:	2b01      	cmp	r3, #1
 8007016:	d009      	beq.n	800702c <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8007018:	683b      	ldr	r3, [r7, #0]
 800701a:	2b00      	cmp	r3, #0
 800701c:	d003      	beq.n	8007026 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800701e:	f06f 0301 	mvn.w	r3, #1
 8007022:	61fb      	str	r3, [r7, #28]
 8007024:	e002      	b.n	800702c <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8007026:	f06f 0302 	mvn.w	r3, #2
 800702a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800702c:	69fb      	ldr	r3, [r7, #28]
}
 800702e:	4618      	mov	r0, r3
 8007030:	3720      	adds	r7, #32
 8007032:	46bd      	mov	sp, r7
 8007034:	bd80      	pop	{r7, pc}
 8007036:	bf00      	nop
 8007038:	e000ed04 	.word	0xe000ed04

0800703c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800703c:	b480      	push	{r7}
 800703e:	b085      	sub	sp, #20
 8007040:	af00      	add	r7, sp, #0
 8007042:	60f8      	str	r0, [r7, #12]
 8007044:	60b9      	str	r1, [r7, #8]
 8007046:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	4a06      	ldr	r2, [pc, #24]	@ (8007064 <vApplicationGetIdleTaskMemory+0x28>)
 800704c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800704e:	68bb      	ldr	r3, [r7, #8]
 8007050:	4a05      	ldr	r2, [pc, #20]	@ (8007068 <vApplicationGetIdleTaskMemory+0x2c>)
 8007052:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2280      	movs	r2, #128	@ 0x80
 8007058:	601a      	str	r2, [r3, #0]
}
 800705a:	bf00      	nop
 800705c:	3714      	adds	r7, #20
 800705e:	46bd      	mov	sp, r7
 8007060:	bc80      	pop	{r7}
 8007062:	4770      	bx	lr
 8007064:	20000398 	.word	0x20000398
 8007068:	20000440 	.word	0x20000440

0800706c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800706c:	b480      	push	{r7}
 800706e:	b085      	sub	sp, #20
 8007070:	af00      	add	r7, sp, #0
 8007072:	60f8      	str	r0, [r7, #12]
 8007074:	60b9      	str	r1, [r7, #8]
 8007076:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	4a07      	ldr	r2, [pc, #28]	@ (8007098 <vApplicationGetTimerTaskMemory+0x2c>)
 800707c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800707e:	68bb      	ldr	r3, [r7, #8]
 8007080:	4a06      	ldr	r2, [pc, #24]	@ (800709c <vApplicationGetTimerTaskMemory+0x30>)
 8007082:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800708a:	601a      	str	r2, [r3, #0]
}
 800708c:	bf00      	nop
 800708e:	3714      	adds	r7, #20
 8007090:	46bd      	mov	sp, r7
 8007092:	bc80      	pop	{r7}
 8007094:	4770      	bx	lr
 8007096:	bf00      	nop
 8007098:	20000640 	.word	0x20000640
 800709c:	200006e8 	.word	0x200006e8

080070a0 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 80070a0:	b580      	push	{r7, lr}
 80070a2:	b086      	sub	sp, #24
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d10b      	bne.n	80070c6 <xEventGroupCreateStatic+0x26>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80070ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070b2:	f383 8811 	msr	BASEPRI, r3
 80070b6:	f3bf 8f6f 	isb	sy
 80070ba:	f3bf 8f4f 	dsb	sy
 80070be:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80070c0:	bf00      	nop
 80070c2:	bf00      	nop
 80070c4:	e7fd      	b.n	80070c2 <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 80070c6:	2320      	movs	r3, #32
 80070c8:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 80070ca:	68bb      	ldr	r3, [r7, #8]
 80070cc:	2b20      	cmp	r3, #32
 80070ce:	d00b      	beq.n	80070e8 <xEventGroupCreateStatic+0x48>
	__asm volatile
 80070d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070d4:	f383 8811 	msr	BASEPRI, r3
 80070d8:	f3bf 8f6f 	isb	sy
 80070dc:	f3bf 8f4f 	dsb	sy
 80070e0:	60fb      	str	r3, [r7, #12]
}
 80070e2:	bf00      	nop
 80070e4:	bf00      	nop
 80070e6:	e7fd      	b.n	80070e4 <xEventGroupCreateStatic+0x44>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 80070ec:	697b      	ldr	r3, [r7, #20]
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d00a      	beq.n	8007108 <xEventGroupCreateStatic+0x68>
		{
			pxEventBits->uxEventBits = 0;
 80070f2:	697b      	ldr	r3, [r7, #20]
 80070f4:	2200      	movs	r2, #0
 80070f6:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 80070f8:	697b      	ldr	r3, [r7, #20]
 80070fa:	3304      	adds	r3, #4
 80070fc:	4618      	mov	r0, r3
 80070fe:	f000 f9c3 	bl	8007488 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 8007102:	697b      	ldr	r3, [r7, #20]
 8007104:	2201      	movs	r2, #1
 8007106:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 8007108:	697b      	ldr	r3, [r7, #20]
	}
 800710a:	4618      	mov	r0, r3
 800710c:	3718      	adds	r7, #24
 800710e:	46bd      	mov	sp, r7
 8007110:	bd80      	pop	{r7, pc}

08007112 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8007112:	b580      	push	{r7, lr}
 8007114:	b082      	sub	sp, #8
 8007116:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8007118:	2020      	movs	r0, #32
 800711a:	f003 fa01 	bl	800a520 <pvPortMalloc>
 800711e:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	2b00      	cmp	r3, #0
 8007124:	d00a      	beq.n	800713c <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	2200      	movs	r2, #0
 800712a:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	3304      	adds	r3, #4
 8007130:	4618      	mov	r0, r3
 8007132:	f000 f9a9 	bl	8007488 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	2200      	movs	r2, #0
 800713a:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 800713c:	687b      	ldr	r3, [r7, #4]
	}
 800713e:	4618      	mov	r0, r3
 8007140:	3708      	adds	r7, #8
 8007142:	46bd      	mov	sp, r7
 8007144:	bd80      	pop	{r7, pc}
	...

08007148 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 8007148:	b580      	push	{r7, lr}
 800714a:	b090      	sub	sp, #64	@ 0x40
 800714c:	af00      	add	r7, sp, #0
 800714e:	60f8      	str	r0, [r7, #12]
 8007150:	60b9      	str	r1, [r7, #8]
 8007152:	607a      	str	r2, [r7, #4]
 8007154:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	637b      	str	r3, [r7, #52]	@ 0x34
EventBits_t uxReturn, uxControlBits = 0;
 800715a:	2300      	movs	r3, #0
 800715c:	63bb      	str	r3, [r7, #56]	@ 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 800715e:	2300      	movs	r3, #0
 8007160:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	2b00      	cmp	r3, #0
 8007166:	d10b      	bne.n	8007180 <xEventGroupWaitBits+0x38>
	__asm volatile
 8007168:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800716c:	f383 8811 	msr	BASEPRI, r3
 8007170:	f3bf 8f6f 	isb	sy
 8007174:	f3bf 8f4f 	dsb	sy
 8007178:	623b      	str	r3, [r7, #32]
}
 800717a:	bf00      	nop
 800717c:	bf00      	nop
 800717e:	e7fd      	b.n	800717c <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8007180:	68bb      	ldr	r3, [r7, #8]
 8007182:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007186:	d30b      	bcc.n	80071a0 <xEventGroupWaitBits+0x58>
	__asm volatile
 8007188:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800718c:	f383 8811 	msr	BASEPRI, r3
 8007190:	f3bf 8f6f 	isb	sy
 8007194:	f3bf 8f4f 	dsb	sy
 8007198:	61fb      	str	r3, [r7, #28]
}
 800719a:	bf00      	nop
 800719c:	bf00      	nop
 800719e:	e7fd      	b.n	800719c <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 80071a0:	68bb      	ldr	r3, [r7, #8]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d10b      	bne.n	80071be <xEventGroupWaitBits+0x76>
	__asm volatile
 80071a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071aa:	f383 8811 	msr	BASEPRI, r3
 80071ae:	f3bf 8f6f 	isb	sy
 80071b2:	f3bf 8f4f 	dsb	sy
 80071b6:	61bb      	str	r3, [r7, #24]
}
 80071b8:	bf00      	nop
 80071ba:	bf00      	nop
 80071bc:	e7fd      	b.n	80071ba <xEventGroupWaitBits+0x72>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80071be:	f002 fa47 	bl	8009650 <xTaskGetSchedulerState>
 80071c2:	4603      	mov	r3, r0
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d102      	bne.n	80071ce <xEventGroupWaitBits+0x86>
 80071c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d101      	bne.n	80071d2 <xEventGroupWaitBits+0x8a>
 80071ce:	2301      	movs	r3, #1
 80071d0:	e000      	b.n	80071d4 <xEventGroupWaitBits+0x8c>
 80071d2:	2300      	movs	r3, #0
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d10b      	bne.n	80071f0 <xEventGroupWaitBits+0xa8>
	__asm volatile
 80071d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071dc:	f383 8811 	msr	BASEPRI, r3
 80071e0:	f3bf 8f6f 	isb	sy
 80071e4:	f3bf 8f4f 	dsb	sy
 80071e8:	617b      	str	r3, [r7, #20]
}
 80071ea:	bf00      	nop
 80071ec:	bf00      	nop
 80071ee:	e7fd      	b.n	80071ec <xEventGroupWaitBits+0xa4>
	}
	#endif

	vTaskSuspendAll();
 80071f0:	f001 fd7c 	bl	8008cec <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 80071f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 80071fa:	683a      	ldr	r2, [r7, #0]
 80071fc:	68b9      	ldr	r1, [r7, #8]
 80071fe:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007200:	f000 f90d 	bl	800741e <prvTestWaitCondition>
 8007204:	62b8      	str	r0, [r7, #40]	@ 0x28

		if( xWaitConditionMet != pdFALSE )
 8007206:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007208:	2b00      	cmp	r3, #0
 800720a:	d00e      	beq.n	800722a <xEventGroupWaitBits+0xe2>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 800720c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800720e:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTicksToWait = ( TickType_t ) 0;
 8007210:	2300      	movs	r3, #0
 8007212:	64bb      	str	r3, [r7, #72]	@ 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2b00      	cmp	r3, #0
 8007218:	d028      	beq.n	800726c <xEventGroupWaitBits+0x124>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800721a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800721c:	681a      	ldr	r2, [r3, #0]
 800721e:	68bb      	ldr	r3, [r7, #8]
 8007220:	43db      	mvns	r3, r3
 8007222:	401a      	ands	r2, r3
 8007224:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007226:	601a      	str	r2, [r3, #0]
 8007228:	e020      	b.n	800726c <xEventGroupWaitBits+0x124>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 800722a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800722c:	2b00      	cmp	r3, #0
 800722e:	d104      	bne.n	800723a <xEventGroupWaitBits+0xf2>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 8007230:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007232:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTimeoutOccurred = pdTRUE;
 8007234:	2301      	movs	r3, #1
 8007236:	633b      	str	r3, [r7, #48]	@ 0x30
 8007238:	e018      	b.n	800726c <xEventGroupWaitBits+0x124>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	2b00      	cmp	r3, #0
 800723e:	d003      	beq.n	8007248 <xEventGroupWaitBits+0x100>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8007240:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007242:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007246:	63bb      	str	r3, [r7, #56]	@ 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 8007248:	683b      	ldr	r3, [r7, #0]
 800724a:	2b00      	cmp	r3, #0
 800724c:	d003      	beq.n	8007256 <xEventGroupWaitBits+0x10e>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 800724e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007250:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007254:	63bb      	str	r3, [r7, #56]	@ 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8007256:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007258:	1d18      	adds	r0, r3, #4
 800725a:	68ba      	ldr	r2, [r7, #8]
 800725c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800725e:	4313      	orrs	r3, r2
 8007260:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007262:	4619      	mov	r1, r3
 8007264:	f001 ff52 	bl	800910c <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 8007268:	2300      	movs	r3, #0
 800726a:	63fb      	str	r3, [r7, #60]	@ 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 800726c:	f001 fd4c 	bl	8008d08 <xTaskResumeAll>
 8007270:	6278      	str	r0, [r7, #36]	@ 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 8007272:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007274:	2b00      	cmp	r3, #0
 8007276:	d031      	beq.n	80072dc <xEventGroupWaitBits+0x194>
	{
		if( xAlreadyYielded == pdFALSE )
 8007278:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800727a:	2b00      	cmp	r3, #0
 800727c:	d107      	bne.n	800728e <xEventGroupWaitBits+0x146>
		{
			portYIELD_WITHIN_API();
 800727e:	4b1a      	ldr	r3, [pc, #104]	@ (80072e8 <xEventGroupWaitBits+0x1a0>)
 8007280:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007284:	601a      	str	r2, [r3, #0]
 8007286:	f3bf 8f4f 	dsb	sy
 800728a:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 800728e:	f002 fb59 	bl	8009944 <uxTaskResetEventItemValue>
 8007292:	63f8      	str	r0, [r7, #60]	@ 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8007294:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007296:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800729a:	2b00      	cmp	r3, #0
 800729c:	d11a      	bne.n	80072d4 <xEventGroupWaitBits+0x18c>
		{
			taskENTER_CRITICAL();
 800729e:	f003 f83d 	bl	800a31c <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 80072a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	63fb      	str	r3, [r7, #60]	@ 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 80072a8:	683a      	ldr	r2, [r7, #0]
 80072aa:	68b9      	ldr	r1, [r7, #8]
 80072ac:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80072ae:	f000 f8b6 	bl	800741e <prvTestWaitCondition>
 80072b2:	4603      	mov	r3, r0
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d009      	beq.n	80072cc <xEventGroupWaitBits+0x184>
				{
					if( xClearOnExit != pdFALSE )
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d006      	beq.n	80072cc <xEventGroupWaitBits+0x184>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80072be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072c0:	681a      	ldr	r2, [r3, #0]
 80072c2:	68bb      	ldr	r3, [r7, #8]
 80072c4:	43db      	mvns	r3, r3
 80072c6:	401a      	ands	r2, r3
 80072c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072ca:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 80072cc:	2301      	movs	r3, #1
 80072ce:	633b      	str	r3, [r7, #48]	@ 0x30
			}
			taskEXIT_CRITICAL();
 80072d0:	f003 f854 	bl	800a37c <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 80072d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072d6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80072da:	63fb      	str	r3, [r7, #60]	@ 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 80072dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80072de:	4618      	mov	r0, r3
 80072e0:	3740      	adds	r7, #64	@ 0x40
 80072e2:	46bd      	mov	sp, r7
 80072e4:	bd80      	pop	{r7, pc}
 80072e6:	bf00      	nop
 80072e8:	e000ed04 	.word	0xe000ed04

080072ec <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 80072ec:	b580      	push	{r7, lr}
 80072ee:	b08e      	sub	sp, #56	@ 0x38
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
 80072f4:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 80072f6:	2300      	movs	r3, #0
 80072f8:	633b      	str	r3, [r7, #48]	@ 0x30
EventGroup_t *pxEventBits = xEventGroup;
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xMatchFound = pdFALSE;
 80072fe:	2300      	movs	r3, #0
 8007300:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	2b00      	cmp	r3, #0
 8007306:	d10b      	bne.n	8007320 <xEventGroupSetBits+0x34>
	__asm volatile
 8007308:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800730c:	f383 8811 	msr	BASEPRI, r3
 8007310:	f3bf 8f6f 	isb	sy
 8007314:	f3bf 8f4f 	dsb	sy
 8007318:	613b      	str	r3, [r7, #16]
}
 800731a:	bf00      	nop
 800731c:	bf00      	nop
 800731e:	e7fd      	b.n	800731c <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8007320:	683b      	ldr	r3, [r7, #0]
 8007322:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007326:	d30b      	bcc.n	8007340 <xEventGroupSetBits+0x54>
	__asm volatile
 8007328:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800732c:	f383 8811 	msr	BASEPRI, r3
 8007330:	f3bf 8f6f 	isb	sy
 8007334:	f3bf 8f4f 	dsb	sy
 8007338:	60fb      	str	r3, [r7, #12]
}
 800733a:	bf00      	nop
 800733c:	bf00      	nop
 800733e:	e7fd      	b.n	800733c <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8007340:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007342:	3304      	adds	r3, #4
 8007344:	627b      	str	r3, [r7, #36]	@ 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007348:	3308      	adds	r3, #8
 800734a:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 800734c:	f001 fcce 	bl	8008cec <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8007350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007352:	68db      	ldr	r3, [r3, #12]
 8007354:	637b      	str	r3, [r7, #52]	@ 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8007356:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007358:	681a      	ldr	r2, [r3, #0]
 800735a:	683b      	ldr	r3, [r7, #0]
 800735c:	431a      	orrs	r2, r3
 800735e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007360:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8007362:	e03c      	b.n	80073de <xEventGroupSetBits+0xf2>
		{
			pxNext = listGET_NEXT( pxListItem );
 8007364:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007366:	685b      	ldr	r3, [r3, #4]
 8007368:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 800736a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 8007370:	2300      	movs	r3, #0
 8007372:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8007374:	69bb      	ldr	r3, [r7, #24]
 8007376:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 800737a:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 800737c:	69bb      	ldr	r3, [r7, #24]
 800737e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8007382:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8007384:	697b      	ldr	r3, [r7, #20]
 8007386:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800738a:	2b00      	cmp	r3, #0
 800738c:	d108      	bne.n	80073a0 <xEventGroupSetBits+0xb4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 800738e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007390:	681a      	ldr	r2, [r3, #0]
 8007392:	69bb      	ldr	r3, [r7, #24]
 8007394:	4013      	ands	r3, r2
 8007396:	2b00      	cmp	r3, #0
 8007398:	d00b      	beq.n	80073b2 <xEventGroupSetBits+0xc6>
				{
					xMatchFound = pdTRUE;
 800739a:	2301      	movs	r3, #1
 800739c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800739e:	e008      	b.n	80073b2 <xEventGroupSetBits+0xc6>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 80073a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073a2:	681a      	ldr	r2, [r3, #0]
 80073a4:	69bb      	ldr	r3, [r7, #24]
 80073a6:	4013      	ands	r3, r2
 80073a8:	69ba      	ldr	r2, [r7, #24]
 80073aa:	429a      	cmp	r2, r3
 80073ac:	d101      	bne.n	80073b2 <xEventGroupSetBits+0xc6>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 80073ae:	2301      	movs	r3, #1
 80073b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 80073b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d010      	beq.n	80073da <xEventGroupSetBits+0xee>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 80073b8:	697b      	ldr	r3, [r7, #20]
 80073ba:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d003      	beq.n	80073ca <xEventGroupSetBits+0xde>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 80073c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80073c4:	69bb      	ldr	r3, [r7, #24]
 80073c6:	4313      	orrs	r3, r2
 80073c8:	633b      	str	r3, [r7, #48]	@ 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 80073ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80073d2:	4619      	mov	r1, r3
 80073d4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80073d6:	f001 ff67 	bl	80092a8 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 80073da:	69fb      	ldr	r3, [r7, #28]
 80073dc:	637b      	str	r3, [r7, #52]	@ 0x34
		while( pxListItem != pxListEnd )
 80073de:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80073e0:	6a3b      	ldr	r3, [r7, #32]
 80073e2:	429a      	cmp	r2, r3
 80073e4:	d1be      	bne.n	8007364 <xEventGroupSetBits+0x78>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 80073e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073e8:	681a      	ldr	r2, [r3, #0]
 80073ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073ec:	43db      	mvns	r3, r3
 80073ee:	401a      	ands	r2, r3
 80073f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073f2:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 80073f4:	f001 fc88 	bl	8008d08 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 80073f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073fa:	681b      	ldr	r3, [r3, #0]
}
 80073fc:	4618      	mov	r0, r3
 80073fe:	3738      	adds	r7, #56	@ 0x38
 8007400:	46bd      	mov	sp, r7
 8007402:	bd80      	pop	{r7, pc}

08007404 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 8007404:	b580      	push	{r7, lr}
 8007406:	b082      	sub	sp, #8
 8007408:	af00      	add	r7, sp, #0
 800740a:	6078      	str	r0, [r7, #4]
 800740c:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 800740e:	6839      	ldr	r1, [r7, #0]
 8007410:	6878      	ldr	r0, [r7, #4]
 8007412:	f7ff ff6b 	bl	80072ec <xEventGroupSetBits>
}
 8007416:	bf00      	nop
 8007418:	3708      	adds	r7, #8
 800741a:	46bd      	mov	sp, r7
 800741c:	bd80      	pop	{r7, pc}

0800741e <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 800741e:	b480      	push	{r7}
 8007420:	b087      	sub	sp, #28
 8007422:	af00      	add	r7, sp, #0
 8007424:	60f8      	str	r0, [r7, #12]
 8007426:	60b9      	str	r1, [r7, #8]
 8007428:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 800742a:	2300      	movs	r3, #0
 800742c:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	2b00      	cmp	r3, #0
 8007432:	d107      	bne.n	8007444 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8007434:	68fa      	ldr	r2, [r7, #12]
 8007436:	68bb      	ldr	r3, [r7, #8]
 8007438:	4013      	ands	r3, r2
 800743a:	2b00      	cmp	r3, #0
 800743c:	d00a      	beq.n	8007454 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 800743e:	2301      	movs	r3, #1
 8007440:	617b      	str	r3, [r7, #20]
 8007442:	e007      	b.n	8007454 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8007444:	68fa      	ldr	r2, [r7, #12]
 8007446:	68bb      	ldr	r3, [r7, #8]
 8007448:	4013      	ands	r3, r2
 800744a:	68ba      	ldr	r2, [r7, #8]
 800744c:	429a      	cmp	r2, r3
 800744e:	d101      	bne.n	8007454 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8007450:	2301      	movs	r3, #1
 8007452:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 8007454:	697b      	ldr	r3, [r7, #20]
}
 8007456:	4618      	mov	r0, r3
 8007458:	371c      	adds	r7, #28
 800745a:	46bd      	mov	sp, r7
 800745c:	bc80      	pop	{r7}
 800745e:	4770      	bx	lr

08007460 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8007460:	b580      	push	{r7, lr}
 8007462:	b086      	sub	sp, #24
 8007464:	af00      	add	r7, sp, #0
 8007466:	60f8      	str	r0, [r7, #12]
 8007468:	60b9      	str	r1, [r7, #8]
 800746a:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	68ba      	ldr	r2, [r7, #8]
 8007470:	68f9      	ldr	r1, [r7, #12]
 8007472:	4804      	ldr	r0, [pc, #16]	@ (8007484 <xEventGroupSetBitsFromISR+0x24>)
 8007474:	f002 fe3e 	bl	800a0f4 <xTimerPendFunctionCallFromISR>
 8007478:	6178      	str	r0, [r7, #20]

		return xReturn;
 800747a:	697b      	ldr	r3, [r7, #20]
	}
 800747c:	4618      	mov	r0, r3
 800747e:	3718      	adds	r7, #24
 8007480:	46bd      	mov	sp, r7
 8007482:	bd80      	pop	{r7, pc}
 8007484:	08007405 	.word	0x08007405

08007488 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007488:	b480      	push	{r7}
 800748a:	b083      	sub	sp, #12
 800748c:	af00      	add	r7, sp, #0
 800748e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	f103 0208 	add.w	r2, r3, #8
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	f04f 32ff 	mov.w	r2, #4294967295
 80074a0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	f103 0208 	add.w	r2, r3, #8
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	f103 0208 	add.w	r2, r3, #8
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	2200      	movs	r2, #0
 80074ba:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80074bc:	bf00      	nop
 80074be:	370c      	adds	r7, #12
 80074c0:	46bd      	mov	sp, r7
 80074c2:	bc80      	pop	{r7}
 80074c4:	4770      	bx	lr

080074c6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80074c6:	b480      	push	{r7}
 80074c8:	b083      	sub	sp, #12
 80074ca:	af00      	add	r7, sp, #0
 80074cc:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	2200      	movs	r2, #0
 80074d2:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80074d4:	bf00      	nop
 80074d6:	370c      	adds	r7, #12
 80074d8:	46bd      	mov	sp, r7
 80074da:	bc80      	pop	{r7}
 80074dc:	4770      	bx	lr

080074de <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80074de:	b480      	push	{r7}
 80074e0:	b085      	sub	sp, #20
 80074e2:	af00      	add	r7, sp, #0
 80074e4:	6078      	str	r0, [r7, #4]
 80074e6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	685b      	ldr	r3, [r3, #4]
 80074ec:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80074ee:	683b      	ldr	r3, [r7, #0]
 80074f0:	68fa      	ldr	r2, [r7, #12]
 80074f2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	689a      	ldr	r2, [r3, #8]
 80074f8:	683b      	ldr	r3, [r7, #0]
 80074fa:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	689b      	ldr	r3, [r3, #8]
 8007500:	683a      	ldr	r2, [r7, #0]
 8007502:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	683a      	ldr	r2, [r7, #0]
 8007508:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800750a:	683b      	ldr	r3, [r7, #0]
 800750c:	687a      	ldr	r2, [r7, #4]
 800750e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	1c5a      	adds	r2, r3, #1
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	601a      	str	r2, [r3, #0]
}
 800751a:	bf00      	nop
 800751c:	3714      	adds	r7, #20
 800751e:	46bd      	mov	sp, r7
 8007520:	bc80      	pop	{r7}
 8007522:	4770      	bx	lr

08007524 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007524:	b480      	push	{r7}
 8007526:	b085      	sub	sp, #20
 8007528:	af00      	add	r7, sp, #0
 800752a:	6078      	str	r0, [r7, #4]
 800752c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800752e:	683b      	ldr	r3, [r7, #0]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007534:	68bb      	ldr	r3, [r7, #8]
 8007536:	f1b3 3fff 	cmp.w	r3, #4294967295
 800753a:	d103      	bne.n	8007544 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	691b      	ldr	r3, [r3, #16]
 8007540:	60fb      	str	r3, [r7, #12]
 8007542:	e00c      	b.n	800755e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	3308      	adds	r3, #8
 8007548:	60fb      	str	r3, [r7, #12]
 800754a:	e002      	b.n	8007552 <vListInsert+0x2e>
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	685b      	ldr	r3, [r3, #4]
 8007550:	60fb      	str	r3, [r7, #12]
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	685b      	ldr	r3, [r3, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	68ba      	ldr	r2, [r7, #8]
 800755a:	429a      	cmp	r2, r3
 800755c:	d2f6      	bcs.n	800754c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	685a      	ldr	r2, [r3, #4]
 8007562:	683b      	ldr	r3, [r7, #0]
 8007564:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007566:	683b      	ldr	r3, [r7, #0]
 8007568:	685b      	ldr	r3, [r3, #4]
 800756a:	683a      	ldr	r2, [r7, #0]
 800756c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800756e:	683b      	ldr	r3, [r7, #0]
 8007570:	68fa      	ldr	r2, [r7, #12]
 8007572:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	683a      	ldr	r2, [r7, #0]
 8007578:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800757a:	683b      	ldr	r3, [r7, #0]
 800757c:	687a      	ldr	r2, [r7, #4]
 800757e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	1c5a      	adds	r2, r3, #1
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	601a      	str	r2, [r3, #0]
}
 800758a:	bf00      	nop
 800758c:	3714      	adds	r7, #20
 800758e:	46bd      	mov	sp, r7
 8007590:	bc80      	pop	{r7}
 8007592:	4770      	bx	lr

08007594 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007594:	b480      	push	{r7}
 8007596:	b085      	sub	sp, #20
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	691b      	ldr	r3, [r3, #16]
 80075a0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	685b      	ldr	r3, [r3, #4]
 80075a6:	687a      	ldr	r2, [r7, #4]
 80075a8:	6892      	ldr	r2, [r2, #8]
 80075aa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	689b      	ldr	r3, [r3, #8]
 80075b0:	687a      	ldr	r2, [r7, #4]
 80075b2:	6852      	ldr	r2, [r2, #4]
 80075b4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	685b      	ldr	r3, [r3, #4]
 80075ba:	687a      	ldr	r2, [r7, #4]
 80075bc:	429a      	cmp	r2, r3
 80075be:	d103      	bne.n	80075c8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	689a      	ldr	r2, [r3, #8]
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	2200      	movs	r2, #0
 80075cc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	1e5a      	subs	r2, r3, #1
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	681b      	ldr	r3, [r3, #0]
}
 80075dc:	4618      	mov	r0, r3
 80075de:	3714      	adds	r7, #20
 80075e0:	46bd      	mov	sp, r7
 80075e2:	bc80      	pop	{r7}
 80075e4:	4770      	bx	lr
	...

080075e8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80075e8:	b580      	push	{r7, lr}
 80075ea:	b084      	sub	sp, #16
 80075ec:	af00      	add	r7, sp, #0
 80075ee:	6078      	str	r0, [r7, #4]
 80075f0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d10b      	bne.n	8007614 <xQueueGenericReset+0x2c>
	__asm volatile
 80075fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007600:	f383 8811 	msr	BASEPRI, r3
 8007604:	f3bf 8f6f 	isb	sy
 8007608:	f3bf 8f4f 	dsb	sy
 800760c:	60bb      	str	r3, [r7, #8]
}
 800760e:	bf00      	nop
 8007610:	bf00      	nop
 8007612:	e7fd      	b.n	8007610 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007614:	f002 fe82 	bl	800a31c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	681a      	ldr	r2, [r3, #0]
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007620:	68f9      	ldr	r1, [r7, #12]
 8007622:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007624:	fb01 f303 	mul.w	r3, r1, r3
 8007628:	441a      	add	r2, r3
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	2200      	movs	r2, #0
 8007632:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	681a      	ldr	r2, [r3, #0]
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	681a      	ldr	r2, [r3, #0]
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007644:	3b01      	subs	r3, #1
 8007646:	68f9      	ldr	r1, [r7, #12]
 8007648:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800764a:	fb01 f303 	mul.w	r3, r1, r3
 800764e:	441a      	add	r2, r3
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	22ff      	movs	r2, #255	@ 0xff
 8007658:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	22ff      	movs	r2, #255	@ 0xff
 8007660:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007664:	683b      	ldr	r3, [r7, #0]
 8007666:	2b00      	cmp	r3, #0
 8007668:	d114      	bne.n	8007694 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	691b      	ldr	r3, [r3, #16]
 800766e:	2b00      	cmp	r3, #0
 8007670:	d01a      	beq.n	80076a8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	3310      	adds	r3, #16
 8007676:	4618      	mov	r0, r3
 8007678:	f001 fdb2 	bl	80091e0 <xTaskRemoveFromEventList>
 800767c:	4603      	mov	r3, r0
 800767e:	2b00      	cmp	r3, #0
 8007680:	d012      	beq.n	80076a8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007682:	4b0d      	ldr	r3, [pc, #52]	@ (80076b8 <xQueueGenericReset+0xd0>)
 8007684:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007688:	601a      	str	r2, [r3, #0]
 800768a:	f3bf 8f4f 	dsb	sy
 800768e:	f3bf 8f6f 	isb	sy
 8007692:	e009      	b.n	80076a8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	3310      	adds	r3, #16
 8007698:	4618      	mov	r0, r3
 800769a:	f7ff fef5 	bl	8007488 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	3324      	adds	r3, #36	@ 0x24
 80076a2:	4618      	mov	r0, r3
 80076a4:	f7ff fef0 	bl	8007488 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80076a8:	f002 fe68 	bl	800a37c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80076ac:	2301      	movs	r3, #1
}
 80076ae:	4618      	mov	r0, r3
 80076b0:	3710      	adds	r7, #16
 80076b2:	46bd      	mov	sp, r7
 80076b4:	bd80      	pop	{r7, pc}
 80076b6:	bf00      	nop
 80076b8:	e000ed04 	.word	0xe000ed04

080076bc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80076bc:	b580      	push	{r7, lr}
 80076be:	b08e      	sub	sp, #56	@ 0x38
 80076c0:	af02      	add	r7, sp, #8
 80076c2:	60f8      	str	r0, [r7, #12]
 80076c4:	60b9      	str	r1, [r7, #8]
 80076c6:	607a      	str	r2, [r7, #4]
 80076c8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d10b      	bne.n	80076e8 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80076d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076d4:	f383 8811 	msr	BASEPRI, r3
 80076d8:	f3bf 8f6f 	isb	sy
 80076dc:	f3bf 8f4f 	dsb	sy
 80076e0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80076e2:	bf00      	nop
 80076e4:	bf00      	nop
 80076e6:	e7fd      	b.n	80076e4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80076e8:	683b      	ldr	r3, [r7, #0]
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d10b      	bne.n	8007706 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80076ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076f2:	f383 8811 	msr	BASEPRI, r3
 80076f6:	f3bf 8f6f 	isb	sy
 80076fa:	f3bf 8f4f 	dsb	sy
 80076fe:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007700:	bf00      	nop
 8007702:	bf00      	nop
 8007704:	e7fd      	b.n	8007702 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	2b00      	cmp	r3, #0
 800770a:	d002      	beq.n	8007712 <xQueueGenericCreateStatic+0x56>
 800770c:	68bb      	ldr	r3, [r7, #8]
 800770e:	2b00      	cmp	r3, #0
 8007710:	d001      	beq.n	8007716 <xQueueGenericCreateStatic+0x5a>
 8007712:	2301      	movs	r3, #1
 8007714:	e000      	b.n	8007718 <xQueueGenericCreateStatic+0x5c>
 8007716:	2300      	movs	r3, #0
 8007718:	2b00      	cmp	r3, #0
 800771a:	d10b      	bne.n	8007734 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800771c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007720:	f383 8811 	msr	BASEPRI, r3
 8007724:	f3bf 8f6f 	isb	sy
 8007728:	f3bf 8f4f 	dsb	sy
 800772c:	623b      	str	r3, [r7, #32]
}
 800772e:	bf00      	nop
 8007730:	bf00      	nop
 8007732:	e7fd      	b.n	8007730 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	2b00      	cmp	r3, #0
 8007738:	d102      	bne.n	8007740 <xQueueGenericCreateStatic+0x84>
 800773a:	68bb      	ldr	r3, [r7, #8]
 800773c:	2b00      	cmp	r3, #0
 800773e:	d101      	bne.n	8007744 <xQueueGenericCreateStatic+0x88>
 8007740:	2301      	movs	r3, #1
 8007742:	e000      	b.n	8007746 <xQueueGenericCreateStatic+0x8a>
 8007744:	2300      	movs	r3, #0
 8007746:	2b00      	cmp	r3, #0
 8007748:	d10b      	bne.n	8007762 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800774a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800774e:	f383 8811 	msr	BASEPRI, r3
 8007752:	f3bf 8f6f 	isb	sy
 8007756:	f3bf 8f4f 	dsb	sy
 800775a:	61fb      	str	r3, [r7, #28]
}
 800775c:	bf00      	nop
 800775e:	bf00      	nop
 8007760:	e7fd      	b.n	800775e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007762:	2350      	movs	r3, #80	@ 0x50
 8007764:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007766:	697b      	ldr	r3, [r7, #20]
 8007768:	2b50      	cmp	r3, #80	@ 0x50
 800776a:	d00b      	beq.n	8007784 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800776c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007770:	f383 8811 	msr	BASEPRI, r3
 8007774:	f3bf 8f6f 	isb	sy
 8007778:	f3bf 8f4f 	dsb	sy
 800777c:	61bb      	str	r3, [r7, #24]
}
 800777e:	bf00      	nop
 8007780:	bf00      	nop
 8007782:	e7fd      	b.n	8007780 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007784:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007786:	683b      	ldr	r3, [r7, #0]
 8007788:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800778a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800778c:	2b00      	cmp	r3, #0
 800778e:	d00d      	beq.n	80077ac <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007790:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007792:	2201      	movs	r2, #1
 8007794:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007798:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800779c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800779e:	9300      	str	r3, [sp, #0]
 80077a0:	4613      	mov	r3, r2
 80077a2:	687a      	ldr	r2, [r7, #4]
 80077a4:	68b9      	ldr	r1, [r7, #8]
 80077a6:	68f8      	ldr	r0, [r7, #12]
 80077a8:	f000 f840 	bl	800782c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80077ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80077ae:	4618      	mov	r0, r3
 80077b0:	3730      	adds	r7, #48	@ 0x30
 80077b2:	46bd      	mov	sp, r7
 80077b4:	bd80      	pop	{r7, pc}

080077b6 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80077b6:	b580      	push	{r7, lr}
 80077b8:	b08a      	sub	sp, #40	@ 0x28
 80077ba:	af02      	add	r7, sp, #8
 80077bc:	60f8      	str	r0, [r7, #12]
 80077be:	60b9      	str	r1, [r7, #8]
 80077c0:	4613      	mov	r3, r2
 80077c2:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d10b      	bne.n	80077e2 <xQueueGenericCreate+0x2c>
	__asm volatile
 80077ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077ce:	f383 8811 	msr	BASEPRI, r3
 80077d2:	f3bf 8f6f 	isb	sy
 80077d6:	f3bf 8f4f 	dsb	sy
 80077da:	613b      	str	r3, [r7, #16]
}
 80077dc:	bf00      	nop
 80077de:	bf00      	nop
 80077e0:	e7fd      	b.n	80077de <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	68ba      	ldr	r2, [r7, #8]
 80077e6:	fb02 f303 	mul.w	r3, r2, r3
 80077ea:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80077ec:	69fb      	ldr	r3, [r7, #28]
 80077ee:	3350      	adds	r3, #80	@ 0x50
 80077f0:	4618      	mov	r0, r3
 80077f2:	f002 fe95 	bl	800a520 <pvPortMalloc>
 80077f6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80077f8:	69bb      	ldr	r3, [r7, #24]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d011      	beq.n	8007822 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80077fe:	69bb      	ldr	r3, [r7, #24]
 8007800:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007802:	697b      	ldr	r3, [r7, #20]
 8007804:	3350      	adds	r3, #80	@ 0x50
 8007806:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007808:	69bb      	ldr	r3, [r7, #24]
 800780a:	2200      	movs	r2, #0
 800780c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007810:	79fa      	ldrb	r2, [r7, #7]
 8007812:	69bb      	ldr	r3, [r7, #24]
 8007814:	9300      	str	r3, [sp, #0]
 8007816:	4613      	mov	r3, r2
 8007818:	697a      	ldr	r2, [r7, #20]
 800781a:	68b9      	ldr	r1, [r7, #8]
 800781c:	68f8      	ldr	r0, [r7, #12]
 800781e:	f000 f805 	bl	800782c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007822:	69bb      	ldr	r3, [r7, #24]
	}
 8007824:	4618      	mov	r0, r3
 8007826:	3720      	adds	r7, #32
 8007828:	46bd      	mov	sp, r7
 800782a:	bd80      	pop	{r7, pc}

0800782c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800782c:	b580      	push	{r7, lr}
 800782e:	b084      	sub	sp, #16
 8007830:	af00      	add	r7, sp, #0
 8007832:	60f8      	str	r0, [r7, #12]
 8007834:	60b9      	str	r1, [r7, #8]
 8007836:	607a      	str	r2, [r7, #4]
 8007838:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800783a:	68bb      	ldr	r3, [r7, #8]
 800783c:	2b00      	cmp	r3, #0
 800783e:	d103      	bne.n	8007848 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007840:	69bb      	ldr	r3, [r7, #24]
 8007842:	69ba      	ldr	r2, [r7, #24]
 8007844:	601a      	str	r2, [r3, #0]
 8007846:	e002      	b.n	800784e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007848:	69bb      	ldr	r3, [r7, #24]
 800784a:	687a      	ldr	r2, [r7, #4]
 800784c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800784e:	69bb      	ldr	r3, [r7, #24]
 8007850:	68fa      	ldr	r2, [r7, #12]
 8007852:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007854:	69bb      	ldr	r3, [r7, #24]
 8007856:	68ba      	ldr	r2, [r7, #8]
 8007858:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800785a:	2101      	movs	r1, #1
 800785c:	69b8      	ldr	r0, [r7, #24]
 800785e:	f7ff fec3 	bl	80075e8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007862:	69bb      	ldr	r3, [r7, #24]
 8007864:	78fa      	ldrb	r2, [r7, #3]
 8007866:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800786a:	bf00      	nop
 800786c:	3710      	adds	r7, #16
 800786e:	46bd      	mov	sp, r7
 8007870:	bd80      	pop	{r7, pc}

08007872 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8007872:	b580      	push	{r7, lr}
 8007874:	b082      	sub	sp, #8
 8007876:	af00      	add	r7, sp, #0
 8007878:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	2b00      	cmp	r3, #0
 800787e:	d00e      	beq.n	800789e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	2200      	movs	r2, #0
 8007884:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	2200      	movs	r2, #0
 800788a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	2200      	movs	r2, #0
 8007890:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8007892:	2300      	movs	r3, #0
 8007894:	2200      	movs	r2, #0
 8007896:	2100      	movs	r1, #0
 8007898:	6878      	ldr	r0, [r7, #4]
 800789a:	f000 f8a3 	bl	80079e4 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800789e:	bf00      	nop
 80078a0:	3708      	adds	r7, #8
 80078a2:	46bd      	mov	sp, r7
 80078a4:	bd80      	pop	{r7, pc}

080078a6 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80078a6:	b580      	push	{r7, lr}
 80078a8:	b086      	sub	sp, #24
 80078aa:	af00      	add	r7, sp, #0
 80078ac:	4603      	mov	r3, r0
 80078ae:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80078b0:	2301      	movs	r3, #1
 80078b2:	617b      	str	r3, [r7, #20]
 80078b4:	2300      	movs	r3, #0
 80078b6:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80078b8:	79fb      	ldrb	r3, [r7, #7]
 80078ba:	461a      	mov	r2, r3
 80078bc:	6939      	ldr	r1, [r7, #16]
 80078be:	6978      	ldr	r0, [r7, #20]
 80078c0:	f7ff ff79 	bl	80077b6 <xQueueGenericCreate>
 80078c4:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80078c6:	68f8      	ldr	r0, [r7, #12]
 80078c8:	f7ff ffd3 	bl	8007872 <prvInitialiseMutex>

		return xNewQueue;
 80078cc:	68fb      	ldr	r3, [r7, #12]
	}
 80078ce:	4618      	mov	r0, r3
 80078d0:	3718      	adds	r7, #24
 80078d2:	46bd      	mov	sp, r7
 80078d4:	bd80      	pop	{r7, pc}

080078d6 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 80078d6:	b580      	push	{r7, lr}
 80078d8:	b088      	sub	sp, #32
 80078da:	af02      	add	r7, sp, #8
 80078dc:	4603      	mov	r3, r0
 80078de:	6039      	str	r1, [r7, #0]
 80078e0:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80078e2:	2301      	movs	r3, #1
 80078e4:	617b      	str	r3, [r7, #20]
 80078e6:	2300      	movs	r3, #0
 80078e8:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80078ea:	79fb      	ldrb	r3, [r7, #7]
 80078ec:	9300      	str	r3, [sp, #0]
 80078ee:	683b      	ldr	r3, [r7, #0]
 80078f0:	2200      	movs	r2, #0
 80078f2:	6939      	ldr	r1, [r7, #16]
 80078f4:	6978      	ldr	r0, [r7, #20]
 80078f6:	f7ff fee1 	bl	80076bc <xQueueGenericCreateStatic>
 80078fa:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80078fc:	68f8      	ldr	r0, [r7, #12]
 80078fe:	f7ff ffb8 	bl	8007872 <prvInitialiseMutex>

		return xNewQueue;
 8007902:	68fb      	ldr	r3, [r7, #12]
	}
 8007904:	4618      	mov	r0, r3
 8007906:	3718      	adds	r7, #24
 8007908:	46bd      	mov	sp, r7
 800790a:	bd80      	pop	{r7, pc}

0800790c <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800790c:	b590      	push	{r4, r7, lr}
 800790e:	b087      	sub	sp, #28
 8007910:	af00      	add	r7, sp, #0
 8007912:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8007918:	693b      	ldr	r3, [r7, #16]
 800791a:	2b00      	cmp	r3, #0
 800791c:	d10b      	bne.n	8007936 <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 800791e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007922:	f383 8811 	msr	BASEPRI, r3
 8007926:	f3bf 8f6f 	isb	sy
 800792a:	f3bf 8f4f 	dsb	sy
 800792e:	60fb      	str	r3, [r7, #12]
}
 8007930:	bf00      	nop
 8007932:	bf00      	nop
 8007934:	e7fd      	b.n	8007932 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8007936:	693b      	ldr	r3, [r7, #16]
 8007938:	689c      	ldr	r4, [r3, #8]
 800793a:	f001 fe7b 	bl	8009634 <xTaskGetCurrentTaskHandle>
 800793e:	4603      	mov	r3, r0
 8007940:	429c      	cmp	r4, r3
 8007942:	d111      	bne.n	8007968 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8007944:	693b      	ldr	r3, [r7, #16]
 8007946:	68db      	ldr	r3, [r3, #12]
 8007948:	1e5a      	subs	r2, r3, #1
 800794a:	693b      	ldr	r3, [r7, #16]
 800794c:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800794e:	693b      	ldr	r3, [r7, #16]
 8007950:	68db      	ldr	r3, [r3, #12]
 8007952:	2b00      	cmp	r3, #0
 8007954:	d105      	bne.n	8007962 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8007956:	2300      	movs	r3, #0
 8007958:	2200      	movs	r2, #0
 800795a:	2100      	movs	r1, #0
 800795c:	6938      	ldr	r0, [r7, #16]
 800795e:	f000 f841 	bl	80079e4 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8007962:	2301      	movs	r3, #1
 8007964:	617b      	str	r3, [r7, #20]
 8007966:	e001      	b.n	800796c <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8007968:	2300      	movs	r3, #0
 800796a:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800796c:	697b      	ldr	r3, [r7, #20]
	}
 800796e:	4618      	mov	r0, r3
 8007970:	371c      	adds	r7, #28
 8007972:	46bd      	mov	sp, r7
 8007974:	bd90      	pop	{r4, r7, pc}

08007976 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8007976:	b590      	push	{r4, r7, lr}
 8007978:	b087      	sub	sp, #28
 800797a:	af00      	add	r7, sp, #0
 800797c:	6078      	str	r0, [r7, #4]
 800797e:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8007984:	693b      	ldr	r3, [r7, #16]
 8007986:	2b00      	cmp	r3, #0
 8007988:	d10b      	bne.n	80079a2 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 800798a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800798e:	f383 8811 	msr	BASEPRI, r3
 8007992:	f3bf 8f6f 	isb	sy
 8007996:	f3bf 8f4f 	dsb	sy
 800799a:	60fb      	str	r3, [r7, #12]
}
 800799c:	bf00      	nop
 800799e:	bf00      	nop
 80079a0:	e7fd      	b.n	800799e <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80079a2:	693b      	ldr	r3, [r7, #16]
 80079a4:	689c      	ldr	r4, [r3, #8]
 80079a6:	f001 fe45 	bl	8009634 <xTaskGetCurrentTaskHandle>
 80079aa:	4603      	mov	r3, r0
 80079ac:	429c      	cmp	r4, r3
 80079ae:	d107      	bne.n	80079c0 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80079b0:	693b      	ldr	r3, [r7, #16]
 80079b2:	68db      	ldr	r3, [r3, #12]
 80079b4:	1c5a      	adds	r2, r3, #1
 80079b6:	693b      	ldr	r3, [r7, #16]
 80079b8:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 80079ba:	2301      	movs	r3, #1
 80079bc:	617b      	str	r3, [r7, #20]
 80079be:	e00c      	b.n	80079da <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 80079c0:	6839      	ldr	r1, [r7, #0]
 80079c2:	6938      	ldr	r0, [r7, #16]
 80079c4:	f000 fa90 	bl	8007ee8 <xQueueSemaphoreTake>
 80079c8:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 80079ca:	697b      	ldr	r3, [r7, #20]
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d004      	beq.n	80079da <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80079d0:	693b      	ldr	r3, [r7, #16]
 80079d2:	68db      	ldr	r3, [r3, #12]
 80079d4:	1c5a      	adds	r2, r3, #1
 80079d6:	693b      	ldr	r3, [r7, #16]
 80079d8:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 80079da:	697b      	ldr	r3, [r7, #20]
	}
 80079dc:	4618      	mov	r0, r3
 80079de:	371c      	adds	r7, #28
 80079e0:	46bd      	mov	sp, r7
 80079e2:	bd90      	pop	{r4, r7, pc}

080079e4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80079e4:	b580      	push	{r7, lr}
 80079e6:	b08e      	sub	sp, #56	@ 0x38
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	60f8      	str	r0, [r7, #12]
 80079ec:	60b9      	str	r1, [r7, #8]
 80079ee:	607a      	str	r2, [r7, #4]
 80079f0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80079f2:	2300      	movs	r3, #0
 80079f4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80079fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d10b      	bne.n	8007a18 <xQueueGenericSend+0x34>
	__asm volatile
 8007a00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a04:	f383 8811 	msr	BASEPRI, r3
 8007a08:	f3bf 8f6f 	isb	sy
 8007a0c:	f3bf 8f4f 	dsb	sy
 8007a10:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007a12:	bf00      	nop
 8007a14:	bf00      	nop
 8007a16:	e7fd      	b.n	8007a14 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007a18:	68bb      	ldr	r3, [r7, #8]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d103      	bne.n	8007a26 <xQueueGenericSend+0x42>
 8007a1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d101      	bne.n	8007a2a <xQueueGenericSend+0x46>
 8007a26:	2301      	movs	r3, #1
 8007a28:	e000      	b.n	8007a2c <xQueueGenericSend+0x48>
 8007a2a:	2300      	movs	r3, #0
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d10b      	bne.n	8007a48 <xQueueGenericSend+0x64>
	__asm volatile
 8007a30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a34:	f383 8811 	msr	BASEPRI, r3
 8007a38:	f3bf 8f6f 	isb	sy
 8007a3c:	f3bf 8f4f 	dsb	sy
 8007a40:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007a42:	bf00      	nop
 8007a44:	bf00      	nop
 8007a46:	e7fd      	b.n	8007a44 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007a48:	683b      	ldr	r3, [r7, #0]
 8007a4a:	2b02      	cmp	r3, #2
 8007a4c:	d103      	bne.n	8007a56 <xQueueGenericSend+0x72>
 8007a4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a52:	2b01      	cmp	r3, #1
 8007a54:	d101      	bne.n	8007a5a <xQueueGenericSend+0x76>
 8007a56:	2301      	movs	r3, #1
 8007a58:	e000      	b.n	8007a5c <xQueueGenericSend+0x78>
 8007a5a:	2300      	movs	r3, #0
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d10b      	bne.n	8007a78 <xQueueGenericSend+0x94>
	__asm volatile
 8007a60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a64:	f383 8811 	msr	BASEPRI, r3
 8007a68:	f3bf 8f6f 	isb	sy
 8007a6c:	f3bf 8f4f 	dsb	sy
 8007a70:	623b      	str	r3, [r7, #32]
}
 8007a72:	bf00      	nop
 8007a74:	bf00      	nop
 8007a76:	e7fd      	b.n	8007a74 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007a78:	f001 fdea 	bl	8009650 <xTaskGetSchedulerState>
 8007a7c:	4603      	mov	r3, r0
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d102      	bne.n	8007a88 <xQueueGenericSend+0xa4>
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d101      	bne.n	8007a8c <xQueueGenericSend+0xa8>
 8007a88:	2301      	movs	r3, #1
 8007a8a:	e000      	b.n	8007a8e <xQueueGenericSend+0xaa>
 8007a8c:	2300      	movs	r3, #0
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d10b      	bne.n	8007aaa <xQueueGenericSend+0xc6>
	__asm volatile
 8007a92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a96:	f383 8811 	msr	BASEPRI, r3
 8007a9a:	f3bf 8f6f 	isb	sy
 8007a9e:	f3bf 8f4f 	dsb	sy
 8007aa2:	61fb      	str	r3, [r7, #28]
}
 8007aa4:	bf00      	nop
 8007aa6:	bf00      	nop
 8007aa8:	e7fd      	b.n	8007aa6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007aaa:	f002 fc37 	bl	800a31c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007aae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ab0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007ab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ab4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ab6:	429a      	cmp	r2, r3
 8007ab8:	d302      	bcc.n	8007ac0 <xQueueGenericSend+0xdc>
 8007aba:	683b      	ldr	r3, [r7, #0]
 8007abc:	2b02      	cmp	r3, #2
 8007abe:	d129      	bne.n	8007b14 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007ac0:	683a      	ldr	r2, [r7, #0]
 8007ac2:	68b9      	ldr	r1, [r7, #8]
 8007ac4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007ac6:	f000 fbb8 	bl	800823a <prvCopyDataToQueue>
 8007aca:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007acc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ace:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d010      	beq.n	8007af6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007ad4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ad6:	3324      	adds	r3, #36	@ 0x24
 8007ad8:	4618      	mov	r0, r3
 8007ada:	f001 fb81 	bl	80091e0 <xTaskRemoveFromEventList>
 8007ade:	4603      	mov	r3, r0
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d013      	beq.n	8007b0c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007ae4:	4b3f      	ldr	r3, [pc, #252]	@ (8007be4 <xQueueGenericSend+0x200>)
 8007ae6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007aea:	601a      	str	r2, [r3, #0]
 8007aec:	f3bf 8f4f 	dsb	sy
 8007af0:	f3bf 8f6f 	isb	sy
 8007af4:	e00a      	b.n	8007b0c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007af6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d007      	beq.n	8007b0c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007afc:	4b39      	ldr	r3, [pc, #228]	@ (8007be4 <xQueueGenericSend+0x200>)
 8007afe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b02:	601a      	str	r2, [r3, #0]
 8007b04:	f3bf 8f4f 	dsb	sy
 8007b08:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007b0c:	f002 fc36 	bl	800a37c <vPortExitCritical>
				return pdPASS;
 8007b10:	2301      	movs	r3, #1
 8007b12:	e063      	b.n	8007bdc <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d103      	bne.n	8007b22 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007b1a:	f002 fc2f 	bl	800a37c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007b1e:	2300      	movs	r3, #0
 8007b20:	e05c      	b.n	8007bdc <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007b22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d106      	bne.n	8007b36 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007b28:	f107 0314 	add.w	r3, r7, #20
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	f001 fc1f 	bl	8009370 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007b32:	2301      	movs	r3, #1
 8007b34:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007b36:	f002 fc21 	bl	800a37c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007b3a:	f001 f8d7 	bl	8008cec <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007b3e:	f002 fbed 	bl	800a31c <vPortEnterCritical>
 8007b42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b44:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007b48:	b25b      	sxtb	r3, r3
 8007b4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b4e:	d103      	bne.n	8007b58 <xQueueGenericSend+0x174>
 8007b50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b52:	2200      	movs	r2, #0
 8007b54:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007b58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b5a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007b5e:	b25b      	sxtb	r3, r3
 8007b60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b64:	d103      	bne.n	8007b6e <xQueueGenericSend+0x18a>
 8007b66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b68:	2200      	movs	r2, #0
 8007b6a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007b6e:	f002 fc05 	bl	800a37c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007b72:	1d3a      	adds	r2, r7, #4
 8007b74:	f107 0314 	add.w	r3, r7, #20
 8007b78:	4611      	mov	r1, r2
 8007b7a:	4618      	mov	r0, r3
 8007b7c:	f001 fc0e 	bl	800939c <xTaskCheckForTimeOut>
 8007b80:	4603      	mov	r3, r0
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d124      	bne.n	8007bd0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007b86:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007b88:	f000 fc4f 	bl	800842a <prvIsQueueFull>
 8007b8c:	4603      	mov	r3, r0
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d018      	beq.n	8007bc4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007b92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b94:	3310      	adds	r3, #16
 8007b96:	687a      	ldr	r2, [r7, #4]
 8007b98:	4611      	mov	r1, r2
 8007b9a:	4618      	mov	r0, r3
 8007b9c:	f001 fa90 	bl	80090c0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007ba0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007ba2:	f000 fbda 	bl	800835a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007ba6:	f001 f8af 	bl	8008d08 <xTaskResumeAll>
 8007baa:	4603      	mov	r3, r0
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	f47f af7c 	bne.w	8007aaa <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8007bb2:	4b0c      	ldr	r3, [pc, #48]	@ (8007be4 <xQueueGenericSend+0x200>)
 8007bb4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007bb8:	601a      	str	r2, [r3, #0]
 8007bba:	f3bf 8f4f 	dsb	sy
 8007bbe:	f3bf 8f6f 	isb	sy
 8007bc2:	e772      	b.n	8007aaa <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007bc4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007bc6:	f000 fbc8 	bl	800835a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007bca:	f001 f89d 	bl	8008d08 <xTaskResumeAll>
 8007bce:	e76c      	b.n	8007aaa <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007bd0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007bd2:	f000 fbc2 	bl	800835a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007bd6:	f001 f897 	bl	8008d08 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007bda:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007bdc:	4618      	mov	r0, r3
 8007bde:	3738      	adds	r7, #56	@ 0x38
 8007be0:	46bd      	mov	sp, r7
 8007be2:	bd80      	pop	{r7, pc}
 8007be4:	e000ed04 	.word	0xe000ed04

08007be8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007be8:	b580      	push	{r7, lr}
 8007bea:	b090      	sub	sp, #64	@ 0x40
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	60f8      	str	r0, [r7, #12]
 8007bf0:	60b9      	str	r1, [r7, #8]
 8007bf2:	607a      	str	r2, [r7, #4]
 8007bf4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8007bfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d10b      	bne.n	8007c18 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007c00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c04:	f383 8811 	msr	BASEPRI, r3
 8007c08:	f3bf 8f6f 	isb	sy
 8007c0c:	f3bf 8f4f 	dsb	sy
 8007c10:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007c12:	bf00      	nop
 8007c14:	bf00      	nop
 8007c16:	e7fd      	b.n	8007c14 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007c18:	68bb      	ldr	r3, [r7, #8]
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d103      	bne.n	8007c26 <xQueueGenericSendFromISR+0x3e>
 8007c1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d101      	bne.n	8007c2a <xQueueGenericSendFromISR+0x42>
 8007c26:	2301      	movs	r3, #1
 8007c28:	e000      	b.n	8007c2c <xQueueGenericSendFromISR+0x44>
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d10b      	bne.n	8007c48 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007c30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c34:	f383 8811 	msr	BASEPRI, r3
 8007c38:	f3bf 8f6f 	isb	sy
 8007c3c:	f3bf 8f4f 	dsb	sy
 8007c40:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007c42:	bf00      	nop
 8007c44:	bf00      	nop
 8007c46:	e7fd      	b.n	8007c44 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007c48:	683b      	ldr	r3, [r7, #0]
 8007c4a:	2b02      	cmp	r3, #2
 8007c4c:	d103      	bne.n	8007c56 <xQueueGenericSendFromISR+0x6e>
 8007c4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c52:	2b01      	cmp	r3, #1
 8007c54:	d101      	bne.n	8007c5a <xQueueGenericSendFromISR+0x72>
 8007c56:	2301      	movs	r3, #1
 8007c58:	e000      	b.n	8007c5c <xQueueGenericSendFromISR+0x74>
 8007c5a:	2300      	movs	r3, #0
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d10b      	bne.n	8007c78 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007c60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c64:	f383 8811 	msr	BASEPRI, r3
 8007c68:	f3bf 8f6f 	isb	sy
 8007c6c:	f3bf 8f4f 	dsb	sy
 8007c70:	623b      	str	r3, [r7, #32]
}
 8007c72:	bf00      	nop
 8007c74:	bf00      	nop
 8007c76:	e7fd      	b.n	8007c74 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007c78:	f002 fc12 	bl	800a4a0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007c7c:	f3ef 8211 	mrs	r2, BASEPRI
 8007c80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c84:	f383 8811 	msr	BASEPRI, r3
 8007c88:	f3bf 8f6f 	isb	sy
 8007c8c:	f3bf 8f4f 	dsb	sy
 8007c90:	61fa      	str	r2, [r7, #28]
 8007c92:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007c94:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007c96:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007c98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c9a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007c9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ca0:	429a      	cmp	r2, r3
 8007ca2:	d302      	bcc.n	8007caa <xQueueGenericSendFromISR+0xc2>
 8007ca4:	683b      	ldr	r3, [r7, #0]
 8007ca6:	2b02      	cmp	r3, #2
 8007ca8:	d12f      	bne.n	8007d0a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007caa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cac:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007cb0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007cb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007cba:	683a      	ldr	r2, [r7, #0]
 8007cbc:	68b9      	ldr	r1, [r7, #8]
 8007cbe:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007cc0:	f000 fabb 	bl	800823a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007cc4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007cc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ccc:	d112      	bne.n	8007cf4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007cce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d016      	beq.n	8007d04 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007cd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cd8:	3324      	adds	r3, #36	@ 0x24
 8007cda:	4618      	mov	r0, r3
 8007cdc:	f001 fa80 	bl	80091e0 <xTaskRemoveFromEventList>
 8007ce0:	4603      	mov	r3, r0
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d00e      	beq.n	8007d04 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d00b      	beq.n	8007d04 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	2201      	movs	r2, #1
 8007cf0:	601a      	str	r2, [r3, #0]
 8007cf2:	e007      	b.n	8007d04 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007cf4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007cf8:	3301      	adds	r3, #1
 8007cfa:	b2db      	uxtb	r3, r3
 8007cfc:	b25a      	sxtb	r2, r3
 8007cfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d00:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007d04:	2301      	movs	r3, #1
 8007d06:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007d08:	e001      	b.n	8007d0e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007d0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d10:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007d12:	697b      	ldr	r3, [r7, #20]
 8007d14:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007d18:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007d1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007d1c:	4618      	mov	r0, r3
 8007d1e:	3740      	adds	r7, #64	@ 0x40
 8007d20:	46bd      	mov	sp, r7
 8007d22:	bd80      	pop	{r7, pc}

08007d24 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007d24:	b580      	push	{r7, lr}
 8007d26:	b08c      	sub	sp, #48	@ 0x30
 8007d28:	af00      	add	r7, sp, #0
 8007d2a:	60f8      	str	r0, [r7, #12]
 8007d2c:	60b9      	str	r1, [r7, #8]
 8007d2e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007d30:	2300      	movs	r3, #0
 8007d32:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007d38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d10b      	bne.n	8007d56 <xQueueReceive+0x32>
	__asm volatile
 8007d3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d42:	f383 8811 	msr	BASEPRI, r3
 8007d46:	f3bf 8f6f 	isb	sy
 8007d4a:	f3bf 8f4f 	dsb	sy
 8007d4e:	623b      	str	r3, [r7, #32]
}
 8007d50:	bf00      	nop
 8007d52:	bf00      	nop
 8007d54:	e7fd      	b.n	8007d52 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007d56:	68bb      	ldr	r3, [r7, #8]
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d103      	bne.n	8007d64 <xQueueReceive+0x40>
 8007d5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d101      	bne.n	8007d68 <xQueueReceive+0x44>
 8007d64:	2301      	movs	r3, #1
 8007d66:	e000      	b.n	8007d6a <xQueueReceive+0x46>
 8007d68:	2300      	movs	r3, #0
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d10b      	bne.n	8007d86 <xQueueReceive+0x62>
	__asm volatile
 8007d6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d72:	f383 8811 	msr	BASEPRI, r3
 8007d76:	f3bf 8f6f 	isb	sy
 8007d7a:	f3bf 8f4f 	dsb	sy
 8007d7e:	61fb      	str	r3, [r7, #28]
}
 8007d80:	bf00      	nop
 8007d82:	bf00      	nop
 8007d84:	e7fd      	b.n	8007d82 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007d86:	f001 fc63 	bl	8009650 <xTaskGetSchedulerState>
 8007d8a:	4603      	mov	r3, r0
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d102      	bne.n	8007d96 <xQueueReceive+0x72>
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d101      	bne.n	8007d9a <xQueueReceive+0x76>
 8007d96:	2301      	movs	r3, #1
 8007d98:	e000      	b.n	8007d9c <xQueueReceive+0x78>
 8007d9a:	2300      	movs	r3, #0
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d10b      	bne.n	8007db8 <xQueueReceive+0x94>
	__asm volatile
 8007da0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007da4:	f383 8811 	msr	BASEPRI, r3
 8007da8:	f3bf 8f6f 	isb	sy
 8007dac:	f3bf 8f4f 	dsb	sy
 8007db0:	61bb      	str	r3, [r7, #24]
}
 8007db2:	bf00      	nop
 8007db4:	bf00      	nop
 8007db6:	e7fd      	b.n	8007db4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007db8:	f002 fab0 	bl	800a31c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007dbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dc0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007dc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d01f      	beq.n	8007e08 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007dc8:	68b9      	ldr	r1, [r7, #8]
 8007dca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007dcc:	f000 fa9f 	bl	800830e <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007dd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dd2:	1e5a      	subs	r2, r3, #1
 8007dd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dd6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007dd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dda:	691b      	ldr	r3, [r3, #16]
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d00f      	beq.n	8007e00 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007de0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007de2:	3310      	adds	r3, #16
 8007de4:	4618      	mov	r0, r3
 8007de6:	f001 f9fb 	bl	80091e0 <xTaskRemoveFromEventList>
 8007dea:	4603      	mov	r3, r0
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d007      	beq.n	8007e00 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007df0:	4b3c      	ldr	r3, [pc, #240]	@ (8007ee4 <xQueueReceive+0x1c0>)
 8007df2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007df6:	601a      	str	r2, [r3, #0]
 8007df8:	f3bf 8f4f 	dsb	sy
 8007dfc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007e00:	f002 fabc 	bl	800a37c <vPortExitCritical>
				return pdPASS;
 8007e04:	2301      	movs	r3, #1
 8007e06:	e069      	b.n	8007edc <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d103      	bne.n	8007e16 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007e0e:	f002 fab5 	bl	800a37c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007e12:	2300      	movs	r3, #0
 8007e14:	e062      	b.n	8007edc <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007e16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d106      	bne.n	8007e2a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007e1c:	f107 0310 	add.w	r3, r7, #16
 8007e20:	4618      	mov	r0, r3
 8007e22:	f001 faa5 	bl	8009370 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007e26:	2301      	movs	r3, #1
 8007e28:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007e2a:	f002 faa7 	bl	800a37c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007e2e:	f000 ff5d 	bl	8008cec <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007e32:	f002 fa73 	bl	800a31c <vPortEnterCritical>
 8007e36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e38:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007e3c:	b25b      	sxtb	r3, r3
 8007e3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e42:	d103      	bne.n	8007e4c <xQueueReceive+0x128>
 8007e44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e46:	2200      	movs	r2, #0
 8007e48:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007e4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e4e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007e52:	b25b      	sxtb	r3, r3
 8007e54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e58:	d103      	bne.n	8007e62 <xQueueReceive+0x13e>
 8007e5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007e62:	f002 fa8b 	bl	800a37c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007e66:	1d3a      	adds	r2, r7, #4
 8007e68:	f107 0310 	add.w	r3, r7, #16
 8007e6c:	4611      	mov	r1, r2
 8007e6e:	4618      	mov	r0, r3
 8007e70:	f001 fa94 	bl	800939c <xTaskCheckForTimeOut>
 8007e74:	4603      	mov	r3, r0
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d123      	bne.n	8007ec2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007e7a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007e7c:	f000 fabf 	bl	80083fe <prvIsQueueEmpty>
 8007e80:	4603      	mov	r3, r0
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d017      	beq.n	8007eb6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007e86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e88:	3324      	adds	r3, #36	@ 0x24
 8007e8a:	687a      	ldr	r2, [r7, #4]
 8007e8c:	4611      	mov	r1, r2
 8007e8e:	4618      	mov	r0, r3
 8007e90:	f001 f916 	bl	80090c0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007e94:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007e96:	f000 fa60 	bl	800835a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007e9a:	f000 ff35 	bl	8008d08 <xTaskResumeAll>
 8007e9e:	4603      	mov	r3, r0
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d189      	bne.n	8007db8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007ea4:	4b0f      	ldr	r3, [pc, #60]	@ (8007ee4 <xQueueReceive+0x1c0>)
 8007ea6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007eaa:	601a      	str	r2, [r3, #0]
 8007eac:	f3bf 8f4f 	dsb	sy
 8007eb0:	f3bf 8f6f 	isb	sy
 8007eb4:	e780      	b.n	8007db8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007eb6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007eb8:	f000 fa4f 	bl	800835a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007ebc:	f000 ff24 	bl	8008d08 <xTaskResumeAll>
 8007ec0:	e77a      	b.n	8007db8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007ec2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007ec4:	f000 fa49 	bl	800835a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007ec8:	f000 ff1e 	bl	8008d08 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007ecc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007ece:	f000 fa96 	bl	80083fe <prvIsQueueEmpty>
 8007ed2:	4603      	mov	r3, r0
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	f43f af6f 	beq.w	8007db8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007eda:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007edc:	4618      	mov	r0, r3
 8007ede:	3730      	adds	r7, #48	@ 0x30
 8007ee0:	46bd      	mov	sp, r7
 8007ee2:	bd80      	pop	{r7, pc}
 8007ee4:	e000ed04 	.word	0xe000ed04

08007ee8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8007ee8:	b580      	push	{r7, lr}
 8007eea:	b08e      	sub	sp, #56	@ 0x38
 8007eec:	af00      	add	r7, sp, #0
 8007eee:	6078      	str	r0, [r7, #4]
 8007ef0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8007efa:	2300      	movs	r3, #0
 8007efc:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007efe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d10b      	bne.n	8007f1c <xQueueSemaphoreTake+0x34>
	__asm volatile
 8007f04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f08:	f383 8811 	msr	BASEPRI, r3
 8007f0c:	f3bf 8f6f 	isb	sy
 8007f10:	f3bf 8f4f 	dsb	sy
 8007f14:	623b      	str	r3, [r7, #32]
}
 8007f16:	bf00      	nop
 8007f18:	bf00      	nop
 8007f1a:	e7fd      	b.n	8007f18 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007f1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d00b      	beq.n	8007f3c <xQueueSemaphoreTake+0x54>
	__asm volatile
 8007f24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f28:	f383 8811 	msr	BASEPRI, r3
 8007f2c:	f3bf 8f6f 	isb	sy
 8007f30:	f3bf 8f4f 	dsb	sy
 8007f34:	61fb      	str	r3, [r7, #28]
}
 8007f36:	bf00      	nop
 8007f38:	bf00      	nop
 8007f3a:	e7fd      	b.n	8007f38 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007f3c:	f001 fb88 	bl	8009650 <xTaskGetSchedulerState>
 8007f40:	4603      	mov	r3, r0
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d102      	bne.n	8007f4c <xQueueSemaphoreTake+0x64>
 8007f46:	683b      	ldr	r3, [r7, #0]
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d101      	bne.n	8007f50 <xQueueSemaphoreTake+0x68>
 8007f4c:	2301      	movs	r3, #1
 8007f4e:	e000      	b.n	8007f52 <xQueueSemaphoreTake+0x6a>
 8007f50:	2300      	movs	r3, #0
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d10b      	bne.n	8007f6e <xQueueSemaphoreTake+0x86>
	__asm volatile
 8007f56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f5a:	f383 8811 	msr	BASEPRI, r3
 8007f5e:	f3bf 8f6f 	isb	sy
 8007f62:	f3bf 8f4f 	dsb	sy
 8007f66:	61bb      	str	r3, [r7, #24]
}
 8007f68:	bf00      	nop
 8007f6a:	bf00      	nop
 8007f6c:	e7fd      	b.n	8007f6a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007f6e:	f002 f9d5 	bl	800a31c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007f72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f76:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8007f78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d024      	beq.n	8007fc8 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8007f7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f80:	1e5a      	subs	r2, r3, #1
 8007f82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f84:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007f86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d104      	bne.n	8007f98 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8007f8e:	f001 fcf1 	bl	8009974 <pvTaskIncrementMutexHeldCount>
 8007f92:	4602      	mov	r2, r0
 8007f94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f96:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007f98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f9a:	691b      	ldr	r3, [r3, #16]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d00f      	beq.n	8007fc0 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007fa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fa2:	3310      	adds	r3, #16
 8007fa4:	4618      	mov	r0, r3
 8007fa6:	f001 f91b 	bl	80091e0 <xTaskRemoveFromEventList>
 8007faa:	4603      	mov	r3, r0
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d007      	beq.n	8007fc0 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007fb0:	4b54      	ldr	r3, [pc, #336]	@ (8008104 <xQueueSemaphoreTake+0x21c>)
 8007fb2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007fb6:	601a      	str	r2, [r3, #0]
 8007fb8:	f3bf 8f4f 	dsb	sy
 8007fbc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007fc0:	f002 f9dc 	bl	800a37c <vPortExitCritical>
				return pdPASS;
 8007fc4:	2301      	movs	r3, #1
 8007fc6:	e098      	b.n	80080fa <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007fc8:	683b      	ldr	r3, [r7, #0]
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d112      	bne.n	8007ff4 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8007fce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d00b      	beq.n	8007fec <xQueueSemaphoreTake+0x104>
	__asm volatile
 8007fd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fd8:	f383 8811 	msr	BASEPRI, r3
 8007fdc:	f3bf 8f6f 	isb	sy
 8007fe0:	f3bf 8f4f 	dsb	sy
 8007fe4:	617b      	str	r3, [r7, #20]
}
 8007fe6:	bf00      	nop
 8007fe8:	bf00      	nop
 8007fea:	e7fd      	b.n	8007fe8 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8007fec:	f002 f9c6 	bl	800a37c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007ff0:	2300      	movs	r3, #0
 8007ff2:	e082      	b.n	80080fa <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007ff4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d106      	bne.n	8008008 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007ffa:	f107 030c 	add.w	r3, r7, #12
 8007ffe:	4618      	mov	r0, r3
 8008000:	f001 f9b6 	bl	8009370 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008004:	2301      	movs	r3, #1
 8008006:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008008:	f002 f9b8 	bl	800a37c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800800c:	f000 fe6e 	bl	8008cec <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008010:	f002 f984 	bl	800a31c <vPortEnterCritical>
 8008014:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008016:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800801a:	b25b      	sxtb	r3, r3
 800801c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008020:	d103      	bne.n	800802a <xQueueSemaphoreTake+0x142>
 8008022:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008024:	2200      	movs	r2, #0
 8008026:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800802a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800802c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008030:	b25b      	sxtb	r3, r3
 8008032:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008036:	d103      	bne.n	8008040 <xQueueSemaphoreTake+0x158>
 8008038:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800803a:	2200      	movs	r2, #0
 800803c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008040:	f002 f99c 	bl	800a37c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008044:	463a      	mov	r2, r7
 8008046:	f107 030c 	add.w	r3, r7, #12
 800804a:	4611      	mov	r1, r2
 800804c:	4618      	mov	r0, r3
 800804e:	f001 f9a5 	bl	800939c <xTaskCheckForTimeOut>
 8008052:	4603      	mov	r3, r0
 8008054:	2b00      	cmp	r3, #0
 8008056:	d132      	bne.n	80080be <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008058:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800805a:	f000 f9d0 	bl	80083fe <prvIsQueueEmpty>
 800805e:	4603      	mov	r3, r0
 8008060:	2b00      	cmp	r3, #0
 8008062:	d026      	beq.n	80080b2 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008064:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	2b00      	cmp	r3, #0
 800806a:	d109      	bne.n	8008080 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800806c:	f002 f956 	bl	800a31c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008070:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008072:	689b      	ldr	r3, [r3, #8]
 8008074:	4618      	mov	r0, r3
 8008076:	f001 fb09 	bl	800968c <xTaskPriorityInherit>
 800807a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800807c:	f002 f97e 	bl	800a37c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008080:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008082:	3324      	adds	r3, #36	@ 0x24
 8008084:	683a      	ldr	r2, [r7, #0]
 8008086:	4611      	mov	r1, r2
 8008088:	4618      	mov	r0, r3
 800808a:	f001 f819 	bl	80090c0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800808e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008090:	f000 f963 	bl	800835a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008094:	f000 fe38 	bl	8008d08 <xTaskResumeAll>
 8008098:	4603      	mov	r3, r0
 800809a:	2b00      	cmp	r3, #0
 800809c:	f47f af67 	bne.w	8007f6e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80080a0:	4b18      	ldr	r3, [pc, #96]	@ (8008104 <xQueueSemaphoreTake+0x21c>)
 80080a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80080a6:	601a      	str	r2, [r3, #0]
 80080a8:	f3bf 8f4f 	dsb	sy
 80080ac:	f3bf 8f6f 	isb	sy
 80080b0:	e75d      	b.n	8007f6e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80080b2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80080b4:	f000 f951 	bl	800835a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80080b8:	f000 fe26 	bl	8008d08 <xTaskResumeAll>
 80080bc:	e757      	b.n	8007f6e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80080be:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80080c0:	f000 f94b 	bl	800835a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80080c4:	f000 fe20 	bl	8008d08 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80080c8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80080ca:	f000 f998 	bl	80083fe <prvIsQueueEmpty>
 80080ce:	4603      	mov	r3, r0
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	f43f af4c 	beq.w	8007f6e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80080d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d00d      	beq.n	80080f8 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80080dc:	f002 f91e 	bl	800a31c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80080e0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80080e2:	f000 f893 	bl	800820c <prvGetDisinheritPriorityAfterTimeout>
 80080e6:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80080e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080ea:	689b      	ldr	r3, [r3, #8]
 80080ec:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80080ee:	4618      	mov	r0, r3
 80080f0:	f001 fba4 	bl	800983c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80080f4:	f002 f942 	bl	800a37c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80080f8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80080fa:	4618      	mov	r0, r3
 80080fc:	3738      	adds	r7, #56	@ 0x38
 80080fe:	46bd      	mov	sp, r7
 8008100:	bd80      	pop	{r7, pc}
 8008102:	bf00      	nop
 8008104:	e000ed04 	.word	0xe000ed04

08008108 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008108:	b580      	push	{r7, lr}
 800810a:	b08e      	sub	sp, #56	@ 0x38
 800810c:	af00      	add	r7, sp, #0
 800810e:	60f8      	str	r0, [r7, #12]
 8008110:	60b9      	str	r1, [r7, #8]
 8008112:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008118:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800811a:	2b00      	cmp	r3, #0
 800811c:	d10b      	bne.n	8008136 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800811e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008122:	f383 8811 	msr	BASEPRI, r3
 8008126:	f3bf 8f6f 	isb	sy
 800812a:	f3bf 8f4f 	dsb	sy
 800812e:	623b      	str	r3, [r7, #32]
}
 8008130:	bf00      	nop
 8008132:	bf00      	nop
 8008134:	e7fd      	b.n	8008132 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008136:	68bb      	ldr	r3, [r7, #8]
 8008138:	2b00      	cmp	r3, #0
 800813a:	d103      	bne.n	8008144 <xQueueReceiveFromISR+0x3c>
 800813c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800813e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008140:	2b00      	cmp	r3, #0
 8008142:	d101      	bne.n	8008148 <xQueueReceiveFromISR+0x40>
 8008144:	2301      	movs	r3, #1
 8008146:	e000      	b.n	800814a <xQueueReceiveFromISR+0x42>
 8008148:	2300      	movs	r3, #0
 800814a:	2b00      	cmp	r3, #0
 800814c:	d10b      	bne.n	8008166 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800814e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008152:	f383 8811 	msr	BASEPRI, r3
 8008156:	f3bf 8f6f 	isb	sy
 800815a:	f3bf 8f4f 	dsb	sy
 800815e:	61fb      	str	r3, [r7, #28]
}
 8008160:	bf00      	nop
 8008162:	bf00      	nop
 8008164:	e7fd      	b.n	8008162 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008166:	f002 f99b 	bl	800a4a0 <vPortValidateInterruptPriority>
	__asm volatile
 800816a:	f3ef 8211 	mrs	r2, BASEPRI
 800816e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008172:	f383 8811 	msr	BASEPRI, r3
 8008176:	f3bf 8f6f 	isb	sy
 800817a:	f3bf 8f4f 	dsb	sy
 800817e:	61ba      	str	r2, [r7, #24]
 8008180:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8008182:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008184:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008186:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008188:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800818a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800818c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800818e:	2b00      	cmp	r3, #0
 8008190:	d02f      	beq.n	80081f2 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8008192:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008194:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008198:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800819c:	68b9      	ldr	r1, [r7, #8]
 800819e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80081a0:	f000 f8b5 	bl	800830e <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80081a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081a6:	1e5a      	subs	r2, r3, #1
 80081a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081aa:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80081ac:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80081b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081b4:	d112      	bne.n	80081dc <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80081b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081b8:	691b      	ldr	r3, [r3, #16]
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d016      	beq.n	80081ec <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80081be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081c0:	3310      	adds	r3, #16
 80081c2:	4618      	mov	r0, r3
 80081c4:	f001 f80c 	bl	80091e0 <xTaskRemoveFromEventList>
 80081c8:	4603      	mov	r3, r0
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d00e      	beq.n	80081ec <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d00b      	beq.n	80081ec <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	2201      	movs	r2, #1
 80081d8:	601a      	str	r2, [r3, #0]
 80081da:	e007      	b.n	80081ec <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80081dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80081e0:	3301      	adds	r3, #1
 80081e2:	b2db      	uxtb	r3, r3
 80081e4:	b25a      	sxtb	r2, r3
 80081e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80081ec:	2301      	movs	r3, #1
 80081ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80081f0:	e001      	b.n	80081f6 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80081f2:	2300      	movs	r3, #0
 80081f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80081f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081f8:	613b      	str	r3, [r7, #16]
	__asm volatile
 80081fa:	693b      	ldr	r3, [r7, #16]
 80081fc:	f383 8811 	msr	BASEPRI, r3
}
 8008200:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008202:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008204:	4618      	mov	r0, r3
 8008206:	3738      	adds	r7, #56	@ 0x38
 8008208:	46bd      	mov	sp, r7
 800820a:	bd80      	pop	{r7, pc}

0800820c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800820c:	b480      	push	{r7}
 800820e:	b085      	sub	sp, #20
 8008210:	af00      	add	r7, sp, #0
 8008212:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008218:	2b00      	cmp	r3, #0
 800821a:	d006      	beq.n	800822a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8008226:	60fb      	str	r3, [r7, #12]
 8008228:	e001      	b.n	800822e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800822a:	2300      	movs	r3, #0
 800822c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800822e:	68fb      	ldr	r3, [r7, #12]
	}
 8008230:	4618      	mov	r0, r3
 8008232:	3714      	adds	r7, #20
 8008234:	46bd      	mov	sp, r7
 8008236:	bc80      	pop	{r7}
 8008238:	4770      	bx	lr

0800823a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800823a:	b580      	push	{r7, lr}
 800823c:	b086      	sub	sp, #24
 800823e:	af00      	add	r7, sp, #0
 8008240:	60f8      	str	r0, [r7, #12]
 8008242:	60b9      	str	r1, [r7, #8]
 8008244:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008246:	2300      	movs	r3, #0
 8008248:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800824e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008254:	2b00      	cmp	r3, #0
 8008256:	d10d      	bne.n	8008274 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	2b00      	cmp	r3, #0
 800825e:	d14d      	bne.n	80082fc <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	689b      	ldr	r3, [r3, #8]
 8008264:	4618      	mov	r0, r3
 8008266:	f001 fa79 	bl	800975c <xTaskPriorityDisinherit>
 800826a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	2200      	movs	r2, #0
 8008270:	609a      	str	r2, [r3, #8]
 8008272:	e043      	b.n	80082fc <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2b00      	cmp	r3, #0
 8008278:	d119      	bne.n	80082ae <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	6858      	ldr	r0, [r3, #4]
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008282:	461a      	mov	r2, r3
 8008284:	68b9      	ldr	r1, [r7, #8]
 8008286:	f003 f9a4 	bl	800b5d2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	685a      	ldr	r2, [r3, #4]
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008292:	441a      	add	r2, r3
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	685a      	ldr	r2, [r3, #4]
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	689b      	ldr	r3, [r3, #8]
 80082a0:	429a      	cmp	r2, r3
 80082a2:	d32b      	bcc.n	80082fc <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	681a      	ldr	r2, [r3, #0]
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	605a      	str	r2, [r3, #4]
 80082ac:	e026      	b.n	80082fc <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	68d8      	ldr	r0, [r3, #12]
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082b6:	461a      	mov	r2, r3
 80082b8:	68b9      	ldr	r1, [r7, #8]
 80082ba:	f003 f98a 	bl	800b5d2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	68da      	ldr	r2, [r3, #12]
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082c6:	425b      	negs	r3, r3
 80082c8:	441a      	add	r2, r3
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	68da      	ldr	r2, [r3, #12]
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	429a      	cmp	r2, r3
 80082d8:	d207      	bcs.n	80082ea <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	689a      	ldr	r2, [r3, #8]
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082e2:	425b      	negs	r3, r3
 80082e4:	441a      	add	r2, r3
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	2b02      	cmp	r3, #2
 80082ee:	d105      	bne.n	80082fc <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80082f0:	693b      	ldr	r3, [r7, #16]
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d002      	beq.n	80082fc <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80082f6:	693b      	ldr	r3, [r7, #16]
 80082f8:	3b01      	subs	r3, #1
 80082fa:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80082fc:	693b      	ldr	r3, [r7, #16]
 80082fe:	1c5a      	adds	r2, r3, #1
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8008304:	697b      	ldr	r3, [r7, #20]
}
 8008306:	4618      	mov	r0, r3
 8008308:	3718      	adds	r7, #24
 800830a:	46bd      	mov	sp, r7
 800830c:	bd80      	pop	{r7, pc}

0800830e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800830e:	b580      	push	{r7, lr}
 8008310:	b082      	sub	sp, #8
 8008312:	af00      	add	r7, sp, #0
 8008314:	6078      	str	r0, [r7, #4]
 8008316:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800831c:	2b00      	cmp	r3, #0
 800831e:	d018      	beq.n	8008352 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	68da      	ldr	r2, [r3, #12]
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008328:	441a      	add	r2, r3
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	68da      	ldr	r2, [r3, #12]
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	689b      	ldr	r3, [r3, #8]
 8008336:	429a      	cmp	r2, r3
 8008338:	d303      	bcc.n	8008342 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681a      	ldr	r2, [r3, #0]
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	68d9      	ldr	r1, [r3, #12]
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800834a:	461a      	mov	r2, r3
 800834c:	6838      	ldr	r0, [r7, #0]
 800834e:	f003 f940 	bl	800b5d2 <memcpy>
	}
}
 8008352:	bf00      	nop
 8008354:	3708      	adds	r7, #8
 8008356:	46bd      	mov	sp, r7
 8008358:	bd80      	pop	{r7, pc}

0800835a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800835a:	b580      	push	{r7, lr}
 800835c:	b084      	sub	sp, #16
 800835e:	af00      	add	r7, sp, #0
 8008360:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008362:	f001 ffdb 	bl	800a31c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800836c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800836e:	e011      	b.n	8008394 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008374:	2b00      	cmp	r3, #0
 8008376:	d012      	beq.n	800839e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	3324      	adds	r3, #36	@ 0x24
 800837c:	4618      	mov	r0, r3
 800837e:	f000 ff2f 	bl	80091e0 <xTaskRemoveFromEventList>
 8008382:	4603      	mov	r3, r0
 8008384:	2b00      	cmp	r3, #0
 8008386:	d001      	beq.n	800838c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008388:	f001 f86c 	bl	8009464 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800838c:	7bfb      	ldrb	r3, [r7, #15]
 800838e:	3b01      	subs	r3, #1
 8008390:	b2db      	uxtb	r3, r3
 8008392:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008394:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008398:	2b00      	cmp	r3, #0
 800839a:	dce9      	bgt.n	8008370 <prvUnlockQueue+0x16>
 800839c:	e000      	b.n	80083a0 <prvUnlockQueue+0x46>
					break;
 800839e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	22ff      	movs	r2, #255	@ 0xff
 80083a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80083a8:	f001 ffe8 	bl	800a37c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80083ac:	f001 ffb6 	bl	800a31c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80083b6:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80083b8:	e011      	b.n	80083de <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	691b      	ldr	r3, [r3, #16]
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d012      	beq.n	80083e8 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	3310      	adds	r3, #16
 80083c6:	4618      	mov	r0, r3
 80083c8:	f000 ff0a 	bl	80091e0 <xTaskRemoveFromEventList>
 80083cc:	4603      	mov	r3, r0
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d001      	beq.n	80083d6 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80083d2:	f001 f847 	bl	8009464 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80083d6:	7bbb      	ldrb	r3, [r7, #14]
 80083d8:	3b01      	subs	r3, #1
 80083da:	b2db      	uxtb	r3, r3
 80083dc:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80083de:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	dce9      	bgt.n	80083ba <prvUnlockQueue+0x60>
 80083e6:	e000      	b.n	80083ea <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80083e8:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	22ff      	movs	r2, #255	@ 0xff
 80083ee:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80083f2:	f001 ffc3 	bl	800a37c <vPortExitCritical>
}
 80083f6:	bf00      	nop
 80083f8:	3710      	adds	r7, #16
 80083fa:	46bd      	mov	sp, r7
 80083fc:	bd80      	pop	{r7, pc}

080083fe <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80083fe:	b580      	push	{r7, lr}
 8008400:	b084      	sub	sp, #16
 8008402:	af00      	add	r7, sp, #0
 8008404:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008406:	f001 ff89 	bl	800a31c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800840e:	2b00      	cmp	r3, #0
 8008410:	d102      	bne.n	8008418 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008412:	2301      	movs	r3, #1
 8008414:	60fb      	str	r3, [r7, #12]
 8008416:	e001      	b.n	800841c <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008418:	2300      	movs	r3, #0
 800841a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800841c:	f001 ffae 	bl	800a37c <vPortExitCritical>

	return xReturn;
 8008420:	68fb      	ldr	r3, [r7, #12]
}
 8008422:	4618      	mov	r0, r3
 8008424:	3710      	adds	r7, #16
 8008426:	46bd      	mov	sp, r7
 8008428:	bd80      	pop	{r7, pc}

0800842a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800842a:	b580      	push	{r7, lr}
 800842c:	b084      	sub	sp, #16
 800842e:	af00      	add	r7, sp, #0
 8008430:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008432:	f001 ff73 	bl	800a31c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800843e:	429a      	cmp	r2, r3
 8008440:	d102      	bne.n	8008448 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008442:	2301      	movs	r3, #1
 8008444:	60fb      	str	r3, [r7, #12]
 8008446:	e001      	b.n	800844c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008448:	2300      	movs	r3, #0
 800844a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800844c:	f001 ff96 	bl	800a37c <vPortExitCritical>

	return xReturn;
 8008450:	68fb      	ldr	r3, [r7, #12]
}
 8008452:	4618      	mov	r0, r3
 8008454:	3710      	adds	r7, #16
 8008456:	46bd      	mov	sp, r7
 8008458:	bd80      	pop	{r7, pc}
	...

0800845c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800845c:	b480      	push	{r7}
 800845e:	b085      	sub	sp, #20
 8008460:	af00      	add	r7, sp, #0
 8008462:	6078      	str	r0, [r7, #4]
 8008464:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008466:	2300      	movs	r3, #0
 8008468:	60fb      	str	r3, [r7, #12]
 800846a:	e014      	b.n	8008496 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800846c:	4a0e      	ldr	r2, [pc, #56]	@ (80084a8 <vQueueAddToRegistry+0x4c>)
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008474:	2b00      	cmp	r3, #0
 8008476:	d10b      	bne.n	8008490 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008478:	490b      	ldr	r1, [pc, #44]	@ (80084a8 <vQueueAddToRegistry+0x4c>)
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	683a      	ldr	r2, [r7, #0]
 800847e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008482:	4a09      	ldr	r2, [pc, #36]	@ (80084a8 <vQueueAddToRegistry+0x4c>)
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	00db      	lsls	r3, r3, #3
 8008488:	4413      	add	r3, r2
 800848a:	687a      	ldr	r2, [r7, #4]
 800848c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800848e:	e006      	b.n	800849e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	3301      	adds	r3, #1
 8008494:	60fb      	str	r3, [r7, #12]
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	2b07      	cmp	r3, #7
 800849a:	d9e7      	bls.n	800846c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800849c:	bf00      	nop
 800849e:	bf00      	nop
 80084a0:	3714      	adds	r7, #20
 80084a2:	46bd      	mov	sp, r7
 80084a4:	bc80      	pop	{r7}
 80084a6:	4770      	bx	lr
 80084a8:	20000ae8 	.word	0x20000ae8

080084ac <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80084ac:	b580      	push	{r7, lr}
 80084ae:	b086      	sub	sp, #24
 80084b0:	af00      	add	r7, sp, #0
 80084b2:	60f8      	str	r0, [r7, #12]
 80084b4:	60b9      	str	r1, [r7, #8]
 80084b6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80084bc:	f001 ff2e 	bl	800a31c <vPortEnterCritical>
 80084c0:	697b      	ldr	r3, [r7, #20]
 80084c2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80084c6:	b25b      	sxtb	r3, r3
 80084c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084cc:	d103      	bne.n	80084d6 <vQueueWaitForMessageRestricted+0x2a>
 80084ce:	697b      	ldr	r3, [r7, #20]
 80084d0:	2200      	movs	r2, #0
 80084d2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80084d6:	697b      	ldr	r3, [r7, #20]
 80084d8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80084dc:	b25b      	sxtb	r3, r3
 80084de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084e2:	d103      	bne.n	80084ec <vQueueWaitForMessageRestricted+0x40>
 80084e4:	697b      	ldr	r3, [r7, #20]
 80084e6:	2200      	movs	r2, #0
 80084e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80084ec:	f001 ff46 	bl	800a37c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80084f0:	697b      	ldr	r3, [r7, #20]
 80084f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d106      	bne.n	8008506 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80084f8:	697b      	ldr	r3, [r7, #20]
 80084fa:	3324      	adds	r3, #36	@ 0x24
 80084fc:	687a      	ldr	r2, [r7, #4]
 80084fe:	68b9      	ldr	r1, [r7, #8]
 8008500:	4618      	mov	r0, r3
 8008502:	f000 fe41 	bl	8009188 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008506:	6978      	ldr	r0, [r7, #20]
 8008508:	f7ff ff27 	bl	800835a <prvUnlockQueue>
	}
 800850c:	bf00      	nop
 800850e:	3718      	adds	r7, #24
 8008510:	46bd      	mov	sp, r7
 8008512:	bd80      	pop	{r7, pc}

08008514 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008514:	b580      	push	{r7, lr}
 8008516:	b08e      	sub	sp, #56	@ 0x38
 8008518:	af04      	add	r7, sp, #16
 800851a:	60f8      	str	r0, [r7, #12]
 800851c:	60b9      	str	r1, [r7, #8]
 800851e:	607a      	str	r2, [r7, #4]
 8008520:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008522:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008524:	2b00      	cmp	r3, #0
 8008526:	d10b      	bne.n	8008540 <xTaskCreateStatic+0x2c>
	__asm volatile
 8008528:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800852c:	f383 8811 	msr	BASEPRI, r3
 8008530:	f3bf 8f6f 	isb	sy
 8008534:	f3bf 8f4f 	dsb	sy
 8008538:	623b      	str	r3, [r7, #32]
}
 800853a:	bf00      	nop
 800853c:	bf00      	nop
 800853e:	e7fd      	b.n	800853c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008540:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008542:	2b00      	cmp	r3, #0
 8008544:	d10b      	bne.n	800855e <xTaskCreateStatic+0x4a>
	__asm volatile
 8008546:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800854a:	f383 8811 	msr	BASEPRI, r3
 800854e:	f3bf 8f6f 	isb	sy
 8008552:	f3bf 8f4f 	dsb	sy
 8008556:	61fb      	str	r3, [r7, #28]
}
 8008558:	bf00      	nop
 800855a:	bf00      	nop
 800855c:	e7fd      	b.n	800855a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800855e:	23a8      	movs	r3, #168	@ 0xa8
 8008560:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008562:	693b      	ldr	r3, [r7, #16]
 8008564:	2ba8      	cmp	r3, #168	@ 0xa8
 8008566:	d00b      	beq.n	8008580 <xTaskCreateStatic+0x6c>
	__asm volatile
 8008568:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800856c:	f383 8811 	msr	BASEPRI, r3
 8008570:	f3bf 8f6f 	isb	sy
 8008574:	f3bf 8f4f 	dsb	sy
 8008578:	61bb      	str	r3, [r7, #24]
}
 800857a:	bf00      	nop
 800857c:	bf00      	nop
 800857e:	e7fd      	b.n	800857c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008580:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008582:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008584:	2b00      	cmp	r3, #0
 8008586:	d01e      	beq.n	80085c6 <xTaskCreateStatic+0xb2>
 8008588:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800858a:	2b00      	cmp	r3, #0
 800858c:	d01b      	beq.n	80085c6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800858e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008590:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008594:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008596:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008598:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800859a:	2202      	movs	r2, #2
 800859c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80085a0:	2300      	movs	r3, #0
 80085a2:	9303      	str	r3, [sp, #12]
 80085a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085a6:	9302      	str	r3, [sp, #8]
 80085a8:	f107 0314 	add.w	r3, r7, #20
 80085ac:	9301      	str	r3, [sp, #4]
 80085ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085b0:	9300      	str	r3, [sp, #0]
 80085b2:	683b      	ldr	r3, [r7, #0]
 80085b4:	687a      	ldr	r2, [r7, #4]
 80085b6:	68b9      	ldr	r1, [r7, #8]
 80085b8:	68f8      	ldr	r0, [r7, #12]
 80085ba:	f000 f851 	bl	8008660 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80085be:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80085c0:	f000 f8f6 	bl	80087b0 <prvAddNewTaskToReadyList>
 80085c4:	e001      	b.n	80085ca <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80085c6:	2300      	movs	r3, #0
 80085c8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80085ca:	697b      	ldr	r3, [r7, #20]
	}
 80085cc:	4618      	mov	r0, r3
 80085ce:	3728      	adds	r7, #40	@ 0x28
 80085d0:	46bd      	mov	sp, r7
 80085d2:	bd80      	pop	{r7, pc}

080085d4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80085d4:	b580      	push	{r7, lr}
 80085d6:	b08c      	sub	sp, #48	@ 0x30
 80085d8:	af04      	add	r7, sp, #16
 80085da:	60f8      	str	r0, [r7, #12]
 80085dc:	60b9      	str	r1, [r7, #8]
 80085de:	603b      	str	r3, [r7, #0]
 80085e0:	4613      	mov	r3, r2
 80085e2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80085e4:	88fb      	ldrh	r3, [r7, #6]
 80085e6:	009b      	lsls	r3, r3, #2
 80085e8:	4618      	mov	r0, r3
 80085ea:	f001 ff99 	bl	800a520 <pvPortMalloc>
 80085ee:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80085f0:	697b      	ldr	r3, [r7, #20]
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d00e      	beq.n	8008614 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80085f6:	20a8      	movs	r0, #168	@ 0xa8
 80085f8:	f001 ff92 	bl	800a520 <pvPortMalloc>
 80085fc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80085fe:	69fb      	ldr	r3, [r7, #28]
 8008600:	2b00      	cmp	r3, #0
 8008602:	d003      	beq.n	800860c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008604:	69fb      	ldr	r3, [r7, #28]
 8008606:	697a      	ldr	r2, [r7, #20]
 8008608:	631a      	str	r2, [r3, #48]	@ 0x30
 800860a:	e005      	b.n	8008618 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800860c:	6978      	ldr	r0, [r7, #20]
 800860e:	f002 f855 	bl	800a6bc <vPortFree>
 8008612:	e001      	b.n	8008618 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008614:	2300      	movs	r3, #0
 8008616:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008618:	69fb      	ldr	r3, [r7, #28]
 800861a:	2b00      	cmp	r3, #0
 800861c:	d017      	beq.n	800864e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800861e:	69fb      	ldr	r3, [r7, #28]
 8008620:	2200      	movs	r2, #0
 8008622:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008626:	88fa      	ldrh	r2, [r7, #6]
 8008628:	2300      	movs	r3, #0
 800862a:	9303      	str	r3, [sp, #12]
 800862c:	69fb      	ldr	r3, [r7, #28]
 800862e:	9302      	str	r3, [sp, #8]
 8008630:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008632:	9301      	str	r3, [sp, #4]
 8008634:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008636:	9300      	str	r3, [sp, #0]
 8008638:	683b      	ldr	r3, [r7, #0]
 800863a:	68b9      	ldr	r1, [r7, #8]
 800863c:	68f8      	ldr	r0, [r7, #12]
 800863e:	f000 f80f 	bl	8008660 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008642:	69f8      	ldr	r0, [r7, #28]
 8008644:	f000 f8b4 	bl	80087b0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008648:	2301      	movs	r3, #1
 800864a:	61bb      	str	r3, [r7, #24]
 800864c:	e002      	b.n	8008654 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800864e:	f04f 33ff 	mov.w	r3, #4294967295
 8008652:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008654:	69bb      	ldr	r3, [r7, #24]
	}
 8008656:	4618      	mov	r0, r3
 8008658:	3720      	adds	r7, #32
 800865a:	46bd      	mov	sp, r7
 800865c:	bd80      	pop	{r7, pc}
	...

08008660 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008660:	b580      	push	{r7, lr}
 8008662:	b088      	sub	sp, #32
 8008664:	af00      	add	r7, sp, #0
 8008666:	60f8      	str	r0, [r7, #12]
 8008668:	60b9      	str	r1, [r7, #8]
 800866a:	607a      	str	r2, [r7, #4]
 800866c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800866e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008670:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	009b      	lsls	r3, r3, #2
 8008676:	461a      	mov	r2, r3
 8008678:	21a5      	movs	r1, #165	@ 0xa5
 800867a:	f002 febe 	bl	800b3fa <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800867e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008680:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8008688:	3b01      	subs	r3, #1
 800868a:	009b      	lsls	r3, r3, #2
 800868c:	4413      	add	r3, r2
 800868e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008690:	69bb      	ldr	r3, [r7, #24]
 8008692:	f023 0307 	bic.w	r3, r3, #7
 8008696:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008698:	69bb      	ldr	r3, [r7, #24]
 800869a:	f003 0307 	and.w	r3, r3, #7
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d00b      	beq.n	80086ba <prvInitialiseNewTask+0x5a>
	__asm volatile
 80086a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086a6:	f383 8811 	msr	BASEPRI, r3
 80086aa:	f3bf 8f6f 	isb	sy
 80086ae:	f3bf 8f4f 	dsb	sy
 80086b2:	617b      	str	r3, [r7, #20]
}
 80086b4:	bf00      	nop
 80086b6:	bf00      	nop
 80086b8:	e7fd      	b.n	80086b6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80086ba:	68bb      	ldr	r3, [r7, #8]
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d01f      	beq.n	8008700 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80086c0:	2300      	movs	r3, #0
 80086c2:	61fb      	str	r3, [r7, #28]
 80086c4:	e012      	b.n	80086ec <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80086c6:	68ba      	ldr	r2, [r7, #8]
 80086c8:	69fb      	ldr	r3, [r7, #28]
 80086ca:	4413      	add	r3, r2
 80086cc:	7819      	ldrb	r1, [r3, #0]
 80086ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80086d0:	69fb      	ldr	r3, [r7, #28]
 80086d2:	4413      	add	r3, r2
 80086d4:	3334      	adds	r3, #52	@ 0x34
 80086d6:	460a      	mov	r2, r1
 80086d8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80086da:	68ba      	ldr	r2, [r7, #8]
 80086dc:	69fb      	ldr	r3, [r7, #28]
 80086de:	4413      	add	r3, r2
 80086e0:	781b      	ldrb	r3, [r3, #0]
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d006      	beq.n	80086f4 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80086e6:	69fb      	ldr	r3, [r7, #28]
 80086e8:	3301      	adds	r3, #1
 80086ea:	61fb      	str	r3, [r7, #28]
 80086ec:	69fb      	ldr	r3, [r7, #28]
 80086ee:	2b0f      	cmp	r3, #15
 80086f0:	d9e9      	bls.n	80086c6 <prvInitialiseNewTask+0x66>
 80086f2:	e000      	b.n	80086f6 <prvInitialiseNewTask+0x96>
			{
				break;
 80086f4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80086f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086f8:	2200      	movs	r2, #0
 80086fa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80086fe:	e003      	b.n	8008708 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008700:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008702:	2200      	movs	r2, #0
 8008704:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008708:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800870a:	2b37      	cmp	r3, #55	@ 0x37
 800870c:	d901      	bls.n	8008712 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800870e:	2337      	movs	r3, #55	@ 0x37
 8008710:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008712:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008714:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008716:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008718:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800871a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800871c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800871e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008720:	2200      	movs	r2, #0
 8008722:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008726:	3304      	adds	r3, #4
 8008728:	4618      	mov	r0, r3
 800872a:	f7fe fecc 	bl	80074c6 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800872e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008730:	3318      	adds	r3, #24
 8008732:	4618      	mov	r0, r3
 8008734:	f7fe fec7 	bl	80074c6 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008738:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800873a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800873c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800873e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008740:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008744:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008746:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008748:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800874a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800874c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800874e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008750:	2200      	movs	r2, #0
 8008752:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008758:	2200      	movs	r2, #0
 800875a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800875e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008760:	3354      	adds	r3, #84	@ 0x54
 8008762:	224c      	movs	r2, #76	@ 0x4c
 8008764:	2100      	movs	r1, #0
 8008766:	4618      	mov	r0, r3
 8008768:	f002 fe47 	bl	800b3fa <memset>
 800876c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800876e:	4a0d      	ldr	r2, [pc, #52]	@ (80087a4 <prvInitialiseNewTask+0x144>)
 8008770:	659a      	str	r2, [r3, #88]	@ 0x58
 8008772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008774:	4a0c      	ldr	r2, [pc, #48]	@ (80087a8 <prvInitialiseNewTask+0x148>)
 8008776:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008778:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800877a:	4a0c      	ldr	r2, [pc, #48]	@ (80087ac <prvInitialiseNewTask+0x14c>)
 800877c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800877e:	683a      	ldr	r2, [r7, #0]
 8008780:	68f9      	ldr	r1, [r7, #12]
 8008782:	69b8      	ldr	r0, [r7, #24]
 8008784:	f001 fcd6 	bl	800a134 <pxPortInitialiseStack>
 8008788:	4602      	mov	r2, r0
 800878a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800878c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800878e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008790:	2b00      	cmp	r3, #0
 8008792:	d002      	beq.n	800879a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008794:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008796:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008798:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800879a:	bf00      	nop
 800879c:	3720      	adds	r7, #32
 800879e:	46bd      	mov	sp, r7
 80087a0:	bd80      	pop	{r7, pc}
 80087a2:	bf00      	nop
 80087a4:	2000397c 	.word	0x2000397c
 80087a8:	200039e4 	.word	0x200039e4
 80087ac:	20003a4c 	.word	0x20003a4c

080087b0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80087b0:	b580      	push	{r7, lr}
 80087b2:	b082      	sub	sp, #8
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80087b8:	f001 fdb0 	bl	800a31c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80087bc:	4b2d      	ldr	r3, [pc, #180]	@ (8008874 <prvAddNewTaskToReadyList+0xc4>)
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	3301      	adds	r3, #1
 80087c2:	4a2c      	ldr	r2, [pc, #176]	@ (8008874 <prvAddNewTaskToReadyList+0xc4>)
 80087c4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80087c6:	4b2c      	ldr	r3, [pc, #176]	@ (8008878 <prvAddNewTaskToReadyList+0xc8>)
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d109      	bne.n	80087e2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80087ce:	4a2a      	ldr	r2, [pc, #168]	@ (8008878 <prvAddNewTaskToReadyList+0xc8>)
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80087d4:	4b27      	ldr	r3, [pc, #156]	@ (8008874 <prvAddNewTaskToReadyList+0xc4>)
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	2b01      	cmp	r3, #1
 80087da:	d110      	bne.n	80087fe <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80087dc:	f000 fe66 	bl	80094ac <prvInitialiseTaskLists>
 80087e0:	e00d      	b.n	80087fe <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80087e2:	4b26      	ldr	r3, [pc, #152]	@ (800887c <prvAddNewTaskToReadyList+0xcc>)
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d109      	bne.n	80087fe <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80087ea:	4b23      	ldr	r3, [pc, #140]	@ (8008878 <prvAddNewTaskToReadyList+0xc8>)
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087f4:	429a      	cmp	r2, r3
 80087f6:	d802      	bhi.n	80087fe <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80087f8:	4a1f      	ldr	r2, [pc, #124]	@ (8008878 <prvAddNewTaskToReadyList+0xc8>)
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80087fe:	4b20      	ldr	r3, [pc, #128]	@ (8008880 <prvAddNewTaskToReadyList+0xd0>)
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	3301      	adds	r3, #1
 8008804:	4a1e      	ldr	r2, [pc, #120]	@ (8008880 <prvAddNewTaskToReadyList+0xd0>)
 8008806:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008808:	4b1d      	ldr	r3, [pc, #116]	@ (8008880 <prvAddNewTaskToReadyList+0xd0>)
 800880a:	681a      	ldr	r2, [r3, #0]
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008814:	4b1b      	ldr	r3, [pc, #108]	@ (8008884 <prvAddNewTaskToReadyList+0xd4>)
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	429a      	cmp	r2, r3
 800881a:	d903      	bls.n	8008824 <prvAddNewTaskToReadyList+0x74>
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008820:	4a18      	ldr	r2, [pc, #96]	@ (8008884 <prvAddNewTaskToReadyList+0xd4>)
 8008822:	6013      	str	r3, [r2, #0]
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008828:	4613      	mov	r3, r2
 800882a:	009b      	lsls	r3, r3, #2
 800882c:	4413      	add	r3, r2
 800882e:	009b      	lsls	r3, r3, #2
 8008830:	4a15      	ldr	r2, [pc, #84]	@ (8008888 <prvAddNewTaskToReadyList+0xd8>)
 8008832:	441a      	add	r2, r3
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	3304      	adds	r3, #4
 8008838:	4619      	mov	r1, r3
 800883a:	4610      	mov	r0, r2
 800883c:	f7fe fe4f 	bl	80074de <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008840:	f001 fd9c 	bl	800a37c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008844:	4b0d      	ldr	r3, [pc, #52]	@ (800887c <prvAddNewTaskToReadyList+0xcc>)
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	2b00      	cmp	r3, #0
 800884a:	d00e      	beq.n	800886a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800884c:	4b0a      	ldr	r3, [pc, #40]	@ (8008878 <prvAddNewTaskToReadyList+0xc8>)
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008856:	429a      	cmp	r2, r3
 8008858:	d207      	bcs.n	800886a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800885a:	4b0c      	ldr	r3, [pc, #48]	@ (800888c <prvAddNewTaskToReadyList+0xdc>)
 800885c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008860:	601a      	str	r2, [r3, #0]
 8008862:	f3bf 8f4f 	dsb	sy
 8008866:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800886a:	bf00      	nop
 800886c:	3708      	adds	r7, #8
 800886e:	46bd      	mov	sp, r7
 8008870:	bd80      	pop	{r7, pc}
 8008872:	bf00      	nop
 8008874:	20000ffc 	.word	0x20000ffc
 8008878:	20000b28 	.word	0x20000b28
 800887c:	20001008 	.word	0x20001008
 8008880:	20001018 	.word	0x20001018
 8008884:	20001004 	.word	0x20001004
 8008888:	20000b2c 	.word	0x20000b2c
 800888c:	e000ed04 	.word	0xe000ed04

08008890 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8008890:	b580      	push	{r7, lr}
 8008892:	b08a      	sub	sp, #40	@ 0x28
 8008894:	af00      	add	r7, sp, #0
 8008896:	6078      	str	r0, [r7, #4]
 8008898:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800889a:	2300      	movs	r3, #0
 800889c:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d10b      	bne.n	80088bc <vTaskDelayUntil+0x2c>
	__asm volatile
 80088a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088a8:	f383 8811 	msr	BASEPRI, r3
 80088ac:	f3bf 8f6f 	isb	sy
 80088b0:	f3bf 8f4f 	dsb	sy
 80088b4:	617b      	str	r3, [r7, #20]
}
 80088b6:	bf00      	nop
 80088b8:	bf00      	nop
 80088ba:	e7fd      	b.n	80088b8 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 80088bc:	683b      	ldr	r3, [r7, #0]
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d10b      	bne.n	80088da <vTaskDelayUntil+0x4a>
	__asm volatile
 80088c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088c6:	f383 8811 	msr	BASEPRI, r3
 80088ca:	f3bf 8f6f 	isb	sy
 80088ce:	f3bf 8f4f 	dsb	sy
 80088d2:	613b      	str	r3, [r7, #16]
}
 80088d4:	bf00      	nop
 80088d6:	bf00      	nop
 80088d8:	e7fd      	b.n	80088d6 <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 80088da:	4b2a      	ldr	r3, [pc, #168]	@ (8008984 <vTaskDelayUntil+0xf4>)
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d00b      	beq.n	80088fa <vTaskDelayUntil+0x6a>
	__asm volatile
 80088e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088e6:	f383 8811 	msr	BASEPRI, r3
 80088ea:	f3bf 8f6f 	isb	sy
 80088ee:	f3bf 8f4f 	dsb	sy
 80088f2:	60fb      	str	r3, [r7, #12]
}
 80088f4:	bf00      	nop
 80088f6:	bf00      	nop
 80088f8:	e7fd      	b.n	80088f6 <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 80088fa:	f000 f9f7 	bl	8008cec <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 80088fe:	4b22      	ldr	r3, [pc, #136]	@ (8008988 <vTaskDelayUntil+0xf8>)
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	683a      	ldr	r2, [r7, #0]
 800890a:	4413      	add	r3, r2
 800890c:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	6a3a      	ldr	r2, [r7, #32]
 8008914:	429a      	cmp	r2, r3
 8008916:	d20b      	bcs.n	8008930 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	69fa      	ldr	r2, [r7, #28]
 800891e:	429a      	cmp	r2, r3
 8008920:	d211      	bcs.n	8008946 <vTaskDelayUntil+0xb6>
 8008922:	69fa      	ldr	r2, [r7, #28]
 8008924:	6a3b      	ldr	r3, [r7, #32]
 8008926:	429a      	cmp	r2, r3
 8008928:	d90d      	bls.n	8008946 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800892a:	2301      	movs	r3, #1
 800892c:	627b      	str	r3, [r7, #36]	@ 0x24
 800892e:	e00a      	b.n	8008946 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	69fa      	ldr	r2, [r7, #28]
 8008936:	429a      	cmp	r2, r3
 8008938:	d303      	bcc.n	8008942 <vTaskDelayUntil+0xb2>
 800893a:	69fa      	ldr	r2, [r7, #28]
 800893c:	6a3b      	ldr	r3, [r7, #32]
 800893e:	429a      	cmp	r2, r3
 8008940:	d901      	bls.n	8008946 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8008942:	2301      	movs	r3, #1
 8008944:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	69fa      	ldr	r2, [r7, #28]
 800894a:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800894c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800894e:	2b00      	cmp	r3, #0
 8008950:	d006      	beq.n	8008960 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8008952:	69fa      	ldr	r2, [r7, #28]
 8008954:	6a3b      	ldr	r3, [r7, #32]
 8008956:	1ad3      	subs	r3, r2, r3
 8008958:	2100      	movs	r1, #0
 800895a:	4618      	mov	r0, r3
 800895c:	f001 f81e 	bl	800999c <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8008960:	f000 f9d2 	bl	8008d08 <xTaskResumeAll>
 8008964:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008966:	69bb      	ldr	r3, [r7, #24]
 8008968:	2b00      	cmp	r3, #0
 800896a:	d107      	bne.n	800897c <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 800896c:	4b07      	ldr	r3, [pc, #28]	@ (800898c <vTaskDelayUntil+0xfc>)
 800896e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008972:	601a      	str	r2, [r3, #0]
 8008974:	f3bf 8f4f 	dsb	sy
 8008978:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800897c:	bf00      	nop
 800897e:	3728      	adds	r7, #40	@ 0x28
 8008980:	46bd      	mov	sp, r7
 8008982:	bd80      	pop	{r7, pc}
 8008984:	20001024 	.word	0x20001024
 8008988:	20001000 	.word	0x20001000
 800898c:	e000ed04 	.word	0xe000ed04

08008990 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008990:	b580      	push	{r7, lr}
 8008992:	b084      	sub	sp, #16
 8008994:	af00      	add	r7, sp, #0
 8008996:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008998:	2300      	movs	r3, #0
 800899a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d018      	beq.n	80089d4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80089a2:	4b14      	ldr	r3, [pc, #80]	@ (80089f4 <vTaskDelay+0x64>)
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d00b      	beq.n	80089c2 <vTaskDelay+0x32>
	__asm volatile
 80089aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089ae:	f383 8811 	msr	BASEPRI, r3
 80089b2:	f3bf 8f6f 	isb	sy
 80089b6:	f3bf 8f4f 	dsb	sy
 80089ba:	60bb      	str	r3, [r7, #8]
}
 80089bc:	bf00      	nop
 80089be:	bf00      	nop
 80089c0:	e7fd      	b.n	80089be <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80089c2:	f000 f993 	bl	8008cec <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80089c6:	2100      	movs	r1, #0
 80089c8:	6878      	ldr	r0, [r7, #4]
 80089ca:	f000 ffe7 	bl	800999c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80089ce:	f000 f99b 	bl	8008d08 <xTaskResumeAll>
 80089d2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d107      	bne.n	80089ea <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80089da:	4b07      	ldr	r3, [pc, #28]	@ (80089f8 <vTaskDelay+0x68>)
 80089dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80089e0:	601a      	str	r2, [r3, #0]
 80089e2:	f3bf 8f4f 	dsb	sy
 80089e6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80089ea:	bf00      	nop
 80089ec:	3710      	adds	r7, #16
 80089ee:	46bd      	mov	sp, r7
 80089f0:	bd80      	pop	{r7, pc}
 80089f2:	bf00      	nop
 80089f4:	20001024 	.word	0x20001024
 80089f8:	e000ed04 	.word	0xe000ed04

080089fc <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 80089fc:	b580      	push	{r7, lr}
 80089fe:	b084      	sub	sp, #16
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8008a04:	f001 fc8a 	bl	800a31c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d102      	bne.n	8008a14 <vTaskSuspend+0x18>
 8008a0e:	4b30      	ldr	r3, [pc, #192]	@ (8008ad0 <vTaskSuspend+0xd4>)
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	e000      	b.n	8008a16 <vTaskSuspend+0x1a>
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	3304      	adds	r3, #4
 8008a1c:	4618      	mov	r0, r3
 8008a1e:	f7fe fdb9 	bl	8007594 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d004      	beq.n	8008a34 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	3318      	adds	r3, #24
 8008a2e:	4618      	mov	r0, r3
 8008a30:	f7fe fdb0 	bl	8007594 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	3304      	adds	r3, #4
 8008a38:	4619      	mov	r1, r3
 8008a3a:	4826      	ldr	r0, [pc, #152]	@ (8008ad4 <vTaskSuspend+0xd8>)
 8008a3c:	f7fe fd4f 	bl	80074de <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8008a46:	b2db      	uxtb	r3, r3
 8008a48:	2b01      	cmp	r3, #1
 8008a4a:	d103      	bne.n	8008a54 <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	2200      	movs	r2, #0
 8008a50:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8008a54:	f001 fc92 	bl	800a37c <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8008a58:	4b1f      	ldr	r3, [pc, #124]	@ (8008ad8 <vTaskSuspend+0xdc>)
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d005      	beq.n	8008a6c <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8008a60:	f001 fc5c 	bl	800a31c <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8008a64:	f000 fdc6 	bl	80095f4 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 8008a68:	f001 fc88 	bl	800a37c <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8008a6c:	4b18      	ldr	r3, [pc, #96]	@ (8008ad0 <vTaskSuspend+0xd4>)
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	68fa      	ldr	r2, [r7, #12]
 8008a72:	429a      	cmp	r2, r3
 8008a74:	d128      	bne.n	8008ac8 <vTaskSuspend+0xcc>
		{
			if( xSchedulerRunning != pdFALSE )
 8008a76:	4b18      	ldr	r3, [pc, #96]	@ (8008ad8 <vTaskSuspend+0xdc>)
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d018      	beq.n	8008ab0 <vTaskSuspend+0xb4>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8008a7e:	4b17      	ldr	r3, [pc, #92]	@ (8008adc <vTaskSuspend+0xe0>)
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d00b      	beq.n	8008a9e <vTaskSuspend+0xa2>
	__asm volatile
 8008a86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a8a:	f383 8811 	msr	BASEPRI, r3
 8008a8e:	f3bf 8f6f 	isb	sy
 8008a92:	f3bf 8f4f 	dsb	sy
 8008a96:	60bb      	str	r3, [r7, #8]
}
 8008a98:	bf00      	nop
 8008a9a:	bf00      	nop
 8008a9c:	e7fd      	b.n	8008a9a <vTaskSuspend+0x9e>
				portYIELD_WITHIN_API();
 8008a9e:	4b10      	ldr	r3, [pc, #64]	@ (8008ae0 <vTaskSuspend+0xe4>)
 8008aa0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008aa4:	601a      	str	r2, [r3, #0]
 8008aa6:	f3bf 8f4f 	dsb	sy
 8008aaa:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008aae:	e00b      	b.n	8008ac8 <vTaskSuspend+0xcc>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8008ab0:	4b08      	ldr	r3, [pc, #32]	@ (8008ad4 <vTaskSuspend+0xd8>)
 8008ab2:	681a      	ldr	r2, [r3, #0]
 8008ab4:	4b0b      	ldr	r3, [pc, #44]	@ (8008ae4 <vTaskSuspend+0xe8>)
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	429a      	cmp	r2, r3
 8008aba:	d103      	bne.n	8008ac4 <vTaskSuspend+0xc8>
					pxCurrentTCB = NULL;
 8008abc:	4b04      	ldr	r3, [pc, #16]	@ (8008ad0 <vTaskSuspend+0xd4>)
 8008abe:	2200      	movs	r2, #0
 8008ac0:	601a      	str	r2, [r3, #0]
	}
 8008ac2:	e001      	b.n	8008ac8 <vTaskSuspend+0xcc>
					vTaskSwitchContext();
 8008ac4:	f000 fa98 	bl	8008ff8 <vTaskSwitchContext>
	}
 8008ac8:	bf00      	nop
 8008aca:	3710      	adds	r7, #16
 8008acc:	46bd      	mov	sp, r7
 8008ace:	bd80      	pop	{r7, pc}
 8008ad0:	20000b28 	.word	0x20000b28
 8008ad4:	20000fe8 	.word	0x20000fe8
 8008ad8:	20001008 	.word	0x20001008
 8008adc:	20001024 	.word	0x20001024
 8008ae0:	e000ed04 	.word	0xe000ed04
 8008ae4:	20000ffc 	.word	0x20000ffc

08008ae8 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8008ae8:	b480      	push	{r7}
 8008aea:	b087      	sub	sp, #28
 8008aec:	af00      	add	r7, sp, #0
 8008aee:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8008af0:	2300      	movs	r3, #0
 8008af2:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d10b      	bne.n	8008b16 <prvTaskIsTaskSuspended+0x2e>
	__asm volatile
 8008afe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b02:	f383 8811 	msr	BASEPRI, r3
 8008b06:	f3bf 8f6f 	isb	sy
 8008b0a:	f3bf 8f4f 	dsb	sy
 8008b0e:	60fb      	str	r3, [r7, #12]
}
 8008b10:	bf00      	nop
 8008b12:	bf00      	nop
 8008b14:	e7fd      	b.n	8008b12 <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008b16:	693b      	ldr	r3, [r7, #16]
 8008b18:	695b      	ldr	r3, [r3, #20]
 8008b1a:	4a0a      	ldr	r2, [pc, #40]	@ (8008b44 <prvTaskIsTaskSuspended+0x5c>)
 8008b1c:	4293      	cmp	r3, r2
 8008b1e:	d10a      	bne.n	8008b36 <prvTaskIsTaskSuspended+0x4e>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8008b20:	693b      	ldr	r3, [r7, #16]
 8008b22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b24:	4a08      	ldr	r2, [pc, #32]	@ (8008b48 <prvTaskIsTaskSuspended+0x60>)
 8008b26:	4293      	cmp	r3, r2
 8008b28:	d005      	beq.n	8008b36 <prvTaskIsTaskSuspended+0x4e>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8008b2a:	693b      	ldr	r3, [r7, #16]
 8008b2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d101      	bne.n	8008b36 <prvTaskIsTaskSuspended+0x4e>
				{
					xReturn = pdTRUE;
 8008b32:	2301      	movs	r3, #1
 8008b34:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008b36:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8008b38:	4618      	mov	r0, r3
 8008b3a:	371c      	adds	r7, #28
 8008b3c:	46bd      	mov	sp, r7
 8008b3e:	bc80      	pop	{r7}
 8008b40:	4770      	bx	lr
 8008b42:	bf00      	nop
 8008b44:	20000fe8 	.word	0x20000fe8
 8008b48:	20000fbc 	.word	0x20000fbc

08008b4c <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 8008b4c:	b580      	push	{r7, lr}
 8008b4e:	b084      	sub	sp, #16
 8008b50:	af00      	add	r7, sp, #0
 8008b52:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d10b      	bne.n	8008b76 <vTaskResume+0x2a>
	__asm volatile
 8008b5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b62:	f383 8811 	msr	BASEPRI, r3
 8008b66:	f3bf 8f6f 	isb	sy
 8008b6a:	f3bf 8f4f 	dsb	sy
 8008b6e:	60bb      	str	r3, [r7, #8]
}
 8008b70:	bf00      	nop
 8008b72:	bf00      	nop
 8008b74:	e7fd      	b.n	8008b72 <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 8008b76:	4b21      	ldr	r3, [pc, #132]	@ (8008bfc <vTaskResume+0xb0>)
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	68fa      	ldr	r2, [r7, #12]
 8008b7c:	429a      	cmp	r2, r3
 8008b7e:	d038      	beq.n	8008bf2 <vTaskResume+0xa6>
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d035      	beq.n	8008bf2 <vTaskResume+0xa6>
		{
			taskENTER_CRITICAL();
 8008b86:	f001 fbc9 	bl	800a31c <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8008b8a:	68f8      	ldr	r0, [r7, #12]
 8008b8c:	f7ff ffac 	bl	8008ae8 <prvTaskIsTaskSuspended>
 8008b90:	4603      	mov	r3, r0
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d02b      	beq.n	8008bee <vTaskResume+0xa2>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	3304      	adds	r3, #4
 8008b9a:	4618      	mov	r0, r3
 8008b9c:	f7fe fcfa 	bl	8007594 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ba4:	4b16      	ldr	r3, [pc, #88]	@ (8008c00 <vTaskResume+0xb4>)
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	429a      	cmp	r2, r3
 8008baa:	d903      	bls.n	8008bb4 <vTaskResume+0x68>
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bb0:	4a13      	ldr	r2, [pc, #76]	@ (8008c00 <vTaskResume+0xb4>)
 8008bb2:	6013      	str	r3, [r2, #0]
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008bb8:	4613      	mov	r3, r2
 8008bba:	009b      	lsls	r3, r3, #2
 8008bbc:	4413      	add	r3, r2
 8008bbe:	009b      	lsls	r3, r3, #2
 8008bc0:	4a10      	ldr	r2, [pc, #64]	@ (8008c04 <vTaskResume+0xb8>)
 8008bc2:	441a      	add	r2, r3
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	3304      	adds	r3, #4
 8008bc8:	4619      	mov	r1, r3
 8008bca:	4610      	mov	r0, r2
 8008bcc:	f7fe fc87 	bl	80074de <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008bd4:	4b09      	ldr	r3, [pc, #36]	@ (8008bfc <vTaskResume+0xb0>)
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bda:	429a      	cmp	r2, r3
 8008bdc:	d307      	bcc.n	8008bee <vTaskResume+0xa2>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 8008bde:	4b0a      	ldr	r3, [pc, #40]	@ (8008c08 <vTaskResume+0xbc>)
 8008be0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008be4:	601a      	str	r2, [r3, #0]
 8008be6:	f3bf 8f4f 	dsb	sy
 8008bea:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 8008bee:	f001 fbc5 	bl	800a37c <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008bf2:	bf00      	nop
 8008bf4:	3710      	adds	r7, #16
 8008bf6:	46bd      	mov	sp, r7
 8008bf8:	bd80      	pop	{r7, pc}
 8008bfa:	bf00      	nop
 8008bfc:	20000b28 	.word	0x20000b28
 8008c00:	20001004 	.word	0x20001004
 8008c04:	20000b2c 	.word	0x20000b2c
 8008c08:	e000ed04 	.word	0xe000ed04

08008c0c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008c0c:	b580      	push	{r7, lr}
 8008c0e:	b08a      	sub	sp, #40	@ 0x28
 8008c10:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008c12:	2300      	movs	r3, #0
 8008c14:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008c16:	2300      	movs	r3, #0
 8008c18:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008c1a:	463a      	mov	r2, r7
 8008c1c:	1d39      	adds	r1, r7, #4
 8008c1e:	f107 0308 	add.w	r3, r7, #8
 8008c22:	4618      	mov	r0, r3
 8008c24:	f7fe fa0a 	bl	800703c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008c28:	6839      	ldr	r1, [r7, #0]
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	68ba      	ldr	r2, [r7, #8]
 8008c2e:	9202      	str	r2, [sp, #8]
 8008c30:	9301      	str	r3, [sp, #4]
 8008c32:	2300      	movs	r3, #0
 8008c34:	9300      	str	r3, [sp, #0]
 8008c36:	2300      	movs	r3, #0
 8008c38:	460a      	mov	r2, r1
 8008c3a:	4924      	ldr	r1, [pc, #144]	@ (8008ccc <vTaskStartScheduler+0xc0>)
 8008c3c:	4824      	ldr	r0, [pc, #144]	@ (8008cd0 <vTaskStartScheduler+0xc4>)
 8008c3e:	f7ff fc69 	bl	8008514 <xTaskCreateStatic>
 8008c42:	4603      	mov	r3, r0
 8008c44:	4a23      	ldr	r2, [pc, #140]	@ (8008cd4 <vTaskStartScheduler+0xc8>)
 8008c46:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008c48:	4b22      	ldr	r3, [pc, #136]	@ (8008cd4 <vTaskStartScheduler+0xc8>)
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d002      	beq.n	8008c56 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008c50:	2301      	movs	r3, #1
 8008c52:	617b      	str	r3, [r7, #20]
 8008c54:	e001      	b.n	8008c5a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008c56:	2300      	movs	r3, #0
 8008c58:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008c5a:	697b      	ldr	r3, [r7, #20]
 8008c5c:	2b01      	cmp	r3, #1
 8008c5e:	d102      	bne.n	8008c66 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008c60:	f000 fef0 	bl	8009a44 <xTimerCreateTimerTask>
 8008c64:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008c66:	697b      	ldr	r3, [r7, #20]
 8008c68:	2b01      	cmp	r3, #1
 8008c6a:	d11b      	bne.n	8008ca4 <vTaskStartScheduler+0x98>
	__asm volatile
 8008c6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c70:	f383 8811 	msr	BASEPRI, r3
 8008c74:	f3bf 8f6f 	isb	sy
 8008c78:	f3bf 8f4f 	dsb	sy
 8008c7c:	613b      	str	r3, [r7, #16]
}
 8008c7e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008c80:	4b15      	ldr	r3, [pc, #84]	@ (8008cd8 <vTaskStartScheduler+0xcc>)
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	3354      	adds	r3, #84	@ 0x54
 8008c86:	4a15      	ldr	r2, [pc, #84]	@ (8008cdc <vTaskStartScheduler+0xd0>)
 8008c88:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008c8a:	4b15      	ldr	r3, [pc, #84]	@ (8008ce0 <vTaskStartScheduler+0xd4>)
 8008c8c:	f04f 32ff 	mov.w	r2, #4294967295
 8008c90:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008c92:	4b14      	ldr	r3, [pc, #80]	@ (8008ce4 <vTaskStartScheduler+0xd8>)
 8008c94:	2201      	movs	r2, #1
 8008c96:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008c98:	4b13      	ldr	r3, [pc, #76]	@ (8008ce8 <vTaskStartScheduler+0xdc>)
 8008c9a:	2200      	movs	r2, #0
 8008c9c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008c9e:	f001 facb 	bl	800a238 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008ca2:	e00f      	b.n	8008cc4 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008ca4:	697b      	ldr	r3, [r7, #20]
 8008ca6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008caa:	d10b      	bne.n	8008cc4 <vTaskStartScheduler+0xb8>
	__asm volatile
 8008cac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cb0:	f383 8811 	msr	BASEPRI, r3
 8008cb4:	f3bf 8f6f 	isb	sy
 8008cb8:	f3bf 8f4f 	dsb	sy
 8008cbc:	60fb      	str	r3, [r7, #12]
}
 8008cbe:	bf00      	nop
 8008cc0:	bf00      	nop
 8008cc2:	e7fd      	b.n	8008cc0 <vTaskStartScheduler+0xb4>
}
 8008cc4:	bf00      	nop
 8008cc6:	3718      	adds	r7, #24
 8008cc8:	46bd      	mov	sp, r7
 8008cca:	bd80      	pop	{r7, pc}
 8008ccc:	0800d718 	.word	0x0800d718
 8008cd0:	0800947d 	.word	0x0800947d
 8008cd4:	20001020 	.word	0x20001020
 8008cd8:	20000b28 	.word	0x20000b28
 8008cdc:	20000028 	.word	0x20000028
 8008ce0:	2000101c 	.word	0x2000101c
 8008ce4:	20001008 	.word	0x20001008
 8008ce8:	20001000 	.word	0x20001000

08008cec <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008cec:	b480      	push	{r7}
 8008cee:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008cf0:	4b04      	ldr	r3, [pc, #16]	@ (8008d04 <vTaskSuspendAll+0x18>)
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	3301      	adds	r3, #1
 8008cf6:	4a03      	ldr	r2, [pc, #12]	@ (8008d04 <vTaskSuspendAll+0x18>)
 8008cf8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008cfa:	bf00      	nop
 8008cfc:	46bd      	mov	sp, r7
 8008cfe:	bc80      	pop	{r7}
 8008d00:	4770      	bx	lr
 8008d02:	bf00      	nop
 8008d04:	20001024 	.word	0x20001024

08008d08 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008d08:	b580      	push	{r7, lr}
 8008d0a:	b084      	sub	sp, #16
 8008d0c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008d0e:	2300      	movs	r3, #0
 8008d10:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008d12:	2300      	movs	r3, #0
 8008d14:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008d16:	4b42      	ldr	r3, [pc, #264]	@ (8008e20 <xTaskResumeAll+0x118>)
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d10b      	bne.n	8008d36 <xTaskResumeAll+0x2e>
	__asm volatile
 8008d1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d22:	f383 8811 	msr	BASEPRI, r3
 8008d26:	f3bf 8f6f 	isb	sy
 8008d2a:	f3bf 8f4f 	dsb	sy
 8008d2e:	603b      	str	r3, [r7, #0]
}
 8008d30:	bf00      	nop
 8008d32:	bf00      	nop
 8008d34:	e7fd      	b.n	8008d32 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008d36:	f001 faf1 	bl	800a31c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008d3a:	4b39      	ldr	r3, [pc, #228]	@ (8008e20 <xTaskResumeAll+0x118>)
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	3b01      	subs	r3, #1
 8008d40:	4a37      	ldr	r2, [pc, #220]	@ (8008e20 <xTaskResumeAll+0x118>)
 8008d42:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008d44:	4b36      	ldr	r3, [pc, #216]	@ (8008e20 <xTaskResumeAll+0x118>)
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d162      	bne.n	8008e12 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008d4c:	4b35      	ldr	r3, [pc, #212]	@ (8008e24 <xTaskResumeAll+0x11c>)
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d05e      	beq.n	8008e12 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008d54:	e02f      	b.n	8008db6 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008d56:	4b34      	ldr	r3, [pc, #208]	@ (8008e28 <xTaskResumeAll+0x120>)
 8008d58:	68db      	ldr	r3, [r3, #12]
 8008d5a:	68db      	ldr	r3, [r3, #12]
 8008d5c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	3318      	adds	r3, #24
 8008d62:	4618      	mov	r0, r3
 8008d64:	f7fe fc16 	bl	8007594 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	3304      	adds	r3, #4
 8008d6c:	4618      	mov	r0, r3
 8008d6e:	f7fe fc11 	bl	8007594 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d76:	4b2d      	ldr	r3, [pc, #180]	@ (8008e2c <xTaskResumeAll+0x124>)
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	429a      	cmp	r2, r3
 8008d7c:	d903      	bls.n	8008d86 <xTaskResumeAll+0x7e>
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d82:	4a2a      	ldr	r2, [pc, #168]	@ (8008e2c <xTaskResumeAll+0x124>)
 8008d84:	6013      	str	r3, [r2, #0]
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d8a:	4613      	mov	r3, r2
 8008d8c:	009b      	lsls	r3, r3, #2
 8008d8e:	4413      	add	r3, r2
 8008d90:	009b      	lsls	r3, r3, #2
 8008d92:	4a27      	ldr	r2, [pc, #156]	@ (8008e30 <xTaskResumeAll+0x128>)
 8008d94:	441a      	add	r2, r3
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	3304      	adds	r3, #4
 8008d9a:	4619      	mov	r1, r3
 8008d9c:	4610      	mov	r0, r2
 8008d9e:	f7fe fb9e 	bl	80074de <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008da6:	4b23      	ldr	r3, [pc, #140]	@ (8008e34 <xTaskResumeAll+0x12c>)
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dac:	429a      	cmp	r2, r3
 8008dae:	d302      	bcc.n	8008db6 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8008db0:	4b21      	ldr	r3, [pc, #132]	@ (8008e38 <xTaskResumeAll+0x130>)
 8008db2:	2201      	movs	r2, #1
 8008db4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008db6:	4b1c      	ldr	r3, [pc, #112]	@ (8008e28 <xTaskResumeAll+0x120>)
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d1cb      	bne.n	8008d56 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d001      	beq.n	8008dc8 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008dc4:	f000 fc16 	bl	80095f4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008dc8:	4b1c      	ldr	r3, [pc, #112]	@ (8008e3c <xTaskResumeAll+0x134>)
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d010      	beq.n	8008df6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008dd4:	f000 f856 	bl	8008e84 <xTaskIncrementTick>
 8008dd8:	4603      	mov	r3, r0
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d002      	beq.n	8008de4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8008dde:	4b16      	ldr	r3, [pc, #88]	@ (8008e38 <xTaskResumeAll+0x130>)
 8008de0:	2201      	movs	r2, #1
 8008de2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	3b01      	subs	r3, #1
 8008de8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d1f1      	bne.n	8008dd4 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8008df0:	4b12      	ldr	r3, [pc, #72]	@ (8008e3c <xTaskResumeAll+0x134>)
 8008df2:	2200      	movs	r2, #0
 8008df4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008df6:	4b10      	ldr	r3, [pc, #64]	@ (8008e38 <xTaskResumeAll+0x130>)
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d009      	beq.n	8008e12 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008dfe:	2301      	movs	r3, #1
 8008e00:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008e02:	4b0f      	ldr	r3, [pc, #60]	@ (8008e40 <xTaskResumeAll+0x138>)
 8008e04:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e08:	601a      	str	r2, [r3, #0]
 8008e0a:	f3bf 8f4f 	dsb	sy
 8008e0e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008e12:	f001 fab3 	bl	800a37c <vPortExitCritical>

	return xAlreadyYielded;
 8008e16:	68bb      	ldr	r3, [r7, #8]
}
 8008e18:	4618      	mov	r0, r3
 8008e1a:	3710      	adds	r7, #16
 8008e1c:	46bd      	mov	sp, r7
 8008e1e:	bd80      	pop	{r7, pc}
 8008e20:	20001024 	.word	0x20001024
 8008e24:	20000ffc 	.word	0x20000ffc
 8008e28:	20000fbc 	.word	0x20000fbc
 8008e2c:	20001004 	.word	0x20001004
 8008e30:	20000b2c 	.word	0x20000b2c
 8008e34:	20000b28 	.word	0x20000b28
 8008e38:	20001010 	.word	0x20001010
 8008e3c:	2000100c 	.word	0x2000100c
 8008e40:	e000ed04 	.word	0xe000ed04

08008e44 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008e44:	b480      	push	{r7}
 8008e46:	b083      	sub	sp, #12
 8008e48:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008e4a:	4b04      	ldr	r3, [pc, #16]	@ (8008e5c <xTaskGetTickCount+0x18>)
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008e50:	687b      	ldr	r3, [r7, #4]
}
 8008e52:	4618      	mov	r0, r3
 8008e54:	370c      	adds	r7, #12
 8008e56:	46bd      	mov	sp, r7
 8008e58:	bc80      	pop	{r7}
 8008e5a:	4770      	bx	lr
 8008e5c:	20001000 	.word	0x20001000

08008e60 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8008e60:	b580      	push	{r7, lr}
 8008e62:	b082      	sub	sp, #8
 8008e64:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008e66:	f001 fb1b 	bl	800a4a0 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8008e6a:	2300      	movs	r3, #0
 8008e6c:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8008e6e:	4b04      	ldr	r3, [pc, #16]	@ (8008e80 <xTaskGetTickCountFromISR+0x20>)
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008e74:	683b      	ldr	r3, [r7, #0]
}
 8008e76:	4618      	mov	r0, r3
 8008e78:	3708      	adds	r7, #8
 8008e7a:	46bd      	mov	sp, r7
 8008e7c:	bd80      	pop	{r7, pc}
 8008e7e:	bf00      	nop
 8008e80:	20001000 	.word	0x20001000

08008e84 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008e84:	b580      	push	{r7, lr}
 8008e86:	b086      	sub	sp, #24
 8008e88:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008e8a:	2300      	movs	r3, #0
 8008e8c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008e8e:	4b4f      	ldr	r3, [pc, #316]	@ (8008fcc <xTaskIncrementTick+0x148>)
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	f040 8090 	bne.w	8008fb8 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008e98:	4b4d      	ldr	r3, [pc, #308]	@ (8008fd0 <xTaskIncrementTick+0x14c>)
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	3301      	adds	r3, #1
 8008e9e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008ea0:	4a4b      	ldr	r2, [pc, #300]	@ (8008fd0 <xTaskIncrementTick+0x14c>)
 8008ea2:	693b      	ldr	r3, [r7, #16]
 8008ea4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008ea6:	693b      	ldr	r3, [r7, #16]
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d121      	bne.n	8008ef0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008eac:	4b49      	ldr	r3, [pc, #292]	@ (8008fd4 <xTaskIncrementTick+0x150>)
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d00b      	beq.n	8008ece <xTaskIncrementTick+0x4a>
	__asm volatile
 8008eb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008eba:	f383 8811 	msr	BASEPRI, r3
 8008ebe:	f3bf 8f6f 	isb	sy
 8008ec2:	f3bf 8f4f 	dsb	sy
 8008ec6:	603b      	str	r3, [r7, #0]
}
 8008ec8:	bf00      	nop
 8008eca:	bf00      	nop
 8008ecc:	e7fd      	b.n	8008eca <xTaskIncrementTick+0x46>
 8008ece:	4b41      	ldr	r3, [pc, #260]	@ (8008fd4 <xTaskIncrementTick+0x150>)
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	60fb      	str	r3, [r7, #12]
 8008ed4:	4b40      	ldr	r3, [pc, #256]	@ (8008fd8 <xTaskIncrementTick+0x154>)
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	4a3e      	ldr	r2, [pc, #248]	@ (8008fd4 <xTaskIncrementTick+0x150>)
 8008eda:	6013      	str	r3, [r2, #0]
 8008edc:	4a3e      	ldr	r2, [pc, #248]	@ (8008fd8 <xTaskIncrementTick+0x154>)
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	6013      	str	r3, [r2, #0]
 8008ee2:	4b3e      	ldr	r3, [pc, #248]	@ (8008fdc <xTaskIncrementTick+0x158>)
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	3301      	adds	r3, #1
 8008ee8:	4a3c      	ldr	r2, [pc, #240]	@ (8008fdc <xTaskIncrementTick+0x158>)
 8008eea:	6013      	str	r3, [r2, #0]
 8008eec:	f000 fb82 	bl	80095f4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008ef0:	4b3b      	ldr	r3, [pc, #236]	@ (8008fe0 <xTaskIncrementTick+0x15c>)
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	693a      	ldr	r2, [r7, #16]
 8008ef6:	429a      	cmp	r2, r3
 8008ef8:	d349      	bcc.n	8008f8e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008efa:	4b36      	ldr	r3, [pc, #216]	@ (8008fd4 <xTaskIncrementTick+0x150>)
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d104      	bne.n	8008f0e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008f04:	4b36      	ldr	r3, [pc, #216]	@ (8008fe0 <xTaskIncrementTick+0x15c>)
 8008f06:	f04f 32ff 	mov.w	r2, #4294967295
 8008f0a:	601a      	str	r2, [r3, #0]
					break;
 8008f0c:	e03f      	b.n	8008f8e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008f0e:	4b31      	ldr	r3, [pc, #196]	@ (8008fd4 <xTaskIncrementTick+0x150>)
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	68db      	ldr	r3, [r3, #12]
 8008f14:	68db      	ldr	r3, [r3, #12]
 8008f16:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008f18:	68bb      	ldr	r3, [r7, #8]
 8008f1a:	685b      	ldr	r3, [r3, #4]
 8008f1c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008f1e:	693a      	ldr	r2, [r7, #16]
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	429a      	cmp	r2, r3
 8008f24:	d203      	bcs.n	8008f2e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008f26:	4a2e      	ldr	r2, [pc, #184]	@ (8008fe0 <xTaskIncrementTick+0x15c>)
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008f2c:	e02f      	b.n	8008f8e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008f2e:	68bb      	ldr	r3, [r7, #8]
 8008f30:	3304      	adds	r3, #4
 8008f32:	4618      	mov	r0, r3
 8008f34:	f7fe fb2e 	bl	8007594 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008f38:	68bb      	ldr	r3, [r7, #8]
 8008f3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d004      	beq.n	8008f4a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008f40:	68bb      	ldr	r3, [r7, #8]
 8008f42:	3318      	adds	r3, #24
 8008f44:	4618      	mov	r0, r3
 8008f46:	f7fe fb25 	bl	8007594 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008f4a:	68bb      	ldr	r3, [r7, #8]
 8008f4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f4e:	4b25      	ldr	r3, [pc, #148]	@ (8008fe4 <xTaskIncrementTick+0x160>)
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	429a      	cmp	r2, r3
 8008f54:	d903      	bls.n	8008f5e <xTaskIncrementTick+0xda>
 8008f56:	68bb      	ldr	r3, [r7, #8]
 8008f58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f5a:	4a22      	ldr	r2, [pc, #136]	@ (8008fe4 <xTaskIncrementTick+0x160>)
 8008f5c:	6013      	str	r3, [r2, #0]
 8008f5e:	68bb      	ldr	r3, [r7, #8]
 8008f60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f62:	4613      	mov	r3, r2
 8008f64:	009b      	lsls	r3, r3, #2
 8008f66:	4413      	add	r3, r2
 8008f68:	009b      	lsls	r3, r3, #2
 8008f6a:	4a1f      	ldr	r2, [pc, #124]	@ (8008fe8 <xTaskIncrementTick+0x164>)
 8008f6c:	441a      	add	r2, r3
 8008f6e:	68bb      	ldr	r3, [r7, #8]
 8008f70:	3304      	adds	r3, #4
 8008f72:	4619      	mov	r1, r3
 8008f74:	4610      	mov	r0, r2
 8008f76:	f7fe fab2 	bl	80074de <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008f7a:	68bb      	ldr	r3, [r7, #8]
 8008f7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f7e:	4b1b      	ldr	r3, [pc, #108]	@ (8008fec <xTaskIncrementTick+0x168>)
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f84:	429a      	cmp	r2, r3
 8008f86:	d3b8      	bcc.n	8008efa <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008f88:	2301      	movs	r3, #1
 8008f8a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008f8c:	e7b5      	b.n	8008efa <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008f8e:	4b17      	ldr	r3, [pc, #92]	@ (8008fec <xTaskIncrementTick+0x168>)
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f94:	4914      	ldr	r1, [pc, #80]	@ (8008fe8 <xTaskIncrementTick+0x164>)
 8008f96:	4613      	mov	r3, r2
 8008f98:	009b      	lsls	r3, r3, #2
 8008f9a:	4413      	add	r3, r2
 8008f9c:	009b      	lsls	r3, r3, #2
 8008f9e:	440b      	add	r3, r1
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	2b01      	cmp	r3, #1
 8008fa4:	d901      	bls.n	8008faa <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8008fa6:	2301      	movs	r3, #1
 8008fa8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008faa:	4b11      	ldr	r3, [pc, #68]	@ (8008ff0 <xTaskIncrementTick+0x16c>)
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d007      	beq.n	8008fc2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8008fb2:	2301      	movs	r3, #1
 8008fb4:	617b      	str	r3, [r7, #20]
 8008fb6:	e004      	b.n	8008fc2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008fb8:	4b0e      	ldr	r3, [pc, #56]	@ (8008ff4 <xTaskIncrementTick+0x170>)
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	3301      	adds	r3, #1
 8008fbe:	4a0d      	ldr	r2, [pc, #52]	@ (8008ff4 <xTaskIncrementTick+0x170>)
 8008fc0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008fc2:	697b      	ldr	r3, [r7, #20]
}
 8008fc4:	4618      	mov	r0, r3
 8008fc6:	3718      	adds	r7, #24
 8008fc8:	46bd      	mov	sp, r7
 8008fca:	bd80      	pop	{r7, pc}
 8008fcc:	20001024 	.word	0x20001024
 8008fd0:	20001000 	.word	0x20001000
 8008fd4:	20000fb4 	.word	0x20000fb4
 8008fd8:	20000fb8 	.word	0x20000fb8
 8008fdc:	20001014 	.word	0x20001014
 8008fe0:	2000101c 	.word	0x2000101c
 8008fe4:	20001004 	.word	0x20001004
 8008fe8:	20000b2c 	.word	0x20000b2c
 8008fec:	20000b28 	.word	0x20000b28
 8008ff0:	20001010 	.word	0x20001010
 8008ff4:	2000100c 	.word	0x2000100c

08008ff8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008ff8:	b480      	push	{r7}
 8008ffa:	b085      	sub	sp, #20
 8008ffc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008ffe:	4b2a      	ldr	r3, [pc, #168]	@ (80090a8 <vTaskSwitchContext+0xb0>)
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	2b00      	cmp	r3, #0
 8009004:	d003      	beq.n	800900e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009006:	4b29      	ldr	r3, [pc, #164]	@ (80090ac <vTaskSwitchContext+0xb4>)
 8009008:	2201      	movs	r2, #1
 800900a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800900c:	e047      	b.n	800909e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800900e:	4b27      	ldr	r3, [pc, #156]	@ (80090ac <vTaskSwitchContext+0xb4>)
 8009010:	2200      	movs	r2, #0
 8009012:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009014:	4b26      	ldr	r3, [pc, #152]	@ (80090b0 <vTaskSwitchContext+0xb8>)
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	60fb      	str	r3, [r7, #12]
 800901a:	e011      	b.n	8009040 <vTaskSwitchContext+0x48>
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	2b00      	cmp	r3, #0
 8009020:	d10b      	bne.n	800903a <vTaskSwitchContext+0x42>
	__asm volatile
 8009022:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009026:	f383 8811 	msr	BASEPRI, r3
 800902a:	f3bf 8f6f 	isb	sy
 800902e:	f3bf 8f4f 	dsb	sy
 8009032:	607b      	str	r3, [r7, #4]
}
 8009034:	bf00      	nop
 8009036:	bf00      	nop
 8009038:	e7fd      	b.n	8009036 <vTaskSwitchContext+0x3e>
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	3b01      	subs	r3, #1
 800903e:	60fb      	str	r3, [r7, #12]
 8009040:	491c      	ldr	r1, [pc, #112]	@ (80090b4 <vTaskSwitchContext+0xbc>)
 8009042:	68fa      	ldr	r2, [r7, #12]
 8009044:	4613      	mov	r3, r2
 8009046:	009b      	lsls	r3, r3, #2
 8009048:	4413      	add	r3, r2
 800904a:	009b      	lsls	r3, r3, #2
 800904c:	440b      	add	r3, r1
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	2b00      	cmp	r3, #0
 8009052:	d0e3      	beq.n	800901c <vTaskSwitchContext+0x24>
 8009054:	68fa      	ldr	r2, [r7, #12]
 8009056:	4613      	mov	r3, r2
 8009058:	009b      	lsls	r3, r3, #2
 800905a:	4413      	add	r3, r2
 800905c:	009b      	lsls	r3, r3, #2
 800905e:	4a15      	ldr	r2, [pc, #84]	@ (80090b4 <vTaskSwitchContext+0xbc>)
 8009060:	4413      	add	r3, r2
 8009062:	60bb      	str	r3, [r7, #8]
 8009064:	68bb      	ldr	r3, [r7, #8]
 8009066:	685b      	ldr	r3, [r3, #4]
 8009068:	685a      	ldr	r2, [r3, #4]
 800906a:	68bb      	ldr	r3, [r7, #8]
 800906c:	605a      	str	r2, [r3, #4]
 800906e:	68bb      	ldr	r3, [r7, #8]
 8009070:	685a      	ldr	r2, [r3, #4]
 8009072:	68bb      	ldr	r3, [r7, #8]
 8009074:	3308      	adds	r3, #8
 8009076:	429a      	cmp	r2, r3
 8009078:	d104      	bne.n	8009084 <vTaskSwitchContext+0x8c>
 800907a:	68bb      	ldr	r3, [r7, #8]
 800907c:	685b      	ldr	r3, [r3, #4]
 800907e:	685a      	ldr	r2, [r3, #4]
 8009080:	68bb      	ldr	r3, [r7, #8]
 8009082:	605a      	str	r2, [r3, #4]
 8009084:	68bb      	ldr	r3, [r7, #8]
 8009086:	685b      	ldr	r3, [r3, #4]
 8009088:	68db      	ldr	r3, [r3, #12]
 800908a:	4a0b      	ldr	r2, [pc, #44]	@ (80090b8 <vTaskSwitchContext+0xc0>)
 800908c:	6013      	str	r3, [r2, #0]
 800908e:	4a08      	ldr	r2, [pc, #32]	@ (80090b0 <vTaskSwitchContext+0xb8>)
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009094:	4b08      	ldr	r3, [pc, #32]	@ (80090b8 <vTaskSwitchContext+0xc0>)
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	3354      	adds	r3, #84	@ 0x54
 800909a:	4a08      	ldr	r2, [pc, #32]	@ (80090bc <vTaskSwitchContext+0xc4>)
 800909c:	6013      	str	r3, [r2, #0]
}
 800909e:	bf00      	nop
 80090a0:	3714      	adds	r7, #20
 80090a2:	46bd      	mov	sp, r7
 80090a4:	bc80      	pop	{r7}
 80090a6:	4770      	bx	lr
 80090a8:	20001024 	.word	0x20001024
 80090ac:	20001010 	.word	0x20001010
 80090b0:	20001004 	.word	0x20001004
 80090b4:	20000b2c 	.word	0x20000b2c
 80090b8:	20000b28 	.word	0x20000b28
 80090bc:	20000028 	.word	0x20000028

080090c0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80090c0:	b580      	push	{r7, lr}
 80090c2:	b084      	sub	sp, #16
 80090c4:	af00      	add	r7, sp, #0
 80090c6:	6078      	str	r0, [r7, #4]
 80090c8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d10b      	bne.n	80090e8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80090d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090d4:	f383 8811 	msr	BASEPRI, r3
 80090d8:	f3bf 8f6f 	isb	sy
 80090dc:	f3bf 8f4f 	dsb	sy
 80090e0:	60fb      	str	r3, [r7, #12]
}
 80090e2:	bf00      	nop
 80090e4:	bf00      	nop
 80090e6:	e7fd      	b.n	80090e4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80090e8:	4b07      	ldr	r3, [pc, #28]	@ (8009108 <vTaskPlaceOnEventList+0x48>)
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	3318      	adds	r3, #24
 80090ee:	4619      	mov	r1, r3
 80090f0:	6878      	ldr	r0, [r7, #4]
 80090f2:	f7fe fa17 	bl	8007524 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80090f6:	2101      	movs	r1, #1
 80090f8:	6838      	ldr	r0, [r7, #0]
 80090fa:	f000 fc4f 	bl	800999c <prvAddCurrentTaskToDelayedList>
}
 80090fe:	bf00      	nop
 8009100:	3710      	adds	r7, #16
 8009102:	46bd      	mov	sp, r7
 8009104:	bd80      	pop	{r7, pc}
 8009106:	bf00      	nop
 8009108:	20000b28 	.word	0x20000b28

0800910c <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 800910c:	b580      	push	{r7, lr}
 800910e:	b086      	sub	sp, #24
 8009110:	af00      	add	r7, sp, #0
 8009112:	60f8      	str	r0, [r7, #12]
 8009114:	60b9      	str	r1, [r7, #8]
 8009116:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	2b00      	cmp	r3, #0
 800911c:	d10b      	bne.n	8009136 <vTaskPlaceOnUnorderedEventList+0x2a>
	__asm volatile
 800911e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009122:	f383 8811 	msr	BASEPRI, r3
 8009126:	f3bf 8f6f 	isb	sy
 800912a:	f3bf 8f4f 	dsb	sy
 800912e:	617b      	str	r3, [r7, #20]
}
 8009130:	bf00      	nop
 8009132:	bf00      	nop
 8009134:	e7fd      	b.n	8009132 <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8009136:	4b12      	ldr	r3, [pc, #72]	@ (8009180 <vTaskPlaceOnUnorderedEventList+0x74>)
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	2b00      	cmp	r3, #0
 800913c:	d10b      	bne.n	8009156 <vTaskPlaceOnUnorderedEventList+0x4a>
	__asm volatile
 800913e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009142:	f383 8811 	msr	BASEPRI, r3
 8009146:	f3bf 8f6f 	isb	sy
 800914a:	f3bf 8f4f 	dsb	sy
 800914e:	613b      	str	r3, [r7, #16]
}
 8009150:	bf00      	nop
 8009152:	bf00      	nop
 8009154:	e7fd      	b.n	8009152 <vTaskPlaceOnUnorderedEventList+0x46>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8009156:	4b0b      	ldr	r3, [pc, #44]	@ (8009184 <vTaskPlaceOnUnorderedEventList+0x78>)
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	68ba      	ldr	r2, [r7, #8]
 800915c:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8009160:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009162:	4b08      	ldr	r3, [pc, #32]	@ (8009184 <vTaskPlaceOnUnorderedEventList+0x78>)
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	3318      	adds	r3, #24
 8009168:	4619      	mov	r1, r3
 800916a:	68f8      	ldr	r0, [r7, #12]
 800916c:	f7fe f9b7 	bl	80074de <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009170:	2101      	movs	r1, #1
 8009172:	6878      	ldr	r0, [r7, #4]
 8009174:	f000 fc12 	bl	800999c <prvAddCurrentTaskToDelayedList>
}
 8009178:	bf00      	nop
 800917a:	3718      	adds	r7, #24
 800917c:	46bd      	mov	sp, r7
 800917e:	bd80      	pop	{r7, pc}
 8009180:	20001024 	.word	0x20001024
 8009184:	20000b28 	.word	0x20000b28

08009188 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009188:	b580      	push	{r7, lr}
 800918a:	b086      	sub	sp, #24
 800918c:	af00      	add	r7, sp, #0
 800918e:	60f8      	str	r0, [r7, #12]
 8009190:	60b9      	str	r1, [r7, #8]
 8009192:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	2b00      	cmp	r3, #0
 8009198:	d10b      	bne.n	80091b2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800919a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800919e:	f383 8811 	msr	BASEPRI, r3
 80091a2:	f3bf 8f6f 	isb	sy
 80091a6:	f3bf 8f4f 	dsb	sy
 80091aa:	617b      	str	r3, [r7, #20]
}
 80091ac:	bf00      	nop
 80091ae:	bf00      	nop
 80091b0:	e7fd      	b.n	80091ae <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80091b2:	4b0a      	ldr	r3, [pc, #40]	@ (80091dc <vTaskPlaceOnEventListRestricted+0x54>)
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	3318      	adds	r3, #24
 80091b8:	4619      	mov	r1, r3
 80091ba:	68f8      	ldr	r0, [r7, #12]
 80091bc:	f7fe f98f 	bl	80074de <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d002      	beq.n	80091cc <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80091c6:	f04f 33ff 	mov.w	r3, #4294967295
 80091ca:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80091cc:	6879      	ldr	r1, [r7, #4]
 80091ce:	68b8      	ldr	r0, [r7, #8]
 80091d0:	f000 fbe4 	bl	800999c <prvAddCurrentTaskToDelayedList>
	}
 80091d4:	bf00      	nop
 80091d6:	3718      	adds	r7, #24
 80091d8:	46bd      	mov	sp, r7
 80091da:	bd80      	pop	{r7, pc}
 80091dc:	20000b28 	.word	0x20000b28

080091e0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80091e0:	b580      	push	{r7, lr}
 80091e2:	b086      	sub	sp, #24
 80091e4:	af00      	add	r7, sp, #0
 80091e6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	68db      	ldr	r3, [r3, #12]
 80091ec:	68db      	ldr	r3, [r3, #12]
 80091ee:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80091f0:	693b      	ldr	r3, [r7, #16]
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d10b      	bne.n	800920e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80091f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091fa:	f383 8811 	msr	BASEPRI, r3
 80091fe:	f3bf 8f6f 	isb	sy
 8009202:	f3bf 8f4f 	dsb	sy
 8009206:	60fb      	str	r3, [r7, #12]
}
 8009208:	bf00      	nop
 800920a:	bf00      	nop
 800920c:	e7fd      	b.n	800920a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800920e:	693b      	ldr	r3, [r7, #16]
 8009210:	3318      	adds	r3, #24
 8009212:	4618      	mov	r0, r3
 8009214:	f7fe f9be 	bl	8007594 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009218:	4b1d      	ldr	r3, [pc, #116]	@ (8009290 <xTaskRemoveFromEventList+0xb0>)
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	2b00      	cmp	r3, #0
 800921e:	d11d      	bne.n	800925c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009220:	693b      	ldr	r3, [r7, #16]
 8009222:	3304      	adds	r3, #4
 8009224:	4618      	mov	r0, r3
 8009226:	f7fe f9b5 	bl	8007594 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800922a:	693b      	ldr	r3, [r7, #16]
 800922c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800922e:	4b19      	ldr	r3, [pc, #100]	@ (8009294 <xTaskRemoveFromEventList+0xb4>)
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	429a      	cmp	r2, r3
 8009234:	d903      	bls.n	800923e <xTaskRemoveFromEventList+0x5e>
 8009236:	693b      	ldr	r3, [r7, #16]
 8009238:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800923a:	4a16      	ldr	r2, [pc, #88]	@ (8009294 <xTaskRemoveFromEventList+0xb4>)
 800923c:	6013      	str	r3, [r2, #0]
 800923e:	693b      	ldr	r3, [r7, #16]
 8009240:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009242:	4613      	mov	r3, r2
 8009244:	009b      	lsls	r3, r3, #2
 8009246:	4413      	add	r3, r2
 8009248:	009b      	lsls	r3, r3, #2
 800924a:	4a13      	ldr	r2, [pc, #76]	@ (8009298 <xTaskRemoveFromEventList+0xb8>)
 800924c:	441a      	add	r2, r3
 800924e:	693b      	ldr	r3, [r7, #16]
 8009250:	3304      	adds	r3, #4
 8009252:	4619      	mov	r1, r3
 8009254:	4610      	mov	r0, r2
 8009256:	f7fe f942 	bl	80074de <vListInsertEnd>
 800925a:	e005      	b.n	8009268 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800925c:	693b      	ldr	r3, [r7, #16]
 800925e:	3318      	adds	r3, #24
 8009260:	4619      	mov	r1, r3
 8009262:	480e      	ldr	r0, [pc, #56]	@ (800929c <xTaskRemoveFromEventList+0xbc>)
 8009264:	f7fe f93b 	bl	80074de <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009268:	693b      	ldr	r3, [r7, #16]
 800926a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800926c:	4b0c      	ldr	r3, [pc, #48]	@ (80092a0 <xTaskRemoveFromEventList+0xc0>)
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009272:	429a      	cmp	r2, r3
 8009274:	d905      	bls.n	8009282 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009276:	2301      	movs	r3, #1
 8009278:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800927a:	4b0a      	ldr	r3, [pc, #40]	@ (80092a4 <xTaskRemoveFromEventList+0xc4>)
 800927c:	2201      	movs	r2, #1
 800927e:	601a      	str	r2, [r3, #0]
 8009280:	e001      	b.n	8009286 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8009282:	2300      	movs	r3, #0
 8009284:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009286:	697b      	ldr	r3, [r7, #20]
}
 8009288:	4618      	mov	r0, r3
 800928a:	3718      	adds	r7, #24
 800928c:	46bd      	mov	sp, r7
 800928e:	bd80      	pop	{r7, pc}
 8009290:	20001024 	.word	0x20001024
 8009294:	20001004 	.word	0x20001004
 8009298:	20000b2c 	.word	0x20000b2c
 800929c:	20000fbc 	.word	0x20000fbc
 80092a0:	20000b28 	.word	0x20000b28
 80092a4:	20001010 	.word	0x20001010

080092a8 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 80092a8:	b580      	push	{r7, lr}
 80092aa:	b086      	sub	sp, #24
 80092ac:	af00      	add	r7, sp, #0
 80092ae:	6078      	str	r0, [r7, #4]
 80092b0:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 80092b2:	4b2a      	ldr	r3, [pc, #168]	@ (800935c <vTaskRemoveFromUnorderedEventList+0xb4>)
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d10b      	bne.n	80092d2 <vTaskRemoveFromUnorderedEventList+0x2a>
	__asm volatile
 80092ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092be:	f383 8811 	msr	BASEPRI, r3
 80092c2:	f3bf 8f6f 	isb	sy
 80092c6:	f3bf 8f4f 	dsb	sy
 80092ca:	613b      	str	r3, [r7, #16]
}
 80092cc:	bf00      	nop
 80092ce:	bf00      	nop
 80092d0:	e7fd      	b.n	80092ce <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80092d2:	683b      	ldr	r3, [r7, #0]
 80092d4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	68db      	ldr	r3, [r3, #12]
 80092e0:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 80092e2:	697b      	ldr	r3, [r7, #20]
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d10b      	bne.n	8009300 <vTaskRemoveFromUnorderedEventList+0x58>
	__asm volatile
 80092e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092ec:	f383 8811 	msr	BASEPRI, r3
 80092f0:	f3bf 8f6f 	isb	sy
 80092f4:	f3bf 8f4f 	dsb	sy
 80092f8:	60fb      	str	r3, [r7, #12]
}
 80092fa:	bf00      	nop
 80092fc:	bf00      	nop
 80092fe:	e7fd      	b.n	80092fc <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
 8009300:	6878      	ldr	r0, [r7, #4]
 8009302:	f7fe f947 	bl	8007594 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009306:	697b      	ldr	r3, [r7, #20]
 8009308:	3304      	adds	r3, #4
 800930a:	4618      	mov	r0, r3
 800930c:	f7fe f942 	bl	8007594 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8009310:	697b      	ldr	r3, [r7, #20]
 8009312:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009314:	4b12      	ldr	r3, [pc, #72]	@ (8009360 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	429a      	cmp	r2, r3
 800931a:	d903      	bls.n	8009324 <vTaskRemoveFromUnorderedEventList+0x7c>
 800931c:	697b      	ldr	r3, [r7, #20]
 800931e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009320:	4a0f      	ldr	r2, [pc, #60]	@ (8009360 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8009322:	6013      	str	r3, [r2, #0]
 8009324:	697b      	ldr	r3, [r7, #20]
 8009326:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009328:	4613      	mov	r3, r2
 800932a:	009b      	lsls	r3, r3, #2
 800932c:	4413      	add	r3, r2
 800932e:	009b      	lsls	r3, r3, #2
 8009330:	4a0c      	ldr	r2, [pc, #48]	@ (8009364 <vTaskRemoveFromUnorderedEventList+0xbc>)
 8009332:	441a      	add	r2, r3
 8009334:	697b      	ldr	r3, [r7, #20]
 8009336:	3304      	adds	r3, #4
 8009338:	4619      	mov	r1, r3
 800933a:	4610      	mov	r0, r2
 800933c:	f7fe f8cf 	bl	80074de <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009340:	697b      	ldr	r3, [r7, #20]
 8009342:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009344:	4b08      	ldr	r3, [pc, #32]	@ (8009368 <vTaskRemoveFromUnorderedEventList+0xc0>)
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800934a:	429a      	cmp	r2, r3
 800934c:	d902      	bls.n	8009354 <vTaskRemoveFromUnorderedEventList+0xac>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 800934e:	4b07      	ldr	r3, [pc, #28]	@ (800936c <vTaskRemoveFromUnorderedEventList+0xc4>)
 8009350:	2201      	movs	r2, #1
 8009352:	601a      	str	r2, [r3, #0]
	}
}
 8009354:	bf00      	nop
 8009356:	3718      	adds	r7, #24
 8009358:	46bd      	mov	sp, r7
 800935a:	bd80      	pop	{r7, pc}
 800935c:	20001024 	.word	0x20001024
 8009360:	20001004 	.word	0x20001004
 8009364:	20000b2c 	.word	0x20000b2c
 8009368:	20000b28 	.word	0x20000b28
 800936c:	20001010 	.word	0x20001010

08009370 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009370:	b480      	push	{r7}
 8009372:	b083      	sub	sp, #12
 8009374:	af00      	add	r7, sp, #0
 8009376:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009378:	4b06      	ldr	r3, [pc, #24]	@ (8009394 <vTaskInternalSetTimeOutState+0x24>)
 800937a:	681a      	ldr	r2, [r3, #0]
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009380:	4b05      	ldr	r3, [pc, #20]	@ (8009398 <vTaskInternalSetTimeOutState+0x28>)
 8009382:	681a      	ldr	r2, [r3, #0]
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	605a      	str	r2, [r3, #4]
}
 8009388:	bf00      	nop
 800938a:	370c      	adds	r7, #12
 800938c:	46bd      	mov	sp, r7
 800938e:	bc80      	pop	{r7}
 8009390:	4770      	bx	lr
 8009392:	bf00      	nop
 8009394:	20001014 	.word	0x20001014
 8009398:	20001000 	.word	0x20001000

0800939c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800939c:	b580      	push	{r7, lr}
 800939e:	b088      	sub	sp, #32
 80093a0:	af00      	add	r7, sp, #0
 80093a2:	6078      	str	r0, [r7, #4]
 80093a4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d10b      	bne.n	80093c4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80093ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093b0:	f383 8811 	msr	BASEPRI, r3
 80093b4:	f3bf 8f6f 	isb	sy
 80093b8:	f3bf 8f4f 	dsb	sy
 80093bc:	613b      	str	r3, [r7, #16]
}
 80093be:	bf00      	nop
 80093c0:	bf00      	nop
 80093c2:	e7fd      	b.n	80093c0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80093c4:	683b      	ldr	r3, [r7, #0]
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d10b      	bne.n	80093e2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80093ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093ce:	f383 8811 	msr	BASEPRI, r3
 80093d2:	f3bf 8f6f 	isb	sy
 80093d6:	f3bf 8f4f 	dsb	sy
 80093da:	60fb      	str	r3, [r7, #12]
}
 80093dc:	bf00      	nop
 80093de:	bf00      	nop
 80093e0:	e7fd      	b.n	80093de <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80093e2:	f000 ff9b 	bl	800a31c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80093e6:	4b1d      	ldr	r3, [pc, #116]	@ (800945c <xTaskCheckForTimeOut+0xc0>)
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	685b      	ldr	r3, [r3, #4]
 80093f0:	69ba      	ldr	r2, [r7, #24]
 80093f2:	1ad3      	subs	r3, r2, r3
 80093f4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80093f6:	683b      	ldr	r3, [r7, #0]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093fe:	d102      	bne.n	8009406 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009400:	2300      	movs	r3, #0
 8009402:	61fb      	str	r3, [r7, #28]
 8009404:	e023      	b.n	800944e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	681a      	ldr	r2, [r3, #0]
 800940a:	4b15      	ldr	r3, [pc, #84]	@ (8009460 <xTaskCheckForTimeOut+0xc4>)
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	429a      	cmp	r2, r3
 8009410:	d007      	beq.n	8009422 <xTaskCheckForTimeOut+0x86>
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	685b      	ldr	r3, [r3, #4]
 8009416:	69ba      	ldr	r2, [r7, #24]
 8009418:	429a      	cmp	r2, r3
 800941a:	d302      	bcc.n	8009422 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800941c:	2301      	movs	r3, #1
 800941e:	61fb      	str	r3, [r7, #28]
 8009420:	e015      	b.n	800944e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009422:	683b      	ldr	r3, [r7, #0]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	697a      	ldr	r2, [r7, #20]
 8009428:	429a      	cmp	r2, r3
 800942a:	d20b      	bcs.n	8009444 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800942c:	683b      	ldr	r3, [r7, #0]
 800942e:	681a      	ldr	r2, [r3, #0]
 8009430:	697b      	ldr	r3, [r7, #20]
 8009432:	1ad2      	subs	r2, r2, r3
 8009434:	683b      	ldr	r3, [r7, #0]
 8009436:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009438:	6878      	ldr	r0, [r7, #4]
 800943a:	f7ff ff99 	bl	8009370 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800943e:	2300      	movs	r3, #0
 8009440:	61fb      	str	r3, [r7, #28]
 8009442:	e004      	b.n	800944e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009444:	683b      	ldr	r3, [r7, #0]
 8009446:	2200      	movs	r2, #0
 8009448:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800944a:	2301      	movs	r3, #1
 800944c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800944e:	f000 ff95 	bl	800a37c <vPortExitCritical>

	return xReturn;
 8009452:	69fb      	ldr	r3, [r7, #28]
}
 8009454:	4618      	mov	r0, r3
 8009456:	3720      	adds	r7, #32
 8009458:	46bd      	mov	sp, r7
 800945a:	bd80      	pop	{r7, pc}
 800945c:	20001000 	.word	0x20001000
 8009460:	20001014 	.word	0x20001014

08009464 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009464:	b480      	push	{r7}
 8009466:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009468:	4b03      	ldr	r3, [pc, #12]	@ (8009478 <vTaskMissedYield+0x14>)
 800946a:	2201      	movs	r2, #1
 800946c:	601a      	str	r2, [r3, #0]
}
 800946e:	bf00      	nop
 8009470:	46bd      	mov	sp, r7
 8009472:	bc80      	pop	{r7}
 8009474:	4770      	bx	lr
 8009476:	bf00      	nop
 8009478:	20001010 	.word	0x20001010

0800947c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800947c:	b580      	push	{r7, lr}
 800947e:	b082      	sub	sp, #8
 8009480:	af00      	add	r7, sp, #0
 8009482:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009484:	f000 f852 	bl	800952c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009488:	4b06      	ldr	r3, [pc, #24]	@ (80094a4 <prvIdleTask+0x28>)
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	2b01      	cmp	r3, #1
 800948e:	d9f9      	bls.n	8009484 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009490:	4b05      	ldr	r3, [pc, #20]	@ (80094a8 <prvIdleTask+0x2c>)
 8009492:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009496:	601a      	str	r2, [r3, #0]
 8009498:	f3bf 8f4f 	dsb	sy
 800949c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80094a0:	e7f0      	b.n	8009484 <prvIdleTask+0x8>
 80094a2:	bf00      	nop
 80094a4:	20000b2c 	.word	0x20000b2c
 80094a8:	e000ed04 	.word	0xe000ed04

080094ac <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80094ac:	b580      	push	{r7, lr}
 80094ae:	b082      	sub	sp, #8
 80094b0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80094b2:	2300      	movs	r3, #0
 80094b4:	607b      	str	r3, [r7, #4]
 80094b6:	e00c      	b.n	80094d2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80094b8:	687a      	ldr	r2, [r7, #4]
 80094ba:	4613      	mov	r3, r2
 80094bc:	009b      	lsls	r3, r3, #2
 80094be:	4413      	add	r3, r2
 80094c0:	009b      	lsls	r3, r3, #2
 80094c2:	4a12      	ldr	r2, [pc, #72]	@ (800950c <prvInitialiseTaskLists+0x60>)
 80094c4:	4413      	add	r3, r2
 80094c6:	4618      	mov	r0, r3
 80094c8:	f7fd ffde 	bl	8007488 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	3301      	adds	r3, #1
 80094d0:	607b      	str	r3, [r7, #4]
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	2b37      	cmp	r3, #55	@ 0x37
 80094d6:	d9ef      	bls.n	80094b8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80094d8:	480d      	ldr	r0, [pc, #52]	@ (8009510 <prvInitialiseTaskLists+0x64>)
 80094da:	f7fd ffd5 	bl	8007488 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80094de:	480d      	ldr	r0, [pc, #52]	@ (8009514 <prvInitialiseTaskLists+0x68>)
 80094e0:	f7fd ffd2 	bl	8007488 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80094e4:	480c      	ldr	r0, [pc, #48]	@ (8009518 <prvInitialiseTaskLists+0x6c>)
 80094e6:	f7fd ffcf 	bl	8007488 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80094ea:	480c      	ldr	r0, [pc, #48]	@ (800951c <prvInitialiseTaskLists+0x70>)
 80094ec:	f7fd ffcc 	bl	8007488 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80094f0:	480b      	ldr	r0, [pc, #44]	@ (8009520 <prvInitialiseTaskLists+0x74>)
 80094f2:	f7fd ffc9 	bl	8007488 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80094f6:	4b0b      	ldr	r3, [pc, #44]	@ (8009524 <prvInitialiseTaskLists+0x78>)
 80094f8:	4a05      	ldr	r2, [pc, #20]	@ (8009510 <prvInitialiseTaskLists+0x64>)
 80094fa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80094fc:	4b0a      	ldr	r3, [pc, #40]	@ (8009528 <prvInitialiseTaskLists+0x7c>)
 80094fe:	4a05      	ldr	r2, [pc, #20]	@ (8009514 <prvInitialiseTaskLists+0x68>)
 8009500:	601a      	str	r2, [r3, #0]
}
 8009502:	bf00      	nop
 8009504:	3708      	adds	r7, #8
 8009506:	46bd      	mov	sp, r7
 8009508:	bd80      	pop	{r7, pc}
 800950a:	bf00      	nop
 800950c:	20000b2c 	.word	0x20000b2c
 8009510:	20000f8c 	.word	0x20000f8c
 8009514:	20000fa0 	.word	0x20000fa0
 8009518:	20000fbc 	.word	0x20000fbc
 800951c:	20000fd0 	.word	0x20000fd0
 8009520:	20000fe8 	.word	0x20000fe8
 8009524:	20000fb4 	.word	0x20000fb4
 8009528:	20000fb8 	.word	0x20000fb8

0800952c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800952c:	b580      	push	{r7, lr}
 800952e:	b082      	sub	sp, #8
 8009530:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009532:	e019      	b.n	8009568 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009534:	f000 fef2 	bl	800a31c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009538:	4b10      	ldr	r3, [pc, #64]	@ (800957c <prvCheckTasksWaitingTermination+0x50>)
 800953a:	68db      	ldr	r3, [r3, #12]
 800953c:	68db      	ldr	r3, [r3, #12]
 800953e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	3304      	adds	r3, #4
 8009544:	4618      	mov	r0, r3
 8009546:	f7fe f825 	bl	8007594 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800954a:	4b0d      	ldr	r3, [pc, #52]	@ (8009580 <prvCheckTasksWaitingTermination+0x54>)
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	3b01      	subs	r3, #1
 8009550:	4a0b      	ldr	r2, [pc, #44]	@ (8009580 <prvCheckTasksWaitingTermination+0x54>)
 8009552:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009554:	4b0b      	ldr	r3, [pc, #44]	@ (8009584 <prvCheckTasksWaitingTermination+0x58>)
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	3b01      	subs	r3, #1
 800955a:	4a0a      	ldr	r2, [pc, #40]	@ (8009584 <prvCheckTasksWaitingTermination+0x58>)
 800955c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800955e:	f000 ff0d 	bl	800a37c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009562:	6878      	ldr	r0, [r7, #4]
 8009564:	f000 f810 	bl	8009588 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009568:	4b06      	ldr	r3, [pc, #24]	@ (8009584 <prvCheckTasksWaitingTermination+0x58>)
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	2b00      	cmp	r3, #0
 800956e:	d1e1      	bne.n	8009534 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009570:	bf00      	nop
 8009572:	bf00      	nop
 8009574:	3708      	adds	r7, #8
 8009576:	46bd      	mov	sp, r7
 8009578:	bd80      	pop	{r7, pc}
 800957a:	bf00      	nop
 800957c:	20000fd0 	.word	0x20000fd0
 8009580:	20000ffc 	.word	0x20000ffc
 8009584:	20000fe4 	.word	0x20000fe4

08009588 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009588:	b580      	push	{r7, lr}
 800958a:	b084      	sub	sp, #16
 800958c:	af00      	add	r7, sp, #0
 800958e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	3354      	adds	r3, #84	@ 0x54
 8009594:	4618      	mov	r0, r3
 8009596:	f001 ff4d 	bl	800b434 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d108      	bne.n	80095b6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095a8:	4618      	mov	r0, r3
 80095aa:	f001 f887 	bl	800a6bc <vPortFree>
				vPortFree( pxTCB );
 80095ae:	6878      	ldr	r0, [r7, #4]
 80095b0:	f001 f884 	bl	800a6bc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80095b4:	e019      	b.n	80095ea <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80095bc:	2b01      	cmp	r3, #1
 80095be:	d103      	bne.n	80095c8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80095c0:	6878      	ldr	r0, [r7, #4]
 80095c2:	f001 f87b 	bl	800a6bc <vPortFree>
	}
 80095c6:	e010      	b.n	80095ea <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80095ce:	2b02      	cmp	r3, #2
 80095d0:	d00b      	beq.n	80095ea <prvDeleteTCB+0x62>
	__asm volatile
 80095d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095d6:	f383 8811 	msr	BASEPRI, r3
 80095da:	f3bf 8f6f 	isb	sy
 80095de:	f3bf 8f4f 	dsb	sy
 80095e2:	60fb      	str	r3, [r7, #12]
}
 80095e4:	bf00      	nop
 80095e6:	bf00      	nop
 80095e8:	e7fd      	b.n	80095e6 <prvDeleteTCB+0x5e>
	}
 80095ea:	bf00      	nop
 80095ec:	3710      	adds	r7, #16
 80095ee:	46bd      	mov	sp, r7
 80095f0:	bd80      	pop	{r7, pc}
	...

080095f4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80095f4:	b480      	push	{r7}
 80095f6:	b083      	sub	sp, #12
 80095f8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80095fa:	4b0c      	ldr	r3, [pc, #48]	@ (800962c <prvResetNextTaskUnblockTime+0x38>)
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	2b00      	cmp	r3, #0
 8009602:	d104      	bne.n	800960e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009604:	4b0a      	ldr	r3, [pc, #40]	@ (8009630 <prvResetNextTaskUnblockTime+0x3c>)
 8009606:	f04f 32ff 	mov.w	r2, #4294967295
 800960a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800960c:	e008      	b.n	8009620 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800960e:	4b07      	ldr	r3, [pc, #28]	@ (800962c <prvResetNextTaskUnblockTime+0x38>)
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	68db      	ldr	r3, [r3, #12]
 8009614:	68db      	ldr	r3, [r3, #12]
 8009616:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	685b      	ldr	r3, [r3, #4]
 800961c:	4a04      	ldr	r2, [pc, #16]	@ (8009630 <prvResetNextTaskUnblockTime+0x3c>)
 800961e:	6013      	str	r3, [r2, #0]
}
 8009620:	bf00      	nop
 8009622:	370c      	adds	r7, #12
 8009624:	46bd      	mov	sp, r7
 8009626:	bc80      	pop	{r7}
 8009628:	4770      	bx	lr
 800962a:	bf00      	nop
 800962c:	20000fb4 	.word	0x20000fb4
 8009630:	2000101c 	.word	0x2000101c

08009634 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8009634:	b480      	push	{r7}
 8009636:	b083      	sub	sp, #12
 8009638:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800963a:	4b04      	ldr	r3, [pc, #16]	@ (800964c <xTaskGetCurrentTaskHandle+0x18>)
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	607b      	str	r3, [r7, #4]

		return xReturn;
 8009640:	687b      	ldr	r3, [r7, #4]
	}
 8009642:	4618      	mov	r0, r3
 8009644:	370c      	adds	r7, #12
 8009646:	46bd      	mov	sp, r7
 8009648:	bc80      	pop	{r7}
 800964a:	4770      	bx	lr
 800964c:	20000b28 	.word	0x20000b28

08009650 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009650:	b480      	push	{r7}
 8009652:	b083      	sub	sp, #12
 8009654:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009656:	4b0b      	ldr	r3, [pc, #44]	@ (8009684 <xTaskGetSchedulerState+0x34>)
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	2b00      	cmp	r3, #0
 800965c:	d102      	bne.n	8009664 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800965e:	2301      	movs	r3, #1
 8009660:	607b      	str	r3, [r7, #4]
 8009662:	e008      	b.n	8009676 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009664:	4b08      	ldr	r3, [pc, #32]	@ (8009688 <xTaskGetSchedulerState+0x38>)
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	2b00      	cmp	r3, #0
 800966a:	d102      	bne.n	8009672 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800966c:	2302      	movs	r3, #2
 800966e:	607b      	str	r3, [r7, #4]
 8009670:	e001      	b.n	8009676 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009672:	2300      	movs	r3, #0
 8009674:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009676:	687b      	ldr	r3, [r7, #4]
	}
 8009678:	4618      	mov	r0, r3
 800967a:	370c      	adds	r7, #12
 800967c:	46bd      	mov	sp, r7
 800967e:	bc80      	pop	{r7}
 8009680:	4770      	bx	lr
 8009682:	bf00      	nop
 8009684:	20001008 	.word	0x20001008
 8009688:	20001024 	.word	0x20001024

0800968c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800968c:	b580      	push	{r7, lr}
 800968e:	b084      	sub	sp, #16
 8009690:	af00      	add	r7, sp, #0
 8009692:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8009698:	2300      	movs	r3, #0
 800969a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d051      	beq.n	8009746 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80096a2:	68bb      	ldr	r3, [r7, #8]
 80096a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096a6:	4b2a      	ldr	r3, [pc, #168]	@ (8009750 <xTaskPriorityInherit+0xc4>)
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096ac:	429a      	cmp	r2, r3
 80096ae:	d241      	bcs.n	8009734 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80096b0:	68bb      	ldr	r3, [r7, #8]
 80096b2:	699b      	ldr	r3, [r3, #24]
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	db06      	blt.n	80096c6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80096b8:	4b25      	ldr	r3, [pc, #148]	@ (8009750 <xTaskPriorityInherit+0xc4>)
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096be:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80096c2:	68bb      	ldr	r3, [r7, #8]
 80096c4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80096c6:	68bb      	ldr	r3, [r7, #8]
 80096c8:	6959      	ldr	r1, [r3, #20]
 80096ca:	68bb      	ldr	r3, [r7, #8]
 80096cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096ce:	4613      	mov	r3, r2
 80096d0:	009b      	lsls	r3, r3, #2
 80096d2:	4413      	add	r3, r2
 80096d4:	009b      	lsls	r3, r3, #2
 80096d6:	4a1f      	ldr	r2, [pc, #124]	@ (8009754 <xTaskPriorityInherit+0xc8>)
 80096d8:	4413      	add	r3, r2
 80096da:	4299      	cmp	r1, r3
 80096dc:	d122      	bne.n	8009724 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80096de:	68bb      	ldr	r3, [r7, #8]
 80096e0:	3304      	adds	r3, #4
 80096e2:	4618      	mov	r0, r3
 80096e4:	f7fd ff56 	bl	8007594 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80096e8:	4b19      	ldr	r3, [pc, #100]	@ (8009750 <xTaskPriorityInherit+0xc4>)
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096ee:	68bb      	ldr	r3, [r7, #8]
 80096f0:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80096f2:	68bb      	ldr	r3, [r7, #8]
 80096f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096f6:	4b18      	ldr	r3, [pc, #96]	@ (8009758 <xTaskPriorityInherit+0xcc>)
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	429a      	cmp	r2, r3
 80096fc:	d903      	bls.n	8009706 <xTaskPriorityInherit+0x7a>
 80096fe:	68bb      	ldr	r3, [r7, #8]
 8009700:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009702:	4a15      	ldr	r2, [pc, #84]	@ (8009758 <xTaskPriorityInherit+0xcc>)
 8009704:	6013      	str	r3, [r2, #0]
 8009706:	68bb      	ldr	r3, [r7, #8]
 8009708:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800970a:	4613      	mov	r3, r2
 800970c:	009b      	lsls	r3, r3, #2
 800970e:	4413      	add	r3, r2
 8009710:	009b      	lsls	r3, r3, #2
 8009712:	4a10      	ldr	r2, [pc, #64]	@ (8009754 <xTaskPriorityInherit+0xc8>)
 8009714:	441a      	add	r2, r3
 8009716:	68bb      	ldr	r3, [r7, #8]
 8009718:	3304      	adds	r3, #4
 800971a:	4619      	mov	r1, r3
 800971c:	4610      	mov	r0, r2
 800971e:	f7fd fede 	bl	80074de <vListInsertEnd>
 8009722:	e004      	b.n	800972e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009724:	4b0a      	ldr	r3, [pc, #40]	@ (8009750 <xTaskPriorityInherit+0xc4>)
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800972a:	68bb      	ldr	r3, [r7, #8]
 800972c:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800972e:	2301      	movs	r3, #1
 8009730:	60fb      	str	r3, [r7, #12]
 8009732:	e008      	b.n	8009746 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8009734:	68bb      	ldr	r3, [r7, #8]
 8009736:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009738:	4b05      	ldr	r3, [pc, #20]	@ (8009750 <xTaskPriorityInherit+0xc4>)
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800973e:	429a      	cmp	r2, r3
 8009740:	d201      	bcs.n	8009746 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8009742:	2301      	movs	r3, #1
 8009744:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009746:	68fb      	ldr	r3, [r7, #12]
	}
 8009748:	4618      	mov	r0, r3
 800974a:	3710      	adds	r7, #16
 800974c:	46bd      	mov	sp, r7
 800974e:	bd80      	pop	{r7, pc}
 8009750:	20000b28 	.word	0x20000b28
 8009754:	20000b2c 	.word	0x20000b2c
 8009758:	20001004 	.word	0x20001004

0800975c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800975c:	b580      	push	{r7, lr}
 800975e:	b086      	sub	sp, #24
 8009760:	af00      	add	r7, sp, #0
 8009762:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009768:	2300      	movs	r3, #0
 800976a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	2b00      	cmp	r3, #0
 8009770:	d058      	beq.n	8009824 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009772:	4b2f      	ldr	r3, [pc, #188]	@ (8009830 <xTaskPriorityDisinherit+0xd4>)
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	693a      	ldr	r2, [r7, #16]
 8009778:	429a      	cmp	r2, r3
 800977a:	d00b      	beq.n	8009794 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800977c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009780:	f383 8811 	msr	BASEPRI, r3
 8009784:	f3bf 8f6f 	isb	sy
 8009788:	f3bf 8f4f 	dsb	sy
 800978c:	60fb      	str	r3, [r7, #12]
}
 800978e:	bf00      	nop
 8009790:	bf00      	nop
 8009792:	e7fd      	b.n	8009790 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009794:	693b      	ldr	r3, [r7, #16]
 8009796:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009798:	2b00      	cmp	r3, #0
 800979a:	d10b      	bne.n	80097b4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800979c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097a0:	f383 8811 	msr	BASEPRI, r3
 80097a4:	f3bf 8f6f 	isb	sy
 80097a8:	f3bf 8f4f 	dsb	sy
 80097ac:	60bb      	str	r3, [r7, #8]
}
 80097ae:	bf00      	nop
 80097b0:	bf00      	nop
 80097b2:	e7fd      	b.n	80097b0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80097b4:	693b      	ldr	r3, [r7, #16]
 80097b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80097b8:	1e5a      	subs	r2, r3, #1
 80097ba:	693b      	ldr	r3, [r7, #16]
 80097bc:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80097be:	693b      	ldr	r3, [r7, #16]
 80097c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80097c2:	693b      	ldr	r3, [r7, #16]
 80097c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80097c6:	429a      	cmp	r2, r3
 80097c8:	d02c      	beq.n	8009824 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80097ca:	693b      	ldr	r3, [r7, #16]
 80097cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d128      	bne.n	8009824 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80097d2:	693b      	ldr	r3, [r7, #16]
 80097d4:	3304      	adds	r3, #4
 80097d6:	4618      	mov	r0, r3
 80097d8:	f7fd fedc 	bl	8007594 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80097dc:	693b      	ldr	r3, [r7, #16]
 80097de:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80097e0:	693b      	ldr	r3, [r7, #16]
 80097e2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80097e4:	693b      	ldr	r3, [r7, #16]
 80097e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097e8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80097ec:	693b      	ldr	r3, [r7, #16]
 80097ee:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80097f0:	693b      	ldr	r3, [r7, #16]
 80097f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80097f4:	4b0f      	ldr	r3, [pc, #60]	@ (8009834 <xTaskPriorityDisinherit+0xd8>)
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	429a      	cmp	r2, r3
 80097fa:	d903      	bls.n	8009804 <xTaskPriorityDisinherit+0xa8>
 80097fc:	693b      	ldr	r3, [r7, #16]
 80097fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009800:	4a0c      	ldr	r2, [pc, #48]	@ (8009834 <xTaskPriorityDisinherit+0xd8>)
 8009802:	6013      	str	r3, [r2, #0]
 8009804:	693b      	ldr	r3, [r7, #16]
 8009806:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009808:	4613      	mov	r3, r2
 800980a:	009b      	lsls	r3, r3, #2
 800980c:	4413      	add	r3, r2
 800980e:	009b      	lsls	r3, r3, #2
 8009810:	4a09      	ldr	r2, [pc, #36]	@ (8009838 <xTaskPriorityDisinherit+0xdc>)
 8009812:	441a      	add	r2, r3
 8009814:	693b      	ldr	r3, [r7, #16]
 8009816:	3304      	adds	r3, #4
 8009818:	4619      	mov	r1, r3
 800981a:	4610      	mov	r0, r2
 800981c:	f7fd fe5f 	bl	80074de <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009820:	2301      	movs	r3, #1
 8009822:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009824:	697b      	ldr	r3, [r7, #20]
	}
 8009826:	4618      	mov	r0, r3
 8009828:	3718      	adds	r7, #24
 800982a:	46bd      	mov	sp, r7
 800982c:	bd80      	pop	{r7, pc}
 800982e:	bf00      	nop
 8009830:	20000b28 	.word	0x20000b28
 8009834:	20001004 	.word	0x20001004
 8009838:	20000b2c 	.word	0x20000b2c

0800983c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800983c:	b580      	push	{r7, lr}
 800983e:	b088      	sub	sp, #32
 8009840:	af00      	add	r7, sp, #0
 8009842:	6078      	str	r0, [r7, #4]
 8009844:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800984a:	2301      	movs	r3, #1
 800984c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	2b00      	cmp	r3, #0
 8009852:	d06c      	beq.n	800992e <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8009854:	69bb      	ldr	r3, [r7, #24]
 8009856:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009858:	2b00      	cmp	r3, #0
 800985a:	d10b      	bne.n	8009874 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800985c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009860:	f383 8811 	msr	BASEPRI, r3
 8009864:	f3bf 8f6f 	isb	sy
 8009868:	f3bf 8f4f 	dsb	sy
 800986c:	60fb      	str	r3, [r7, #12]
}
 800986e:	bf00      	nop
 8009870:	bf00      	nop
 8009872:	e7fd      	b.n	8009870 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8009874:	69bb      	ldr	r3, [r7, #24]
 8009876:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009878:	683a      	ldr	r2, [r7, #0]
 800987a:	429a      	cmp	r2, r3
 800987c:	d902      	bls.n	8009884 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800987e:	683b      	ldr	r3, [r7, #0]
 8009880:	61fb      	str	r3, [r7, #28]
 8009882:	e002      	b.n	800988a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8009884:	69bb      	ldr	r3, [r7, #24]
 8009886:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009888:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800988a:	69bb      	ldr	r3, [r7, #24]
 800988c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800988e:	69fa      	ldr	r2, [r7, #28]
 8009890:	429a      	cmp	r2, r3
 8009892:	d04c      	beq.n	800992e <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8009894:	69bb      	ldr	r3, [r7, #24]
 8009896:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009898:	697a      	ldr	r2, [r7, #20]
 800989a:	429a      	cmp	r2, r3
 800989c:	d147      	bne.n	800992e <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800989e:	4b26      	ldr	r3, [pc, #152]	@ (8009938 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	69ba      	ldr	r2, [r7, #24]
 80098a4:	429a      	cmp	r2, r3
 80098a6:	d10b      	bne.n	80098c0 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80098a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098ac:	f383 8811 	msr	BASEPRI, r3
 80098b0:	f3bf 8f6f 	isb	sy
 80098b4:	f3bf 8f4f 	dsb	sy
 80098b8:	60bb      	str	r3, [r7, #8]
}
 80098ba:	bf00      	nop
 80098bc:	bf00      	nop
 80098be:	e7fd      	b.n	80098bc <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80098c0:	69bb      	ldr	r3, [r7, #24]
 80098c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098c4:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80098c6:	69bb      	ldr	r3, [r7, #24]
 80098c8:	69fa      	ldr	r2, [r7, #28]
 80098ca:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80098cc:	69bb      	ldr	r3, [r7, #24]
 80098ce:	699b      	ldr	r3, [r3, #24]
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	db04      	blt.n	80098de <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80098d4:	69fb      	ldr	r3, [r7, #28]
 80098d6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80098da:	69bb      	ldr	r3, [r7, #24]
 80098dc:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80098de:	69bb      	ldr	r3, [r7, #24]
 80098e0:	6959      	ldr	r1, [r3, #20]
 80098e2:	693a      	ldr	r2, [r7, #16]
 80098e4:	4613      	mov	r3, r2
 80098e6:	009b      	lsls	r3, r3, #2
 80098e8:	4413      	add	r3, r2
 80098ea:	009b      	lsls	r3, r3, #2
 80098ec:	4a13      	ldr	r2, [pc, #76]	@ (800993c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80098ee:	4413      	add	r3, r2
 80098f0:	4299      	cmp	r1, r3
 80098f2:	d11c      	bne.n	800992e <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80098f4:	69bb      	ldr	r3, [r7, #24]
 80098f6:	3304      	adds	r3, #4
 80098f8:	4618      	mov	r0, r3
 80098fa:	f7fd fe4b 	bl	8007594 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80098fe:	69bb      	ldr	r3, [r7, #24]
 8009900:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009902:	4b0f      	ldr	r3, [pc, #60]	@ (8009940 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	429a      	cmp	r2, r3
 8009908:	d903      	bls.n	8009912 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800990a:	69bb      	ldr	r3, [r7, #24]
 800990c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800990e:	4a0c      	ldr	r2, [pc, #48]	@ (8009940 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8009910:	6013      	str	r3, [r2, #0]
 8009912:	69bb      	ldr	r3, [r7, #24]
 8009914:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009916:	4613      	mov	r3, r2
 8009918:	009b      	lsls	r3, r3, #2
 800991a:	4413      	add	r3, r2
 800991c:	009b      	lsls	r3, r3, #2
 800991e:	4a07      	ldr	r2, [pc, #28]	@ (800993c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009920:	441a      	add	r2, r3
 8009922:	69bb      	ldr	r3, [r7, #24]
 8009924:	3304      	adds	r3, #4
 8009926:	4619      	mov	r1, r3
 8009928:	4610      	mov	r0, r2
 800992a:	f7fd fdd8 	bl	80074de <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800992e:	bf00      	nop
 8009930:	3720      	adds	r7, #32
 8009932:	46bd      	mov	sp, r7
 8009934:	bd80      	pop	{r7, pc}
 8009936:	bf00      	nop
 8009938:	20000b28 	.word	0x20000b28
 800993c:	20000b2c 	.word	0x20000b2c
 8009940:	20001004 	.word	0x20001004

08009944 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8009944:	b480      	push	{r7}
 8009946:	b083      	sub	sp, #12
 8009948:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 800994a:	4b09      	ldr	r3, [pc, #36]	@ (8009970 <uxTaskResetEventItemValue+0x2c>)
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	699b      	ldr	r3, [r3, #24]
 8009950:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009952:	4b07      	ldr	r3, [pc, #28]	@ (8009970 <uxTaskResetEventItemValue+0x2c>)
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009958:	4b05      	ldr	r3, [pc, #20]	@ (8009970 <uxTaskResetEventItemValue+0x2c>)
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 8009960:	619a      	str	r2, [r3, #24]

	return uxReturn;
 8009962:	687b      	ldr	r3, [r7, #4]
}
 8009964:	4618      	mov	r0, r3
 8009966:	370c      	adds	r7, #12
 8009968:	46bd      	mov	sp, r7
 800996a:	bc80      	pop	{r7}
 800996c:	4770      	bx	lr
 800996e:	bf00      	nop
 8009970:	20000b28 	.word	0x20000b28

08009974 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8009974:	b480      	push	{r7}
 8009976:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009978:	4b07      	ldr	r3, [pc, #28]	@ (8009998 <pvTaskIncrementMutexHeldCount+0x24>)
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	2b00      	cmp	r3, #0
 800997e:	d004      	beq.n	800998a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8009980:	4b05      	ldr	r3, [pc, #20]	@ (8009998 <pvTaskIncrementMutexHeldCount+0x24>)
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009986:	3201      	adds	r2, #1
 8009988:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800998a:	4b03      	ldr	r3, [pc, #12]	@ (8009998 <pvTaskIncrementMutexHeldCount+0x24>)
 800998c:	681b      	ldr	r3, [r3, #0]
	}
 800998e:	4618      	mov	r0, r3
 8009990:	46bd      	mov	sp, r7
 8009992:	bc80      	pop	{r7}
 8009994:	4770      	bx	lr
 8009996:	bf00      	nop
 8009998:	20000b28 	.word	0x20000b28

0800999c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800999c:	b580      	push	{r7, lr}
 800999e:	b084      	sub	sp, #16
 80099a0:	af00      	add	r7, sp, #0
 80099a2:	6078      	str	r0, [r7, #4]
 80099a4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80099a6:	4b21      	ldr	r3, [pc, #132]	@ (8009a2c <prvAddCurrentTaskToDelayedList+0x90>)
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80099ac:	4b20      	ldr	r3, [pc, #128]	@ (8009a30 <prvAddCurrentTaskToDelayedList+0x94>)
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	3304      	adds	r3, #4
 80099b2:	4618      	mov	r0, r3
 80099b4:	f7fd fdee 	bl	8007594 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099be:	d10a      	bne.n	80099d6 <prvAddCurrentTaskToDelayedList+0x3a>
 80099c0:	683b      	ldr	r3, [r7, #0]
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d007      	beq.n	80099d6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80099c6:	4b1a      	ldr	r3, [pc, #104]	@ (8009a30 <prvAddCurrentTaskToDelayedList+0x94>)
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	3304      	adds	r3, #4
 80099cc:	4619      	mov	r1, r3
 80099ce:	4819      	ldr	r0, [pc, #100]	@ (8009a34 <prvAddCurrentTaskToDelayedList+0x98>)
 80099d0:	f7fd fd85 	bl	80074de <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80099d4:	e026      	b.n	8009a24 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80099d6:	68fa      	ldr	r2, [r7, #12]
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	4413      	add	r3, r2
 80099dc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80099de:	4b14      	ldr	r3, [pc, #80]	@ (8009a30 <prvAddCurrentTaskToDelayedList+0x94>)
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	68ba      	ldr	r2, [r7, #8]
 80099e4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80099e6:	68ba      	ldr	r2, [r7, #8]
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	429a      	cmp	r2, r3
 80099ec:	d209      	bcs.n	8009a02 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80099ee:	4b12      	ldr	r3, [pc, #72]	@ (8009a38 <prvAddCurrentTaskToDelayedList+0x9c>)
 80099f0:	681a      	ldr	r2, [r3, #0]
 80099f2:	4b0f      	ldr	r3, [pc, #60]	@ (8009a30 <prvAddCurrentTaskToDelayedList+0x94>)
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	3304      	adds	r3, #4
 80099f8:	4619      	mov	r1, r3
 80099fa:	4610      	mov	r0, r2
 80099fc:	f7fd fd92 	bl	8007524 <vListInsert>
}
 8009a00:	e010      	b.n	8009a24 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009a02:	4b0e      	ldr	r3, [pc, #56]	@ (8009a3c <prvAddCurrentTaskToDelayedList+0xa0>)
 8009a04:	681a      	ldr	r2, [r3, #0]
 8009a06:	4b0a      	ldr	r3, [pc, #40]	@ (8009a30 <prvAddCurrentTaskToDelayedList+0x94>)
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	3304      	adds	r3, #4
 8009a0c:	4619      	mov	r1, r3
 8009a0e:	4610      	mov	r0, r2
 8009a10:	f7fd fd88 	bl	8007524 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009a14:	4b0a      	ldr	r3, [pc, #40]	@ (8009a40 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	68ba      	ldr	r2, [r7, #8]
 8009a1a:	429a      	cmp	r2, r3
 8009a1c:	d202      	bcs.n	8009a24 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009a1e:	4a08      	ldr	r2, [pc, #32]	@ (8009a40 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009a20:	68bb      	ldr	r3, [r7, #8]
 8009a22:	6013      	str	r3, [r2, #0]
}
 8009a24:	bf00      	nop
 8009a26:	3710      	adds	r7, #16
 8009a28:	46bd      	mov	sp, r7
 8009a2a:	bd80      	pop	{r7, pc}
 8009a2c:	20001000 	.word	0x20001000
 8009a30:	20000b28 	.word	0x20000b28
 8009a34:	20000fe8 	.word	0x20000fe8
 8009a38:	20000fb8 	.word	0x20000fb8
 8009a3c:	20000fb4 	.word	0x20000fb4
 8009a40:	2000101c 	.word	0x2000101c

08009a44 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009a44:	b580      	push	{r7, lr}
 8009a46:	b08a      	sub	sp, #40	@ 0x28
 8009a48:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009a4a:	2300      	movs	r3, #0
 8009a4c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009a4e:	f000 fb11 	bl	800a074 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009a52:	4b1d      	ldr	r3, [pc, #116]	@ (8009ac8 <xTimerCreateTimerTask+0x84>)
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d021      	beq.n	8009a9e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009a5a:	2300      	movs	r3, #0
 8009a5c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009a5e:	2300      	movs	r3, #0
 8009a60:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009a62:	1d3a      	adds	r2, r7, #4
 8009a64:	f107 0108 	add.w	r1, r7, #8
 8009a68:	f107 030c 	add.w	r3, r7, #12
 8009a6c:	4618      	mov	r0, r3
 8009a6e:	f7fd fafd 	bl	800706c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009a72:	6879      	ldr	r1, [r7, #4]
 8009a74:	68bb      	ldr	r3, [r7, #8]
 8009a76:	68fa      	ldr	r2, [r7, #12]
 8009a78:	9202      	str	r2, [sp, #8]
 8009a7a:	9301      	str	r3, [sp, #4]
 8009a7c:	2302      	movs	r3, #2
 8009a7e:	9300      	str	r3, [sp, #0]
 8009a80:	2300      	movs	r3, #0
 8009a82:	460a      	mov	r2, r1
 8009a84:	4911      	ldr	r1, [pc, #68]	@ (8009acc <xTimerCreateTimerTask+0x88>)
 8009a86:	4812      	ldr	r0, [pc, #72]	@ (8009ad0 <xTimerCreateTimerTask+0x8c>)
 8009a88:	f7fe fd44 	bl	8008514 <xTaskCreateStatic>
 8009a8c:	4603      	mov	r3, r0
 8009a8e:	4a11      	ldr	r2, [pc, #68]	@ (8009ad4 <xTimerCreateTimerTask+0x90>)
 8009a90:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009a92:	4b10      	ldr	r3, [pc, #64]	@ (8009ad4 <xTimerCreateTimerTask+0x90>)
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d001      	beq.n	8009a9e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009a9a:	2301      	movs	r3, #1
 8009a9c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009a9e:	697b      	ldr	r3, [r7, #20]
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d10b      	bne.n	8009abc <xTimerCreateTimerTask+0x78>
	__asm volatile
 8009aa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009aa8:	f383 8811 	msr	BASEPRI, r3
 8009aac:	f3bf 8f6f 	isb	sy
 8009ab0:	f3bf 8f4f 	dsb	sy
 8009ab4:	613b      	str	r3, [r7, #16]
}
 8009ab6:	bf00      	nop
 8009ab8:	bf00      	nop
 8009aba:	e7fd      	b.n	8009ab8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009abc:	697b      	ldr	r3, [r7, #20]
}
 8009abe:	4618      	mov	r0, r3
 8009ac0:	3718      	adds	r7, #24
 8009ac2:	46bd      	mov	sp, r7
 8009ac4:	bd80      	pop	{r7, pc}
 8009ac6:	bf00      	nop
 8009ac8:	20001058 	.word	0x20001058
 8009acc:	0800d720 	.word	0x0800d720
 8009ad0:	08009c11 	.word	0x08009c11
 8009ad4:	2000105c 	.word	0x2000105c

08009ad8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009ad8:	b580      	push	{r7, lr}
 8009ada:	b08a      	sub	sp, #40	@ 0x28
 8009adc:	af00      	add	r7, sp, #0
 8009ade:	60f8      	str	r0, [r7, #12]
 8009ae0:	60b9      	str	r1, [r7, #8]
 8009ae2:	607a      	str	r2, [r7, #4]
 8009ae4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009ae6:	2300      	movs	r3, #0
 8009ae8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d10b      	bne.n	8009b08 <xTimerGenericCommand+0x30>
	__asm volatile
 8009af0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009af4:	f383 8811 	msr	BASEPRI, r3
 8009af8:	f3bf 8f6f 	isb	sy
 8009afc:	f3bf 8f4f 	dsb	sy
 8009b00:	623b      	str	r3, [r7, #32]
}
 8009b02:	bf00      	nop
 8009b04:	bf00      	nop
 8009b06:	e7fd      	b.n	8009b04 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009b08:	4b19      	ldr	r3, [pc, #100]	@ (8009b70 <xTimerGenericCommand+0x98>)
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d02a      	beq.n	8009b66 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009b10:	68bb      	ldr	r3, [r7, #8]
 8009b12:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009b1c:	68bb      	ldr	r3, [r7, #8]
 8009b1e:	2b05      	cmp	r3, #5
 8009b20:	dc18      	bgt.n	8009b54 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009b22:	f7ff fd95 	bl	8009650 <xTaskGetSchedulerState>
 8009b26:	4603      	mov	r3, r0
 8009b28:	2b02      	cmp	r3, #2
 8009b2a:	d109      	bne.n	8009b40 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009b2c:	4b10      	ldr	r3, [pc, #64]	@ (8009b70 <xTimerGenericCommand+0x98>)
 8009b2e:	6818      	ldr	r0, [r3, #0]
 8009b30:	f107 0110 	add.w	r1, r7, #16
 8009b34:	2300      	movs	r3, #0
 8009b36:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009b38:	f7fd ff54 	bl	80079e4 <xQueueGenericSend>
 8009b3c:	6278      	str	r0, [r7, #36]	@ 0x24
 8009b3e:	e012      	b.n	8009b66 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009b40:	4b0b      	ldr	r3, [pc, #44]	@ (8009b70 <xTimerGenericCommand+0x98>)
 8009b42:	6818      	ldr	r0, [r3, #0]
 8009b44:	f107 0110 	add.w	r1, r7, #16
 8009b48:	2300      	movs	r3, #0
 8009b4a:	2200      	movs	r2, #0
 8009b4c:	f7fd ff4a 	bl	80079e4 <xQueueGenericSend>
 8009b50:	6278      	str	r0, [r7, #36]	@ 0x24
 8009b52:	e008      	b.n	8009b66 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009b54:	4b06      	ldr	r3, [pc, #24]	@ (8009b70 <xTimerGenericCommand+0x98>)
 8009b56:	6818      	ldr	r0, [r3, #0]
 8009b58:	f107 0110 	add.w	r1, r7, #16
 8009b5c:	2300      	movs	r3, #0
 8009b5e:	683a      	ldr	r2, [r7, #0]
 8009b60:	f7fe f842 	bl	8007be8 <xQueueGenericSendFromISR>
 8009b64:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009b68:	4618      	mov	r0, r3
 8009b6a:	3728      	adds	r7, #40	@ 0x28
 8009b6c:	46bd      	mov	sp, r7
 8009b6e:	bd80      	pop	{r7, pc}
 8009b70:	20001058 	.word	0x20001058

08009b74 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009b74:	b580      	push	{r7, lr}
 8009b76:	b088      	sub	sp, #32
 8009b78:	af02      	add	r7, sp, #8
 8009b7a:	6078      	str	r0, [r7, #4]
 8009b7c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009b7e:	4b23      	ldr	r3, [pc, #140]	@ (8009c0c <prvProcessExpiredTimer+0x98>)
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	68db      	ldr	r3, [r3, #12]
 8009b84:	68db      	ldr	r3, [r3, #12]
 8009b86:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009b88:	697b      	ldr	r3, [r7, #20]
 8009b8a:	3304      	adds	r3, #4
 8009b8c:	4618      	mov	r0, r3
 8009b8e:	f7fd fd01 	bl	8007594 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009b92:	697b      	ldr	r3, [r7, #20]
 8009b94:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009b98:	f003 0304 	and.w	r3, r3, #4
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d023      	beq.n	8009be8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009ba0:	697b      	ldr	r3, [r7, #20]
 8009ba2:	699a      	ldr	r2, [r3, #24]
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	18d1      	adds	r1, r2, r3
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	683a      	ldr	r2, [r7, #0]
 8009bac:	6978      	ldr	r0, [r7, #20]
 8009bae:	f000 f8d3 	bl	8009d58 <prvInsertTimerInActiveList>
 8009bb2:	4603      	mov	r3, r0
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d020      	beq.n	8009bfa <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009bb8:	2300      	movs	r3, #0
 8009bba:	9300      	str	r3, [sp, #0]
 8009bbc:	2300      	movs	r3, #0
 8009bbe:	687a      	ldr	r2, [r7, #4]
 8009bc0:	2100      	movs	r1, #0
 8009bc2:	6978      	ldr	r0, [r7, #20]
 8009bc4:	f7ff ff88 	bl	8009ad8 <xTimerGenericCommand>
 8009bc8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009bca:	693b      	ldr	r3, [r7, #16]
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d114      	bne.n	8009bfa <prvProcessExpiredTimer+0x86>
	__asm volatile
 8009bd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bd4:	f383 8811 	msr	BASEPRI, r3
 8009bd8:	f3bf 8f6f 	isb	sy
 8009bdc:	f3bf 8f4f 	dsb	sy
 8009be0:	60fb      	str	r3, [r7, #12]
}
 8009be2:	bf00      	nop
 8009be4:	bf00      	nop
 8009be6:	e7fd      	b.n	8009be4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009be8:	697b      	ldr	r3, [r7, #20]
 8009bea:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009bee:	f023 0301 	bic.w	r3, r3, #1
 8009bf2:	b2da      	uxtb	r2, r3
 8009bf4:	697b      	ldr	r3, [r7, #20]
 8009bf6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009bfa:	697b      	ldr	r3, [r7, #20]
 8009bfc:	6a1b      	ldr	r3, [r3, #32]
 8009bfe:	6978      	ldr	r0, [r7, #20]
 8009c00:	4798      	blx	r3
}
 8009c02:	bf00      	nop
 8009c04:	3718      	adds	r7, #24
 8009c06:	46bd      	mov	sp, r7
 8009c08:	bd80      	pop	{r7, pc}
 8009c0a:	bf00      	nop
 8009c0c:	20001050 	.word	0x20001050

08009c10 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009c10:	b580      	push	{r7, lr}
 8009c12:	b084      	sub	sp, #16
 8009c14:	af00      	add	r7, sp, #0
 8009c16:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009c18:	f107 0308 	add.w	r3, r7, #8
 8009c1c:	4618      	mov	r0, r3
 8009c1e:	f000 f859 	bl	8009cd4 <prvGetNextExpireTime>
 8009c22:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009c24:	68bb      	ldr	r3, [r7, #8]
 8009c26:	4619      	mov	r1, r3
 8009c28:	68f8      	ldr	r0, [r7, #12]
 8009c2a:	f000 f805 	bl	8009c38 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009c2e:	f000 f8d5 	bl	8009ddc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009c32:	bf00      	nop
 8009c34:	e7f0      	b.n	8009c18 <prvTimerTask+0x8>
	...

08009c38 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009c38:	b580      	push	{r7, lr}
 8009c3a:	b084      	sub	sp, #16
 8009c3c:	af00      	add	r7, sp, #0
 8009c3e:	6078      	str	r0, [r7, #4]
 8009c40:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009c42:	f7ff f853 	bl	8008cec <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009c46:	f107 0308 	add.w	r3, r7, #8
 8009c4a:	4618      	mov	r0, r3
 8009c4c:	f000 f864 	bl	8009d18 <prvSampleTimeNow>
 8009c50:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009c52:	68bb      	ldr	r3, [r7, #8]
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d130      	bne.n	8009cba <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009c58:	683b      	ldr	r3, [r7, #0]
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d10a      	bne.n	8009c74 <prvProcessTimerOrBlockTask+0x3c>
 8009c5e:	687a      	ldr	r2, [r7, #4]
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	429a      	cmp	r2, r3
 8009c64:	d806      	bhi.n	8009c74 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009c66:	f7ff f84f 	bl	8008d08 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009c6a:	68f9      	ldr	r1, [r7, #12]
 8009c6c:	6878      	ldr	r0, [r7, #4]
 8009c6e:	f7ff ff81 	bl	8009b74 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009c72:	e024      	b.n	8009cbe <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009c74:	683b      	ldr	r3, [r7, #0]
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d008      	beq.n	8009c8c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009c7a:	4b13      	ldr	r3, [pc, #76]	@ (8009cc8 <prvProcessTimerOrBlockTask+0x90>)
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d101      	bne.n	8009c88 <prvProcessTimerOrBlockTask+0x50>
 8009c84:	2301      	movs	r3, #1
 8009c86:	e000      	b.n	8009c8a <prvProcessTimerOrBlockTask+0x52>
 8009c88:	2300      	movs	r3, #0
 8009c8a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009c8c:	4b0f      	ldr	r3, [pc, #60]	@ (8009ccc <prvProcessTimerOrBlockTask+0x94>)
 8009c8e:	6818      	ldr	r0, [r3, #0]
 8009c90:	687a      	ldr	r2, [r7, #4]
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	1ad3      	subs	r3, r2, r3
 8009c96:	683a      	ldr	r2, [r7, #0]
 8009c98:	4619      	mov	r1, r3
 8009c9a:	f7fe fc07 	bl	80084ac <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009c9e:	f7ff f833 	bl	8008d08 <xTaskResumeAll>
 8009ca2:	4603      	mov	r3, r0
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d10a      	bne.n	8009cbe <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009ca8:	4b09      	ldr	r3, [pc, #36]	@ (8009cd0 <prvProcessTimerOrBlockTask+0x98>)
 8009caa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009cae:	601a      	str	r2, [r3, #0]
 8009cb0:	f3bf 8f4f 	dsb	sy
 8009cb4:	f3bf 8f6f 	isb	sy
}
 8009cb8:	e001      	b.n	8009cbe <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009cba:	f7ff f825 	bl	8008d08 <xTaskResumeAll>
}
 8009cbe:	bf00      	nop
 8009cc0:	3710      	adds	r7, #16
 8009cc2:	46bd      	mov	sp, r7
 8009cc4:	bd80      	pop	{r7, pc}
 8009cc6:	bf00      	nop
 8009cc8:	20001054 	.word	0x20001054
 8009ccc:	20001058 	.word	0x20001058
 8009cd0:	e000ed04 	.word	0xe000ed04

08009cd4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009cd4:	b480      	push	{r7}
 8009cd6:	b085      	sub	sp, #20
 8009cd8:	af00      	add	r7, sp, #0
 8009cda:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009cdc:	4b0d      	ldr	r3, [pc, #52]	@ (8009d14 <prvGetNextExpireTime+0x40>)
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d101      	bne.n	8009cea <prvGetNextExpireTime+0x16>
 8009ce6:	2201      	movs	r2, #1
 8009ce8:	e000      	b.n	8009cec <prvGetNextExpireTime+0x18>
 8009cea:	2200      	movs	r2, #0
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d105      	bne.n	8009d04 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009cf8:	4b06      	ldr	r3, [pc, #24]	@ (8009d14 <prvGetNextExpireTime+0x40>)
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	68db      	ldr	r3, [r3, #12]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	60fb      	str	r3, [r7, #12]
 8009d02:	e001      	b.n	8009d08 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009d04:	2300      	movs	r3, #0
 8009d06:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009d08:	68fb      	ldr	r3, [r7, #12]
}
 8009d0a:	4618      	mov	r0, r3
 8009d0c:	3714      	adds	r7, #20
 8009d0e:	46bd      	mov	sp, r7
 8009d10:	bc80      	pop	{r7}
 8009d12:	4770      	bx	lr
 8009d14:	20001050 	.word	0x20001050

08009d18 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009d18:	b580      	push	{r7, lr}
 8009d1a:	b084      	sub	sp, #16
 8009d1c:	af00      	add	r7, sp, #0
 8009d1e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009d20:	f7ff f890 	bl	8008e44 <xTaskGetTickCount>
 8009d24:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009d26:	4b0b      	ldr	r3, [pc, #44]	@ (8009d54 <prvSampleTimeNow+0x3c>)
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	68fa      	ldr	r2, [r7, #12]
 8009d2c:	429a      	cmp	r2, r3
 8009d2e:	d205      	bcs.n	8009d3c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009d30:	f000 f93a 	bl	8009fa8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	2201      	movs	r2, #1
 8009d38:	601a      	str	r2, [r3, #0]
 8009d3a:	e002      	b.n	8009d42 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	2200      	movs	r2, #0
 8009d40:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009d42:	4a04      	ldr	r2, [pc, #16]	@ (8009d54 <prvSampleTimeNow+0x3c>)
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009d48:	68fb      	ldr	r3, [r7, #12]
}
 8009d4a:	4618      	mov	r0, r3
 8009d4c:	3710      	adds	r7, #16
 8009d4e:	46bd      	mov	sp, r7
 8009d50:	bd80      	pop	{r7, pc}
 8009d52:	bf00      	nop
 8009d54:	20001060 	.word	0x20001060

08009d58 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009d58:	b580      	push	{r7, lr}
 8009d5a:	b086      	sub	sp, #24
 8009d5c:	af00      	add	r7, sp, #0
 8009d5e:	60f8      	str	r0, [r7, #12]
 8009d60:	60b9      	str	r1, [r7, #8]
 8009d62:	607a      	str	r2, [r7, #4]
 8009d64:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009d66:	2300      	movs	r3, #0
 8009d68:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	68ba      	ldr	r2, [r7, #8]
 8009d6e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	68fa      	ldr	r2, [r7, #12]
 8009d74:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009d76:	68ba      	ldr	r2, [r7, #8]
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	429a      	cmp	r2, r3
 8009d7c:	d812      	bhi.n	8009da4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009d7e:	687a      	ldr	r2, [r7, #4]
 8009d80:	683b      	ldr	r3, [r7, #0]
 8009d82:	1ad2      	subs	r2, r2, r3
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	699b      	ldr	r3, [r3, #24]
 8009d88:	429a      	cmp	r2, r3
 8009d8a:	d302      	bcc.n	8009d92 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009d8c:	2301      	movs	r3, #1
 8009d8e:	617b      	str	r3, [r7, #20]
 8009d90:	e01b      	b.n	8009dca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009d92:	4b10      	ldr	r3, [pc, #64]	@ (8009dd4 <prvInsertTimerInActiveList+0x7c>)
 8009d94:	681a      	ldr	r2, [r3, #0]
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	3304      	adds	r3, #4
 8009d9a:	4619      	mov	r1, r3
 8009d9c:	4610      	mov	r0, r2
 8009d9e:	f7fd fbc1 	bl	8007524 <vListInsert>
 8009da2:	e012      	b.n	8009dca <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009da4:	687a      	ldr	r2, [r7, #4]
 8009da6:	683b      	ldr	r3, [r7, #0]
 8009da8:	429a      	cmp	r2, r3
 8009daa:	d206      	bcs.n	8009dba <prvInsertTimerInActiveList+0x62>
 8009dac:	68ba      	ldr	r2, [r7, #8]
 8009dae:	683b      	ldr	r3, [r7, #0]
 8009db0:	429a      	cmp	r2, r3
 8009db2:	d302      	bcc.n	8009dba <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009db4:	2301      	movs	r3, #1
 8009db6:	617b      	str	r3, [r7, #20]
 8009db8:	e007      	b.n	8009dca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009dba:	4b07      	ldr	r3, [pc, #28]	@ (8009dd8 <prvInsertTimerInActiveList+0x80>)
 8009dbc:	681a      	ldr	r2, [r3, #0]
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	3304      	adds	r3, #4
 8009dc2:	4619      	mov	r1, r3
 8009dc4:	4610      	mov	r0, r2
 8009dc6:	f7fd fbad 	bl	8007524 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009dca:	697b      	ldr	r3, [r7, #20]
}
 8009dcc:	4618      	mov	r0, r3
 8009dce:	3718      	adds	r7, #24
 8009dd0:	46bd      	mov	sp, r7
 8009dd2:	bd80      	pop	{r7, pc}
 8009dd4:	20001054 	.word	0x20001054
 8009dd8:	20001050 	.word	0x20001050

08009ddc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009ddc:	b580      	push	{r7, lr}
 8009dde:	b08e      	sub	sp, #56	@ 0x38
 8009de0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009de2:	e0ce      	b.n	8009f82 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	da19      	bge.n	8009e1e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009dea:	1d3b      	adds	r3, r7, #4
 8009dec:	3304      	adds	r3, #4
 8009dee:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009df0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d10b      	bne.n	8009e0e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8009df6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dfa:	f383 8811 	msr	BASEPRI, r3
 8009dfe:	f3bf 8f6f 	isb	sy
 8009e02:	f3bf 8f4f 	dsb	sy
 8009e06:	61fb      	str	r3, [r7, #28]
}
 8009e08:	bf00      	nop
 8009e0a:	bf00      	nop
 8009e0c:	e7fd      	b.n	8009e0a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009e0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009e14:	6850      	ldr	r0, [r2, #4]
 8009e16:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009e18:	6892      	ldr	r2, [r2, #8]
 8009e1a:	4611      	mov	r1, r2
 8009e1c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	f2c0 80ae 	blt.w	8009f82 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009e2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e2c:	695b      	ldr	r3, [r3, #20]
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d004      	beq.n	8009e3c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009e32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e34:	3304      	adds	r3, #4
 8009e36:	4618      	mov	r0, r3
 8009e38:	f7fd fbac 	bl	8007594 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009e3c:	463b      	mov	r3, r7
 8009e3e:	4618      	mov	r0, r3
 8009e40:	f7ff ff6a 	bl	8009d18 <prvSampleTimeNow>
 8009e44:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	2b09      	cmp	r3, #9
 8009e4a:	f200 8097 	bhi.w	8009f7c <prvProcessReceivedCommands+0x1a0>
 8009e4e:	a201      	add	r2, pc, #4	@ (adr r2, 8009e54 <prvProcessReceivedCommands+0x78>)
 8009e50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e54:	08009e7d 	.word	0x08009e7d
 8009e58:	08009e7d 	.word	0x08009e7d
 8009e5c:	08009e7d 	.word	0x08009e7d
 8009e60:	08009ef3 	.word	0x08009ef3
 8009e64:	08009f07 	.word	0x08009f07
 8009e68:	08009f53 	.word	0x08009f53
 8009e6c:	08009e7d 	.word	0x08009e7d
 8009e70:	08009e7d 	.word	0x08009e7d
 8009e74:	08009ef3 	.word	0x08009ef3
 8009e78:	08009f07 	.word	0x08009f07
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009e7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e7e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009e82:	f043 0301 	orr.w	r3, r3, #1
 8009e86:	b2da      	uxtb	r2, r3
 8009e88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e8a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009e8e:	68ba      	ldr	r2, [r7, #8]
 8009e90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e92:	699b      	ldr	r3, [r3, #24]
 8009e94:	18d1      	adds	r1, r2, r3
 8009e96:	68bb      	ldr	r3, [r7, #8]
 8009e98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009e9a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009e9c:	f7ff ff5c 	bl	8009d58 <prvInsertTimerInActiveList>
 8009ea0:	4603      	mov	r3, r0
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d06c      	beq.n	8009f80 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009ea6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ea8:	6a1b      	ldr	r3, [r3, #32]
 8009eaa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009eac:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009eae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009eb0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009eb4:	f003 0304 	and.w	r3, r3, #4
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d061      	beq.n	8009f80 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009ebc:	68ba      	ldr	r2, [r7, #8]
 8009ebe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ec0:	699b      	ldr	r3, [r3, #24]
 8009ec2:	441a      	add	r2, r3
 8009ec4:	2300      	movs	r3, #0
 8009ec6:	9300      	str	r3, [sp, #0]
 8009ec8:	2300      	movs	r3, #0
 8009eca:	2100      	movs	r1, #0
 8009ecc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009ece:	f7ff fe03 	bl	8009ad8 <xTimerGenericCommand>
 8009ed2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009ed4:	6a3b      	ldr	r3, [r7, #32]
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d152      	bne.n	8009f80 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8009eda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ede:	f383 8811 	msr	BASEPRI, r3
 8009ee2:	f3bf 8f6f 	isb	sy
 8009ee6:	f3bf 8f4f 	dsb	sy
 8009eea:	61bb      	str	r3, [r7, #24]
}
 8009eec:	bf00      	nop
 8009eee:	bf00      	nop
 8009ef0:	e7fd      	b.n	8009eee <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009ef2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ef4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009ef8:	f023 0301 	bic.w	r3, r3, #1
 8009efc:	b2da      	uxtb	r2, r3
 8009efe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f00:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009f04:	e03d      	b.n	8009f82 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009f06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f08:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009f0c:	f043 0301 	orr.w	r3, r3, #1
 8009f10:	b2da      	uxtb	r2, r3
 8009f12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f14:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009f18:	68ba      	ldr	r2, [r7, #8]
 8009f1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f1c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009f1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f20:	699b      	ldr	r3, [r3, #24]
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d10b      	bne.n	8009f3e <prvProcessReceivedCommands+0x162>
	__asm volatile
 8009f26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f2a:	f383 8811 	msr	BASEPRI, r3
 8009f2e:	f3bf 8f6f 	isb	sy
 8009f32:	f3bf 8f4f 	dsb	sy
 8009f36:	617b      	str	r3, [r7, #20]
}
 8009f38:	bf00      	nop
 8009f3a:	bf00      	nop
 8009f3c:	e7fd      	b.n	8009f3a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009f3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f40:	699a      	ldr	r2, [r3, #24]
 8009f42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f44:	18d1      	adds	r1, r2, r3
 8009f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f48:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009f4a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009f4c:	f7ff ff04 	bl	8009d58 <prvInsertTimerInActiveList>
					break;
 8009f50:	e017      	b.n	8009f82 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009f52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f54:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009f58:	f003 0302 	and.w	r3, r3, #2
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d103      	bne.n	8009f68 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8009f60:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009f62:	f000 fbab 	bl	800a6bc <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009f66:	e00c      	b.n	8009f82 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009f68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f6a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009f6e:	f023 0301 	bic.w	r3, r3, #1
 8009f72:	b2da      	uxtb	r2, r3
 8009f74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f76:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009f7a:	e002      	b.n	8009f82 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8009f7c:	bf00      	nop
 8009f7e:	e000      	b.n	8009f82 <prvProcessReceivedCommands+0x1a6>
					break;
 8009f80:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009f82:	4b08      	ldr	r3, [pc, #32]	@ (8009fa4 <prvProcessReceivedCommands+0x1c8>)
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	1d39      	adds	r1, r7, #4
 8009f88:	2200      	movs	r2, #0
 8009f8a:	4618      	mov	r0, r3
 8009f8c:	f7fd feca 	bl	8007d24 <xQueueReceive>
 8009f90:	4603      	mov	r3, r0
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	f47f af26 	bne.w	8009de4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8009f98:	bf00      	nop
 8009f9a:	bf00      	nop
 8009f9c:	3730      	adds	r7, #48	@ 0x30
 8009f9e:	46bd      	mov	sp, r7
 8009fa0:	bd80      	pop	{r7, pc}
 8009fa2:	bf00      	nop
 8009fa4:	20001058 	.word	0x20001058

08009fa8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009fa8:	b580      	push	{r7, lr}
 8009faa:	b088      	sub	sp, #32
 8009fac:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009fae:	e049      	b.n	800a044 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009fb0:	4b2e      	ldr	r3, [pc, #184]	@ (800a06c <prvSwitchTimerLists+0xc4>)
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	68db      	ldr	r3, [r3, #12]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009fba:	4b2c      	ldr	r3, [pc, #176]	@ (800a06c <prvSwitchTimerLists+0xc4>)
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	68db      	ldr	r3, [r3, #12]
 8009fc0:	68db      	ldr	r3, [r3, #12]
 8009fc2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	3304      	adds	r3, #4
 8009fc8:	4618      	mov	r0, r3
 8009fca:	f7fd fae3 	bl	8007594 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	6a1b      	ldr	r3, [r3, #32]
 8009fd2:	68f8      	ldr	r0, [r7, #12]
 8009fd4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009fdc:	f003 0304 	and.w	r3, r3, #4
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d02f      	beq.n	800a044 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	699b      	ldr	r3, [r3, #24]
 8009fe8:	693a      	ldr	r2, [r7, #16]
 8009fea:	4413      	add	r3, r2
 8009fec:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009fee:	68ba      	ldr	r2, [r7, #8]
 8009ff0:	693b      	ldr	r3, [r7, #16]
 8009ff2:	429a      	cmp	r2, r3
 8009ff4:	d90e      	bls.n	800a014 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	68ba      	ldr	r2, [r7, #8]
 8009ffa:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	68fa      	ldr	r2, [r7, #12]
 800a000:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a002:	4b1a      	ldr	r3, [pc, #104]	@ (800a06c <prvSwitchTimerLists+0xc4>)
 800a004:	681a      	ldr	r2, [r3, #0]
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	3304      	adds	r3, #4
 800a00a:	4619      	mov	r1, r3
 800a00c:	4610      	mov	r0, r2
 800a00e:	f7fd fa89 	bl	8007524 <vListInsert>
 800a012:	e017      	b.n	800a044 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a014:	2300      	movs	r3, #0
 800a016:	9300      	str	r3, [sp, #0]
 800a018:	2300      	movs	r3, #0
 800a01a:	693a      	ldr	r2, [r7, #16]
 800a01c:	2100      	movs	r1, #0
 800a01e:	68f8      	ldr	r0, [r7, #12]
 800a020:	f7ff fd5a 	bl	8009ad8 <xTimerGenericCommand>
 800a024:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d10b      	bne.n	800a044 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800a02c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a030:	f383 8811 	msr	BASEPRI, r3
 800a034:	f3bf 8f6f 	isb	sy
 800a038:	f3bf 8f4f 	dsb	sy
 800a03c:	603b      	str	r3, [r7, #0]
}
 800a03e:	bf00      	nop
 800a040:	bf00      	nop
 800a042:	e7fd      	b.n	800a040 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a044:	4b09      	ldr	r3, [pc, #36]	@ (800a06c <prvSwitchTimerLists+0xc4>)
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d1b0      	bne.n	8009fb0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a04e:	4b07      	ldr	r3, [pc, #28]	@ (800a06c <prvSwitchTimerLists+0xc4>)
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a054:	4b06      	ldr	r3, [pc, #24]	@ (800a070 <prvSwitchTimerLists+0xc8>)
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	4a04      	ldr	r2, [pc, #16]	@ (800a06c <prvSwitchTimerLists+0xc4>)
 800a05a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a05c:	4a04      	ldr	r2, [pc, #16]	@ (800a070 <prvSwitchTimerLists+0xc8>)
 800a05e:	697b      	ldr	r3, [r7, #20]
 800a060:	6013      	str	r3, [r2, #0]
}
 800a062:	bf00      	nop
 800a064:	3718      	adds	r7, #24
 800a066:	46bd      	mov	sp, r7
 800a068:	bd80      	pop	{r7, pc}
 800a06a:	bf00      	nop
 800a06c:	20001050 	.word	0x20001050
 800a070:	20001054 	.word	0x20001054

0800a074 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a074:	b580      	push	{r7, lr}
 800a076:	b082      	sub	sp, #8
 800a078:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a07a:	f000 f94f 	bl	800a31c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a07e:	4b15      	ldr	r3, [pc, #84]	@ (800a0d4 <prvCheckForValidListAndQueue+0x60>)
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	2b00      	cmp	r3, #0
 800a084:	d120      	bne.n	800a0c8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a086:	4814      	ldr	r0, [pc, #80]	@ (800a0d8 <prvCheckForValidListAndQueue+0x64>)
 800a088:	f7fd f9fe 	bl	8007488 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a08c:	4813      	ldr	r0, [pc, #76]	@ (800a0dc <prvCheckForValidListAndQueue+0x68>)
 800a08e:	f7fd f9fb 	bl	8007488 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a092:	4b13      	ldr	r3, [pc, #76]	@ (800a0e0 <prvCheckForValidListAndQueue+0x6c>)
 800a094:	4a10      	ldr	r2, [pc, #64]	@ (800a0d8 <prvCheckForValidListAndQueue+0x64>)
 800a096:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a098:	4b12      	ldr	r3, [pc, #72]	@ (800a0e4 <prvCheckForValidListAndQueue+0x70>)
 800a09a:	4a10      	ldr	r2, [pc, #64]	@ (800a0dc <prvCheckForValidListAndQueue+0x68>)
 800a09c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a09e:	2300      	movs	r3, #0
 800a0a0:	9300      	str	r3, [sp, #0]
 800a0a2:	4b11      	ldr	r3, [pc, #68]	@ (800a0e8 <prvCheckForValidListAndQueue+0x74>)
 800a0a4:	4a11      	ldr	r2, [pc, #68]	@ (800a0ec <prvCheckForValidListAndQueue+0x78>)
 800a0a6:	2110      	movs	r1, #16
 800a0a8:	200a      	movs	r0, #10
 800a0aa:	f7fd fb07 	bl	80076bc <xQueueGenericCreateStatic>
 800a0ae:	4603      	mov	r3, r0
 800a0b0:	4a08      	ldr	r2, [pc, #32]	@ (800a0d4 <prvCheckForValidListAndQueue+0x60>)
 800a0b2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a0b4:	4b07      	ldr	r3, [pc, #28]	@ (800a0d4 <prvCheckForValidListAndQueue+0x60>)
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d005      	beq.n	800a0c8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a0bc:	4b05      	ldr	r3, [pc, #20]	@ (800a0d4 <prvCheckForValidListAndQueue+0x60>)
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	490b      	ldr	r1, [pc, #44]	@ (800a0f0 <prvCheckForValidListAndQueue+0x7c>)
 800a0c2:	4618      	mov	r0, r3
 800a0c4:	f7fe f9ca 	bl	800845c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a0c8:	f000 f958 	bl	800a37c <vPortExitCritical>
}
 800a0cc:	bf00      	nop
 800a0ce:	46bd      	mov	sp, r7
 800a0d0:	bd80      	pop	{r7, pc}
 800a0d2:	bf00      	nop
 800a0d4:	20001058 	.word	0x20001058
 800a0d8:	20001028 	.word	0x20001028
 800a0dc:	2000103c 	.word	0x2000103c
 800a0e0:	20001050 	.word	0x20001050
 800a0e4:	20001054 	.word	0x20001054
 800a0e8:	20001104 	.word	0x20001104
 800a0ec:	20001064 	.word	0x20001064
 800a0f0:	0800d728 	.word	0x0800d728

0800a0f4 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800a0f4:	b580      	push	{r7, lr}
 800a0f6:	b08a      	sub	sp, #40	@ 0x28
 800a0f8:	af00      	add	r7, sp, #0
 800a0fa:	60f8      	str	r0, [r7, #12]
 800a0fc:	60b9      	str	r1, [r7, #8]
 800a0fe:	607a      	str	r2, [r7, #4]
 800a100:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 800a102:	f06f 0301 	mvn.w	r3, #1
 800a106:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 800a10c:	68bb      	ldr	r3, [r7, #8]
 800a10e:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a114:	4b06      	ldr	r3, [pc, #24]	@ (800a130 <xTimerPendFunctionCallFromISR+0x3c>)
 800a116:	6818      	ldr	r0, [r3, #0]
 800a118:	f107 0114 	add.w	r1, r7, #20
 800a11c:	2300      	movs	r3, #0
 800a11e:	683a      	ldr	r2, [r7, #0]
 800a120:	f7fd fd62 	bl	8007be8 <xQueueGenericSendFromISR>
 800a124:	6278      	str	r0, [r7, #36]	@ 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 800a126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 800a128:	4618      	mov	r0, r3
 800a12a:	3728      	adds	r7, #40	@ 0x28
 800a12c:	46bd      	mov	sp, r7
 800a12e:	bd80      	pop	{r7, pc}
 800a130:	20001058 	.word	0x20001058

0800a134 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a134:	b480      	push	{r7}
 800a136:	b085      	sub	sp, #20
 800a138:	af00      	add	r7, sp, #0
 800a13a:	60f8      	str	r0, [r7, #12]
 800a13c:	60b9      	str	r1, [r7, #8]
 800a13e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	3b04      	subs	r3, #4
 800a144:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a14c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	3b04      	subs	r3, #4
 800a152:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a154:	68bb      	ldr	r3, [r7, #8]
 800a156:	f023 0201 	bic.w	r2, r3, #1
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	3b04      	subs	r3, #4
 800a162:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a164:	4a08      	ldr	r2, [pc, #32]	@ (800a188 <pxPortInitialiseStack+0x54>)
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	3b14      	subs	r3, #20
 800a16e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a170:	687a      	ldr	r2, [r7, #4]
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	3b20      	subs	r3, #32
 800a17a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a17c:	68fb      	ldr	r3, [r7, #12]
}
 800a17e:	4618      	mov	r0, r3
 800a180:	3714      	adds	r7, #20
 800a182:	46bd      	mov	sp, r7
 800a184:	bc80      	pop	{r7}
 800a186:	4770      	bx	lr
 800a188:	0800a18d 	.word	0x0800a18d

0800a18c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a18c:	b480      	push	{r7}
 800a18e:	b085      	sub	sp, #20
 800a190:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800a192:	2300      	movs	r3, #0
 800a194:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a196:	4b12      	ldr	r3, [pc, #72]	@ (800a1e0 <prvTaskExitError+0x54>)
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a19e:	d00b      	beq.n	800a1b8 <prvTaskExitError+0x2c>
	__asm volatile
 800a1a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1a4:	f383 8811 	msr	BASEPRI, r3
 800a1a8:	f3bf 8f6f 	isb	sy
 800a1ac:	f3bf 8f4f 	dsb	sy
 800a1b0:	60fb      	str	r3, [r7, #12]
}
 800a1b2:	bf00      	nop
 800a1b4:	bf00      	nop
 800a1b6:	e7fd      	b.n	800a1b4 <prvTaskExitError+0x28>
	__asm volatile
 800a1b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1bc:	f383 8811 	msr	BASEPRI, r3
 800a1c0:	f3bf 8f6f 	isb	sy
 800a1c4:	f3bf 8f4f 	dsb	sy
 800a1c8:	60bb      	str	r3, [r7, #8]
}
 800a1ca:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a1cc:	bf00      	nop
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d0fc      	beq.n	800a1ce <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a1d4:	bf00      	nop
 800a1d6:	bf00      	nop
 800a1d8:	3714      	adds	r7, #20
 800a1da:	46bd      	mov	sp, r7
 800a1dc:	bc80      	pop	{r7}
 800a1de:	4770      	bx	lr
 800a1e0:	20000018 	.word	0x20000018
	...

0800a1f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a1f0:	4b07      	ldr	r3, [pc, #28]	@ (800a210 <pxCurrentTCBConst2>)
 800a1f2:	6819      	ldr	r1, [r3, #0]
 800a1f4:	6808      	ldr	r0, [r1, #0]
 800a1f6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a1fa:	f380 8809 	msr	PSP, r0
 800a1fe:	f3bf 8f6f 	isb	sy
 800a202:	f04f 0000 	mov.w	r0, #0
 800a206:	f380 8811 	msr	BASEPRI, r0
 800a20a:	f04e 0e0d 	orr.w	lr, lr, #13
 800a20e:	4770      	bx	lr

0800a210 <pxCurrentTCBConst2>:
 800a210:	20000b28 	.word	0x20000b28
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a214:	bf00      	nop
 800a216:	bf00      	nop

0800a218 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800a218:	4806      	ldr	r0, [pc, #24]	@ (800a234 <prvPortStartFirstTask+0x1c>)
 800a21a:	6800      	ldr	r0, [r0, #0]
 800a21c:	6800      	ldr	r0, [r0, #0]
 800a21e:	f380 8808 	msr	MSP, r0
 800a222:	b662      	cpsie	i
 800a224:	b661      	cpsie	f
 800a226:	f3bf 8f4f 	dsb	sy
 800a22a:	f3bf 8f6f 	isb	sy
 800a22e:	df00      	svc	0
 800a230:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a232:	bf00      	nop
 800a234:	e000ed08 	.word	0xe000ed08

0800a238 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a238:	b580      	push	{r7, lr}
 800a23a:	b084      	sub	sp, #16
 800a23c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a23e:	4b32      	ldr	r3, [pc, #200]	@ (800a308 <xPortStartScheduler+0xd0>)
 800a240:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	781b      	ldrb	r3, [r3, #0]
 800a246:	b2db      	uxtb	r3, r3
 800a248:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	22ff      	movs	r2, #255	@ 0xff
 800a24e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	781b      	ldrb	r3, [r3, #0]
 800a254:	b2db      	uxtb	r3, r3
 800a256:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a258:	78fb      	ldrb	r3, [r7, #3]
 800a25a:	b2db      	uxtb	r3, r3
 800a25c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a260:	b2da      	uxtb	r2, r3
 800a262:	4b2a      	ldr	r3, [pc, #168]	@ (800a30c <xPortStartScheduler+0xd4>)
 800a264:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a266:	4b2a      	ldr	r3, [pc, #168]	@ (800a310 <xPortStartScheduler+0xd8>)
 800a268:	2207      	movs	r2, #7
 800a26a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a26c:	e009      	b.n	800a282 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800a26e:	4b28      	ldr	r3, [pc, #160]	@ (800a310 <xPortStartScheduler+0xd8>)
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	3b01      	subs	r3, #1
 800a274:	4a26      	ldr	r2, [pc, #152]	@ (800a310 <xPortStartScheduler+0xd8>)
 800a276:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a278:	78fb      	ldrb	r3, [r7, #3]
 800a27a:	b2db      	uxtb	r3, r3
 800a27c:	005b      	lsls	r3, r3, #1
 800a27e:	b2db      	uxtb	r3, r3
 800a280:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a282:	78fb      	ldrb	r3, [r7, #3]
 800a284:	b2db      	uxtb	r3, r3
 800a286:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a28a:	2b80      	cmp	r3, #128	@ 0x80
 800a28c:	d0ef      	beq.n	800a26e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a28e:	4b20      	ldr	r3, [pc, #128]	@ (800a310 <xPortStartScheduler+0xd8>)
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	f1c3 0307 	rsb	r3, r3, #7
 800a296:	2b04      	cmp	r3, #4
 800a298:	d00b      	beq.n	800a2b2 <xPortStartScheduler+0x7a>
	__asm volatile
 800a29a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a29e:	f383 8811 	msr	BASEPRI, r3
 800a2a2:	f3bf 8f6f 	isb	sy
 800a2a6:	f3bf 8f4f 	dsb	sy
 800a2aa:	60bb      	str	r3, [r7, #8]
}
 800a2ac:	bf00      	nop
 800a2ae:	bf00      	nop
 800a2b0:	e7fd      	b.n	800a2ae <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a2b2:	4b17      	ldr	r3, [pc, #92]	@ (800a310 <xPortStartScheduler+0xd8>)
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	021b      	lsls	r3, r3, #8
 800a2b8:	4a15      	ldr	r2, [pc, #84]	@ (800a310 <xPortStartScheduler+0xd8>)
 800a2ba:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a2bc:	4b14      	ldr	r3, [pc, #80]	@ (800a310 <xPortStartScheduler+0xd8>)
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a2c4:	4a12      	ldr	r2, [pc, #72]	@ (800a310 <xPortStartScheduler+0xd8>)
 800a2c6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	b2da      	uxtb	r2, r3
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a2d0:	4b10      	ldr	r3, [pc, #64]	@ (800a314 <xPortStartScheduler+0xdc>)
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	4a0f      	ldr	r2, [pc, #60]	@ (800a314 <xPortStartScheduler+0xdc>)
 800a2d6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a2da:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a2dc:	4b0d      	ldr	r3, [pc, #52]	@ (800a314 <xPortStartScheduler+0xdc>)
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	4a0c      	ldr	r2, [pc, #48]	@ (800a314 <xPortStartScheduler+0xdc>)
 800a2e2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a2e6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a2e8:	f000 f8b8 	bl	800a45c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a2ec:	4b0a      	ldr	r3, [pc, #40]	@ (800a318 <xPortStartScheduler+0xe0>)
 800a2ee:	2200      	movs	r2, #0
 800a2f0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a2f2:	f7ff ff91 	bl	800a218 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a2f6:	f7fe fe7f 	bl	8008ff8 <vTaskSwitchContext>
	prvTaskExitError();
 800a2fa:	f7ff ff47 	bl	800a18c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a2fe:	2300      	movs	r3, #0
}
 800a300:	4618      	mov	r0, r3
 800a302:	3710      	adds	r7, #16
 800a304:	46bd      	mov	sp, r7
 800a306:	bd80      	pop	{r7, pc}
 800a308:	e000e400 	.word	0xe000e400
 800a30c:	20001154 	.word	0x20001154
 800a310:	20001158 	.word	0x20001158
 800a314:	e000ed20 	.word	0xe000ed20
 800a318:	20000018 	.word	0x20000018

0800a31c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a31c:	b480      	push	{r7}
 800a31e:	b083      	sub	sp, #12
 800a320:	af00      	add	r7, sp, #0
	__asm volatile
 800a322:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a326:	f383 8811 	msr	BASEPRI, r3
 800a32a:	f3bf 8f6f 	isb	sy
 800a32e:	f3bf 8f4f 	dsb	sy
 800a332:	607b      	str	r3, [r7, #4]
}
 800a334:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a336:	4b0f      	ldr	r3, [pc, #60]	@ (800a374 <vPortEnterCritical+0x58>)
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	3301      	adds	r3, #1
 800a33c:	4a0d      	ldr	r2, [pc, #52]	@ (800a374 <vPortEnterCritical+0x58>)
 800a33e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a340:	4b0c      	ldr	r3, [pc, #48]	@ (800a374 <vPortEnterCritical+0x58>)
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	2b01      	cmp	r3, #1
 800a346:	d110      	bne.n	800a36a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a348:	4b0b      	ldr	r3, [pc, #44]	@ (800a378 <vPortEnterCritical+0x5c>)
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	b2db      	uxtb	r3, r3
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d00b      	beq.n	800a36a <vPortEnterCritical+0x4e>
	__asm volatile
 800a352:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a356:	f383 8811 	msr	BASEPRI, r3
 800a35a:	f3bf 8f6f 	isb	sy
 800a35e:	f3bf 8f4f 	dsb	sy
 800a362:	603b      	str	r3, [r7, #0]
}
 800a364:	bf00      	nop
 800a366:	bf00      	nop
 800a368:	e7fd      	b.n	800a366 <vPortEnterCritical+0x4a>
	}
}
 800a36a:	bf00      	nop
 800a36c:	370c      	adds	r7, #12
 800a36e:	46bd      	mov	sp, r7
 800a370:	bc80      	pop	{r7}
 800a372:	4770      	bx	lr
 800a374:	20000018 	.word	0x20000018
 800a378:	e000ed04 	.word	0xe000ed04

0800a37c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a37c:	b480      	push	{r7}
 800a37e:	b083      	sub	sp, #12
 800a380:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a382:	4b12      	ldr	r3, [pc, #72]	@ (800a3cc <vPortExitCritical+0x50>)
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	2b00      	cmp	r3, #0
 800a388:	d10b      	bne.n	800a3a2 <vPortExitCritical+0x26>
	__asm volatile
 800a38a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a38e:	f383 8811 	msr	BASEPRI, r3
 800a392:	f3bf 8f6f 	isb	sy
 800a396:	f3bf 8f4f 	dsb	sy
 800a39a:	607b      	str	r3, [r7, #4]
}
 800a39c:	bf00      	nop
 800a39e:	bf00      	nop
 800a3a0:	e7fd      	b.n	800a39e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a3a2:	4b0a      	ldr	r3, [pc, #40]	@ (800a3cc <vPortExitCritical+0x50>)
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	3b01      	subs	r3, #1
 800a3a8:	4a08      	ldr	r2, [pc, #32]	@ (800a3cc <vPortExitCritical+0x50>)
 800a3aa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a3ac:	4b07      	ldr	r3, [pc, #28]	@ (800a3cc <vPortExitCritical+0x50>)
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d105      	bne.n	800a3c0 <vPortExitCritical+0x44>
 800a3b4:	2300      	movs	r3, #0
 800a3b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a3b8:	683b      	ldr	r3, [r7, #0]
 800a3ba:	f383 8811 	msr	BASEPRI, r3
}
 800a3be:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a3c0:	bf00      	nop
 800a3c2:	370c      	adds	r7, #12
 800a3c4:	46bd      	mov	sp, r7
 800a3c6:	bc80      	pop	{r7}
 800a3c8:	4770      	bx	lr
 800a3ca:	bf00      	nop
 800a3cc:	20000018 	.word	0x20000018

0800a3d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a3d0:	f3ef 8009 	mrs	r0, PSP
 800a3d4:	f3bf 8f6f 	isb	sy
 800a3d8:	4b0d      	ldr	r3, [pc, #52]	@ (800a410 <pxCurrentTCBConst>)
 800a3da:	681a      	ldr	r2, [r3, #0]
 800a3dc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a3e0:	6010      	str	r0, [r2, #0]
 800a3e2:	e92d 4008 	stmdb	sp!, {r3, lr}
 800a3e6:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a3ea:	f380 8811 	msr	BASEPRI, r0
 800a3ee:	f7fe fe03 	bl	8008ff8 <vTaskSwitchContext>
 800a3f2:	f04f 0000 	mov.w	r0, #0
 800a3f6:	f380 8811 	msr	BASEPRI, r0
 800a3fa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800a3fe:	6819      	ldr	r1, [r3, #0]
 800a400:	6808      	ldr	r0, [r1, #0]
 800a402:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a406:	f380 8809 	msr	PSP, r0
 800a40a:	f3bf 8f6f 	isb	sy
 800a40e:	4770      	bx	lr

0800a410 <pxCurrentTCBConst>:
 800a410:	20000b28 	.word	0x20000b28
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a414:	bf00      	nop
 800a416:	bf00      	nop

0800a418 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a418:	b580      	push	{r7, lr}
 800a41a:	b082      	sub	sp, #8
 800a41c:	af00      	add	r7, sp, #0
	__asm volatile
 800a41e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a422:	f383 8811 	msr	BASEPRI, r3
 800a426:	f3bf 8f6f 	isb	sy
 800a42a:	f3bf 8f4f 	dsb	sy
 800a42e:	607b      	str	r3, [r7, #4]
}
 800a430:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a432:	f7fe fd27 	bl	8008e84 <xTaskIncrementTick>
 800a436:	4603      	mov	r3, r0
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d003      	beq.n	800a444 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a43c:	4b06      	ldr	r3, [pc, #24]	@ (800a458 <xPortSysTickHandler+0x40>)
 800a43e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a442:	601a      	str	r2, [r3, #0]
 800a444:	2300      	movs	r3, #0
 800a446:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a448:	683b      	ldr	r3, [r7, #0]
 800a44a:	f383 8811 	msr	BASEPRI, r3
}
 800a44e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a450:	bf00      	nop
 800a452:	3708      	adds	r7, #8
 800a454:	46bd      	mov	sp, r7
 800a456:	bd80      	pop	{r7, pc}
 800a458:	e000ed04 	.word	0xe000ed04

0800a45c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a45c:	b480      	push	{r7}
 800a45e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a460:	4b0a      	ldr	r3, [pc, #40]	@ (800a48c <vPortSetupTimerInterrupt+0x30>)
 800a462:	2200      	movs	r2, #0
 800a464:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a466:	4b0a      	ldr	r3, [pc, #40]	@ (800a490 <vPortSetupTimerInterrupt+0x34>)
 800a468:	2200      	movs	r2, #0
 800a46a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a46c:	4b09      	ldr	r3, [pc, #36]	@ (800a494 <vPortSetupTimerInterrupt+0x38>)
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	4a09      	ldr	r2, [pc, #36]	@ (800a498 <vPortSetupTimerInterrupt+0x3c>)
 800a472:	fba2 2303 	umull	r2, r3, r2, r3
 800a476:	099b      	lsrs	r3, r3, #6
 800a478:	4a08      	ldr	r2, [pc, #32]	@ (800a49c <vPortSetupTimerInterrupt+0x40>)
 800a47a:	3b01      	subs	r3, #1
 800a47c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a47e:	4b03      	ldr	r3, [pc, #12]	@ (800a48c <vPortSetupTimerInterrupt+0x30>)
 800a480:	2207      	movs	r2, #7
 800a482:	601a      	str	r2, [r3, #0]
}
 800a484:	bf00      	nop
 800a486:	46bd      	mov	sp, r7
 800a488:	bc80      	pop	{r7}
 800a48a:	4770      	bx	lr
 800a48c:	e000e010 	.word	0xe000e010
 800a490:	e000e018 	.word	0xe000e018
 800a494:	2000000c 	.word	0x2000000c
 800a498:	10624dd3 	.word	0x10624dd3
 800a49c:	e000e014 	.word	0xe000e014

0800a4a0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a4a0:	b480      	push	{r7}
 800a4a2:	b085      	sub	sp, #20
 800a4a4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a4a6:	f3ef 8305 	mrs	r3, IPSR
 800a4aa:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	2b0f      	cmp	r3, #15
 800a4b0:	d915      	bls.n	800a4de <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a4b2:	4a17      	ldr	r2, [pc, #92]	@ (800a510 <vPortValidateInterruptPriority+0x70>)
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	4413      	add	r3, r2
 800a4b8:	781b      	ldrb	r3, [r3, #0]
 800a4ba:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a4bc:	4b15      	ldr	r3, [pc, #84]	@ (800a514 <vPortValidateInterruptPriority+0x74>)
 800a4be:	781b      	ldrb	r3, [r3, #0]
 800a4c0:	7afa      	ldrb	r2, [r7, #11]
 800a4c2:	429a      	cmp	r2, r3
 800a4c4:	d20b      	bcs.n	800a4de <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a4c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4ca:	f383 8811 	msr	BASEPRI, r3
 800a4ce:	f3bf 8f6f 	isb	sy
 800a4d2:	f3bf 8f4f 	dsb	sy
 800a4d6:	607b      	str	r3, [r7, #4]
}
 800a4d8:	bf00      	nop
 800a4da:	bf00      	nop
 800a4dc:	e7fd      	b.n	800a4da <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a4de:	4b0e      	ldr	r3, [pc, #56]	@ (800a518 <vPortValidateInterruptPriority+0x78>)
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a4e6:	4b0d      	ldr	r3, [pc, #52]	@ (800a51c <vPortValidateInterruptPriority+0x7c>)
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	429a      	cmp	r2, r3
 800a4ec:	d90b      	bls.n	800a506 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a4ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4f2:	f383 8811 	msr	BASEPRI, r3
 800a4f6:	f3bf 8f6f 	isb	sy
 800a4fa:	f3bf 8f4f 	dsb	sy
 800a4fe:	603b      	str	r3, [r7, #0]
}
 800a500:	bf00      	nop
 800a502:	bf00      	nop
 800a504:	e7fd      	b.n	800a502 <vPortValidateInterruptPriority+0x62>
	}
 800a506:	bf00      	nop
 800a508:	3714      	adds	r7, #20
 800a50a:	46bd      	mov	sp, r7
 800a50c:	bc80      	pop	{r7}
 800a50e:	4770      	bx	lr
 800a510:	e000e3f0 	.word	0xe000e3f0
 800a514:	20001154 	.word	0x20001154
 800a518:	e000ed0c 	.word	0xe000ed0c
 800a51c:	20001158 	.word	0x20001158

0800a520 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a520:	b580      	push	{r7, lr}
 800a522:	b08a      	sub	sp, #40	@ 0x28
 800a524:	af00      	add	r7, sp, #0
 800a526:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a528:	2300      	movs	r3, #0
 800a52a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a52c:	f7fe fbde 	bl	8008cec <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a530:	4b5c      	ldr	r3, [pc, #368]	@ (800a6a4 <pvPortMalloc+0x184>)
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	2b00      	cmp	r3, #0
 800a536:	d101      	bne.n	800a53c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a538:	f000 f924 	bl	800a784 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a53c:	4b5a      	ldr	r3, [pc, #360]	@ (800a6a8 <pvPortMalloc+0x188>)
 800a53e:	681a      	ldr	r2, [r3, #0]
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	4013      	ands	r3, r2
 800a544:	2b00      	cmp	r3, #0
 800a546:	f040 8095 	bne.w	800a674 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d01e      	beq.n	800a58e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a550:	2208      	movs	r2, #8
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	4413      	add	r3, r2
 800a556:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	f003 0307 	and.w	r3, r3, #7
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d015      	beq.n	800a58e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	f023 0307 	bic.w	r3, r3, #7
 800a568:	3308      	adds	r3, #8
 800a56a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	f003 0307 	and.w	r3, r3, #7
 800a572:	2b00      	cmp	r3, #0
 800a574:	d00b      	beq.n	800a58e <pvPortMalloc+0x6e>
	__asm volatile
 800a576:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a57a:	f383 8811 	msr	BASEPRI, r3
 800a57e:	f3bf 8f6f 	isb	sy
 800a582:	f3bf 8f4f 	dsb	sy
 800a586:	617b      	str	r3, [r7, #20]
}
 800a588:	bf00      	nop
 800a58a:	bf00      	nop
 800a58c:	e7fd      	b.n	800a58a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	2b00      	cmp	r3, #0
 800a592:	d06f      	beq.n	800a674 <pvPortMalloc+0x154>
 800a594:	4b45      	ldr	r3, [pc, #276]	@ (800a6ac <pvPortMalloc+0x18c>)
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	687a      	ldr	r2, [r7, #4]
 800a59a:	429a      	cmp	r2, r3
 800a59c:	d86a      	bhi.n	800a674 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a59e:	4b44      	ldr	r3, [pc, #272]	@ (800a6b0 <pvPortMalloc+0x190>)
 800a5a0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a5a2:	4b43      	ldr	r3, [pc, #268]	@ (800a6b0 <pvPortMalloc+0x190>)
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a5a8:	e004      	b.n	800a5b4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a5aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5ac:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a5ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a5b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5b6:	685b      	ldr	r3, [r3, #4]
 800a5b8:	687a      	ldr	r2, [r7, #4]
 800a5ba:	429a      	cmp	r2, r3
 800a5bc:	d903      	bls.n	800a5c6 <pvPortMalloc+0xa6>
 800a5be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d1f1      	bne.n	800a5aa <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a5c6:	4b37      	ldr	r3, [pc, #220]	@ (800a6a4 <pvPortMalloc+0x184>)
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a5cc:	429a      	cmp	r2, r3
 800a5ce:	d051      	beq.n	800a674 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a5d0:	6a3b      	ldr	r3, [r7, #32]
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	2208      	movs	r2, #8
 800a5d6:	4413      	add	r3, r2
 800a5d8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a5da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5dc:	681a      	ldr	r2, [r3, #0]
 800a5de:	6a3b      	ldr	r3, [r7, #32]
 800a5e0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a5e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5e4:	685a      	ldr	r2, [r3, #4]
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	1ad2      	subs	r2, r2, r3
 800a5ea:	2308      	movs	r3, #8
 800a5ec:	005b      	lsls	r3, r3, #1
 800a5ee:	429a      	cmp	r2, r3
 800a5f0:	d920      	bls.n	800a634 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a5f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	4413      	add	r3, r2
 800a5f8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a5fa:	69bb      	ldr	r3, [r7, #24]
 800a5fc:	f003 0307 	and.w	r3, r3, #7
 800a600:	2b00      	cmp	r3, #0
 800a602:	d00b      	beq.n	800a61c <pvPortMalloc+0xfc>
	__asm volatile
 800a604:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a608:	f383 8811 	msr	BASEPRI, r3
 800a60c:	f3bf 8f6f 	isb	sy
 800a610:	f3bf 8f4f 	dsb	sy
 800a614:	613b      	str	r3, [r7, #16]
}
 800a616:	bf00      	nop
 800a618:	bf00      	nop
 800a61a:	e7fd      	b.n	800a618 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a61c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a61e:	685a      	ldr	r2, [r3, #4]
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	1ad2      	subs	r2, r2, r3
 800a624:	69bb      	ldr	r3, [r7, #24]
 800a626:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a62a:	687a      	ldr	r2, [r7, #4]
 800a62c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a62e:	69b8      	ldr	r0, [r7, #24]
 800a630:	f000 f90a 	bl	800a848 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a634:	4b1d      	ldr	r3, [pc, #116]	@ (800a6ac <pvPortMalloc+0x18c>)
 800a636:	681a      	ldr	r2, [r3, #0]
 800a638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a63a:	685b      	ldr	r3, [r3, #4]
 800a63c:	1ad3      	subs	r3, r2, r3
 800a63e:	4a1b      	ldr	r2, [pc, #108]	@ (800a6ac <pvPortMalloc+0x18c>)
 800a640:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a642:	4b1a      	ldr	r3, [pc, #104]	@ (800a6ac <pvPortMalloc+0x18c>)
 800a644:	681a      	ldr	r2, [r3, #0]
 800a646:	4b1b      	ldr	r3, [pc, #108]	@ (800a6b4 <pvPortMalloc+0x194>)
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	429a      	cmp	r2, r3
 800a64c:	d203      	bcs.n	800a656 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a64e:	4b17      	ldr	r3, [pc, #92]	@ (800a6ac <pvPortMalloc+0x18c>)
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	4a18      	ldr	r2, [pc, #96]	@ (800a6b4 <pvPortMalloc+0x194>)
 800a654:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a658:	685a      	ldr	r2, [r3, #4]
 800a65a:	4b13      	ldr	r3, [pc, #76]	@ (800a6a8 <pvPortMalloc+0x188>)
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	431a      	orrs	r2, r3
 800a660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a662:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a666:	2200      	movs	r2, #0
 800a668:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a66a:	4b13      	ldr	r3, [pc, #76]	@ (800a6b8 <pvPortMalloc+0x198>)
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	3301      	adds	r3, #1
 800a670:	4a11      	ldr	r2, [pc, #68]	@ (800a6b8 <pvPortMalloc+0x198>)
 800a672:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a674:	f7fe fb48 	bl	8008d08 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a678:	69fb      	ldr	r3, [r7, #28]
 800a67a:	f003 0307 	and.w	r3, r3, #7
 800a67e:	2b00      	cmp	r3, #0
 800a680:	d00b      	beq.n	800a69a <pvPortMalloc+0x17a>
	__asm volatile
 800a682:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a686:	f383 8811 	msr	BASEPRI, r3
 800a68a:	f3bf 8f6f 	isb	sy
 800a68e:	f3bf 8f4f 	dsb	sy
 800a692:	60fb      	str	r3, [r7, #12]
}
 800a694:	bf00      	nop
 800a696:	bf00      	nop
 800a698:	e7fd      	b.n	800a696 <pvPortMalloc+0x176>
	return pvReturn;
 800a69a:	69fb      	ldr	r3, [r7, #28]
}
 800a69c:	4618      	mov	r0, r3
 800a69e:	3728      	adds	r7, #40	@ 0x28
 800a6a0:	46bd      	mov	sp, r7
 800a6a2:	bd80      	pop	{r7, pc}
 800a6a4:	20003964 	.word	0x20003964
 800a6a8:	20003978 	.word	0x20003978
 800a6ac:	20003968 	.word	0x20003968
 800a6b0:	2000395c 	.word	0x2000395c
 800a6b4:	2000396c 	.word	0x2000396c
 800a6b8:	20003970 	.word	0x20003970

0800a6bc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a6bc:	b580      	push	{r7, lr}
 800a6be:	b086      	sub	sp, #24
 800a6c0:	af00      	add	r7, sp, #0
 800a6c2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d04f      	beq.n	800a76e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a6ce:	2308      	movs	r3, #8
 800a6d0:	425b      	negs	r3, r3
 800a6d2:	697a      	ldr	r2, [r7, #20]
 800a6d4:	4413      	add	r3, r2
 800a6d6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a6d8:	697b      	ldr	r3, [r7, #20]
 800a6da:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a6dc:	693b      	ldr	r3, [r7, #16]
 800a6de:	685a      	ldr	r2, [r3, #4]
 800a6e0:	4b25      	ldr	r3, [pc, #148]	@ (800a778 <vPortFree+0xbc>)
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	4013      	ands	r3, r2
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d10b      	bne.n	800a702 <vPortFree+0x46>
	__asm volatile
 800a6ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6ee:	f383 8811 	msr	BASEPRI, r3
 800a6f2:	f3bf 8f6f 	isb	sy
 800a6f6:	f3bf 8f4f 	dsb	sy
 800a6fa:	60fb      	str	r3, [r7, #12]
}
 800a6fc:	bf00      	nop
 800a6fe:	bf00      	nop
 800a700:	e7fd      	b.n	800a6fe <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a702:	693b      	ldr	r3, [r7, #16]
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	2b00      	cmp	r3, #0
 800a708:	d00b      	beq.n	800a722 <vPortFree+0x66>
	__asm volatile
 800a70a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a70e:	f383 8811 	msr	BASEPRI, r3
 800a712:	f3bf 8f6f 	isb	sy
 800a716:	f3bf 8f4f 	dsb	sy
 800a71a:	60bb      	str	r3, [r7, #8]
}
 800a71c:	bf00      	nop
 800a71e:	bf00      	nop
 800a720:	e7fd      	b.n	800a71e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a722:	693b      	ldr	r3, [r7, #16]
 800a724:	685a      	ldr	r2, [r3, #4]
 800a726:	4b14      	ldr	r3, [pc, #80]	@ (800a778 <vPortFree+0xbc>)
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	4013      	ands	r3, r2
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d01e      	beq.n	800a76e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a730:	693b      	ldr	r3, [r7, #16]
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	2b00      	cmp	r3, #0
 800a736:	d11a      	bne.n	800a76e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a738:	693b      	ldr	r3, [r7, #16]
 800a73a:	685a      	ldr	r2, [r3, #4]
 800a73c:	4b0e      	ldr	r3, [pc, #56]	@ (800a778 <vPortFree+0xbc>)
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	43db      	mvns	r3, r3
 800a742:	401a      	ands	r2, r3
 800a744:	693b      	ldr	r3, [r7, #16]
 800a746:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a748:	f7fe fad0 	bl	8008cec <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a74c:	693b      	ldr	r3, [r7, #16]
 800a74e:	685a      	ldr	r2, [r3, #4]
 800a750:	4b0a      	ldr	r3, [pc, #40]	@ (800a77c <vPortFree+0xc0>)
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	4413      	add	r3, r2
 800a756:	4a09      	ldr	r2, [pc, #36]	@ (800a77c <vPortFree+0xc0>)
 800a758:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a75a:	6938      	ldr	r0, [r7, #16]
 800a75c:	f000 f874 	bl	800a848 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a760:	4b07      	ldr	r3, [pc, #28]	@ (800a780 <vPortFree+0xc4>)
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	3301      	adds	r3, #1
 800a766:	4a06      	ldr	r2, [pc, #24]	@ (800a780 <vPortFree+0xc4>)
 800a768:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a76a:	f7fe facd 	bl	8008d08 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a76e:	bf00      	nop
 800a770:	3718      	adds	r7, #24
 800a772:	46bd      	mov	sp, r7
 800a774:	bd80      	pop	{r7, pc}
 800a776:	bf00      	nop
 800a778:	20003978 	.word	0x20003978
 800a77c:	20003968 	.word	0x20003968
 800a780:	20003974 	.word	0x20003974

0800a784 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a784:	b480      	push	{r7}
 800a786:	b085      	sub	sp, #20
 800a788:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a78a:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800a78e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a790:	4b27      	ldr	r3, [pc, #156]	@ (800a830 <prvHeapInit+0xac>)
 800a792:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	f003 0307 	and.w	r3, r3, #7
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d00c      	beq.n	800a7b8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	3307      	adds	r3, #7
 800a7a2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	f023 0307 	bic.w	r3, r3, #7
 800a7aa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a7ac:	68ba      	ldr	r2, [r7, #8]
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	1ad3      	subs	r3, r2, r3
 800a7b2:	4a1f      	ldr	r2, [pc, #124]	@ (800a830 <prvHeapInit+0xac>)
 800a7b4:	4413      	add	r3, r2
 800a7b6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a7bc:	4a1d      	ldr	r2, [pc, #116]	@ (800a834 <prvHeapInit+0xb0>)
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a7c2:	4b1c      	ldr	r3, [pc, #112]	@ (800a834 <prvHeapInit+0xb0>)
 800a7c4:	2200      	movs	r2, #0
 800a7c6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	68ba      	ldr	r2, [r7, #8]
 800a7cc:	4413      	add	r3, r2
 800a7ce:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a7d0:	2208      	movs	r2, #8
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	1a9b      	subs	r3, r3, r2
 800a7d6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	f023 0307 	bic.w	r3, r3, #7
 800a7de:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	4a15      	ldr	r2, [pc, #84]	@ (800a838 <prvHeapInit+0xb4>)
 800a7e4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a7e6:	4b14      	ldr	r3, [pc, #80]	@ (800a838 <prvHeapInit+0xb4>)
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	2200      	movs	r2, #0
 800a7ec:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a7ee:	4b12      	ldr	r3, [pc, #72]	@ (800a838 <prvHeapInit+0xb4>)
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	2200      	movs	r2, #0
 800a7f4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a7fa:	683b      	ldr	r3, [r7, #0]
 800a7fc:	68fa      	ldr	r2, [r7, #12]
 800a7fe:	1ad2      	subs	r2, r2, r3
 800a800:	683b      	ldr	r3, [r7, #0]
 800a802:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a804:	4b0c      	ldr	r3, [pc, #48]	@ (800a838 <prvHeapInit+0xb4>)
 800a806:	681a      	ldr	r2, [r3, #0]
 800a808:	683b      	ldr	r3, [r7, #0]
 800a80a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a80c:	683b      	ldr	r3, [r7, #0]
 800a80e:	685b      	ldr	r3, [r3, #4]
 800a810:	4a0a      	ldr	r2, [pc, #40]	@ (800a83c <prvHeapInit+0xb8>)
 800a812:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a814:	683b      	ldr	r3, [r7, #0]
 800a816:	685b      	ldr	r3, [r3, #4]
 800a818:	4a09      	ldr	r2, [pc, #36]	@ (800a840 <prvHeapInit+0xbc>)
 800a81a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a81c:	4b09      	ldr	r3, [pc, #36]	@ (800a844 <prvHeapInit+0xc0>)
 800a81e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a822:	601a      	str	r2, [r3, #0]
}
 800a824:	bf00      	nop
 800a826:	3714      	adds	r7, #20
 800a828:	46bd      	mov	sp, r7
 800a82a:	bc80      	pop	{r7}
 800a82c:	4770      	bx	lr
 800a82e:	bf00      	nop
 800a830:	2000115c 	.word	0x2000115c
 800a834:	2000395c 	.word	0x2000395c
 800a838:	20003964 	.word	0x20003964
 800a83c:	2000396c 	.word	0x2000396c
 800a840:	20003968 	.word	0x20003968
 800a844:	20003978 	.word	0x20003978

0800a848 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a848:	b480      	push	{r7}
 800a84a:	b085      	sub	sp, #20
 800a84c:	af00      	add	r7, sp, #0
 800a84e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a850:	4b27      	ldr	r3, [pc, #156]	@ (800a8f0 <prvInsertBlockIntoFreeList+0xa8>)
 800a852:	60fb      	str	r3, [r7, #12]
 800a854:	e002      	b.n	800a85c <prvInsertBlockIntoFreeList+0x14>
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	60fb      	str	r3, [r7, #12]
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	687a      	ldr	r2, [r7, #4]
 800a862:	429a      	cmp	r2, r3
 800a864:	d8f7      	bhi.n	800a856 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a866:	68fb      	ldr	r3, [r7, #12]
 800a868:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a86a:	68fb      	ldr	r3, [r7, #12]
 800a86c:	685b      	ldr	r3, [r3, #4]
 800a86e:	68ba      	ldr	r2, [r7, #8]
 800a870:	4413      	add	r3, r2
 800a872:	687a      	ldr	r2, [r7, #4]
 800a874:	429a      	cmp	r2, r3
 800a876:	d108      	bne.n	800a88a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	685a      	ldr	r2, [r3, #4]
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	685b      	ldr	r3, [r3, #4]
 800a880:	441a      	add	r2, r3
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	685b      	ldr	r3, [r3, #4]
 800a892:	68ba      	ldr	r2, [r7, #8]
 800a894:	441a      	add	r2, r3
 800a896:	68fb      	ldr	r3, [r7, #12]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	429a      	cmp	r2, r3
 800a89c:	d118      	bne.n	800a8d0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	681a      	ldr	r2, [r3, #0]
 800a8a2:	4b14      	ldr	r3, [pc, #80]	@ (800a8f4 <prvInsertBlockIntoFreeList+0xac>)
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	429a      	cmp	r2, r3
 800a8a8:	d00d      	beq.n	800a8c6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	685a      	ldr	r2, [r3, #4]
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	685b      	ldr	r3, [r3, #4]
 800a8b4:	441a      	add	r2, r3
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	681a      	ldr	r2, [r3, #0]
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	601a      	str	r2, [r3, #0]
 800a8c4:	e008      	b.n	800a8d8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a8c6:	4b0b      	ldr	r3, [pc, #44]	@ (800a8f4 <prvInsertBlockIntoFreeList+0xac>)
 800a8c8:	681a      	ldr	r2, [r3, #0]
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	601a      	str	r2, [r3, #0]
 800a8ce:	e003      	b.n	800a8d8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	681a      	ldr	r2, [r3, #0]
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a8d8:	68fa      	ldr	r2, [r7, #12]
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	429a      	cmp	r2, r3
 800a8de:	d002      	beq.n	800a8e6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	687a      	ldr	r2, [r7, #4]
 800a8e4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a8e6:	bf00      	nop
 800a8e8:	3714      	adds	r7, #20
 800a8ea:	46bd      	mov	sp, r7
 800a8ec:	bc80      	pop	{r7}
 800a8ee:	4770      	bx	lr
 800a8f0:	2000395c 	.word	0x2000395c
 800a8f4:	20003964 	.word	0x20003964

0800a8f8 <__cvt>:
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a8fe:	461d      	mov	r5, r3
 800a900:	bfbb      	ittet	lt
 800a902:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800a906:	461d      	movlt	r5, r3
 800a908:	2300      	movge	r3, #0
 800a90a:	232d      	movlt	r3, #45	@ 0x2d
 800a90c:	b088      	sub	sp, #32
 800a90e:	4614      	mov	r4, r2
 800a910:	bfb8      	it	lt
 800a912:	4614      	movlt	r4, r2
 800a914:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a916:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800a918:	7013      	strb	r3, [r2, #0]
 800a91a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a91c:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800a920:	f023 0820 	bic.w	r8, r3, #32
 800a924:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a928:	d005      	beq.n	800a936 <__cvt+0x3e>
 800a92a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a92e:	d100      	bne.n	800a932 <__cvt+0x3a>
 800a930:	3601      	adds	r6, #1
 800a932:	2302      	movs	r3, #2
 800a934:	e000      	b.n	800a938 <__cvt+0x40>
 800a936:	2303      	movs	r3, #3
 800a938:	aa07      	add	r2, sp, #28
 800a93a:	9204      	str	r2, [sp, #16]
 800a93c:	aa06      	add	r2, sp, #24
 800a93e:	e9cd a202 	strd	sl, r2, [sp, #8]
 800a942:	e9cd 3600 	strd	r3, r6, [sp]
 800a946:	4622      	mov	r2, r4
 800a948:	462b      	mov	r3, r5
 800a94a:	f000 fed9 	bl	800b700 <_dtoa_r>
 800a94e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a952:	4607      	mov	r7, r0
 800a954:	d119      	bne.n	800a98a <__cvt+0x92>
 800a956:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a958:	07db      	lsls	r3, r3, #31
 800a95a:	d50e      	bpl.n	800a97a <__cvt+0x82>
 800a95c:	eb00 0906 	add.w	r9, r0, r6
 800a960:	2200      	movs	r2, #0
 800a962:	2300      	movs	r3, #0
 800a964:	4620      	mov	r0, r4
 800a966:	4629      	mov	r1, r5
 800a968:	f7f6 f8d2 	bl	8000b10 <__aeabi_dcmpeq>
 800a96c:	b108      	cbz	r0, 800a972 <__cvt+0x7a>
 800a96e:	f8cd 901c 	str.w	r9, [sp, #28]
 800a972:	2230      	movs	r2, #48	@ 0x30
 800a974:	9b07      	ldr	r3, [sp, #28]
 800a976:	454b      	cmp	r3, r9
 800a978:	d31e      	bcc.n	800a9b8 <__cvt+0xc0>
 800a97a:	4638      	mov	r0, r7
 800a97c:	9b07      	ldr	r3, [sp, #28]
 800a97e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800a980:	1bdb      	subs	r3, r3, r7
 800a982:	6013      	str	r3, [r2, #0]
 800a984:	b008      	add	sp, #32
 800a986:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a98a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a98e:	eb00 0906 	add.w	r9, r0, r6
 800a992:	d1e5      	bne.n	800a960 <__cvt+0x68>
 800a994:	7803      	ldrb	r3, [r0, #0]
 800a996:	2b30      	cmp	r3, #48	@ 0x30
 800a998:	d10a      	bne.n	800a9b0 <__cvt+0xb8>
 800a99a:	2200      	movs	r2, #0
 800a99c:	2300      	movs	r3, #0
 800a99e:	4620      	mov	r0, r4
 800a9a0:	4629      	mov	r1, r5
 800a9a2:	f7f6 f8b5 	bl	8000b10 <__aeabi_dcmpeq>
 800a9a6:	b918      	cbnz	r0, 800a9b0 <__cvt+0xb8>
 800a9a8:	f1c6 0601 	rsb	r6, r6, #1
 800a9ac:	f8ca 6000 	str.w	r6, [sl]
 800a9b0:	f8da 3000 	ldr.w	r3, [sl]
 800a9b4:	4499      	add	r9, r3
 800a9b6:	e7d3      	b.n	800a960 <__cvt+0x68>
 800a9b8:	1c59      	adds	r1, r3, #1
 800a9ba:	9107      	str	r1, [sp, #28]
 800a9bc:	701a      	strb	r2, [r3, #0]
 800a9be:	e7d9      	b.n	800a974 <__cvt+0x7c>

0800a9c0 <__exponent>:
 800a9c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a9c2:	2900      	cmp	r1, #0
 800a9c4:	bfb6      	itet	lt
 800a9c6:	232d      	movlt	r3, #45	@ 0x2d
 800a9c8:	232b      	movge	r3, #43	@ 0x2b
 800a9ca:	4249      	neglt	r1, r1
 800a9cc:	2909      	cmp	r1, #9
 800a9ce:	7002      	strb	r2, [r0, #0]
 800a9d0:	7043      	strb	r3, [r0, #1]
 800a9d2:	dd29      	ble.n	800aa28 <__exponent+0x68>
 800a9d4:	f10d 0307 	add.w	r3, sp, #7
 800a9d8:	461d      	mov	r5, r3
 800a9da:	270a      	movs	r7, #10
 800a9dc:	fbb1 f6f7 	udiv	r6, r1, r7
 800a9e0:	461a      	mov	r2, r3
 800a9e2:	fb07 1416 	mls	r4, r7, r6, r1
 800a9e6:	3430      	adds	r4, #48	@ 0x30
 800a9e8:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a9ec:	460c      	mov	r4, r1
 800a9ee:	2c63      	cmp	r4, #99	@ 0x63
 800a9f0:	4631      	mov	r1, r6
 800a9f2:	f103 33ff 	add.w	r3, r3, #4294967295
 800a9f6:	dcf1      	bgt.n	800a9dc <__exponent+0x1c>
 800a9f8:	3130      	adds	r1, #48	@ 0x30
 800a9fa:	1e94      	subs	r4, r2, #2
 800a9fc:	f803 1c01 	strb.w	r1, [r3, #-1]
 800aa00:	4623      	mov	r3, r4
 800aa02:	1c41      	adds	r1, r0, #1
 800aa04:	42ab      	cmp	r3, r5
 800aa06:	d30a      	bcc.n	800aa1e <__exponent+0x5e>
 800aa08:	f10d 0309 	add.w	r3, sp, #9
 800aa0c:	1a9b      	subs	r3, r3, r2
 800aa0e:	42ac      	cmp	r4, r5
 800aa10:	bf88      	it	hi
 800aa12:	2300      	movhi	r3, #0
 800aa14:	3302      	adds	r3, #2
 800aa16:	4403      	add	r3, r0
 800aa18:	1a18      	subs	r0, r3, r0
 800aa1a:	b003      	add	sp, #12
 800aa1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aa1e:	f813 6b01 	ldrb.w	r6, [r3], #1
 800aa22:	f801 6f01 	strb.w	r6, [r1, #1]!
 800aa26:	e7ed      	b.n	800aa04 <__exponent+0x44>
 800aa28:	2330      	movs	r3, #48	@ 0x30
 800aa2a:	3130      	adds	r1, #48	@ 0x30
 800aa2c:	7083      	strb	r3, [r0, #2]
 800aa2e:	70c1      	strb	r1, [r0, #3]
 800aa30:	1d03      	adds	r3, r0, #4
 800aa32:	e7f1      	b.n	800aa18 <__exponent+0x58>

0800aa34 <_printf_float>:
 800aa34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa38:	b091      	sub	sp, #68	@ 0x44
 800aa3a:	460c      	mov	r4, r1
 800aa3c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800aa40:	4616      	mov	r6, r2
 800aa42:	461f      	mov	r7, r3
 800aa44:	4605      	mov	r5, r0
 800aa46:	f000 fce1 	bl	800b40c <_localeconv_r>
 800aa4a:	6803      	ldr	r3, [r0, #0]
 800aa4c:	4618      	mov	r0, r3
 800aa4e:	9308      	str	r3, [sp, #32]
 800aa50:	f7f5 fb7e 	bl	8000150 <strlen>
 800aa54:	2300      	movs	r3, #0
 800aa56:	930e      	str	r3, [sp, #56]	@ 0x38
 800aa58:	f8d8 3000 	ldr.w	r3, [r8]
 800aa5c:	9009      	str	r0, [sp, #36]	@ 0x24
 800aa5e:	3307      	adds	r3, #7
 800aa60:	f023 0307 	bic.w	r3, r3, #7
 800aa64:	f103 0208 	add.w	r2, r3, #8
 800aa68:	f894 a018 	ldrb.w	sl, [r4, #24]
 800aa6c:	f8d4 b000 	ldr.w	fp, [r4]
 800aa70:	f8c8 2000 	str.w	r2, [r8]
 800aa74:	e9d3 8900 	ldrd	r8, r9, [r3]
 800aa78:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800aa7c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800aa7e:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800aa82:	f04f 32ff 	mov.w	r2, #4294967295
 800aa86:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800aa8a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800aa8e:	4b9c      	ldr	r3, [pc, #624]	@ (800ad00 <_printf_float+0x2cc>)
 800aa90:	f7f6 f870 	bl	8000b74 <__aeabi_dcmpun>
 800aa94:	bb70      	cbnz	r0, 800aaf4 <_printf_float+0xc0>
 800aa96:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800aa9a:	f04f 32ff 	mov.w	r2, #4294967295
 800aa9e:	4b98      	ldr	r3, [pc, #608]	@ (800ad00 <_printf_float+0x2cc>)
 800aaa0:	f7f6 f84a 	bl	8000b38 <__aeabi_dcmple>
 800aaa4:	bb30      	cbnz	r0, 800aaf4 <_printf_float+0xc0>
 800aaa6:	2200      	movs	r2, #0
 800aaa8:	2300      	movs	r3, #0
 800aaaa:	4640      	mov	r0, r8
 800aaac:	4649      	mov	r1, r9
 800aaae:	f7f6 f839 	bl	8000b24 <__aeabi_dcmplt>
 800aab2:	b110      	cbz	r0, 800aaba <_printf_float+0x86>
 800aab4:	232d      	movs	r3, #45	@ 0x2d
 800aab6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aaba:	4a92      	ldr	r2, [pc, #584]	@ (800ad04 <_printf_float+0x2d0>)
 800aabc:	4b92      	ldr	r3, [pc, #584]	@ (800ad08 <_printf_float+0x2d4>)
 800aabe:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800aac2:	bf8c      	ite	hi
 800aac4:	4690      	movhi	r8, r2
 800aac6:	4698      	movls	r8, r3
 800aac8:	2303      	movs	r3, #3
 800aaca:	f04f 0900 	mov.w	r9, #0
 800aace:	6123      	str	r3, [r4, #16]
 800aad0:	f02b 0304 	bic.w	r3, fp, #4
 800aad4:	6023      	str	r3, [r4, #0]
 800aad6:	4633      	mov	r3, r6
 800aad8:	4621      	mov	r1, r4
 800aada:	4628      	mov	r0, r5
 800aadc:	9700      	str	r7, [sp, #0]
 800aade:	aa0f      	add	r2, sp, #60	@ 0x3c
 800aae0:	f000 f9d4 	bl	800ae8c <_printf_common>
 800aae4:	3001      	adds	r0, #1
 800aae6:	f040 8090 	bne.w	800ac0a <_printf_float+0x1d6>
 800aaea:	f04f 30ff 	mov.w	r0, #4294967295
 800aaee:	b011      	add	sp, #68	@ 0x44
 800aaf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aaf4:	4642      	mov	r2, r8
 800aaf6:	464b      	mov	r3, r9
 800aaf8:	4640      	mov	r0, r8
 800aafa:	4649      	mov	r1, r9
 800aafc:	f7f6 f83a 	bl	8000b74 <__aeabi_dcmpun>
 800ab00:	b148      	cbz	r0, 800ab16 <_printf_float+0xe2>
 800ab02:	464b      	mov	r3, r9
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	bfb8      	it	lt
 800ab08:	232d      	movlt	r3, #45	@ 0x2d
 800ab0a:	4a80      	ldr	r2, [pc, #512]	@ (800ad0c <_printf_float+0x2d8>)
 800ab0c:	bfb8      	it	lt
 800ab0e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800ab12:	4b7f      	ldr	r3, [pc, #508]	@ (800ad10 <_printf_float+0x2dc>)
 800ab14:	e7d3      	b.n	800aabe <_printf_float+0x8a>
 800ab16:	6863      	ldr	r3, [r4, #4]
 800ab18:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800ab1c:	1c5a      	adds	r2, r3, #1
 800ab1e:	d13f      	bne.n	800aba0 <_printf_float+0x16c>
 800ab20:	2306      	movs	r3, #6
 800ab22:	6063      	str	r3, [r4, #4]
 800ab24:	2200      	movs	r2, #0
 800ab26:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800ab2a:	6023      	str	r3, [r4, #0]
 800ab2c:	9206      	str	r2, [sp, #24]
 800ab2e:	aa0e      	add	r2, sp, #56	@ 0x38
 800ab30:	e9cd a204 	strd	sl, r2, [sp, #16]
 800ab34:	aa0d      	add	r2, sp, #52	@ 0x34
 800ab36:	9203      	str	r2, [sp, #12]
 800ab38:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800ab3c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800ab40:	6863      	ldr	r3, [r4, #4]
 800ab42:	4642      	mov	r2, r8
 800ab44:	9300      	str	r3, [sp, #0]
 800ab46:	4628      	mov	r0, r5
 800ab48:	464b      	mov	r3, r9
 800ab4a:	910a      	str	r1, [sp, #40]	@ 0x28
 800ab4c:	f7ff fed4 	bl	800a8f8 <__cvt>
 800ab50:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ab52:	4680      	mov	r8, r0
 800ab54:	2947      	cmp	r1, #71	@ 0x47
 800ab56:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800ab58:	d128      	bne.n	800abac <_printf_float+0x178>
 800ab5a:	1cc8      	adds	r0, r1, #3
 800ab5c:	db02      	blt.n	800ab64 <_printf_float+0x130>
 800ab5e:	6863      	ldr	r3, [r4, #4]
 800ab60:	4299      	cmp	r1, r3
 800ab62:	dd40      	ble.n	800abe6 <_printf_float+0x1b2>
 800ab64:	f1aa 0a02 	sub.w	sl, sl, #2
 800ab68:	fa5f fa8a 	uxtb.w	sl, sl
 800ab6c:	4652      	mov	r2, sl
 800ab6e:	3901      	subs	r1, #1
 800ab70:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800ab74:	910d      	str	r1, [sp, #52]	@ 0x34
 800ab76:	f7ff ff23 	bl	800a9c0 <__exponent>
 800ab7a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ab7c:	4681      	mov	r9, r0
 800ab7e:	1813      	adds	r3, r2, r0
 800ab80:	2a01      	cmp	r2, #1
 800ab82:	6123      	str	r3, [r4, #16]
 800ab84:	dc02      	bgt.n	800ab8c <_printf_float+0x158>
 800ab86:	6822      	ldr	r2, [r4, #0]
 800ab88:	07d2      	lsls	r2, r2, #31
 800ab8a:	d501      	bpl.n	800ab90 <_printf_float+0x15c>
 800ab8c:	3301      	adds	r3, #1
 800ab8e:	6123      	str	r3, [r4, #16]
 800ab90:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d09e      	beq.n	800aad6 <_printf_float+0xa2>
 800ab98:	232d      	movs	r3, #45	@ 0x2d
 800ab9a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ab9e:	e79a      	b.n	800aad6 <_printf_float+0xa2>
 800aba0:	2947      	cmp	r1, #71	@ 0x47
 800aba2:	d1bf      	bne.n	800ab24 <_printf_float+0xf0>
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d1bd      	bne.n	800ab24 <_printf_float+0xf0>
 800aba8:	2301      	movs	r3, #1
 800abaa:	e7ba      	b.n	800ab22 <_printf_float+0xee>
 800abac:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800abb0:	d9dc      	bls.n	800ab6c <_printf_float+0x138>
 800abb2:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800abb6:	d118      	bne.n	800abea <_printf_float+0x1b6>
 800abb8:	2900      	cmp	r1, #0
 800abba:	6863      	ldr	r3, [r4, #4]
 800abbc:	dd0b      	ble.n	800abd6 <_printf_float+0x1a2>
 800abbe:	6121      	str	r1, [r4, #16]
 800abc0:	b913      	cbnz	r3, 800abc8 <_printf_float+0x194>
 800abc2:	6822      	ldr	r2, [r4, #0]
 800abc4:	07d0      	lsls	r0, r2, #31
 800abc6:	d502      	bpl.n	800abce <_printf_float+0x19a>
 800abc8:	3301      	adds	r3, #1
 800abca:	440b      	add	r3, r1
 800abcc:	6123      	str	r3, [r4, #16]
 800abce:	f04f 0900 	mov.w	r9, #0
 800abd2:	65a1      	str	r1, [r4, #88]	@ 0x58
 800abd4:	e7dc      	b.n	800ab90 <_printf_float+0x15c>
 800abd6:	b913      	cbnz	r3, 800abde <_printf_float+0x1aa>
 800abd8:	6822      	ldr	r2, [r4, #0]
 800abda:	07d2      	lsls	r2, r2, #31
 800abdc:	d501      	bpl.n	800abe2 <_printf_float+0x1ae>
 800abde:	3302      	adds	r3, #2
 800abe0:	e7f4      	b.n	800abcc <_printf_float+0x198>
 800abe2:	2301      	movs	r3, #1
 800abe4:	e7f2      	b.n	800abcc <_printf_float+0x198>
 800abe6:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800abea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800abec:	4299      	cmp	r1, r3
 800abee:	db05      	blt.n	800abfc <_printf_float+0x1c8>
 800abf0:	6823      	ldr	r3, [r4, #0]
 800abf2:	6121      	str	r1, [r4, #16]
 800abf4:	07d8      	lsls	r0, r3, #31
 800abf6:	d5ea      	bpl.n	800abce <_printf_float+0x19a>
 800abf8:	1c4b      	adds	r3, r1, #1
 800abfa:	e7e7      	b.n	800abcc <_printf_float+0x198>
 800abfc:	2900      	cmp	r1, #0
 800abfe:	bfcc      	ite	gt
 800ac00:	2201      	movgt	r2, #1
 800ac02:	f1c1 0202 	rsble	r2, r1, #2
 800ac06:	4413      	add	r3, r2
 800ac08:	e7e0      	b.n	800abcc <_printf_float+0x198>
 800ac0a:	6823      	ldr	r3, [r4, #0]
 800ac0c:	055a      	lsls	r2, r3, #21
 800ac0e:	d407      	bmi.n	800ac20 <_printf_float+0x1ec>
 800ac10:	6923      	ldr	r3, [r4, #16]
 800ac12:	4642      	mov	r2, r8
 800ac14:	4631      	mov	r1, r6
 800ac16:	4628      	mov	r0, r5
 800ac18:	47b8      	blx	r7
 800ac1a:	3001      	adds	r0, #1
 800ac1c:	d12b      	bne.n	800ac76 <_printf_float+0x242>
 800ac1e:	e764      	b.n	800aaea <_printf_float+0xb6>
 800ac20:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ac24:	f240 80dc 	bls.w	800ade0 <_printf_float+0x3ac>
 800ac28:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ac2c:	2200      	movs	r2, #0
 800ac2e:	2300      	movs	r3, #0
 800ac30:	f7f5 ff6e 	bl	8000b10 <__aeabi_dcmpeq>
 800ac34:	2800      	cmp	r0, #0
 800ac36:	d033      	beq.n	800aca0 <_printf_float+0x26c>
 800ac38:	2301      	movs	r3, #1
 800ac3a:	4631      	mov	r1, r6
 800ac3c:	4628      	mov	r0, r5
 800ac3e:	4a35      	ldr	r2, [pc, #212]	@ (800ad14 <_printf_float+0x2e0>)
 800ac40:	47b8      	blx	r7
 800ac42:	3001      	adds	r0, #1
 800ac44:	f43f af51 	beq.w	800aaea <_printf_float+0xb6>
 800ac48:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800ac4c:	4543      	cmp	r3, r8
 800ac4e:	db02      	blt.n	800ac56 <_printf_float+0x222>
 800ac50:	6823      	ldr	r3, [r4, #0]
 800ac52:	07d8      	lsls	r0, r3, #31
 800ac54:	d50f      	bpl.n	800ac76 <_printf_float+0x242>
 800ac56:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800ac5a:	4631      	mov	r1, r6
 800ac5c:	4628      	mov	r0, r5
 800ac5e:	47b8      	blx	r7
 800ac60:	3001      	adds	r0, #1
 800ac62:	f43f af42 	beq.w	800aaea <_printf_float+0xb6>
 800ac66:	f04f 0900 	mov.w	r9, #0
 800ac6a:	f108 38ff 	add.w	r8, r8, #4294967295
 800ac6e:	f104 0a1a 	add.w	sl, r4, #26
 800ac72:	45c8      	cmp	r8, r9
 800ac74:	dc09      	bgt.n	800ac8a <_printf_float+0x256>
 800ac76:	6823      	ldr	r3, [r4, #0]
 800ac78:	079b      	lsls	r3, r3, #30
 800ac7a:	f100 8102 	bmi.w	800ae82 <_printf_float+0x44e>
 800ac7e:	68e0      	ldr	r0, [r4, #12]
 800ac80:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ac82:	4298      	cmp	r0, r3
 800ac84:	bfb8      	it	lt
 800ac86:	4618      	movlt	r0, r3
 800ac88:	e731      	b.n	800aaee <_printf_float+0xba>
 800ac8a:	2301      	movs	r3, #1
 800ac8c:	4652      	mov	r2, sl
 800ac8e:	4631      	mov	r1, r6
 800ac90:	4628      	mov	r0, r5
 800ac92:	47b8      	blx	r7
 800ac94:	3001      	adds	r0, #1
 800ac96:	f43f af28 	beq.w	800aaea <_printf_float+0xb6>
 800ac9a:	f109 0901 	add.w	r9, r9, #1
 800ac9e:	e7e8      	b.n	800ac72 <_printf_float+0x23e>
 800aca0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	dc38      	bgt.n	800ad18 <_printf_float+0x2e4>
 800aca6:	2301      	movs	r3, #1
 800aca8:	4631      	mov	r1, r6
 800acaa:	4628      	mov	r0, r5
 800acac:	4a19      	ldr	r2, [pc, #100]	@ (800ad14 <_printf_float+0x2e0>)
 800acae:	47b8      	blx	r7
 800acb0:	3001      	adds	r0, #1
 800acb2:	f43f af1a 	beq.w	800aaea <_printf_float+0xb6>
 800acb6:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800acba:	ea59 0303 	orrs.w	r3, r9, r3
 800acbe:	d102      	bne.n	800acc6 <_printf_float+0x292>
 800acc0:	6823      	ldr	r3, [r4, #0]
 800acc2:	07d9      	lsls	r1, r3, #31
 800acc4:	d5d7      	bpl.n	800ac76 <_printf_float+0x242>
 800acc6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800acca:	4631      	mov	r1, r6
 800accc:	4628      	mov	r0, r5
 800acce:	47b8      	blx	r7
 800acd0:	3001      	adds	r0, #1
 800acd2:	f43f af0a 	beq.w	800aaea <_printf_float+0xb6>
 800acd6:	f04f 0a00 	mov.w	sl, #0
 800acda:	f104 0b1a 	add.w	fp, r4, #26
 800acde:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ace0:	425b      	negs	r3, r3
 800ace2:	4553      	cmp	r3, sl
 800ace4:	dc01      	bgt.n	800acea <_printf_float+0x2b6>
 800ace6:	464b      	mov	r3, r9
 800ace8:	e793      	b.n	800ac12 <_printf_float+0x1de>
 800acea:	2301      	movs	r3, #1
 800acec:	465a      	mov	r2, fp
 800acee:	4631      	mov	r1, r6
 800acf0:	4628      	mov	r0, r5
 800acf2:	47b8      	blx	r7
 800acf4:	3001      	adds	r0, #1
 800acf6:	f43f aef8 	beq.w	800aaea <_printf_float+0xb6>
 800acfa:	f10a 0a01 	add.w	sl, sl, #1
 800acfe:	e7ee      	b.n	800acde <_printf_float+0x2aa>
 800ad00:	7fefffff 	.word	0x7fefffff
 800ad04:	0800d772 	.word	0x0800d772
 800ad08:	0800d76e 	.word	0x0800d76e
 800ad0c:	0800d77a 	.word	0x0800d77a
 800ad10:	0800d776 	.word	0x0800d776
 800ad14:	0800d77e 	.word	0x0800d77e
 800ad18:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ad1a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800ad1e:	4553      	cmp	r3, sl
 800ad20:	bfa8      	it	ge
 800ad22:	4653      	movge	r3, sl
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	4699      	mov	r9, r3
 800ad28:	dc36      	bgt.n	800ad98 <_printf_float+0x364>
 800ad2a:	f04f 0b00 	mov.w	fp, #0
 800ad2e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ad32:	f104 021a 	add.w	r2, r4, #26
 800ad36:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ad38:	930a      	str	r3, [sp, #40]	@ 0x28
 800ad3a:	eba3 0309 	sub.w	r3, r3, r9
 800ad3e:	455b      	cmp	r3, fp
 800ad40:	dc31      	bgt.n	800ada6 <_printf_float+0x372>
 800ad42:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ad44:	459a      	cmp	sl, r3
 800ad46:	dc3a      	bgt.n	800adbe <_printf_float+0x38a>
 800ad48:	6823      	ldr	r3, [r4, #0]
 800ad4a:	07da      	lsls	r2, r3, #31
 800ad4c:	d437      	bmi.n	800adbe <_printf_float+0x38a>
 800ad4e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ad50:	ebaa 0903 	sub.w	r9, sl, r3
 800ad54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ad56:	ebaa 0303 	sub.w	r3, sl, r3
 800ad5a:	4599      	cmp	r9, r3
 800ad5c:	bfa8      	it	ge
 800ad5e:	4699      	movge	r9, r3
 800ad60:	f1b9 0f00 	cmp.w	r9, #0
 800ad64:	dc33      	bgt.n	800adce <_printf_float+0x39a>
 800ad66:	f04f 0800 	mov.w	r8, #0
 800ad6a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ad6e:	f104 0b1a 	add.w	fp, r4, #26
 800ad72:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ad74:	ebaa 0303 	sub.w	r3, sl, r3
 800ad78:	eba3 0309 	sub.w	r3, r3, r9
 800ad7c:	4543      	cmp	r3, r8
 800ad7e:	f77f af7a 	ble.w	800ac76 <_printf_float+0x242>
 800ad82:	2301      	movs	r3, #1
 800ad84:	465a      	mov	r2, fp
 800ad86:	4631      	mov	r1, r6
 800ad88:	4628      	mov	r0, r5
 800ad8a:	47b8      	blx	r7
 800ad8c:	3001      	adds	r0, #1
 800ad8e:	f43f aeac 	beq.w	800aaea <_printf_float+0xb6>
 800ad92:	f108 0801 	add.w	r8, r8, #1
 800ad96:	e7ec      	b.n	800ad72 <_printf_float+0x33e>
 800ad98:	4642      	mov	r2, r8
 800ad9a:	4631      	mov	r1, r6
 800ad9c:	4628      	mov	r0, r5
 800ad9e:	47b8      	blx	r7
 800ada0:	3001      	adds	r0, #1
 800ada2:	d1c2      	bne.n	800ad2a <_printf_float+0x2f6>
 800ada4:	e6a1      	b.n	800aaea <_printf_float+0xb6>
 800ada6:	2301      	movs	r3, #1
 800ada8:	4631      	mov	r1, r6
 800adaa:	4628      	mov	r0, r5
 800adac:	920a      	str	r2, [sp, #40]	@ 0x28
 800adae:	47b8      	blx	r7
 800adb0:	3001      	adds	r0, #1
 800adb2:	f43f ae9a 	beq.w	800aaea <_printf_float+0xb6>
 800adb6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800adb8:	f10b 0b01 	add.w	fp, fp, #1
 800adbc:	e7bb      	b.n	800ad36 <_printf_float+0x302>
 800adbe:	4631      	mov	r1, r6
 800adc0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800adc4:	4628      	mov	r0, r5
 800adc6:	47b8      	blx	r7
 800adc8:	3001      	adds	r0, #1
 800adca:	d1c0      	bne.n	800ad4e <_printf_float+0x31a>
 800adcc:	e68d      	b.n	800aaea <_printf_float+0xb6>
 800adce:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800add0:	464b      	mov	r3, r9
 800add2:	4631      	mov	r1, r6
 800add4:	4628      	mov	r0, r5
 800add6:	4442      	add	r2, r8
 800add8:	47b8      	blx	r7
 800adda:	3001      	adds	r0, #1
 800addc:	d1c3      	bne.n	800ad66 <_printf_float+0x332>
 800adde:	e684      	b.n	800aaea <_printf_float+0xb6>
 800ade0:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800ade4:	f1ba 0f01 	cmp.w	sl, #1
 800ade8:	dc01      	bgt.n	800adee <_printf_float+0x3ba>
 800adea:	07db      	lsls	r3, r3, #31
 800adec:	d536      	bpl.n	800ae5c <_printf_float+0x428>
 800adee:	2301      	movs	r3, #1
 800adf0:	4642      	mov	r2, r8
 800adf2:	4631      	mov	r1, r6
 800adf4:	4628      	mov	r0, r5
 800adf6:	47b8      	blx	r7
 800adf8:	3001      	adds	r0, #1
 800adfa:	f43f ae76 	beq.w	800aaea <_printf_float+0xb6>
 800adfe:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800ae02:	4631      	mov	r1, r6
 800ae04:	4628      	mov	r0, r5
 800ae06:	47b8      	blx	r7
 800ae08:	3001      	adds	r0, #1
 800ae0a:	f43f ae6e 	beq.w	800aaea <_printf_float+0xb6>
 800ae0e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ae12:	2200      	movs	r2, #0
 800ae14:	2300      	movs	r3, #0
 800ae16:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ae1a:	f7f5 fe79 	bl	8000b10 <__aeabi_dcmpeq>
 800ae1e:	b9c0      	cbnz	r0, 800ae52 <_printf_float+0x41e>
 800ae20:	4653      	mov	r3, sl
 800ae22:	f108 0201 	add.w	r2, r8, #1
 800ae26:	4631      	mov	r1, r6
 800ae28:	4628      	mov	r0, r5
 800ae2a:	47b8      	blx	r7
 800ae2c:	3001      	adds	r0, #1
 800ae2e:	d10c      	bne.n	800ae4a <_printf_float+0x416>
 800ae30:	e65b      	b.n	800aaea <_printf_float+0xb6>
 800ae32:	2301      	movs	r3, #1
 800ae34:	465a      	mov	r2, fp
 800ae36:	4631      	mov	r1, r6
 800ae38:	4628      	mov	r0, r5
 800ae3a:	47b8      	blx	r7
 800ae3c:	3001      	adds	r0, #1
 800ae3e:	f43f ae54 	beq.w	800aaea <_printf_float+0xb6>
 800ae42:	f108 0801 	add.w	r8, r8, #1
 800ae46:	45d0      	cmp	r8, sl
 800ae48:	dbf3      	blt.n	800ae32 <_printf_float+0x3fe>
 800ae4a:	464b      	mov	r3, r9
 800ae4c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800ae50:	e6e0      	b.n	800ac14 <_printf_float+0x1e0>
 800ae52:	f04f 0800 	mov.w	r8, #0
 800ae56:	f104 0b1a 	add.w	fp, r4, #26
 800ae5a:	e7f4      	b.n	800ae46 <_printf_float+0x412>
 800ae5c:	2301      	movs	r3, #1
 800ae5e:	4642      	mov	r2, r8
 800ae60:	e7e1      	b.n	800ae26 <_printf_float+0x3f2>
 800ae62:	2301      	movs	r3, #1
 800ae64:	464a      	mov	r2, r9
 800ae66:	4631      	mov	r1, r6
 800ae68:	4628      	mov	r0, r5
 800ae6a:	47b8      	blx	r7
 800ae6c:	3001      	adds	r0, #1
 800ae6e:	f43f ae3c 	beq.w	800aaea <_printf_float+0xb6>
 800ae72:	f108 0801 	add.w	r8, r8, #1
 800ae76:	68e3      	ldr	r3, [r4, #12]
 800ae78:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800ae7a:	1a5b      	subs	r3, r3, r1
 800ae7c:	4543      	cmp	r3, r8
 800ae7e:	dcf0      	bgt.n	800ae62 <_printf_float+0x42e>
 800ae80:	e6fd      	b.n	800ac7e <_printf_float+0x24a>
 800ae82:	f04f 0800 	mov.w	r8, #0
 800ae86:	f104 0919 	add.w	r9, r4, #25
 800ae8a:	e7f4      	b.n	800ae76 <_printf_float+0x442>

0800ae8c <_printf_common>:
 800ae8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ae90:	4616      	mov	r6, r2
 800ae92:	4698      	mov	r8, r3
 800ae94:	688a      	ldr	r2, [r1, #8]
 800ae96:	690b      	ldr	r3, [r1, #16]
 800ae98:	4607      	mov	r7, r0
 800ae9a:	4293      	cmp	r3, r2
 800ae9c:	bfb8      	it	lt
 800ae9e:	4613      	movlt	r3, r2
 800aea0:	6033      	str	r3, [r6, #0]
 800aea2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800aea6:	460c      	mov	r4, r1
 800aea8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800aeac:	b10a      	cbz	r2, 800aeb2 <_printf_common+0x26>
 800aeae:	3301      	adds	r3, #1
 800aeb0:	6033      	str	r3, [r6, #0]
 800aeb2:	6823      	ldr	r3, [r4, #0]
 800aeb4:	0699      	lsls	r1, r3, #26
 800aeb6:	bf42      	ittt	mi
 800aeb8:	6833      	ldrmi	r3, [r6, #0]
 800aeba:	3302      	addmi	r3, #2
 800aebc:	6033      	strmi	r3, [r6, #0]
 800aebe:	6825      	ldr	r5, [r4, #0]
 800aec0:	f015 0506 	ands.w	r5, r5, #6
 800aec4:	d106      	bne.n	800aed4 <_printf_common+0x48>
 800aec6:	f104 0a19 	add.w	sl, r4, #25
 800aeca:	68e3      	ldr	r3, [r4, #12]
 800aecc:	6832      	ldr	r2, [r6, #0]
 800aece:	1a9b      	subs	r3, r3, r2
 800aed0:	42ab      	cmp	r3, r5
 800aed2:	dc2b      	bgt.n	800af2c <_printf_common+0xa0>
 800aed4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800aed8:	6822      	ldr	r2, [r4, #0]
 800aeda:	3b00      	subs	r3, #0
 800aedc:	bf18      	it	ne
 800aede:	2301      	movne	r3, #1
 800aee0:	0692      	lsls	r2, r2, #26
 800aee2:	d430      	bmi.n	800af46 <_printf_common+0xba>
 800aee4:	4641      	mov	r1, r8
 800aee6:	4638      	mov	r0, r7
 800aee8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800aeec:	47c8      	blx	r9
 800aeee:	3001      	adds	r0, #1
 800aef0:	d023      	beq.n	800af3a <_printf_common+0xae>
 800aef2:	6823      	ldr	r3, [r4, #0]
 800aef4:	6922      	ldr	r2, [r4, #16]
 800aef6:	f003 0306 	and.w	r3, r3, #6
 800aefa:	2b04      	cmp	r3, #4
 800aefc:	bf14      	ite	ne
 800aefe:	2500      	movne	r5, #0
 800af00:	6833      	ldreq	r3, [r6, #0]
 800af02:	f04f 0600 	mov.w	r6, #0
 800af06:	bf08      	it	eq
 800af08:	68e5      	ldreq	r5, [r4, #12]
 800af0a:	f104 041a 	add.w	r4, r4, #26
 800af0e:	bf08      	it	eq
 800af10:	1aed      	subeq	r5, r5, r3
 800af12:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800af16:	bf08      	it	eq
 800af18:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800af1c:	4293      	cmp	r3, r2
 800af1e:	bfc4      	itt	gt
 800af20:	1a9b      	subgt	r3, r3, r2
 800af22:	18ed      	addgt	r5, r5, r3
 800af24:	42b5      	cmp	r5, r6
 800af26:	d11a      	bne.n	800af5e <_printf_common+0xd2>
 800af28:	2000      	movs	r0, #0
 800af2a:	e008      	b.n	800af3e <_printf_common+0xb2>
 800af2c:	2301      	movs	r3, #1
 800af2e:	4652      	mov	r2, sl
 800af30:	4641      	mov	r1, r8
 800af32:	4638      	mov	r0, r7
 800af34:	47c8      	blx	r9
 800af36:	3001      	adds	r0, #1
 800af38:	d103      	bne.n	800af42 <_printf_common+0xb6>
 800af3a:	f04f 30ff 	mov.w	r0, #4294967295
 800af3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af42:	3501      	adds	r5, #1
 800af44:	e7c1      	b.n	800aeca <_printf_common+0x3e>
 800af46:	2030      	movs	r0, #48	@ 0x30
 800af48:	18e1      	adds	r1, r4, r3
 800af4a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800af4e:	1c5a      	adds	r2, r3, #1
 800af50:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800af54:	4422      	add	r2, r4
 800af56:	3302      	adds	r3, #2
 800af58:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800af5c:	e7c2      	b.n	800aee4 <_printf_common+0x58>
 800af5e:	2301      	movs	r3, #1
 800af60:	4622      	mov	r2, r4
 800af62:	4641      	mov	r1, r8
 800af64:	4638      	mov	r0, r7
 800af66:	47c8      	blx	r9
 800af68:	3001      	adds	r0, #1
 800af6a:	d0e6      	beq.n	800af3a <_printf_common+0xae>
 800af6c:	3601      	adds	r6, #1
 800af6e:	e7d9      	b.n	800af24 <_printf_common+0x98>

0800af70 <_printf_i>:
 800af70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800af74:	7e0f      	ldrb	r7, [r1, #24]
 800af76:	4691      	mov	r9, r2
 800af78:	2f78      	cmp	r7, #120	@ 0x78
 800af7a:	4680      	mov	r8, r0
 800af7c:	460c      	mov	r4, r1
 800af7e:	469a      	mov	sl, r3
 800af80:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800af82:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800af86:	d807      	bhi.n	800af98 <_printf_i+0x28>
 800af88:	2f62      	cmp	r7, #98	@ 0x62
 800af8a:	d80a      	bhi.n	800afa2 <_printf_i+0x32>
 800af8c:	2f00      	cmp	r7, #0
 800af8e:	f000 80d1 	beq.w	800b134 <_printf_i+0x1c4>
 800af92:	2f58      	cmp	r7, #88	@ 0x58
 800af94:	f000 80b8 	beq.w	800b108 <_printf_i+0x198>
 800af98:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800af9c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800afa0:	e03a      	b.n	800b018 <_printf_i+0xa8>
 800afa2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800afa6:	2b15      	cmp	r3, #21
 800afa8:	d8f6      	bhi.n	800af98 <_printf_i+0x28>
 800afaa:	a101      	add	r1, pc, #4	@ (adr r1, 800afb0 <_printf_i+0x40>)
 800afac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800afb0:	0800b009 	.word	0x0800b009
 800afb4:	0800b01d 	.word	0x0800b01d
 800afb8:	0800af99 	.word	0x0800af99
 800afbc:	0800af99 	.word	0x0800af99
 800afc0:	0800af99 	.word	0x0800af99
 800afc4:	0800af99 	.word	0x0800af99
 800afc8:	0800b01d 	.word	0x0800b01d
 800afcc:	0800af99 	.word	0x0800af99
 800afd0:	0800af99 	.word	0x0800af99
 800afd4:	0800af99 	.word	0x0800af99
 800afd8:	0800af99 	.word	0x0800af99
 800afdc:	0800b11b 	.word	0x0800b11b
 800afe0:	0800b047 	.word	0x0800b047
 800afe4:	0800b0d5 	.word	0x0800b0d5
 800afe8:	0800af99 	.word	0x0800af99
 800afec:	0800af99 	.word	0x0800af99
 800aff0:	0800b13d 	.word	0x0800b13d
 800aff4:	0800af99 	.word	0x0800af99
 800aff8:	0800b047 	.word	0x0800b047
 800affc:	0800af99 	.word	0x0800af99
 800b000:	0800af99 	.word	0x0800af99
 800b004:	0800b0dd 	.word	0x0800b0dd
 800b008:	6833      	ldr	r3, [r6, #0]
 800b00a:	1d1a      	adds	r2, r3, #4
 800b00c:	681b      	ldr	r3, [r3, #0]
 800b00e:	6032      	str	r2, [r6, #0]
 800b010:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b014:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b018:	2301      	movs	r3, #1
 800b01a:	e09c      	b.n	800b156 <_printf_i+0x1e6>
 800b01c:	6833      	ldr	r3, [r6, #0]
 800b01e:	6820      	ldr	r0, [r4, #0]
 800b020:	1d19      	adds	r1, r3, #4
 800b022:	6031      	str	r1, [r6, #0]
 800b024:	0606      	lsls	r6, r0, #24
 800b026:	d501      	bpl.n	800b02c <_printf_i+0xbc>
 800b028:	681d      	ldr	r5, [r3, #0]
 800b02a:	e003      	b.n	800b034 <_printf_i+0xc4>
 800b02c:	0645      	lsls	r5, r0, #25
 800b02e:	d5fb      	bpl.n	800b028 <_printf_i+0xb8>
 800b030:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b034:	2d00      	cmp	r5, #0
 800b036:	da03      	bge.n	800b040 <_printf_i+0xd0>
 800b038:	232d      	movs	r3, #45	@ 0x2d
 800b03a:	426d      	negs	r5, r5
 800b03c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b040:	230a      	movs	r3, #10
 800b042:	4858      	ldr	r0, [pc, #352]	@ (800b1a4 <_printf_i+0x234>)
 800b044:	e011      	b.n	800b06a <_printf_i+0xfa>
 800b046:	6821      	ldr	r1, [r4, #0]
 800b048:	6833      	ldr	r3, [r6, #0]
 800b04a:	0608      	lsls	r0, r1, #24
 800b04c:	f853 5b04 	ldr.w	r5, [r3], #4
 800b050:	d402      	bmi.n	800b058 <_printf_i+0xe8>
 800b052:	0649      	lsls	r1, r1, #25
 800b054:	bf48      	it	mi
 800b056:	b2ad      	uxthmi	r5, r5
 800b058:	2f6f      	cmp	r7, #111	@ 0x6f
 800b05a:	6033      	str	r3, [r6, #0]
 800b05c:	bf14      	ite	ne
 800b05e:	230a      	movne	r3, #10
 800b060:	2308      	moveq	r3, #8
 800b062:	4850      	ldr	r0, [pc, #320]	@ (800b1a4 <_printf_i+0x234>)
 800b064:	2100      	movs	r1, #0
 800b066:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b06a:	6866      	ldr	r6, [r4, #4]
 800b06c:	2e00      	cmp	r6, #0
 800b06e:	60a6      	str	r6, [r4, #8]
 800b070:	db05      	blt.n	800b07e <_printf_i+0x10e>
 800b072:	6821      	ldr	r1, [r4, #0]
 800b074:	432e      	orrs	r6, r5
 800b076:	f021 0104 	bic.w	r1, r1, #4
 800b07a:	6021      	str	r1, [r4, #0]
 800b07c:	d04b      	beq.n	800b116 <_printf_i+0x1a6>
 800b07e:	4616      	mov	r6, r2
 800b080:	fbb5 f1f3 	udiv	r1, r5, r3
 800b084:	fb03 5711 	mls	r7, r3, r1, r5
 800b088:	5dc7      	ldrb	r7, [r0, r7]
 800b08a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b08e:	462f      	mov	r7, r5
 800b090:	42bb      	cmp	r3, r7
 800b092:	460d      	mov	r5, r1
 800b094:	d9f4      	bls.n	800b080 <_printf_i+0x110>
 800b096:	2b08      	cmp	r3, #8
 800b098:	d10b      	bne.n	800b0b2 <_printf_i+0x142>
 800b09a:	6823      	ldr	r3, [r4, #0]
 800b09c:	07df      	lsls	r7, r3, #31
 800b09e:	d508      	bpl.n	800b0b2 <_printf_i+0x142>
 800b0a0:	6923      	ldr	r3, [r4, #16]
 800b0a2:	6861      	ldr	r1, [r4, #4]
 800b0a4:	4299      	cmp	r1, r3
 800b0a6:	bfde      	ittt	le
 800b0a8:	2330      	movle	r3, #48	@ 0x30
 800b0aa:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b0ae:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b0b2:	1b92      	subs	r2, r2, r6
 800b0b4:	6122      	str	r2, [r4, #16]
 800b0b6:	464b      	mov	r3, r9
 800b0b8:	4621      	mov	r1, r4
 800b0ba:	4640      	mov	r0, r8
 800b0bc:	f8cd a000 	str.w	sl, [sp]
 800b0c0:	aa03      	add	r2, sp, #12
 800b0c2:	f7ff fee3 	bl	800ae8c <_printf_common>
 800b0c6:	3001      	adds	r0, #1
 800b0c8:	d14a      	bne.n	800b160 <_printf_i+0x1f0>
 800b0ca:	f04f 30ff 	mov.w	r0, #4294967295
 800b0ce:	b004      	add	sp, #16
 800b0d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b0d4:	6823      	ldr	r3, [r4, #0]
 800b0d6:	f043 0320 	orr.w	r3, r3, #32
 800b0da:	6023      	str	r3, [r4, #0]
 800b0dc:	2778      	movs	r7, #120	@ 0x78
 800b0de:	4832      	ldr	r0, [pc, #200]	@ (800b1a8 <_printf_i+0x238>)
 800b0e0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b0e4:	6823      	ldr	r3, [r4, #0]
 800b0e6:	6831      	ldr	r1, [r6, #0]
 800b0e8:	061f      	lsls	r7, r3, #24
 800b0ea:	f851 5b04 	ldr.w	r5, [r1], #4
 800b0ee:	d402      	bmi.n	800b0f6 <_printf_i+0x186>
 800b0f0:	065f      	lsls	r7, r3, #25
 800b0f2:	bf48      	it	mi
 800b0f4:	b2ad      	uxthmi	r5, r5
 800b0f6:	6031      	str	r1, [r6, #0]
 800b0f8:	07d9      	lsls	r1, r3, #31
 800b0fa:	bf44      	itt	mi
 800b0fc:	f043 0320 	orrmi.w	r3, r3, #32
 800b100:	6023      	strmi	r3, [r4, #0]
 800b102:	b11d      	cbz	r5, 800b10c <_printf_i+0x19c>
 800b104:	2310      	movs	r3, #16
 800b106:	e7ad      	b.n	800b064 <_printf_i+0xf4>
 800b108:	4826      	ldr	r0, [pc, #152]	@ (800b1a4 <_printf_i+0x234>)
 800b10a:	e7e9      	b.n	800b0e0 <_printf_i+0x170>
 800b10c:	6823      	ldr	r3, [r4, #0]
 800b10e:	f023 0320 	bic.w	r3, r3, #32
 800b112:	6023      	str	r3, [r4, #0]
 800b114:	e7f6      	b.n	800b104 <_printf_i+0x194>
 800b116:	4616      	mov	r6, r2
 800b118:	e7bd      	b.n	800b096 <_printf_i+0x126>
 800b11a:	6833      	ldr	r3, [r6, #0]
 800b11c:	6825      	ldr	r5, [r4, #0]
 800b11e:	1d18      	adds	r0, r3, #4
 800b120:	6961      	ldr	r1, [r4, #20]
 800b122:	6030      	str	r0, [r6, #0]
 800b124:	062e      	lsls	r6, r5, #24
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	d501      	bpl.n	800b12e <_printf_i+0x1be>
 800b12a:	6019      	str	r1, [r3, #0]
 800b12c:	e002      	b.n	800b134 <_printf_i+0x1c4>
 800b12e:	0668      	lsls	r0, r5, #25
 800b130:	d5fb      	bpl.n	800b12a <_printf_i+0x1ba>
 800b132:	8019      	strh	r1, [r3, #0]
 800b134:	2300      	movs	r3, #0
 800b136:	4616      	mov	r6, r2
 800b138:	6123      	str	r3, [r4, #16]
 800b13a:	e7bc      	b.n	800b0b6 <_printf_i+0x146>
 800b13c:	6833      	ldr	r3, [r6, #0]
 800b13e:	2100      	movs	r1, #0
 800b140:	1d1a      	adds	r2, r3, #4
 800b142:	6032      	str	r2, [r6, #0]
 800b144:	681e      	ldr	r6, [r3, #0]
 800b146:	6862      	ldr	r2, [r4, #4]
 800b148:	4630      	mov	r0, r6
 800b14a:	f000 fa34 	bl	800b5b6 <memchr>
 800b14e:	b108      	cbz	r0, 800b154 <_printf_i+0x1e4>
 800b150:	1b80      	subs	r0, r0, r6
 800b152:	6060      	str	r0, [r4, #4]
 800b154:	6863      	ldr	r3, [r4, #4]
 800b156:	6123      	str	r3, [r4, #16]
 800b158:	2300      	movs	r3, #0
 800b15a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b15e:	e7aa      	b.n	800b0b6 <_printf_i+0x146>
 800b160:	4632      	mov	r2, r6
 800b162:	4649      	mov	r1, r9
 800b164:	4640      	mov	r0, r8
 800b166:	6923      	ldr	r3, [r4, #16]
 800b168:	47d0      	blx	sl
 800b16a:	3001      	adds	r0, #1
 800b16c:	d0ad      	beq.n	800b0ca <_printf_i+0x15a>
 800b16e:	6823      	ldr	r3, [r4, #0]
 800b170:	079b      	lsls	r3, r3, #30
 800b172:	d413      	bmi.n	800b19c <_printf_i+0x22c>
 800b174:	68e0      	ldr	r0, [r4, #12]
 800b176:	9b03      	ldr	r3, [sp, #12]
 800b178:	4298      	cmp	r0, r3
 800b17a:	bfb8      	it	lt
 800b17c:	4618      	movlt	r0, r3
 800b17e:	e7a6      	b.n	800b0ce <_printf_i+0x15e>
 800b180:	2301      	movs	r3, #1
 800b182:	4632      	mov	r2, r6
 800b184:	4649      	mov	r1, r9
 800b186:	4640      	mov	r0, r8
 800b188:	47d0      	blx	sl
 800b18a:	3001      	adds	r0, #1
 800b18c:	d09d      	beq.n	800b0ca <_printf_i+0x15a>
 800b18e:	3501      	adds	r5, #1
 800b190:	68e3      	ldr	r3, [r4, #12]
 800b192:	9903      	ldr	r1, [sp, #12]
 800b194:	1a5b      	subs	r3, r3, r1
 800b196:	42ab      	cmp	r3, r5
 800b198:	dcf2      	bgt.n	800b180 <_printf_i+0x210>
 800b19a:	e7eb      	b.n	800b174 <_printf_i+0x204>
 800b19c:	2500      	movs	r5, #0
 800b19e:	f104 0619 	add.w	r6, r4, #25
 800b1a2:	e7f5      	b.n	800b190 <_printf_i+0x220>
 800b1a4:	0800d780 	.word	0x0800d780
 800b1a8:	0800d791 	.word	0x0800d791

0800b1ac <std>:
 800b1ac:	2300      	movs	r3, #0
 800b1ae:	b510      	push	{r4, lr}
 800b1b0:	4604      	mov	r4, r0
 800b1b2:	e9c0 3300 	strd	r3, r3, [r0]
 800b1b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b1ba:	6083      	str	r3, [r0, #8]
 800b1bc:	8181      	strh	r1, [r0, #12]
 800b1be:	6643      	str	r3, [r0, #100]	@ 0x64
 800b1c0:	81c2      	strh	r2, [r0, #14]
 800b1c2:	6183      	str	r3, [r0, #24]
 800b1c4:	4619      	mov	r1, r3
 800b1c6:	2208      	movs	r2, #8
 800b1c8:	305c      	adds	r0, #92	@ 0x5c
 800b1ca:	f000 f916 	bl	800b3fa <memset>
 800b1ce:	4b0d      	ldr	r3, [pc, #52]	@ (800b204 <std+0x58>)
 800b1d0:	6224      	str	r4, [r4, #32]
 800b1d2:	6263      	str	r3, [r4, #36]	@ 0x24
 800b1d4:	4b0c      	ldr	r3, [pc, #48]	@ (800b208 <std+0x5c>)
 800b1d6:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b1d8:	4b0c      	ldr	r3, [pc, #48]	@ (800b20c <std+0x60>)
 800b1da:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b1dc:	4b0c      	ldr	r3, [pc, #48]	@ (800b210 <std+0x64>)
 800b1de:	6323      	str	r3, [r4, #48]	@ 0x30
 800b1e0:	4b0c      	ldr	r3, [pc, #48]	@ (800b214 <std+0x68>)
 800b1e2:	429c      	cmp	r4, r3
 800b1e4:	d006      	beq.n	800b1f4 <std+0x48>
 800b1e6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b1ea:	4294      	cmp	r4, r2
 800b1ec:	d002      	beq.n	800b1f4 <std+0x48>
 800b1ee:	33d0      	adds	r3, #208	@ 0xd0
 800b1f0:	429c      	cmp	r4, r3
 800b1f2:	d105      	bne.n	800b200 <std+0x54>
 800b1f4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b1f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b1fc:	f000 b9d8 	b.w	800b5b0 <__retarget_lock_init_recursive>
 800b200:	bd10      	pop	{r4, pc}
 800b202:	bf00      	nop
 800b204:	0800b375 	.word	0x0800b375
 800b208:	0800b397 	.word	0x0800b397
 800b20c:	0800b3cf 	.word	0x0800b3cf
 800b210:	0800b3f3 	.word	0x0800b3f3
 800b214:	2000397c 	.word	0x2000397c

0800b218 <stdio_exit_handler>:
 800b218:	4a02      	ldr	r2, [pc, #8]	@ (800b224 <stdio_exit_handler+0xc>)
 800b21a:	4903      	ldr	r1, [pc, #12]	@ (800b228 <stdio_exit_handler+0x10>)
 800b21c:	4803      	ldr	r0, [pc, #12]	@ (800b22c <stdio_exit_handler+0x14>)
 800b21e:	f000 b869 	b.w	800b2f4 <_fwalk_sglue>
 800b222:	bf00      	nop
 800b224:	2000001c 	.word	0x2000001c
 800b228:	0800cf49 	.word	0x0800cf49
 800b22c:	2000002c 	.word	0x2000002c

0800b230 <cleanup_stdio>:
 800b230:	6841      	ldr	r1, [r0, #4]
 800b232:	4b0c      	ldr	r3, [pc, #48]	@ (800b264 <cleanup_stdio+0x34>)
 800b234:	b510      	push	{r4, lr}
 800b236:	4299      	cmp	r1, r3
 800b238:	4604      	mov	r4, r0
 800b23a:	d001      	beq.n	800b240 <cleanup_stdio+0x10>
 800b23c:	f001 fe84 	bl	800cf48 <_fflush_r>
 800b240:	68a1      	ldr	r1, [r4, #8]
 800b242:	4b09      	ldr	r3, [pc, #36]	@ (800b268 <cleanup_stdio+0x38>)
 800b244:	4299      	cmp	r1, r3
 800b246:	d002      	beq.n	800b24e <cleanup_stdio+0x1e>
 800b248:	4620      	mov	r0, r4
 800b24a:	f001 fe7d 	bl	800cf48 <_fflush_r>
 800b24e:	68e1      	ldr	r1, [r4, #12]
 800b250:	4b06      	ldr	r3, [pc, #24]	@ (800b26c <cleanup_stdio+0x3c>)
 800b252:	4299      	cmp	r1, r3
 800b254:	d004      	beq.n	800b260 <cleanup_stdio+0x30>
 800b256:	4620      	mov	r0, r4
 800b258:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b25c:	f001 be74 	b.w	800cf48 <_fflush_r>
 800b260:	bd10      	pop	{r4, pc}
 800b262:	bf00      	nop
 800b264:	2000397c 	.word	0x2000397c
 800b268:	200039e4 	.word	0x200039e4
 800b26c:	20003a4c 	.word	0x20003a4c

0800b270 <global_stdio_init.part.0>:
 800b270:	b510      	push	{r4, lr}
 800b272:	4b0b      	ldr	r3, [pc, #44]	@ (800b2a0 <global_stdio_init.part.0+0x30>)
 800b274:	4c0b      	ldr	r4, [pc, #44]	@ (800b2a4 <global_stdio_init.part.0+0x34>)
 800b276:	4a0c      	ldr	r2, [pc, #48]	@ (800b2a8 <global_stdio_init.part.0+0x38>)
 800b278:	4620      	mov	r0, r4
 800b27a:	601a      	str	r2, [r3, #0]
 800b27c:	2104      	movs	r1, #4
 800b27e:	2200      	movs	r2, #0
 800b280:	f7ff ff94 	bl	800b1ac <std>
 800b284:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b288:	2201      	movs	r2, #1
 800b28a:	2109      	movs	r1, #9
 800b28c:	f7ff ff8e 	bl	800b1ac <std>
 800b290:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b294:	2202      	movs	r2, #2
 800b296:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b29a:	2112      	movs	r1, #18
 800b29c:	f7ff bf86 	b.w	800b1ac <std>
 800b2a0:	20003ab4 	.word	0x20003ab4
 800b2a4:	2000397c 	.word	0x2000397c
 800b2a8:	0800b219 	.word	0x0800b219

0800b2ac <__sfp_lock_acquire>:
 800b2ac:	4801      	ldr	r0, [pc, #4]	@ (800b2b4 <__sfp_lock_acquire+0x8>)
 800b2ae:	f000 b980 	b.w	800b5b2 <__retarget_lock_acquire_recursive>
 800b2b2:	bf00      	nop
 800b2b4:	20003abd 	.word	0x20003abd

0800b2b8 <__sfp_lock_release>:
 800b2b8:	4801      	ldr	r0, [pc, #4]	@ (800b2c0 <__sfp_lock_release+0x8>)
 800b2ba:	f000 b97b 	b.w	800b5b4 <__retarget_lock_release_recursive>
 800b2be:	bf00      	nop
 800b2c0:	20003abd 	.word	0x20003abd

0800b2c4 <__sinit>:
 800b2c4:	b510      	push	{r4, lr}
 800b2c6:	4604      	mov	r4, r0
 800b2c8:	f7ff fff0 	bl	800b2ac <__sfp_lock_acquire>
 800b2cc:	6a23      	ldr	r3, [r4, #32]
 800b2ce:	b11b      	cbz	r3, 800b2d8 <__sinit+0x14>
 800b2d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b2d4:	f7ff bff0 	b.w	800b2b8 <__sfp_lock_release>
 800b2d8:	4b04      	ldr	r3, [pc, #16]	@ (800b2ec <__sinit+0x28>)
 800b2da:	6223      	str	r3, [r4, #32]
 800b2dc:	4b04      	ldr	r3, [pc, #16]	@ (800b2f0 <__sinit+0x2c>)
 800b2de:	681b      	ldr	r3, [r3, #0]
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	d1f5      	bne.n	800b2d0 <__sinit+0xc>
 800b2e4:	f7ff ffc4 	bl	800b270 <global_stdio_init.part.0>
 800b2e8:	e7f2      	b.n	800b2d0 <__sinit+0xc>
 800b2ea:	bf00      	nop
 800b2ec:	0800b231 	.word	0x0800b231
 800b2f0:	20003ab4 	.word	0x20003ab4

0800b2f4 <_fwalk_sglue>:
 800b2f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b2f8:	4607      	mov	r7, r0
 800b2fa:	4688      	mov	r8, r1
 800b2fc:	4614      	mov	r4, r2
 800b2fe:	2600      	movs	r6, #0
 800b300:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b304:	f1b9 0901 	subs.w	r9, r9, #1
 800b308:	d505      	bpl.n	800b316 <_fwalk_sglue+0x22>
 800b30a:	6824      	ldr	r4, [r4, #0]
 800b30c:	2c00      	cmp	r4, #0
 800b30e:	d1f7      	bne.n	800b300 <_fwalk_sglue+0xc>
 800b310:	4630      	mov	r0, r6
 800b312:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b316:	89ab      	ldrh	r3, [r5, #12]
 800b318:	2b01      	cmp	r3, #1
 800b31a:	d907      	bls.n	800b32c <_fwalk_sglue+0x38>
 800b31c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b320:	3301      	adds	r3, #1
 800b322:	d003      	beq.n	800b32c <_fwalk_sglue+0x38>
 800b324:	4629      	mov	r1, r5
 800b326:	4638      	mov	r0, r7
 800b328:	47c0      	blx	r8
 800b32a:	4306      	orrs	r6, r0
 800b32c:	3568      	adds	r5, #104	@ 0x68
 800b32e:	e7e9      	b.n	800b304 <_fwalk_sglue+0x10>

0800b330 <siprintf>:
 800b330:	b40e      	push	{r1, r2, r3}
 800b332:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b336:	b510      	push	{r4, lr}
 800b338:	2400      	movs	r4, #0
 800b33a:	b09d      	sub	sp, #116	@ 0x74
 800b33c:	ab1f      	add	r3, sp, #124	@ 0x7c
 800b33e:	9002      	str	r0, [sp, #8]
 800b340:	9006      	str	r0, [sp, #24]
 800b342:	9107      	str	r1, [sp, #28]
 800b344:	9104      	str	r1, [sp, #16]
 800b346:	4809      	ldr	r0, [pc, #36]	@ (800b36c <siprintf+0x3c>)
 800b348:	4909      	ldr	r1, [pc, #36]	@ (800b370 <siprintf+0x40>)
 800b34a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b34e:	9105      	str	r1, [sp, #20]
 800b350:	6800      	ldr	r0, [r0, #0]
 800b352:	a902      	add	r1, sp, #8
 800b354:	9301      	str	r3, [sp, #4]
 800b356:	941b      	str	r4, [sp, #108]	@ 0x6c
 800b358:	f001 fc7a 	bl	800cc50 <_svfiprintf_r>
 800b35c:	9b02      	ldr	r3, [sp, #8]
 800b35e:	701c      	strb	r4, [r3, #0]
 800b360:	b01d      	add	sp, #116	@ 0x74
 800b362:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b366:	b003      	add	sp, #12
 800b368:	4770      	bx	lr
 800b36a:	bf00      	nop
 800b36c:	20000028 	.word	0x20000028
 800b370:	ffff0208 	.word	0xffff0208

0800b374 <__sread>:
 800b374:	b510      	push	{r4, lr}
 800b376:	460c      	mov	r4, r1
 800b378:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b37c:	f000 f8ca 	bl	800b514 <_read_r>
 800b380:	2800      	cmp	r0, #0
 800b382:	bfab      	itete	ge
 800b384:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b386:	89a3      	ldrhlt	r3, [r4, #12]
 800b388:	181b      	addge	r3, r3, r0
 800b38a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b38e:	bfac      	ite	ge
 800b390:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b392:	81a3      	strhlt	r3, [r4, #12]
 800b394:	bd10      	pop	{r4, pc}

0800b396 <__swrite>:
 800b396:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b39a:	461f      	mov	r7, r3
 800b39c:	898b      	ldrh	r3, [r1, #12]
 800b39e:	4605      	mov	r5, r0
 800b3a0:	05db      	lsls	r3, r3, #23
 800b3a2:	460c      	mov	r4, r1
 800b3a4:	4616      	mov	r6, r2
 800b3a6:	d505      	bpl.n	800b3b4 <__swrite+0x1e>
 800b3a8:	2302      	movs	r3, #2
 800b3aa:	2200      	movs	r2, #0
 800b3ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b3b0:	f000 f89e 	bl	800b4f0 <_lseek_r>
 800b3b4:	89a3      	ldrh	r3, [r4, #12]
 800b3b6:	4632      	mov	r2, r6
 800b3b8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b3bc:	81a3      	strh	r3, [r4, #12]
 800b3be:	4628      	mov	r0, r5
 800b3c0:	463b      	mov	r3, r7
 800b3c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b3c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b3ca:	f000 b8b5 	b.w	800b538 <_write_r>

0800b3ce <__sseek>:
 800b3ce:	b510      	push	{r4, lr}
 800b3d0:	460c      	mov	r4, r1
 800b3d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b3d6:	f000 f88b 	bl	800b4f0 <_lseek_r>
 800b3da:	1c43      	adds	r3, r0, #1
 800b3dc:	89a3      	ldrh	r3, [r4, #12]
 800b3de:	bf15      	itete	ne
 800b3e0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b3e2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b3e6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b3ea:	81a3      	strheq	r3, [r4, #12]
 800b3ec:	bf18      	it	ne
 800b3ee:	81a3      	strhne	r3, [r4, #12]
 800b3f0:	bd10      	pop	{r4, pc}

0800b3f2 <__sclose>:
 800b3f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b3f6:	f000 b80d 	b.w	800b414 <_close_r>

0800b3fa <memset>:
 800b3fa:	4603      	mov	r3, r0
 800b3fc:	4402      	add	r2, r0
 800b3fe:	4293      	cmp	r3, r2
 800b400:	d100      	bne.n	800b404 <memset+0xa>
 800b402:	4770      	bx	lr
 800b404:	f803 1b01 	strb.w	r1, [r3], #1
 800b408:	e7f9      	b.n	800b3fe <memset+0x4>
	...

0800b40c <_localeconv_r>:
 800b40c:	4800      	ldr	r0, [pc, #0]	@ (800b410 <_localeconv_r+0x4>)
 800b40e:	4770      	bx	lr
 800b410:	20000168 	.word	0x20000168

0800b414 <_close_r>:
 800b414:	b538      	push	{r3, r4, r5, lr}
 800b416:	2300      	movs	r3, #0
 800b418:	4d05      	ldr	r5, [pc, #20]	@ (800b430 <_close_r+0x1c>)
 800b41a:	4604      	mov	r4, r0
 800b41c:	4608      	mov	r0, r1
 800b41e:	602b      	str	r3, [r5, #0]
 800b420:	f7f6 fe8b 	bl	800213a <_close>
 800b424:	1c43      	adds	r3, r0, #1
 800b426:	d102      	bne.n	800b42e <_close_r+0x1a>
 800b428:	682b      	ldr	r3, [r5, #0]
 800b42a:	b103      	cbz	r3, 800b42e <_close_r+0x1a>
 800b42c:	6023      	str	r3, [r4, #0]
 800b42e:	bd38      	pop	{r3, r4, r5, pc}
 800b430:	20003ab8 	.word	0x20003ab8

0800b434 <_reclaim_reent>:
 800b434:	4b2d      	ldr	r3, [pc, #180]	@ (800b4ec <_reclaim_reent+0xb8>)
 800b436:	b570      	push	{r4, r5, r6, lr}
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	4604      	mov	r4, r0
 800b43c:	4283      	cmp	r3, r0
 800b43e:	d053      	beq.n	800b4e8 <_reclaim_reent+0xb4>
 800b440:	69c3      	ldr	r3, [r0, #28]
 800b442:	b31b      	cbz	r3, 800b48c <_reclaim_reent+0x58>
 800b444:	68db      	ldr	r3, [r3, #12]
 800b446:	b163      	cbz	r3, 800b462 <_reclaim_reent+0x2e>
 800b448:	2500      	movs	r5, #0
 800b44a:	69e3      	ldr	r3, [r4, #28]
 800b44c:	68db      	ldr	r3, [r3, #12]
 800b44e:	5959      	ldr	r1, [r3, r5]
 800b450:	b9b1      	cbnz	r1, 800b480 <_reclaim_reent+0x4c>
 800b452:	3504      	adds	r5, #4
 800b454:	2d80      	cmp	r5, #128	@ 0x80
 800b456:	d1f8      	bne.n	800b44a <_reclaim_reent+0x16>
 800b458:	69e3      	ldr	r3, [r4, #28]
 800b45a:	4620      	mov	r0, r4
 800b45c:	68d9      	ldr	r1, [r3, #12]
 800b45e:	f000 ff23 	bl	800c2a8 <_free_r>
 800b462:	69e3      	ldr	r3, [r4, #28]
 800b464:	6819      	ldr	r1, [r3, #0]
 800b466:	b111      	cbz	r1, 800b46e <_reclaim_reent+0x3a>
 800b468:	4620      	mov	r0, r4
 800b46a:	f000 ff1d 	bl	800c2a8 <_free_r>
 800b46e:	69e3      	ldr	r3, [r4, #28]
 800b470:	689d      	ldr	r5, [r3, #8]
 800b472:	b15d      	cbz	r5, 800b48c <_reclaim_reent+0x58>
 800b474:	4629      	mov	r1, r5
 800b476:	4620      	mov	r0, r4
 800b478:	682d      	ldr	r5, [r5, #0]
 800b47a:	f000 ff15 	bl	800c2a8 <_free_r>
 800b47e:	e7f8      	b.n	800b472 <_reclaim_reent+0x3e>
 800b480:	680e      	ldr	r6, [r1, #0]
 800b482:	4620      	mov	r0, r4
 800b484:	f000 ff10 	bl	800c2a8 <_free_r>
 800b488:	4631      	mov	r1, r6
 800b48a:	e7e1      	b.n	800b450 <_reclaim_reent+0x1c>
 800b48c:	6961      	ldr	r1, [r4, #20]
 800b48e:	b111      	cbz	r1, 800b496 <_reclaim_reent+0x62>
 800b490:	4620      	mov	r0, r4
 800b492:	f000 ff09 	bl	800c2a8 <_free_r>
 800b496:	69e1      	ldr	r1, [r4, #28]
 800b498:	b111      	cbz	r1, 800b4a0 <_reclaim_reent+0x6c>
 800b49a:	4620      	mov	r0, r4
 800b49c:	f000 ff04 	bl	800c2a8 <_free_r>
 800b4a0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b4a2:	b111      	cbz	r1, 800b4aa <_reclaim_reent+0x76>
 800b4a4:	4620      	mov	r0, r4
 800b4a6:	f000 feff 	bl	800c2a8 <_free_r>
 800b4aa:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b4ac:	b111      	cbz	r1, 800b4b4 <_reclaim_reent+0x80>
 800b4ae:	4620      	mov	r0, r4
 800b4b0:	f000 fefa 	bl	800c2a8 <_free_r>
 800b4b4:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800b4b6:	b111      	cbz	r1, 800b4be <_reclaim_reent+0x8a>
 800b4b8:	4620      	mov	r0, r4
 800b4ba:	f000 fef5 	bl	800c2a8 <_free_r>
 800b4be:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800b4c0:	b111      	cbz	r1, 800b4c8 <_reclaim_reent+0x94>
 800b4c2:	4620      	mov	r0, r4
 800b4c4:	f000 fef0 	bl	800c2a8 <_free_r>
 800b4c8:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800b4ca:	b111      	cbz	r1, 800b4d2 <_reclaim_reent+0x9e>
 800b4cc:	4620      	mov	r0, r4
 800b4ce:	f000 feeb 	bl	800c2a8 <_free_r>
 800b4d2:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800b4d4:	b111      	cbz	r1, 800b4dc <_reclaim_reent+0xa8>
 800b4d6:	4620      	mov	r0, r4
 800b4d8:	f000 fee6 	bl	800c2a8 <_free_r>
 800b4dc:	6a23      	ldr	r3, [r4, #32]
 800b4de:	b11b      	cbz	r3, 800b4e8 <_reclaim_reent+0xb4>
 800b4e0:	4620      	mov	r0, r4
 800b4e2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b4e6:	4718      	bx	r3
 800b4e8:	bd70      	pop	{r4, r5, r6, pc}
 800b4ea:	bf00      	nop
 800b4ec:	20000028 	.word	0x20000028

0800b4f0 <_lseek_r>:
 800b4f0:	b538      	push	{r3, r4, r5, lr}
 800b4f2:	4604      	mov	r4, r0
 800b4f4:	4608      	mov	r0, r1
 800b4f6:	4611      	mov	r1, r2
 800b4f8:	2200      	movs	r2, #0
 800b4fa:	4d05      	ldr	r5, [pc, #20]	@ (800b510 <_lseek_r+0x20>)
 800b4fc:	602a      	str	r2, [r5, #0]
 800b4fe:	461a      	mov	r2, r3
 800b500:	f7f6 fe3f 	bl	8002182 <_lseek>
 800b504:	1c43      	adds	r3, r0, #1
 800b506:	d102      	bne.n	800b50e <_lseek_r+0x1e>
 800b508:	682b      	ldr	r3, [r5, #0]
 800b50a:	b103      	cbz	r3, 800b50e <_lseek_r+0x1e>
 800b50c:	6023      	str	r3, [r4, #0]
 800b50e:	bd38      	pop	{r3, r4, r5, pc}
 800b510:	20003ab8 	.word	0x20003ab8

0800b514 <_read_r>:
 800b514:	b538      	push	{r3, r4, r5, lr}
 800b516:	4604      	mov	r4, r0
 800b518:	4608      	mov	r0, r1
 800b51a:	4611      	mov	r1, r2
 800b51c:	2200      	movs	r2, #0
 800b51e:	4d05      	ldr	r5, [pc, #20]	@ (800b534 <_read_r+0x20>)
 800b520:	602a      	str	r2, [r5, #0]
 800b522:	461a      	mov	r2, r3
 800b524:	f7f6 fdd0 	bl	80020c8 <_read>
 800b528:	1c43      	adds	r3, r0, #1
 800b52a:	d102      	bne.n	800b532 <_read_r+0x1e>
 800b52c:	682b      	ldr	r3, [r5, #0]
 800b52e:	b103      	cbz	r3, 800b532 <_read_r+0x1e>
 800b530:	6023      	str	r3, [r4, #0]
 800b532:	bd38      	pop	{r3, r4, r5, pc}
 800b534:	20003ab8 	.word	0x20003ab8

0800b538 <_write_r>:
 800b538:	b538      	push	{r3, r4, r5, lr}
 800b53a:	4604      	mov	r4, r0
 800b53c:	4608      	mov	r0, r1
 800b53e:	4611      	mov	r1, r2
 800b540:	2200      	movs	r2, #0
 800b542:	4d05      	ldr	r5, [pc, #20]	@ (800b558 <_write_r+0x20>)
 800b544:	602a      	str	r2, [r5, #0]
 800b546:	461a      	mov	r2, r3
 800b548:	f7f6 fddb 	bl	8002102 <_write>
 800b54c:	1c43      	adds	r3, r0, #1
 800b54e:	d102      	bne.n	800b556 <_write_r+0x1e>
 800b550:	682b      	ldr	r3, [r5, #0]
 800b552:	b103      	cbz	r3, 800b556 <_write_r+0x1e>
 800b554:	6023      	str	r3, [r4, #0]
 800b556:	bd38      	pop	{r3, r4, r5, pc}
 800b558:	20003ab8 	.word	0x20003ab8

0800b55c <__errno>:
 800b55c:	4b01      	ldr	r3, [pc, #4]	@ (800b564 <__errno+0x8>)
 800b55e:	6818      	ldr	r0, [r3, #0]
 800b560:	4770      	bx	lr
 800b562:	bf00      	nop
 800b564:	20000028 	.word	0x20000028

0800b568 <__libc_init_array>:
 800b568:	b570      	push	{r4, r5, r6, lr}
 800b56a:	2600      	movs	r6, #0
 800b56c:	4d0c      	ldr	r5, [pc, #48]	@ (800b5a0 <__libc_init_array+0x38>)
 800b56e:	4c0d      	ldr	r4, [pc, #52]	@ (800b5a4 <__libc_init_array+0x3c>)
 800b570:	1b64      	subs	r4, r4, r5
 800b572:	10a4      	asrs	r4, r4, #2
 800b574:	42a6      	cmp	r6, r4
 800b576:	d109      	bne.n	800b58c <__libc_init_array+0x24>
 800b578:	f002 f874 	bl	800d664 <_init>
 800b57c:	2600      	movs	r6, #0
 800b57e:	4d0a      	ldr	r5, [pc, #40]	@ (800b5a8 <__libc_init_array+0x40>)
 800b580:	4c0a      	ldr	r4, [pc, #40]	@ (800b5ac <__libc_init_array+0x44>)
 800b582:	1b64      	subs	r4, r4, r5
 800b584:	10a4      	asrs	r4, r4, #2
 800b586:	42a6      	cmp	r6, r4
 800b588:	d105      	bne.n	800b596 <__libc_init_array+0x2e>
 800b58a:	bd70      	pop	{r4, r5, r6, pc}
 800b58c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b590:	4798      	blx	r3
 800b592:	3601      	adds	r6, #1
 800b594:	e7ee      	b.n	800b574 <__libc_init_array+0xc>
 800b596:	f855 3b04 	ldr.w	r3, [r5], #4
 800b59a:	4798      	blx	r3
 800b59c:	3601      	adds	r6, #1
 800b59e:	e7f2      	b.n	800b586 <__libc_init_array+0x1e>
 800b5a0:	0800daec 	.word	0x0800daec
 800b5a4:	0800daec 	.word	0x0800daec
 800b5a8:	0800daec 	.word	0x0800daec
 800b5ac:	0800daf0 	.word	0x0800daf0

0800b5b0 <__retarget_lock_init_recursive>:
 800b5b0:	4770      	bx	lr

0800b5b2 <__retarget_lock_acquire_recursive>:
 800b5b2:	4770      	bx	lr

0800b5b4 <__retarget_lock_release_recursive>:
 800b5b4:	4770      	bx	lr

0800b5b6 <memchr>:
 800b5b6:	4603      	mov	r3, r0
 800b5b8:	b510      	push	{r4, lr}
 800b5ba:	b2c9      	uxtb	r1, r1
 800b5bc:	4402      	add	r2, r0
 800b5be:	4293      	cmp	r3, r2
 800b5c0:	4618      	mov	r0, r3
 800b5c2:	d101      	bne.n	800b5c8 <memchr+0x12>
 800b5c4:	2000      	movs	r0, #0
 800b5c6:	e003      	b.n	800b5d0 <memchr+0x1a>
 800b5c8:	7804      	ldrb	r4, [r0, #0]
 800b5ca:	3301      	adds	r3, #1
 800b5cc:	428c      	cmp	r4, r1
 800b5ce:	d1f6      	bne.n	800b5be <memchr+0x8>
 800b5d0:	bd10      	pop	{r4, pc}

0800b5d2 <memcpy>:
 800b5d2:	440a      	add	r2, r1
 800b5d4:	4291      	cmp	r1, r2
 800b5d6:	f100 33ff 	add.w	r3, r0, #4294967295
 800b5da:	d100      	bne.n	800b5de <memcpy+0xc>
 800b5dc:	4770      	bx	lr
 800b5de:	b510      	push	{r4, lr}
 800b5e0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b5e4:	4291      	cmp	r1, r2
 800b5e6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b5ea:	d1f9      	bne.n	800b5e0 <memcpy+0xe>
 800b5ec:	bd10      	pop	{r4, pc}

0800b5ee <quorem>:
 800b5ee:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5f2:	6903      	ldr	r3, [r0, #16]
 800b5f4:	690c      	ldr	r4, [r1, #16]
 800b5f6:	4607      	mov	r7, r0
 800b5f8:	42a3      	cmp	r3, r4
 800b5fa:	db7e      	blt.n	800b6fa <quorem+0x10c>
 800b5fc:	3c01      	subs	r4, #1
 800b5fe:	00a3      	lsls	r3, r4, #2
 800b600:	f100 0514 	add.w	r5, r0, #20
 800b604:	f101 0814 	add.w	r8, r1, #20
 800b608:	9300      	str	r3, [sp, #0]
 800b60a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b60e:	9301      	str	r3, [sp, #4]
 800b610:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b614:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b618:	3301      	adds	r3, #1
 800b61a:	429a      	cmp	r2, r3
 800b61c:	fbb2 f6f3 	udiv	r6, r2, r3
 800b620:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b624:	d32e      	bcc.n	800b684 <quorem+0x96>
 800b626:	f04f 0a00 	mov.w	sl, #0
 800b62a:	46c4      	mov	ip, r8
 800b62c:	46ae      	mov	lr, r5
 800b62e:	46d3      	mov	fp, sl
 800b630:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b634:	b298      	uxth	r0, r3
 800b636:	fb06 a000 	mla	r0, r6, r0, sl
 800b63a:	0c1b      	lsrs	r3, r3, #16
 800b63c:	0c02      	lsrs	r2, r0, #16
 800b63e:	fb06 2303 	mla	r3, r6, r3, r2
 800b642:	f8de 2000 	ldr.w	r2, [lr]
 800b646:	b280      	uxth	r0, r0
 800b648:	b292      	uxth	r2, r2
 800b64a:	1a12      	subs	r2, r2, r0
 800b64c:	445a      	add	r2, fp
 800b64e:	f8de 0000 	ldr.w	r0, [lr]
 800b652:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b656:	b29b      	uxth	r3, r3
 800b658:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b65c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b660:	b292      	uxth	r2, r2
 800b662:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b666:	45e1      	cmp	r9, ip
 800b668:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b66c:	f84e 2b04 	str.w	r2, [lr], #4
 800b670:	d2de      	bcs.n	800b630 <quorem+0x42>
 800b672:	9b00      	ldr	r3, [sp, #0]
 800b674:	58eb      	ldr	r3, [r5, r3]
 800b676:	b92b      	cbnz	r3, 800b684 <quorem+0x96>
 800b678:	9b01      	ldr	r3, [sp, #4]
 800b67a:	3b04      	subs	r3, #4
 800b67c:	429d      	cmp	r5, r3
 800b67e:	461a      	mov	r2, r3
 800b680:	d32f      	bcc.n	800b6e2 <quorem+0xf4>
 800b682:	613c      	str	r4, [r7, #16]
 800b684:	4638      	mov	r0, r7
 800b686:	f001 f97f 	bl	800c988 <__mcmp>
 800b68a:	2800      	cmp	r0, #0
 800b68c:	db25      	blt.n	800b6da <quorem+0xec>
 800b68e:	4629      	mov	r1, r5
 800b690:	2000      	movs	r0, #0
 800b692:	f858 2b04 	ldr.w	r2, [r8], #4
 800b696:	f8d1 c000 	ldr.w	ip, [r1]
 800b69a:	fa1f fe82 	uxth.w	lr, r2
 800b69e:	fa1f f38c 	uxth.w	r3, ip
 800b6a2:	eba3 030e 	sub.w	r3, r3, lr
 800b6a6:	4403      	add	r3, r0
 800b6a8:	0c12      	lsrs	r2, r2, #16
 800b6aa:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b6ae:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b6b2:	b29b      	uxth	r3, r3
 800b6b4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b6b8:	45c1      	cmp	r9, r8
 800b6ba:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b6be:	f841 3b04 	str.w	r3, [r1], #4
 800b6c2:	d2e6      	bcs.n	800b692 <quorem+0xa4>
 800b6c4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b6c8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b6cc:	b922      	cbnz	r2, 800b6d8 <quorem+0xea>
 800b6ce:	3b04      	subs	r3, #4
 800b6d0:	429d      	cmp	r5, r3
 800b6d2:	461a      	mov	r2, r3
 800b6d4:	d30b      	bcc.n	800b6ee <quorem+0x100>
 800b6d6:	613c      	str	r4, [r7, #16]
 800b6d8:	3601      	adds	r6, #1
 800b6da:	4630      	mov	r0, r6
 800b6dc:	b003      	add	sp, #12
 800b6de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6e2:	6812      	ldr	r2, [r2, #0]
 800b6e4:	3b04      	subs	r3, #4
 800b6e6:	2a00      	cmp	r2, #0
 800b6e8:	d1cb      	bne.n	800b682 <quorem+0x94>
 800b6ea:	3c01      	subs	r4, #1
 800b6ec:	e7c6      	b.n	800b67c <quorem+0x8e>
 800b6ee:	6812      	ldr	r2, [r2, #0]
 800b6f0:	3b04      	subs	r3, #4
 800b6f2:	2a00      	cmp	r2, #0
 800b6f4:	d1ef      	bne.n	800b6d6 <quorem+0xe8>
 800b6f6:	3c01      	subs	r4, #1
 800b6f8:	e7ea      	b.n	800b6d0 <quorem+0xe2>
 800b6fa:	2000      	movs	r0, #0
 800b6fc:	e7ee      	b.n	800b6dc <quorem+0xee>
	...

0800b700 <_dtoa_r>:
 800b700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b704:	4614      	mov	r4, r2
 800b706:	461d      	mov	r5, r3
 800b708:	69c7      	ldr	r7, [r0, #28]
 800b70a:	b097      	sub	sp, #92	@ 0x5c
 800b70c:	4681      	mov	r9, r0
 800b70e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800b712:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800b714:	b97f      	cbnz	r7, 800b736 <_dtoa_r+0x36>
 800b716:	2010      	movs	r0, #16
 800b718:	f000 fe0e 	bl	800c338 <malloc>
 800b71c:	4602      	mov	r2, r0
 800b71e:	f8c9 001c 	str.w	r0, [r9, #28]
 800b722:	b920      	cbnz	r0, 800b72e <_dtoa_r+0x2e>
 800b724:	21ef      	movs	r1, #239	@ 0xef
 800b726:	4bac      	ldr	r3, [pc, #688]	@ (800b9d8 <_dtoa_r+0x2d8>)
 800b728:	48ac      	ldr	r0, [pc, #688]	@ (800b9dc <_dtoa_r+0x2dc>)
 800b72a:	f001 fc5f 	bl	800cfec <__assert_func>
 800b72e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b732:	6007      	str	r7, [r0, #0]
 800b734:	60c7      	str	r7, [r0, #12]
 800b736:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b73a:	6819      	ldr	r1, [r3, #0]
 800b73c:	b159      	cbz	r1, 800b756 <_dtoa_r+0x56>
 800b73e:	685a      	ldr	r2, [r3, #4]
 800b740:	2301      	movs	r3, #1
 800b742:	4093      	lsls	r3, r2
 800b744:	604a      	str	r2, [r1, #4]
 800b746:	608b      	str	r3, [r1, #8]
 800b748:	4648      	mov	r0, r9
 800b74a:	f000 feeb 	bl	800c524 <_Bfree>
 800b74e:	2200      	movs	r2, #0
 800b750:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b754:	601a      	str	r2, [r3, #0]
 800b756:	1e2b      	subs	r3, r5, #0
 800b758:	bfaf      	iteee	ge
 800b75a:	2300      	movge	r3, #0
 800b75c:	2201      	movlt	r2, #1
 800b75e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b762:	9307      	strlt	r3, [sp, #28]
 800b764:	bfa8      	it	ge
 800b766:	6033      	strge	r3, [r6, #0]
 800b768:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800b76c:	4b9c      	ldr	r3, [pc, #624]	@ (800b9e0 <_dtoa_r+0x2e0>)
 800b76e:	bfb8      	it	lt
 800b770:	6032      	strlt	r2, [r6, #0]
 800b772:	ea33 0308 	bics.w	r3, r3, r8
 800b776:	d112      	bne.n	800b79e <_dtoa_r+0x9e>
 800b778:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b77c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800b77e:	6013      	str	r3, [r2, #0]
 800b780:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800b784:	4323      	orrs	r3, r4
 800b786:	f000 855e 	beq.w	800c246 <_dtoa_r+0xb46>
 800b78a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800b78c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800b9e4 <_dtoa_r+0x2e4>
 800b790:	2b00      	cmp	r3, #0
 800b792:	f000 8560 	beq.w	800c256 <_dtoa_r+0xb56>
 800b796:	f10a 0303 	add.w	r3, sl, #3
 800b79a:	f000 bd5a 	b.w	800c252 <_dtoa_r+0xb52>
 800b79e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b7a2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800b7a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b7aa:	2200      	movs	r2, #0
 800b7ac:	2300      	movs	r3, #0
 800b7ae:	f7f5 f9af 	bl	8000b10 <__aeabi_dcmpeq>
 800b7b2:	4607      	mov	r7, r0
 800b7b4:	b158      	cbz	r0, 800b7ce <_dtoa_r+0xce>
 800b7b6:	2301      	movs	r3, #1
 800b7b8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800b7ba:	6013      	str	r3, [r2, #0]
 800b7bc:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800b7be:	b113      	cbz	r3, 800b7c6 <_dtoa_r+0xc6>
 800b7c0:	4b89      	ldr	r3, [pc, #548]	@ (800b9e8 <_dtoa_r+0x2e8>)
 800b7c2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800b7c4:	6013      	str	r3, [r2, #0]
 800b7c6:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800b9ec <_dtoa_r+0x2ec>
 800b7ca:	f000 bd44 	b.w	800c256 <_dtoa_r+0xb56>
 800b7ce:	ab14      	add	r3, sp, #80	@ 0x50
 800b7d0:	9301      	str	r3, [sp, #4]
 800b7d2:	ab15      	add	r3, sp, #84	@ 0x54
 800b7d4:	9300      	str	r3, [sp, #0]
 800b7d6:	4648      	mov	r0, r9
 800b7d8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800b7dc:	f001 f984 	bl	800cae8 <__d2b>
 800b7e0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800b7e4:	9003      	str	r0, [sp, #12]
 800b7e6:	2e00      	cmp	r6, #0
 800b7e8:	d078      	beq.n	800b8dc <_dtoa_r+0x1dc>
 800b7ea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b7ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b7f0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b7f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b7f8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b7fc:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b800:	9712      	str	r7, [sp, #72]	@ 0x48
 800b802:	4619      	mov	r1, r3
 800b804:	2200      	movs	r2, #0
 800b806:	4b7a      	ldr	r3, [pc, #488]	@ (800b9f0 <_dtoa_r+0x2f0>)
 800b808:	f7f4 fd62 	bl	80002d0 <__aeabi_dsub>
 800b80c:	a36c      	add	r3, pc, #432	@ (adr r3, 800b9c0 <_dtoa_r+0x2c0>)
 800b80e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b812:	f7f4 ff15 	bl	8000640 <__aeabi_dmul>
 800b816:	a36c      	add	r3, pc, #432	@ (adr r3, 800b9c8 <_dtoa_r+0x2c8>)
 800b818:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b81c:	f7f4 fd5a 	bl	80002d4 <__adddf3>
 800b820:	4604      	mov	r4, r0
 800b822:	4630      	mov	r0, r6
 800b824:	460d      	mov	r5, r1
 800b826:	f7f4 fea1 	bl	800056c <__aeabi_i2d>
 800b82a:	a369      	add	r3, pc, #420	@ (adr r3, 800b9d0 <_dtoa_r+0x2d0>)
 800b82c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b830:	f7f4 ff06 	bl	8000640 <__aeabi_dmul>
 800b834:	4602      	mov	r2, r0
 800b836:	460b      	mov	r3, r1
 800b838:	4620      	mov	r0, r4
 800b83a:	4629      	mov	r1, r5
 800b83c:	f7f4 fd4a 	bl	80002d4 <__adddf3>
 800b840:	4604      	mov	r4, r0
 800b842:	460d      	mov	r5, r1
 800b844:	f7f5 f9ac 	bl	8000ba0 <__aeabi_d2iz>
 800b848:	2200      	movs	r2, #0
 800b84a:	4607      	mov	r7, r0
 800b84c:	2300      	movs	r3, #0
 800b84e:	4620      	mov	r0, r4
 800b850:	4629      	mov	r1, r5
 800b852:	f7f5 f967 	bl	8000b24 <__aeabi_dcmplt>
 800b856:	b140      	cbz	r0, 800b86a <_dtoa_r+0x16a>
 800b858:	4638      	mov	r0, r7
 800b85a:	f7f4 fe87 	bl	800056c <__aeabi_i2d>
 800b85e:	4622      	mov	r2, r4
 800b860:	462b      	mov	r3, r5
 800b862:	f7f5 f955 	bl	8000b10 <__aeabi_dcmpeq>
 800b866:	b900      	cbnz	r0, 800b86a <_dtoa_r+0x16a>
 800b868:	3f01      	subs	r7, #1
 800b86a:	2f16      	cmp	r7, #22
 800b86c:	d854      	bhi.n	800b918 <_dtoa_r+0x218>
 800b86e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b872:	4b60      	ldr	r3, [pc, #384]	@ (800b9f4 <_dtoa_r+0x2f4>)
 800b874:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b878:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b87c:	f7f5 f952 	bl	8000b24 <__aeabi_dcmplt>
 800b880:	2800      	cmp	r0, #0
 800b882:	d04b      	beq.n	800b91c <_dtoa_r+0x21c>
 800b884:	2300      	movs	r3, #0
 800b886:	3f01      	subs	r7, #1
 800b888:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b88a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b88c:	1b9b      	subs	r3, r3, r6
 800b88e:	1e5a      	subs	r2, r3, #1
 800b890:	bf49      	itett	mi
 800b892:	f1c3 0301 	rsbmi	r3, r3, #1
 800b896:	2300      	movpl	r3, #0
 800b898:	9304      	strmi	r3, [sp, #16]
 800b89a:	2300      	movmi	r3, #0
 800b89c:	9209      	str	r2, [sp, #36]	@ 0x24
 800b89e:	bf54      	ite	pl
 800b8a0:	9304      	strpl	r3, [sp, #16]
 800b8a2:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800b8a4:	2f00      	cmp	r7, #0
 800b8a6:	db3b      	blt.n	800b920 <_dtoa_r+0x220>
 800b8a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b8aa:	970e      	str	r7, [sp, #56]	@ 0x38
 800b8ac:	443b      	add	r3, r7
 800b8ae:	9309      	str	r3, [sp, #36]	@ 0x24
 800b8b0:	2300      	movs	r3, #0
 800b8b2:	930a      	str	r3, [sp, #40]	@ 0x28
 800b8b4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b8b6:	2b09      	cmp	r3, #9
 800b8b8:	d865      	bhi.n	800b986 <_dtoa_r+0x286>
 800b8ba:	2b05      	cmp	r3, #5
 800b8bc:	bfc4      	itt	gt
 800b8be:	3b04      	subgt	r3, #4
 800b8c0:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800b8c2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b8c4:	bfc8      	it	gt
 800b8c6:	2400      	movgt	r4, #0
 800b8c8:	f1a3 0302 	sub.w	r3, r3, #2
 800b8cc:	bfd8      	it	le
 800b8ce:	2401      	movle	r4, #1
 800b8d0:	2b03      	cmp	r3, #3
 800b8d2:	d864      	bhi.n	800b99e <_dtoa_r+0x29e>
 800b8d4:	e8df f003 	tbb	[pc, r3]
 800b8d8:	2c385553 	.word	0x2c385553
 800b8dc:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800b8e0:	441e      	add	r6, r3
 800b8e2:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b8e6:	2b20      	cmp	r3, #32
 800b8e8:	bfc1      	itttt	gt
 800b8ea:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b8ee:	fa08 f803 	lslgt.w	r8, r8, r3
 800b8f2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b8f6:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b8fa:	bfd6      	itet	le
 800b8fc:	f1c3 0320 	rsble	r3, r3, #32
 800b900:	ea48 0003 	orrgt.w	r0, r8, r3
 800b904:	fa04 f003 	lslle.w	r0, r4, r3
 800b908:	f7f4 fe20 	bl	800054c <__aeabi_ui2d>
 800b90c:	2201      	movs	r2, #1
 800b90e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b912:	3e01      	subs	r6, #1
 800b914:	9212      	str	r2, [sp, #72]	@ 0x48
 800b916:	e774      	b.n	800b802 <_dtoa_r+0x102>
 800b918:	2301      	movs	r3, #1
 800b91a:	e7b5      	b.n	800b888 <_dtoa_r+0x188>
 800b91c:	900f      	str	r0, [sp, #60]	@ 0x3c
 800b91e:	e7b4      	b.n	800b88a <_dtoa_r+0x18a>
 800b920:	9b04      	ldr	r3, [sp, #16]
 800b922:	1bdb      	subs	r3, r3, r7
 800b924:	9304      	str	r3, [sp, #16]
 800b926:	427b      	negs	r3, r7
 800b928:	930a      	str	r3, [sp, #40]	@ 0x28
 800b92a:	2300      	movs	r3, #0
 800b92c:	930e      	str	r3, [sp, #56]	@ 0x38
 800b92e:	e7c1      	b.n	800b8b4 <_dtoa_r+0x1b4>
 800b930:	2301      	movs	r3, #1
 800b932:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b934:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b936:	eb07 0b03 	add.w	fp, r7, r3
 800b93a:	f10b 0301 	add.w	r3, fp, #1
 800b93e:	2b01      	cmp	r3, #1
 800b940:	9308      	str	r3, [sp, #32]
 800b942:	bfb8      	it	lt
 800b944:	2301      	movlt	r3, #1
 800b946:	e006      	b.n	800b956 <_dtoa_r+0x256>
 800b948:	2301      	movs	r3, #1
 800b94a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b94c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b94e:	2b00      	cmp	r3, #0
 800b950:	dd28      	ble.n	800b9a4 <_dtoa_r+0x2a4>
 800b952:	469b      	mov	fp, r3
 800b954:	9308      	str	r3, [sp, #32]
 800b956:	2100      	movs	r1, #0
 800b958:	2204      	movs	r2, #4
 800b95a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800b95e:	f102 0514 	add.w	r5, r2, #20
 800b962:	429d      	cmp	r5, r3
 800b964:	d926      	bls.n	800b9b4 <_dtoa_r+0x2b4>
 800b966:	6041      	str	r1, [r0, #4]
 800b968:	4648      	mov	r0, r9
 800b96a:	f000 fd9b 	bl	800c4a4 <_Balloc>
 800b96e:	4682      	mov	sl, r0
 800b970:	2800      	cmp	r0, #0
 800b972:	d143      	bne.n	800b9fc <_dtoa_r+0x2fc>
 800b974:	4602      	mov	r2, r0
 800b976:	f240 11af 	movw	r1, #431	@ 0x1af
 800b97a:	4b1f      	ldr	r3, [pc, #124]	@ (800b9f8 <_dtoa_r+0x2f8>)
 800b97c:	e6d4      	b.n	800b728 <_dtoa_r+0x28>
 800b97e:	2300      	movs	r3, #0
 800b980:	e7e3      	b.n	800b94a <_dtoa_r+0x24a>
 800b982:	2300      	movs	r3, #0
 800b984:	e7d5      	b.n	800b932 <_dtoa_r+0x232>
 800b986:	2401      	movs	r4, #1
 800b988:	2300      	movs	r3, #0
 800b98a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b98c:	9320      	str	r3, [sp, #128]	@ 0x80
 800b98e:	f04f 3bff 	mov.w	fp, #4294967295
 800b992:	2200      	movs	r2, #0
 800b994:	2312      	movs	r3, #18
 800b996:	f8cd b020 	str.w	fp, [sp, #32]
 800b99a:	9221      	str	r2, [sp, #132]	@ 0x84
 800b99c:	e7db      	b.n	800b956 <_dtoa_r+0x256>
 800b99e:	2301      	movs	r3, #1
 800b9a0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b9a2:	e7f4      	b.n	800b98e <_dtoa_r+0x28e>
 800b9a4:	f04f 0b01 	mov.w	fp, #1
 800b9a8:	465b      	mov	r3, fp
 800b9aa:	f8cd b020 	str.w	fp, [sp, #32]
 800b9ae:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800b9b2:	e7d0      	b.n	800b956 <_dtoa_r+0x256>
 800b9b4:	3101      	adds	r1, #1
 800b9b6:	0052      	lsls	r2, r2, #1
 800b9b8:	e7d1      	b.n	800b95e <_dtoa_r+0x25e>
 800b9ba:	bf00      	nop
 800b9bc:	f3af 8000 	nop.w
 800b9c0:	636f4361 	.word	0x636f4361
 800b9c4:	3fd287a7 	.word	0x3fd287a7
 800b9c8:	8b60c8b3 	.word	0x8b60c8b3
 800b9cc:	3fc68a28 	.word	0x3fc68a28
 800b9d0:	509f79fb 	.word	0x509f79fb
 800b9d4:	3fd34413 	.word	0x3fd34413
 800b9d8:	0800d7af 	.word	0x0800d7af
 800b9dc:	0800d7c6 	.word	0x0800d7c6
 800b9e0:	7ff00000 	.word	0x7ff00000
 800b9e4:	0800d7ab 	.word	0x0800d7ab
 800b9e8:	0800d77f 	.word	0x0800d77f
 800b9ec:	0800d77e 	.word	0x0800d77e
 800b9f0:	3ff80000 	.word	0x3ff80000
 800b9f4:	0800d918 	.word	0x0800d918
 800b9f8:	0800d81e 	.word	0x0800d81e
 800b9fc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ba00:	6018      	str	r0, [r3, #0]
 800ba02:	9b08      	ldr	r3, [sp, #32]
 800ba04:	2b0e      	cmp	r3, #14
 800ba06:	f200 80a1 	bhi.w	800bb4c <_dtoa_r+0x44c>
 800ba0a:	2c00      	cmp	r4, #0
 800ba0c:	f000 809e 	beq.w	800bb4c <_dtoa_r+0x44c>
 800ba10:	2f00      	cmp	r7, #0
 800ba12:	dd33      	ble.n	800ba7c <_dtoa_r+0x37c>
 800ba14:	4b9c      	ldr	r3, [pc, #624]	@ (800bc88 <_dtoa_r+0x588>)
 800ba16:	f007 020f 	and.w	r2, r7, #15
 800ba1a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ba1e:	05f8      	lsls	r0, r7, #23
 800ba20:	e9d3 3400 	ldrd	r3, r4, [r3]
 800ba24:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 800ba28:	ea4f 1427 	mov.w	r4, r7, asr #4
 800ba2c:	d516      	bpl.n	800ba5c <_dtoa_r+0x35c>
 800ba2e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ba32:	4b96      	ldr	r3, [pc, #600]	@ (800bc8c <_dtoa_r+0x58c>)
 800ba34:	2603      	movs	r6, #3
 800ba36:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ba3a:	f7f4 ff2b 	bl	8000894 <__aeabi_ddiv>
 800ba3e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ba42:	f004 040f 	and.w	r4, r4, #15
 800ba46:	4d91      	ldr	r5, [pc, #580]	@ (800bc8c <_dtoa_r+0x58c>)
 800ba48:	b954      	cbnz	r4, 800ba60 <_dtoa_r+0x360>
 800ba4a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ba4e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ba52:	f7f4 ff1f 	bl	8000894 <__aeabi_ddiv>
 800ba56:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ba5a:	e028      	b.n	800baae <_dtoa_r+0x3ae>
 800ba5c:	2602      	movs	r6, #2
 800ba5e:	e7f2      	b.n	800ba46 <_dtoa_r+0x346>
 800ba60:	07e1      	lsls	r1, r4, #31
 800ba62:	d508      	bpl.n	800ba76 <_dtoa_r+0x376>
 800ba64:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800ba68:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ba6c:	f7f4 fde8 	bl	8000640 <__aeabi_dmul>
 800ba70:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ba74:	3601      	adds	r6, #1
 800ba76:	1064      	asrs	r4, r4, #1
 800ba78:	3508      	adds	r5, #8
 800ba7a:	e7e5      	b.n	800ba48 <_dtoa_r+0x348>
 800ba7c:	f000 80af 	beq.w	800bbde <_dtoa_r+0x4de>
 800ba80:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ba84:	427c      	negs	r4, r7
 800ba86:	4b80      	ldr	r3, [pc, #512]	@ (800bc88 <_dtoa_r+0x588>)
 800ba88:	f004 020f 	and.w	r2, r4, #15
 800ba8c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ba90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba94:	f7f4 fdd4 	bl	8000640 <__aeabi_dmul>
 800ba98:	2602      	movs	r6, #2
 800ba9a:	2300      	movs	r3, #0
 800ba9c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800baa0:	4d7a      	ldr	r5, [pc, #488]	@ (800bc8c <_dtoa_r+0x58c>)
 800baa2:	1124      	asrs	r4, r4, #4
 800baa4:	2c00      	cmp	r4, #0
 800baa6:	f040 808f 	bne.w	800bbc8 <_dtoa_r+0x4c8>
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d1d3      	bne.n	800ba56 <_dtoa_r+0x356>
 800baae:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800bab2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	f000 8094 	beq.w	800bbe2 <_dtoa_r+0x4e2>
 800baba:	2200      	movs	r2, #0
 800babc:	4620      	mov	r0, r4
 800babe:	4629      	mov	r1, r5
 800bac0:	4b73      	ldr	r3, [pc, #460]	@ (800bc90 <_dtoa_r+0x590>)
 800bac2:	f7f5 f82f 	bl	8000b24 <__aeabi_dcmplt>
 800bac6:	2800      	cmp	r0, #0
 800bac8:	f000 808b 	beq.w	800bbe2 <_dtoa_r+0x4e2>
 800bacc:	9b08      	ldr	r3, [sp, #32]
 800bace:	2b00      	cmp	r3, #0
 800bad0:	f000 8087 	beq.w	800bbe2 <_dtoa_r+0x4e2>
 800bad4:	f1bb 0f00 	cmp.w	fp, #0
 800bad8:	dd34      	ble.n	800bb44 <_dtoa_r+0x444>
 800bada:	4620      	mov	r0, r4
 800badc:	2200      	movs	r2, #0
 800bade:	4629      	mov	r1, r5
 800bae0:	4b6c      	ldr	r3, [pc, #432]	@ (800bc94 <_dtoa_r+0x594>)
 800bae2:	f7f4 fdad 	bl	8000640 <__aeabi_dmul>
 800bae6:	465c      	mov	r4, fp
 800bae8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800baec:	f107 38ff 	add.w	r8, r7, #4294967295
 800baf0:	3601      	adds	r6, #1
 800baf2:	4630      	mov	r0, r6
 800baf4:	f7f4 fd3a 	bl	800056c <__aeabi_i2d>
 800baf8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bafc:	f7f4 fda0 	bl	8000640 <__aeabi_dmul>
 800bb00:	2200      	movs	r2, #0
 800bb02:	4b65      	ldr	r3, [pc, #404]	@ (800bc98 <_dtoa_r+0x598>)
 800bb04:	f7f4 fbe6 	bl	80002d4 <__adddf3>
 800bb08:	4605      	mov	r5, r0
 800bb0a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800bb0e:	2c00      	cmp	r4, #0
 800bb10:	d16a      	bne.n	800bbe8 <_dtoa_r+0x4e8>
 800bb12:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bb16:	2200      	movs	r2, #0
 800bb18:	4b60      	ldr	r3, [pc, #384]	@ (800bc9c <_dtoa_r+0x59c>)
 800bb1a:	f7f4 fbd9 	bl	80002d0 <__aeabi_dsub>
 800bb1e:	4602      	mov	r2, r0
 800bb20:	460b      	mov	r3, r1
 800bb22:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800bb26:	462a      	mov	r2, r5
 800bb28:	4633      	mov	r3, r6
 800bb2a:	f7f5 f819 	bl	8000b60 <__aeabi_dcmpgt>
 800bb2e:	2800      	cmp	r0, #0
 800bb30:	f040 8298 	bne.w	800c064 <_dtoa_r+0x964>
 800bb34:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bb38:	462a      	mov	r2, r5
 800bb3a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800bb3e:	f7f4 fff1 	bl	8000b24 <__aeabi_dcmplt>
 800bb42:	bb38      	cbnz	r0, 800bb94 <_dtoa_r+0x494>
 800bb44:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800bb48:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800bb4c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800bb4e:	2b00      	cmp	r3, #0
 800bb50:	f2c0 8157 	blt.w	800be02 <_dtoa_r+0x702>
 800bb54:	2f0e      	cmp	r7, #14
 800bb56:	f300 8154 	bgt.w	800be02 <_dtoa_r+0x702>
 800bb5a:	4b4b      	ldr	r3, [pc, #300]	@ (800bc88 <_dtoa_r+0x588>)
 800bb5c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800bb60:	e9d3 3400 	ldrd	r3, r4, [r3]
 800bb64:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800bb68:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	f280 80e5 	bge.w	800bd3a <_dtoa_r+0x63a>
 800bb70:	9b08      	ldr	r3, [sp, #32]
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	f300 80e1 	bgt.w	800bd3a <_dtoa_r+0x63a>
 800bb78:	d10c      	bne.n	800bb94 <_dtoa_r+0x494>
 800bb7a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bb7e:	2200      	movs	r2, #0
 800bb80:	4b46      	ldr	r3, [pc, #280]	@ (800bc9c <_dtoa_r+0x59c>)
 800bb82:	f7f4 fd5d 	bl	8000640 <__aeabi_dmul>
 800bb86:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bb8a:	f7f4 ffdf 	bl	8000b4c <__aeabi_dcmpge>
 800bb8e:	2800      	cmp	r0, #0
 800bb90:	f000 8266 	beq.w	800c060 <_dtoa_r+0x960>
 800bb94:	2400      	movs	r4, #0
 800bb96:	4625      	mov	r5, r4
 800bb98:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bb9a:	4656      	mov	r6, sl
 800bb9c:	ea6f 0803 	mvn.w	r8, r3
 800bba0:	2700      	movs	r7, #0
 800bba2:	4621      	mov	r1, r4
 800bba4:	4648      	mov	r0, r9
 800bba6:	f000 fcbd 	bl	800c524 <_Bfree>
 800bbaa:	2d00      	cmp	r5, #0
 800bbac:	f000 80bd 	beq.w	800bd2a <_dtoa_r+0x62a>
 800bbb0:	b12f      	cbz	r7, 800bbbe <_dtoa_r+0x4be>
 800bbb2:	42af      	cmp	r7, r5
 800bbb4:	d003      	beq.n	800bbbe <_dtoa_r+0x4be>
 800bbb6:	4639      	mov	r1, r7
 800bbb8:	4648      	mov	r0, r9
 800bbba:	f000 fcb3 	bl	800c524 <_Bfree>
 800bbbe:	4629      	mov	r1, r5
 800bbc0:	4648      	mov	r0, r9
 800bbc2:	f000 fcaf 	bl	800c524 <_Bfree>
 800bbc6:	e0b0      	b.n	800bd2a <_dtoa_r+0x62a>
 800bbc8:	07e2      	lsls	r2, r4, #31
 800bbca:	d505      	bpl.n	800bbd8 <_dtoa_r+0x4d8>
 800bbcc:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bbd0:	f7f4 fd36 	bl	8000640 <__aeabi_dmul>
 800bbd4:	2301      	movs	r3, #1
 800bbd6:	3601      	adds	r6, #1
 800bbd8:	1064      	asrs	r4, r4, #1
 800bbda:	3508      	adds	r5, #8
 800bbdc:	e762      	b.n	800baa4 <_dtoa_r+0x3a4>
 800bbde:	2602      	movs	r6, #2
 800bbe0:	e765      	b.n	800baae <_dtoa_r+0x3ae>
 800bbe2:	46b8      	mov	r8, r7
 800bbe4:	9c08      	ldr	r4, [sp, #32]
 800bbe6:	e784      	b.n	800baf2 <_dtoa_r+0x3f2>
 800bbe8:	4b27      	ldr	r3, [pc, #156]	@ (800bc88 <_dtoa_r+0x588>)
 800bbea:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bbec:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bbf0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bbf4:	4454      	add	r4, sl
 800bbf6:	2900      	cmp	r1, #0
 800bbf8:	d054      	beq.n	800bca4 <_dtoa_r+0x5a4>
 800bbfa:	2000      	movs	r0, #0
 800bbfc:	4928      	ldr	r1, [pc, #160]	@ (800bca0 <_dtoa_r+0x5a0>)
 800bbfe:	f7f4 fe49 	bl	8000894 <__aeabi_ddiv>
 800bc02:	4633      	mov	r3, r6
 800bc04:	462a      	mov	r2, r5
 800bc06:	f7f4 fb63 	bl	80002d0 <__aeabi_dsub>
 800bc0a:	4656      	mov	r6, sl
 800bc0c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800bc10:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bc14:	f7f4 ffc4 	bl	8000ba0 <__aeabi_d2iz>
 800bc18:	4605      	mov	r5, r0
 800bc1a:	f7f4 fca7 	bl	800056c <__aeabi_i2d>
 800bc1e:	4602      	mov	r2, r0
 800bc20:	460b      	mov	r3, r1
 800bc22:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bc26:	f7f4 fb53 	bl	80002d0 <__aeabi_dsub>
 800bc2a:	4602      	mov	r2, r0
 800bc2c:	460b      	mov	r3, r1
 800bc2e:	3530      	adds	r5, #48	@ 0x30
 800bc30:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800bc34:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800bc38:	f806 5b01 	strb.w	r5, [r6], #1
 800bc3c:	f7f4 ff72 	bl	8000b24 <__aeabi_dcmplt>
 800bc40:	2800      	cmp	r0, #0
 800bc42:	d172      	bne.n	800bd2a <_dtoa_r+0x62a>
 800bc44:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bc48:	2000      	movs	r0, #0
 800bc4a:	4911      	ldr	r1, [pc, #68]	@ (800bc90 <_dtoa_r+0x590>)
 800bc4c:	f7f4 fb40 	bl	80002d0 <__aeabi_dsub>
 800bc50:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800bc54:	f7f4 ff66 	bl	8000b24 <__aeabi_dcmplt>
 800bc58:	2800      	cmp	r0, #0
 800bc5a:	f040 80b4 	bne.w	800bdc6 <_dtoa_r+0x6c6>
 800bc5e:	42a6      	cmp	r6, r4
 800bc60:	f43f af70 	beq.w	800bb44 <_dtoa_r+0x444>
 800bc64:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800bc68:	2200      	movs	r2, #0
 800bc6a:	4b0a      	ldr	r3, [pc, #40]	@ (800bc94 <_dtoa_r+0x594>)
 800bc6c:	f7f4 fce8 	bl	8000640 <__aeabi_dmul>
 800bc70:	2200      	movs	r2, #0
 800bc72:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800bc76:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bc7a:	4b06      	ldr	r3, [pc, #24]	@ (800bc94 <_dtoa_r+0x594>)
 800bc7c:	f7f4 fce0 	bl	8000640 <__aeabi_dmul>
 800bc80:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800bc84:	e7c4      	b.n	800bc10 <_dtoa_r+0x510>
 800bc86:	bf00      	nop
 800bc88:	0800d918 	.word	0x0800d918
 800bc8c:	0800d8f0 	.word	0x0800d8f0
 800bc90:	3ff00000 	.word	0x3ff00000
 800bc94:	40240000 	.word	0x40240000
 800bc98:	401c0000 	.word	0x401c0000
 800bc9c:	40140000 	.word	0x40140000
 800bca0:	3fe00000 	.word	0x3fe00000
 800bca4:	4631      	mov	r1, r6
 800bca6:	4628      	mov	r0, r5
 800bca8:	f7f4 fcca 	bl	8000640 <__aeabi_dmul>
 800bcac:	4656      	mov	r6, sl
 800bcae:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800bcb2:	9413      	str	r4, [sp, #76]	@ 0x4c
 800bcb4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bcb8:	f7f4 ff72 	bl	8000ba0 <__aeabi_d2iz>
 800bcbc:	4605      	mov	r5, r0
 800bcbe:	f7f4 fc55 	bl	800056c <__aeabi_i2d>
 800bcc2:	4602      	mov	r2, r0
 800bcc4:	460b      	mov	r3, r1
 800bcc6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bcca:	f7f4 fb01 	bl	80002d0 <__aeabi_dsub>
 800bcce:	4602      	mov	r2, r0
 800bcd0:	460b      	mov	r3, r1
 800bcd2:	3530      	adds	r5, #48	@ 0x30
 800bcd4:	f806 5b01 	strb.w	r5, [r6], #1
 800bcd8:	42a6      	cmp	r6, r4
 800bcda:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800bcde:	f04f 0200 	mov.w	r2, #0
 800bce2:	d124      	bne.n	800bd2e <_dtoa_r+0x62e>
 800bce4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800bce8:	4bae      	ldr	r3, [pc, #696]	@ (800bfa4 <_dtoa_r+0x8a4>)
 800bcea:	f7f4 faf3 	bl	80002d4 <__adddf3>
 800bcee:	4602      	mov	r2, r0
 800bcf0:	460b      	mov	r3, r1
 800bcf2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bcf6:	f7f4 ff33 	bl	8000b60 <__aeabi_dcmpgt>
 800bcfa:	2800      	cmp	r0, #0
 800bcfc:	d163      	bne.n	800bdc6 <_dtoa_r+0x6c6>
 800bcfe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800bd02:	2000      	movs	r0, #0
 800bd04:	49a7      	ldr	r1, [pc, #668]	@ (800bfa4 <_dtoa_r+0x8a4>)
 800bd06:	f7f4 fae3 	bl	80002d0 <__aeabi_dsub>
 800bd0a:	4602      	mov	r2, r0
 800bd0c:	460b      	mov	r3, r1
 800bd0e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bd12:	f7f4 ff07 	bl	8000b24 <__aeabi_dcmplt>
 800bd16:	2800      	cmp	r0, #0
 800bd18:	f43f af14 	beq.w	800bb44 <_dtoa_r+0x444>
 800bd1c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800bd1e:	1e73      	subs	r3, r6, #1
 800bd20:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bd22:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800bd26:	2b30      	cmp	r3, #48	@ 0x30
 800bd28:	d0f8      	beq.n	800bd1c <_dtoa_r+0x61c>
 800bd2a:	4647      	mov	r7, r8
 800bd2c:	e03b      	b.n	800bda6 <_dtoa_r+0x6a6>
 800bd2e:	4b9e      	ldr	r3, [pc, #632]	@ (800bfa8 <_dtoa_r+0x8a8>)
 800bd30:	f7f4 fc86 	bl	8000640 <__aeabi_dmul>
 800bd34:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800bd38:	e7bc      	b.n	800bcb4 <_dtoa_r+0x5b4>
 800bd3a:	4656      	mov	r6, sl
 800bd3c:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800bd40:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bd44:	4620      	mov	r0, r4
 800bd46:	4629      	mov	r1, r5
 800bd48:	f7f4 fda4 	bl	8000894 <__aeabi_ddiv>
 800bd4c:	f7f4 ff28 	bl	8000ba0 <__aeabi_d2iz>
 800bd50:	4680      	mov	r8, r0
 800bd52:	f7f4 fc0b 	bl	800056c <__aeabi_i2d>
 800bd56:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bd5a:	f7f4 fc71 	bl	8000640 <__aeabi_dmul>
 800bd5e:	4602      	mov	r2, r0
 800bd60:	460b      	mov	r3, r1
 800bd62:	4620      	mov	r0, r4
 800bd64:	4629      	mov	r1, r5
 800bd66:	f7f4 fab3 	bl	80002d0 <__aeabi_dsub>
 800bd6a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800bd6e:	9d08      	ldr	r5, [sp, #32]
 800bd70:	f806 4b01 	strb.w	r4, [r6], #1
 800bd74:	eba6 040a 	sub.w	r4, r6, sl
 800bd78:	42a5      	cmp	r5, r4
 800bd7a:	4602      	mov	r2, r0
 800bd7c:	460b      	mov	r3, r1
 800bd7e:	d133      	bne.n	800bde8 <_dtoa_r+0x6e8>
 800bd80:	f7f4 faa8 	bl	80002d4 <__adddf3>
 800bd84:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bd88:	4604      	mov	r4, r0
 800bd8a:	460d      	mov	r5, r1
 800bd8c:	f7f4 fee8 	bl	8000b60 <__aeabi_dcmpgt>
 800bd90:	b9c0      	cbnz	r0, 800bdc4 <_dtoa_r+0x6c4>
 800bd92:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bd96:	4620      	mov	r0, r4
 800bd98:	4629      	mov	r1, r5
 800bd9a:	f7f4 feb9 	bl	8000b10 <__aeabi_dcmpeq>
 800bd9e:	b110      	cbz	r0, 800bda6 <_dtoa_r+0x6a6>
 800bda0:	f018 0f01 	tst.w	r8, #1
 800bda4:	d10e      	bne.n	800bdc4 <_dtoa_r+0x6c4>
 800bda6:	4648      	mov	r0, r9
 800bda8:	9903      	ldr	r1, [sp, #12]
 800bdaa:	f000 fbbb 	bl	800c524 <_Bfree>
 800bdae:	2300      	movs	r3, #0
 800bdb0:	7033      	strb	r3, [r6, #0]
 800bdb2:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800bdb4:	3701      	adds	r7, #1
 800bdb6:	601f      	str	r7, [r3, #0]
 800bdb8:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800bdba:	2b00      	cmp	r3, #0
 800bdbc:	f000 824b 	beq.w	800c256 <_dtoa_r+0xb56>
 800bdc0:	601e      	str	r6, [r3, #0]
 800bdc2:	e248      	b.n	800c256 <_dtoa_r+0xb56>
 800bdc4:	46b8      	mov	r8, r7
 800bdc6:	4633      	mov	r3, r6
 800bdc8:	461e      	mov	r6, r3
 800bdca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bdce:	2a39      	cmp	r2, #57	@ 0x39
 800bdd0:	d106      	bne.n	800bde0 <_dtoa_r+0x6e0>
 800bdd2:	459a      	cmp	sl, r3
 800bdd4:	d1f8      	bne.n	800bdc8 <_dtoa_r+0x6c8>
 800bdd6:	2230      	movs	r2, #48	@ 0x30
 800bdd8:	f108 0801 	add.w	r8, r8, #1
 800bddc:	f88a 2000 	strb.w	r2, [sl]
 800bde0:	781a      	ldrb	r2, [r3, #0]
 800bde2:	3201      	adds	r2, #1
 800bde4:	701a      	strb	r2, [r3, #0]
 800bde6:	e7a0      	b.n	800bd2a <_dtoa_r+0x62a>
 800bde8:	2200      	movs	r2, #0
 800bdea:	4b6f      	ldr	r3, [pc, #444]	@ (800bfa8 <_dtoa_r+0x8a8>)
 800bdec:	f7f4 fc28 	bl	8000640 <__aeabi_dmul>
 800bdf0:	2200      	movs	r2, #0
 800bdf2:	2300      	movs	r3, #0
 800bdf4:	4604      	mov	r4, r0
 800bdf6:	460d      	mov	r5, r1
 800bdf8:	f7f4 fe8a 	bl	8000b10 <__aeabi_dcmpeq>
 800bdfc:	2800      	cmp	r0, #0
 800bdfe:	d09f      	beq.n	800bd40 <_dtoa_r+0x640>
 800be00:	e7d1      	b.n	800bda6 <_dtoa_r+0x6a6>
 800be02:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800be04:	2a00      	cmp	r2, #0
 800be06:	f000 80ea 	beq.w	800bfde <_dtoa_r+0x8de>
 800be0a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800be0c:	2a01      	cmp	r2, #1
 800be0e:	f300 80cd 	bgt.w	800bfac <_dtoa_r+0x8ac>
 800be12:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800be14:	2a00      	cmp	r2, #0
 800be16:	f000 80c1 	beq.w	800bf9c <_dtoa_r+0x89c>
 800be1a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800be1e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800be20:	9e04      	ldr	r6, [sp, #16]
 800be22:	9a04      	ldr	r2, [sp, #16]
 800be24:	2101      	movs	r1, #1
 800be26:	441a      	add	r2, r3
 800be28:	9204      	str	r2, [sp, #16]
 800be2a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800be2c:	4648      	mov	r0, r9
 800be2e:	441a      	add	r2, r3
 800be30:	9209      	str	r2, [sp, #36]	@ 0x24
 800be32:	f000 fc2b 	bl	800c68c <__i2b>
 800be36:	4605      	mov	r5, r0
 800be38:	b166      	cbz	r6, 800be54 <_dtoa_r+0x754>
 800be3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	dd09      	ble.n	800be54 <_dtoa_r+0x754>
 800be40:	42b3      	cmp	r3, r6
 800be42:	bfa8      	it	ge
 800be44:	4633      	movge	r3, r6
 800be46:	9a04      	ldr	r2, [sp, #16]
 800be48:	1af6      	subs	r6, r6, r3
 800be4a:	1ad2      	subs	r2, r2, r3
 800be4c:	9204      	str	r2, [sp, #16]
 800be4e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800be50:	1ad3      	subs	r3, r2, r3
 800be52:	9309      	str	r3, [sp, #36]	@ 0x24
 800be54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800be56:	b30b      	cbz	r3, 800be9c <_dtoa_r+0x79c>
 800be58:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	f000 80c6 	beq.w	800bfec <_dtoa_r+0x8ec>
 800be60:	2c00      	cmp	r4, #0
 800be62:	f000 80c0 	beq.w	800bfe6 <_dtoa_r+0x8e6>
 800be66:	4629      	mov	r1, r5
 800be68:	4622      	mov	r2, r4
 800be6a:	4648      	mov	r0, r9
 800be6c:	f000 fcc6 	bl	800c7fc <__pow5mult>
 800be70:	9a03      	ldr	r2, [sp, #12]
 800be72:	4601      	mov	r1, r0
 800be74:	4605      	mov	r5, r0
 800be76:	4648      	mov	r0, r9
 800be78:	f000 fc1e 	bl	800c6b8 <__multiply>
 800be7c:	9903      	ldr	r1, [sp, #12]
 800be7e:	4680      	mov	r8, r0
 800be80:	4648      	mov	r0, r9
 800be82:	f000 fb4f 	bl	800c524 <_Bfree>
 800be86:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800be88:	1b1b      	subs	r3, r3, r4
 800be8a:	930a      	str	r3, [sp, #40]	@ 0x28
 800be8c:	f000 80b1 	beq.w	800bff2 <_dtoa_r+0x8f2>
 800be90:	4641      	mov	r1, r8
 800be92:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800be94:	4648      	mov	r0, r9
 800be96:	f000 fcb1 	bl	800c7fc <__pow5mult>
 800be9a:	9003      	str	r0, [sp, #12]
 800be9c:	2101      	movs	r1, #1
 800be9e:	4648      	mov	r0, r9
 800bea0:	f000 fbf4 	bl	800c68c <__i2b>
 800bea4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bea6:	4604      	mov	r4, r0
 800bea8:	2b00      	cmp	r3, #0
 800beaa:	f000 81d8 	beq.w	800c25e <_dtoa_r+0xb5e>
 800beae:	461a      	mov	r2, r3
 800beb0:	4601      	mov	r1, r0
 800beb2:	4648      	mov	r0, r9
 800beb4:	f000 fca2 	bl	800c7fc <__pow5mult>
 800beb8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800beba:	4604      	mov	r4, r0
 800bebc:	2b01      	cmp	r3, #1
 800bebe:	f300 809f 	bgt.w	800c000 <_dtoa_r+0x900>
 800bec2:	9b06      	ldr	r3, [sp, #24]
 800bec4:	2b00      	cmp	r3, #0
 800bec6:	f040 8097 	bne.w	800bff8 <_dtoa_r+0x8f8>
 800beca:	9b07      	ldr	r3, [sp, #28]
 800becc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bed0:	2b00      	cmp	r3, #0
 800bed2:	f040 8093 	bne.w	800bffc <_dtoa_r+0x8fc>
 800bed6:	9b07      	ldr	r3, [sp, #28]
 800bed8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bedc:	0d1b      	lsrs	r3, r3, #20
 800bede:	051b      	lsls	r3, r3, #20
 800bee0:	b133      	cbz	r3, 800bef0 <_dtoa_r+0x7f0>
 800bee2:	9b04      	ldr	r3, [sp, #16]
 800bee4:	3301      	adds	r3, #1
 800bee6:	9304      	str	r3, [sp, #16]
 800bee8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800beea:	3301      	adds	r3, #1
 800beec:	9309      	str	r3, [sp, #36]	@ 0x24
 800beee:	2301      	movs	r3, #1
 800bef0:	930a      	str	r3, [sp, #40]	@ 0x28
 800bef2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bef4:	2b00      	cmp	r3, #0
 800bef6:	f000 81b8 	beq.w	800c26a <_dtoa_r+0xb6a>
 800befa:	6923      	ldr	r3, [r4, #16]
 800befc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bf00:	6918      	ldr	r0, [r3, #16]
 800bf02:	f000 fb77 	bl	800c5f4 <__hi0bits>
 800bf06:	f1c0 0020 	rsb	r0, r0, #32
 800bf0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf0c:	4418      	add	r0, r3
 800bf0e:	f010 001f 	ands.w	r0, r0, #31
 800bf12:	f000 8082 	beq.w	800c01a <_dtoa_r+0x91a>
 800bf16:	f1c0 0320 	rsb	r3, r0, #32
 800bf1a:	2b04      	cmp	r3, #4
 800bf1c:	dd73      	ble.n	800c006 <_dtoa_r+0x906>
 800bf1e:	9b04      	ldr	r3, [sp, #16]
 800bf20:	f1c0 001c 	rsb	r0, r0, #28
 800bf24:	4403      	add	r3, r0
 800bf26:	9304      	str	r3, [sp, #16]
 800bf28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf2a:	4406      	add	r6, r0
 800bf2c:	4403      	add	r3, r0
 800bf2e:	9309      	str	r3, [sp, #36]	@ 0x24
 800bf30:	9b04      	ldr	r3, [sp, #16]
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	dd05      	ble.n	800bf42 <_dtoa_r+0x842>
 800bf36:	461a      	mov	r2, r3
 800bf38:	4648      	mov	r0, r9
 800bf3a:	9903      	ldr	r1, [sp, #12]
 800bf3c:	f000 fcb8 	bl	800c8b0 <__lshift>
 800bf40:	9003      	str	r0, [sp, #12]
 800bf42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	dd05      	ble.n	800bf54 <_dtoa_r+0x854>
 800bf48:	4621      	mov	r1, r4
 800bf4a:	461a      	mov	r2, r3
 800bf4c:	4648      	mov	r0, r9
 800bf4e:	f000 fcaf 	bl	800c8b0 <__lshift>
 800bf52:	4604      	mov	r4, r0
 800bf54:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	d061      	beq.n	800c01e <_dtoa_r+0x91e>
 800bf5a:	4621      	mov	r1, r4
 800bf5c:	9803      	ldr	r0, [sp, #12]
 800bf5e:	f000 fd13 	bl	800c988 <__mcmp>
 800bf62:	2800      	cmp	r0, #0
 800bf64:	da5b      	bge.n	800c01e <_dtoa_r+0x91e>
 800bf66:	2300      	movs	r3, #0
 800bf68:	220a      	movs	r2, #10
 800bf6a:	4648      	mov	r0, r9
 800bf6c:	9903      	ldr	r1, [sp, #12]
 800bf6e:	f000 fafb 	bl	800c568 <__multadd>
 800bf72:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bf74:	f107 38ff 	add.w	r8, r7, #4294967295
 800bf78:	9003      	str	r0, [sp, #12]
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	f000 8177 	beq.w	800c26e <_dtoa_r+0xb6e>
 800bf80:	4629      	mov	r1, r5
 800bf82:	2300      	movs	r3, #0
 800bf84:	220a      	movs	r2, #10
 800bf86:	4648      	mov	r0, r9
 800bf88:	f000 faee 	bl	800c568 <__multadd>
 800bf8c:	f1bb 0f00 	cmp.w	fp, #0
 800bf90:	4605      	mov	r5, r0
 800bf92:	dc6f      	bgt.n	800c074 <_dtoa_r+0x974>
 800bf94:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800bf96:	2b02      	cmp	r3, #2
 800bf98:	dc49      	bgt.n	800c02e <_dtoa_r+0x92e>
 800bf9a:	e06b      	b.n	800c074 <_dtoa_r+0x974>
 800bf9c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800bf9e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800bfa2:	e73c      	b.n	800be1e <_dtoa_r+0x71e>
 800bfa4:	3fe00000 	.word	0x3fe00000
 800bfa8:	40240000 	.word	0x40240000
 800bfac:	9b08      	ldr	r3, [sp, #32]
 800bfae:	1e5c      	subs	r4, r3, #1
 800bfb0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bfb2:	42a3      	cmp	r3, r4
 800bfb4:	db09      	blt.n	800bfca <_dtoa_r+0x8ca>
 800bfb6:	1b1c      	subs	r4, r3, r4
 800bfb8:	9b08      	ldr	r3, [sp, #32]
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	f6bf af30 	bge.w	800be20 <_dtoa_r+0x720>
 800bfc0:	9b04      	ldr	r3, [sp, #16]
 800bfc2:	9a08      	ldr	r2, [sp, #32]
 800bfc4:	1a9e      	subs	r6, r3, r2
 800bfc6:	2300      	movs	r3, #0
 800bfc8:	e72b      	b.n	800be22 <_dtoa_r+0x722>
 800bfca:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bfcc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bfce:	1ae3      	subs	r3, r4, r3
 800bfd0:	441a      	add	r2, r3
 800bfd2:	940a      	str	r4, [sp, #40]	@ 0x28
 800bfd4:	9e04      	ldr	r6, [sp, #16]
 800bfd6:	2400      	movs	r4, #0
 800bfd8:	9b08      	ldr	r3, [sp, #32]
 800bfda:	920e      	str	r2, [sp, #56]	@ 0x38
 800bfdc:	e721      	b.n	800be22 <_dtoa_r+0x722>
 800bfde:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800bfe0:	9e04      	ldr	r6, [sp, #16]
 800bfe2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800bfe4:	e728      	b.n	800be38 <_dtoa_r+0x738>
 800bfe6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800bfea:	e751      	b.n	800be90 <_dtoa_r+0x790>
 800bfec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bfee:	9903      	ldr	r1, [sp, #12]
 800bff0:	e750      	b.n	800be94 <_dtoa_r+0x794>
 800bff2:	f8cd 800c 	str.w	r8, [sp, #12]
 800bff6:	e751      	b.n	800be9c <_dtoa_r+0x79c>
 800bff8:	2300      	movs	r3, #0
 800bffa:	e779      	b.n	800bef0 <_dtoa_r+0x7f0>
 800bffc:	9b06      	ldr	r3, [sp, #24]
 800bffe:	e777      	b.n	800bef0 <_dtoa_r+0x7f0>
 800c000:	2300      	movs	r3, #0
 800c002:	930a      	str	r3, [sp, #40]	@ 0x28
 800c004:	e779      	b.n	800befa <_dtoa_r+0x7fa>
 800c006:	d093      	beq.n	800bf30 <_dtoa_r+0x830>
 800c008:	9a04      	ldr	r2, [sp, #16]
 800c00a:	331c      	adds	r3, #28
 800c00c:	441a      	add	r2, r3
 800c00e:	9204      	str	r2, [sp, #16]
 800c010:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c012:	441e      	add	r6, r3
 800c014:	441a      	add	r2, r3
 800c016:	9209      	str	r2, [sp, #36]	@ 0x24
 800c018:	e78a      	b.n	800bf30 <_dtoa_r+0x830>
 800c01a:	4603      	mov	r3, r0
 800c01c:	e7f4      	b.n	800c008 <_dtoa_r+0x908>
 800c01e:	9b08      	ldr	r3, [sp, #32]
 800c020:	46b8      	mov	r8, r7
 800c022:	2b00      	cmp	r3, #0
 800c024:	dc20      	bgt.n	800c068 <_dtoa_r+0x968>
 800c026:	469b      	mov	fp, r3
 800c028:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c02a:	2b02      	cmp	r3, #2
 800c02c:	dd1e      	ble.n	800c06c <_dtoa_r+0x96c>
 800c02e:	f1bb 0f00 	cmp.w	fp, #0
 800c032:	f47f adb1 	bne.w	800bb98 <_dtoa_r+0x498>
 800c036:	4621      	mov	r1, r4
 800c038:	465b      	mov	r3, fp
 800c03a:	2205      	movs	r2, #5
 800c03c:	4648      	mov	r0, r9
 800c03e:	f000 fa93 	bl	800c568 <__multadd>
 800c042:	4601      	mov	r1, r0
 800c044:	4604      	mov	r4, r0
 800c046:	9803      	ldr	r0, [sp, #12]
 800c048:	f000 fc9e 	bl	800c988 <__mcmp>
 800c04c:	2800      	cmp	r0, #0
 800c04e:	f77f ada3 	ble.w	800bb98 <_dtoa_r+0x498>
 800c052:	4656      	mov	r6, sl
 800c054:	2331      	movs	r3, #49	@ 0x31
 800c056:	f108 0801 	add.w	r8, r8, #1
 800c05a:	f806 3b01 	strb.w	r3, [r6], #1
 800c05e:	e59f      	b.n	800bba0 <_dtoa_r+0x4a0>
 800c060:	46b8      	mov	r8, r7
 800c062:	9c08      	ldr	r4, [sp, #32]
 800c064:	4625      	mov	r5, r4
 800c066:	e7f4      	b.n	800c052 <_dtoa_r+0x952>
 800c068:	f8dd b020 	ldr.w	fp, [sp, #32]
 800c06c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c06e:	2b00      	cmp	r3, #0
 800c070:	f000 8101 	beq.w	800c276 <_dtoa_r+0xb76>
 800c074:	2e00      	cmp	r6, #0
 800c076:	dd05      	ble.n	800c084 <_dtoa_r+0x984>
 800c078:	4629      	mov	r1, r5
 800c07a:	4632      	mov	r2, r6
 800c07c:	4648      	mov	r0, r9
 800c07e:	f000 fc17 	bl	800c8b0 <__lshift>
 800c082:	4605      	mov	r5, r0
 800c084:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c086:	2b00      	cmp	r3, #0
 800c088:	d05c      	beq.n	800c144 <_dtoa_r+0xa44>
 800c08a:	4648      	mov	r0, r9
 800c08c:	6869      	ldr	r1, [r5, #4]
 800c08e:	f000 fa09 	bl	800c4a4 <_Balloc>
 800c092:	4606      	mov	r6, r0
 800c094:	b928      	cbnz	r0, 800c0a2 <_dtoa_r+0x9a2>
 800c096:	4602      	mov	r2, r0
 800c098:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c09c:	4b80      	ldr	r3, [pc, #512]	@ (800c2a0 <_dtoa_r+0xba0>)
 800c09e:	f7ff bb43 	b.w	800b728 <_dtoa_r+0x28>
 800c0a2:	692a      	ldr	r2, [r5, #16]
 800c0a4:	f105 010c 	add.w	r1, r5, #12
 800c0a8:	3202      	adds	r2, #2
 800c0aa:	0092      	lsls	r2, r2, #2
 800c0ac:	300c      	adds	r0, #12
 800c0ae:	f7ff fa90 	bl	800b5d2 <memcpy>
 800c0b2:	2201      	movs	r2, #1
 800c0b4:	4631      	mov	r1, r6
 800c0b6:	4648      	mov	r0, r9
 800c0b8:	f000 fbfa 	bl	800c8b0 <__lshift>
 800c0bc:	462f      	mov	r7, r5
 800c0be:	4605      	mov	r5, r0
 800c0c0:	f10a 0301 	add.w	r3, sl, #1
 800c0c4:	9304      	str	r3, [sp, #16]
 800c0c6:	eb0a 030b 	add.w	r3, sl, fp
 800c0ca:	930a      	str	r3, [sp, #40]	@ 0x28
 800c0cc:	9b06      	ldr	r3, [sp, #24]
 800c0ce:	f003 0301 	and.w	r3, r3, #1
 800c0d2:	9309      	str	r3, [sp, #36]	@ 0x24
 800c0d4:	9b04      	ldr	r3, [sp, #16]
 800c0d6:	4621      	mov	r1, r4
 800c0d8:	9803      	ldr	r0, [sp, #12]
 800c0da:	f103 3bff 	add.w	fp, r3, #4294967295
 800c0de:	f7ff fa86 	bl	800b5ee <quorem>
 800c0e2:	4603      	mov	r3, r0
 800c0e4:	4639      	mov	r1, r7
 800c0e6:	3330      	adds	r3, #48	@ 0x30
 800c0e8:	9006      	str	r0, [sp, #24]
 800c0ea:	9803      	ldr	r0, [sp, #12]
 800c0ec:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c0ee:	f000 fc4b 	bl	800c988 <__mcmp>
 800c0f2:	462a      	mov	r2, r5
 800c0f4:	9008      	str	r0, [sp, #32]
 800c0f6:	4621      	mov	r1, r4
 800c0f8:	4648      	mov	r0, r9
 800c0fa:	f000 fc61 	bl	800c9c0 <__mdiff>
 800c0fe:	68c2      	ldr	r2, [r0, #12]
 800c100:	4606      	mov	r6, r0
 800c102:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c104:	bb02      	cbnz	r2, 800c148 <_dtoa_r+0xa48>
 800c106:	4601      	mov	r1, r0
 800c108:	9803      	ldr	r0, [sp, #12]
 800c10a:	f000 fc3d 	bl	800c988 <__mcmp>
 800c10e:	4602      	mov	r2, r0
 800c110:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c112:	4631      	mov	r1, r6
 800c114:	4648      	mov	r0, r9
 800c116:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800c11a:	f000 fa03 	bl	800c524 <_Bfree>
 800c11e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c120:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c122:	9e04      	ldr	r6, [sp, #16]
 800c124:	ea42 0103 	orr.w	r1, r2, r3
 800c128:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c12a:	4319      	orrs	r1, r3
 800c12c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c12e:	d10d      	bne.n	800c14c <_dtoa_r+0xa4c>
 800c130:	2b39      	cmp	r3, #57	@ 0x39
 800c132:	d027      	beq.n	800c184 <_dtoa_r+0xa84>
 800c134:	9a08      	ldr	r2, [sp, #32]
 800c136:	2a00      	cmp	r2, #0
 800c138:	dd01      	ble.n	800c13e <_dtoa_r+0xa3e>
 800c13a:	9b06      	ldr	r3, [sp, #24]
 800c13c:	3331      	adds	r3, #49	@ 0x31
 800c13e:	f88b 3000 	strb.w	r3, [fp]
 800c142:	e52e      	b.n	800bba2 <_dtoa_r+0x4a2>
 800c144:	4628      	mov	r0, r5
 800c146:	e7b9      	b.n	800c0bc <_dtoa_r+0x9bc>
 800c148:	2201      	movs	r2, #1
 800c14a:	e7e2      	b.n	800c112 <_dtoa_r+0xa12>
 800c14c:	9908      	ldr	r1, [sp, #32]
 800c14e:	2900      	cmp	r1, #0
 800c150:	db04      	blt.n	800c15c <_dtoa_r+0xa5c>
 800c152:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800c154:	4301      	orrs	r1, r0
 800c156:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c158:	4301      	orrs	r1, r0
 800c15a:	d120      	bne.n	800c19e <_dtoa_r+0xa9e>
 800c15c:	2a00      	cmp	r2, #0
 800c15e:	ddee      	ble.n	800c13e <_dtoa_r+0xa3e>
 800c160:	2201      	movs	r2, #1
 800c162:	9903      	ldr	r1, [sp, #12]
 800c164:	4648      	mov	r0, r9
 800c166:	9304      	str	r3, [sp, #16]
 800c168:	f000 fba2 	bl	800c8b0 <__lshift>
 800c16c:	4621      	mov	r1, r4
 800c16e:	9003      	str	r0, [sp, #12]
 800c170:	f000 fc0a 	bl	800c988 <__mcmp>
 800c174:	2800      	cmp	r0, #0
 800c176:	9b04      	ldr	r3, [sp, #16]
 800c178:	dc02      	bgt.n	800c180 <_dtoa_r+0xa80>
 800c17a:	d1e0      	bne.n	800c13e <_dtoa_r+0xa3e>
 800c17c:	07da      	lsls	r2, r3, #31
 800c17e:	d5de      	bpl.n	800c13e <_dtoa_r+0xa3e>
 800c180:	2b39      	cmp	r3, #57	@ 0x39
 800c182:	d1da      	bne.n	800c13a <_dtoa_r+0xa3a>
 800c184:	2339      	movs	r3, #57	@ 0x39
 800c186:	f88b 3000 	strb.w	r3, [fp]
 800c18a:	4633      	mov	r3, r6
 800c18c:	461e      	mov	r6, r3
 800c18e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c192:	3b01      	subs	r3, #1
 800c194:	2a39      	cmp	r2, #57	@ 0x39
 800c196:	d04e      	beq.n	800c236 <_dtoa_r+0xb36>
 800c198:	3201      	adds	r2, #1
 800c19a:	701a      	strb	r2, [r3, #0]
 800c19c:	e501      	b.n	800bba2 <_dtoa_r+0x4a2>
 800c19e:	2a00      	cmp	r2, #0
 800c1a0:	dd03      	ble.n	800c1aa <_dtoa_r+0xaaa>
 800c1a2:	2b39      	cmp	r3, #57	@ 0x39
 800c1a4:	d0ee      	beq.n	800c184 <_dtoa_r+0xa84>
 800c1a6:	3301      	adds	r3, #1
 800c1a8:	e7c9      	b.n	800c13e <_dtoa_r+0xa3e>
 800c1aa:	9a04      	ldr	r2, [sp, #16]
 800c1ac:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c1ae:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c1b2:	428a      	cmp	r2, r1
 800c1b4:	d028      	beq.n	800c208 <_dtoa_r+0xb08>
 800c1b6:	2300      	movs	r3, #0
 800c1b8:	220a      	movs	r2, #10
 800c1ba:	9903      	ldr	r1, [sp, #12]
 800c1bc:	4648      	mov	r0, r9
 800c1be:	f000 f9d3 	bl	800c568 <__multadd>
 800c1c2:	42af      	cmp	r7, r5
 800c1c4:	9003      	str	r0, [sp, #12]
 800c1c6:	f04f 0300 	mov.w	r3, #0
 800c1ca:	f04f 020a 	mov.w	r2, #10
 800c1ce:	4639      	mov	r1, r7
 800c1d0:	4648      	mov	r0, r9
 800c1d2:	d107      	bne.n	800c1e4 <_dtoa_r+0xae4>
 800c1d4:	f000 f9c8 	bl	800c568 <__multadd>
 800c1d8:	4607      	mov	r7, r0
 800c1da:	4605      	mov	r5, r0
 800c1dc:	9b04      	ldr	r3, [sp, #16]
 800c1de:	3301      	adds	r3, #1
 800c1e0:	9304      	str	r3, [sp, #16]
 800c1e2:	e777      	b.n	800c0d4 <_dtoa_r+0x9d4>
 800c1e4:	f000 f9c0 	bl	800c568 <__multadd>
 800c1e8:	4629      	mov	r1, r5
 800c1ea:	4607      	mov	r7, r0
 800c1ec:	2300      	movs	r3, #0
 800c1ee:	220a      	movs	r2, #10
 800c1f0:	4648      	mov	r0, r9
 800c1f2:	f000 f9b9 	bl	800c568 <__multadd>
 800c1f6:	4605      	mov	r5, r0
 800c1f8:	e7f0      	b.n	800c1dc <_dtoa_r+0xadc>
 800c1fa:	f1bb 0f00 	cmp.w	fp, #0
 800c1fe:	bfcc      	ite	gt
 800c200:	465e      	movgt	r6, fp
 800c202:	2601      	movle	r6, #1
 800c204:	2700      	movs	r7, #0
 800c206:	4456      	add	r6, sl
 800c208:	2201      	movs	r2, #1
 800c20a:	9903      	ldr	r1, [sp, #12]
 800c20c:	4648      	mov	r0, r9
 800c20e:	9304      	str	r3, [sp, #16]
 800c210:	f000 fb4e 	bl	800c8b0 <__lshift>
 800c214:	4621      	mov	r1, r4
 800c216:	9003      	str	r0, [sp, #12]
 800c218:	f000 fbb6 	bl	800c988 <__mcmp>
 800c21c:	2800      	cmp	r0, #0
 800c21e:	dcb4      	bgt.n	800c18a <_dtoa_r+0xa8a>
 800c220:	d102      	bne.n	800c228 <_dtoa_r+0xb28>
 800c222:	9b04      	ldr	r3, [sp, #16]
 800c224:	07db      	lsls	r3, r3, #31
 800c226:	d4b0      	bmi.n	800c18a <_dtoa_r+0xa8a>
 800c228:	4633      	mov	r3, r6
 800c22a:	461e      	mov	r6, r3
 800c22c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c230:	2a30      	cmp	r2, #48	@ 0x30
 800c232:	d0fa      	beq.n	800c22a <_dtoa_r+0xb2a>
 800c234:	e4b5      	b.n	800bba2 <_dtoa_r+0x4a2>
 800c236:	459a      	cmp	sl, r3
 800c238:	d1a8      	bne.n	800c18c <_dtoa_r+0xa8c>
 800c23a:	2331      	movs	r3, #49	@ 0x31
 800c23c:	f108 0801 	add.w	r8, r8, #1
 800c240:	f88a 3000 	strb.w	r3, [sl]
 800c244:	e4ad      	b.n	800bba2 <_dtoa_r+0x4a2>
 800c246:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800c248:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800c2a4 <_dtoa_r+0xba4>
 800c24c:	b11b      	cbz	r3, 800c256 <_dtoa_r+0xb56>
 800c24e:	f10a 0308 	add.w	r3, sl, #8
 800c252:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800c254:	6013      	str	r3, [r2, #0]
 800c256:	4650      	mov	r0, sl
 800c258:	b017      	add	sp, #92	@ 0x5c
 800c25a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c25e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c260:	2b01      	cmp	r3, #1
 800c262:	f77f ae2e 	ble.w	800bec2 <_dtoa_r+0x7c2>
 800c266:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c268:	930a      	str	r3, [sp, #40]	@ 0x28
 800c26a:	2001      	movs	r0, #1
 800c26c:	e64d      	b.n	800bf0a <_dtoa_r+0x80a>
 800c26e:	f1bb 0f00 	cmp.w	fp, #0
 800c272:	f77f aed9 	ble.w	800c028 <_dtoa_r+0x928>
 800c276:	4656      	mov	r6, sl
 800c278:	4621      	mov	r1, r4
 800c27a:	9803      	ldr	r0, [sp, #12]
 800c27c:	f7ff f9b7 	bl	800b5ee <quorem>
 800c280:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800c284:	f806 3b01 	strb.w	r3, [r6], #1
 800c288:	eba6 020a 	sub.w	r2, r6, sl
 800c28c:	4593      	cmp	fp, r2
 800c28e:	ddb4      	ble.n	800c1fa <_dtoa_r+0xafa>
 800c290:	2300      	movs	r3, #0
 800c292:	220a      	movs	r2, #10
 800c294:	4648      	mov	r0, r9
 800c296:	9903      	ldr	r1, [sp, #12]
 800c298:	f000 f966 	bl	800c568 <__multadd>
 800c29c:	9003      	str	r0, [sp, #12]
 800c29e:	e7eb      	b.n	800c278 <_dtoa_r+0xb78>
 800c2a0:	0800d81e 	.word	0x0800d81e
 800c2a4:	0800d7a2 	.word	0x0800d7a2

0800c2a8 <_free_r>:
 800c2a8:	b538      	push	{r3, r4, r5, lr}
 800c2aa:	4605      	mov	r5, r0
 800c2ac:	2900      	cmp	r1, #0
 800c2ae:	d040      	beq.n	800c332 <_free_r+0x8a>
 800c2b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c2b4:	1f0c      	subs	r4, r1, #4
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	bfb8      	it	lt
 800c2ba:	18e4      	addlt	r4, r4, r3
 800c2bc:	f000 f8e6 	bl	800c48c <__malloc_lock>
 800c2c0:	4a1c      	ldr	r2, [pc, #112]	@ (800c334 <_free_r+0x8c>)
 800c2c2:	6813      	ldr	r3, [r2, #0]
 800c2c4:	b933      	cbnz	r3, 800c2d4 <_free_r+0x2c>
 800c2c6:	6063      	str	r3, [r4, #4]
 800c2c8:	6014      	str	r4, [r2, #0]
 800c2ca:	4628      	mov	r0, r5
 800c2cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c2d0:	f000 b8e2 	b.w	800c498 <__malloc_unlock>
 800c2d4:	42a3      	cmp	r3, r4
 800c2d6:	d908      	bls.n	800c2ea <_free_r+0x42>
 800c2d8:	6820      	ldr	r0, [r4, #0]
 800c2da:	1821      	adds	r1, r4, r0
 800c2dc:	428b      	cmp	r3, r1
 800c2de:	bf01      	itttt	eq
 800c2e0:	6819      	ldreq	r1, [r3, #0]
 800c2e2:	685b      	ldreq	r3, [r3, #4]
 800c2e4:	1809      	addeq	r1, r1, r0
 800c2e6:	6021      	streq	r1, [r4, #0]
 800c2e8:	e7ed      	b.n	800c2c6 <_free_r+0x1e>
 800c2ea:	461a      	mov	r2, r3
 800c2ec:	685b      	ldr	r3, [r3, #4]
 800c2ee:	b10b      	cbz	r3, 800c2f4 <_free_r+0x4c>
 800c2f0:	42a3      	cmp	r3, r4
 800c2f2:	d9fa      	bls.n	800c2ea <_free_r+0x42>
 800c2f4:	6811      	ldr	r1, [r2, #0]
 800c2f6:	1850      	adds	r0, r2, r1
 800c2f8:	42a0      	cmp	r0, r4
 800c2fa:	d10b      	bne.n	800c314 <_free_r+0x6c>
 800c2fc:	6820      	ldr	r0, [r4, #0]
 800c2fe:	4401      	add	r1, r0
 800c300:	1850      	adds	r0, r2, r1
 800c302:	4283      	cmp	r3, r0
 800c304:	6011      	str	r1, [r2, #0]
 800c306:	d1e0      	bne.n	800c2ca <_free_r+0x22>
 800c308:	6818      	ldr	r0, [r3, #0]
 800c30a:	685b      	ldr	r3, [r3, #4]
 800c30c:	4408      	add	r0, r1
 800c30e:	6010      	str	r0, [r2, #0]
 800c310:	6053      	str	r3, [r2, #4]
 800c312:	e7da      	b.n	800c2ca <_free_r+0x22>
 800c314:	d902      	bls.n	800c31c <_free_r+0x74>
 800c316:	230c      	movs	r3, #12
 800c318:	602b      	str	r3, [r5, #0]
 800c31a:	e7d6      	b.n	800c2ca <_free_r+0x22>
 800c31c:	6820      	ldr	r0, [r4, #0]
 800c31e:	1821      	adds	r1, r4, r0
 800c320:	428b      	cmp	r3, r1
 800c322:	bf01      	itttt	eq
 800c324:	6819      	ldreq	r1, [r3, #0]
 800c326:	685b      	ldreq	r3, [r3, #4]
 800c328:	1809      	addeq	r1, r1, r0
 800c32a:	6021      	streq	r1, [r4, #0]
 800c32c:	6063      	str	r3, [r4, #4]
 800c32e:	6054      	str	r4, [r2, #4]
 800c330:	e7cb      	b.n	800c2ca <_free_r+0x22>
 800c332:	bd38      	pop	{r3, r4, r5, pc}
 800c334:	20003ac4 	.word	0x20003ac4

0800c338 <malloc>:
 800c338:	4b02      	ldr	r3, [pc, #8]	@ (800c344 <malloc+0xc>)
 800c33a:	4601      	mov	r1, r0
 800c33c:	6818      	ldr	r0, [r3, #0]
 800c33e:	f000 b825 	b.w	800c38c <_malloc_r>
 800c342:	bf00      	nop
 800c344:	20000028 	.word	0x20000028

0800c348 <sbrk_aligned>:
 800c348:	b570      	push	{r4, r5, r6, lr}
 800c34a:	4e0f      	ldr	r6, [pc, #60]	@ (800c388 <sbrk_aligned+0x40>)
 800c34c:	460c      	mov	r4, r1
 800c34e:	6831      	ldr	r1, [r6, #0]
 800c350:	4605      	mov	r5, r0
 800c352:	b911      	cbnz	r1, 800c35a <sbrk_aligned+0x12>
 800c354:	f000 fe3a 	bl	800cfcc <_sbrk_r>
 800c358:	6030      	str	r0, [r6, #0]
 800c35a:	4621      	mov	r1, r4
 800c35c:	4628      	mov	r0, r5
 800c35e:	f000 fe35 	bl	800cfcc <_sbrk_r>
 800c362:	1c43      	adds	r3, r0, #1
 800c364:	d103      	bne.n	800c36e <sbrk_aligned+0x26>
 800c366:	f04f 34ff 	mov.w	r4, #4294967295
 800c36a:	4620      	mov	r0, r4
 800c36c:	bd70      	pop	{r4, r5, r6, pc}
 800c36e:	1cc4      	adds	r4, r0, #3
 800c370:	f024 0403 	bic.w	r4, r4, #3
 800c374:	42a0      	cmp	r0, r4
 800c376:	d0f8      	beq.n	800c36a <sbrk_aligned+0x22>
 800c378:	1a21      	subs	r1, r4, r0
 800c37a:	4628      	mov	r0, r5
 800c37c:	f000 fe26 	bl	800cfcc <_sbrk_r>
 800c380:	3001      	adds	r0, #1
 800c382:	d1f2      	bne.n	800c36a <sbrk_aligned+0x22>
 800c384:	e7ef      	b.n	800c366 <sbrk_aligned+0x1e>
 800c386:	bf00      	nop
 800c388:	20003ac0 	.word	0x20003ac0

0800c38c <_malloc_r>:
 800c38c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c390:	1ccd      	adds	r5, r1, #3
 800c392:	f025 0503 	bic.w	r5, r5, #3
 800c396:	3508      	adds	r5, #8
 800c398:	2d0c      	cmp	r5, #12
 800c39a:	bf38      	it	cc
 800c39c:	250c      	movcc	r5, #12
 800c39e:	2d00      	cmp	r5, #0
 800c3a0:	4606      	mov	r6, r0
 800c3a2:	db01      	blt.n	800c3a8 <_malloc_r+0x1c>
 800c3a4:	42a9      	cmp	r1, r5
 800c3a6:	d904      	bls.n	800c3b2 <_malloc_r+0x26>
 800c3a8:	230c      	movs	r3, #12
 800c3aa:	6033      	str	r3, [r6, #0]
 800c3ac:	2000      	movs	r0, #0
 800c3ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c3b2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c488 <_malloc_r+0xfc>
 800c3b6:	f000 f869 	bl	800c48c <__malloc_lock>
 800c3ba:	f8d8 3000 	ldr.w	r3, [r8]
 800c3be:	461c      	mov	r4, r3
 800c3c0:	bb44      	cbnz	r4, 800c414 <_malloc_r+0x88>
 800c3c2:	4629      	mov	r1, r5
 800c3c4:	4630      	mov	r0, r6
 800c3c6:	f7ff ffbf 	bl	800c348 <sbrk_aligned>
 800c3ca:	1c43      	adds	r3, r0, #1
 800c3cc:	4604      	mov	r4, r0
 800c3ce:	d158      	bne.n	800c482 <_malloc_r+0xf6>
 800c3d0:	f8d8 4000 	ldr.w	r4, [r8]
 800c3d4:	4627      	mov	r7, r4
 800c3d6:	2f00      	cmp	r7, #0
 800c3d8:	d143      	bne.n	800c462 <_malloc_r+0xd6>
 800c3da:	2c00      	cmp	r4, #0
 800c3dc:	d04b      	beq.n	800c476 <_malloc_r+0xea>
 800c3de:	6823      	ldr	r3, [r4, #0]
 800c3e0:	4639      	mov	r1, r7
 800c3e2:	4630      	mov	r0, r6
 800c3e4:	eb04 0903 	add.w	r9, r4, r3
 800c3e8:	f000 fdf0 	bl	800cfcc <_sbrk_r>
 800c3ec:	4581      	cmp	r9, r0
 800c3ee:	d142      	bne.n	800c476 <_malloc_r+0xea>
 800c3f0:	6821      	ldr	r1, [r4, #0]
 800c3f2:	4630      	mov	r0, r6
 800c3f4:	1a6d      	subs	r5, r5, r1
 800c3f6:	4629      	mov	r1, r5
 800c3f8:	f7ff ffa6 	bl	800c348 <sbrk_aligned>
 800c3fc:	3001      	adds	r0, #1
 800c3fe:	d03a      	beq.n	800c476 <_malloc_r+0xea>
 800c400:	6823      	ldr	r3, [r4, #0]
 800c402:	442b      	add	r3, r5
 800c404:	6023      	str	r3, [r4, #0]
 800c406:	f8d8 3000 	ldr.w	r3, [r8]
 800c40a:	685a      	ldr	r2, [r3, #4]
 800c40c:	bb62      	cbnz	r2, 800c468 <_malloc_r+0xdc>
 800c40e:	f8c8 7000 	str.w	r7, [r8]
 800c412:	e00f      	b.n	800c434 <_malloc_r+0xa8>
 800c414:	6822      	ldr	r2, [r4, #0]
 800c416:	1b52      	subs	r2, r2, r5
 800c418:	d420      	bmi.n	800c45c <_malloc_r+0xd0>
 800c41a:	2a0b      	cmp	r2, #11
 800c41c:	d917      	bls.n	800c44e <_malloc_r+0xc2>
 800c41e:	1961      	adds	r1, r4, r5
 800c420:	42a3      	cmp	r3, r4
 800c422:	6025      	str	r5, [r4, #0]
 800c424:	bf18      	it	ne
 800c426:	6059      	strne	r1, [r3, #4]
 800c428:	6863      	ldr	r3, [r4, #4]
 800c42a:	bf08      	it	eq
 800c42c:	f8c8 1000 	streq.w	r1, [r8]
 800c430:	5162      	str	r2, [r4, r5]
 800c432:	604b      	str	r3, [r1, #4]
 800c434:	4630      	mov	r0, r6
 800c436:	f000 f82f 	bl	800c498 <__malloc_unlock>
 800c43a:	f104 000b 	add.w	r0, r4, #11
 800c43e:	1d23      	adds	r3, r4, #4
 800c440:	f020 0007 	bic.w	r0, r0, #7
 800c444:	1ac2      	subs	r2, r0, r3
 800c446:	bf1c      	itt	ne
 800c448:	1a1b      	subne	r3, r3, r0
 800c44a:	50a3      	strne	r3, [r4, r2]
 800c44c:	e7af      	b.n	800c3ae <_malloc_r+0x22>
 800c44e:	6862      	ldr	r2, [r4, #4]
 800c450:	42a3      	cmp	r3, r4
 800c452:	bf0c      	ite	eq
 800c454:	f8c8 2000 	streq.w	r2, [r8]
 800c458:	605a      	strne	r2, [r3, #4]
 800c45a:	e7eb      	b.n	800c434 <_malloc_r+0xa8>
 800c45c:	4623      	mov	r3, r4
 800c45e:	6864      	ldr	r4, [r4, #4]
 800c460:	e7ae      	b.n	800c3c0 <_malloc_r+0x34>
 800c462:	463c      	mov	r4, r7
 800c464:	687f      	ldr	r7, [r7, #4]
 800c466:	e7b6      	b.n	800c3d6 <_malloc_r+0x4a>
 800c468:	461a      	mov	r2, r3
 800c46a:	685b      	ldr	r3, [r3, #4]
 800c46c:	42a3      	cmp	r3, r4
 800c46e:	d1fb      	bne.n	800c468 <_malloc_r+0xdc>
 800c470:	2300      	movs	r3, #0
 800c472:	6053      	str	r3, [r2, #4]
 800c474:	e7de      	b.n	800c434 <_malloc_r+0xa8>
 800c476:	230c      	movs	r3, #12
 800c478:	4630      	mov	r0, r6
 800c47a:	6033      	str	r3, [r6, #0]
 800c47c:	f000 f80c 	bl	800c498 <__malloc_unlock>
 800c480:	e794      	b.n	800c3ac <_malloc_r+0x20>
 800c482:	6005      	str	r5, [r0, #0]
 800c484:	e7d6      	b.n	800c434 <_malloc_r+0xa8>
 800c486:	bf00      	nop
 800c488:	20003ac4 	.word	0x20003ac4

0800c48c <__malloc_lock>:
 800c48c:	4801      	ldr	r0, [pc, #4]	@ (800c494 <__malloc_lock+0x8>)
 800c48e:	f7ff b890 	b.w	800b5b2 <__retarget_lock_acquire_recursive>
 800c492:	bf00      	nop
 800c494:	20003abc 	.word	0x20003abc

0800c498 <__malloc_unlock>:
 800c498:	4801      	ldr	r0, [pc, #4]	@ (800c4a0 <__malloc_unlock+0x8>)
 800c49a:	f7ff b88b 	b.w	800b5b4 <__retarget_lock_release_recursive>
 800c49e:	bf00      	nop
 800c4a0:	20003abc 	.word	0x20003abc

0800c4a4 <_Balloc>:
 800c4a4:	b570      	push	{r4, r5, r6, lr}
 800c4a6:	69c6      	ldr	r6, [r0, #28]
 800c4a8:	4604      	mov	r4, r0
 800c4aa:	460d      	mov	r5, r1
 800c4ac:	b976      	cbnz	r6, 800c4cc <_Balloc+0x28>
 800c4ae:	2010      	movs	r0, #16
 800c4b0:	f7ff ff42 	bl	800c338 <malloc>
 800c4b4:	4602      	mov	r2, r0
 800c4b6:	61e0      	str	r0, [r4, #28]
 800c4b8:	b920      	cbnz	r0, 800c4c4 <_Balloc+0x20>
 800c4ba:	216b      	movs	r1, #107	@ 0x6b
 800c4bc:	4b17      	ldr	r3, [pc, #92]	@ (800c51c <_Balloc+0x78>)
 800c4be:	4818      	ldr	r0, [pc, #96]	@ (800c520 <_Balloc+0x7c>)
 800c4c0:	f000 fd94 	bl	800cfec <__assert_func>
 800c4c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c4c8:	6006      	str	r6, [r0, #0]
 800c4ca:	60c6      	str	r6, [r0, #12]
 800c4cc:	69e6      	ldr	r6, [r4, #28]
 800c4ce:	68f3      	ldr	r3, [r6, #12]
 800c4d0:	b183      	cbz	r3, 800c4f4 <_Balloc+0x50>
 800c4d2:	69e3      	ldr	r3, [r4, #28]
 800c4d4:	68db      	ldr	r3, [r3, #12]
 800c4d6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c4da:	b9b8      	cbnz	r0, 800c50c <_Balloc+0x68>
 800c4dc:	2101      	movs	r1, #1
 800c4de:	fa01 f605 	lsl.w	r6, r1, r5
 800c4e2:	1d72      	adds	r2, r6, #5
 800c4e4:	4620      	mov	r0, r4
 800c4e6:	0092      	lsls	r2, r2, #2
 800c4e8:	f000 fd9e 	bl	800d028 <_calloc_r>
 800c4ec:	b160      	cbz	r0, 800c508 <_Balloc+0x64>
 800c4ee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c4f2:	e00e      	b.n	800c512 <_Balloc+0x6e>
 800c4f4:	2221      	movs	r2, #33	@ 0x21
 800c4f6:	2104      	movs	r1, #4
 800c4f8:	4620      	mov	r0, r4
 800c4fa:	f000 fd95 	bl	800d028 <_calloc_r>
 800c4fe:	69e3      	ldr	r3, [r4, #28]
 800c500:	60f0      	str	r0, [r6, #12]
 800c502:	68db      	ldr	r3, [r3, #12]
 800c504:	2b00      	cmp	r3, #0
 800c506:	d1e4      	bne.n	800c4d2 <_Balloc+0x2e>
 800c508:	2000      	movs	r0, #0
 800c50a:	bd70      	pop	{r4, r5, r6, pc}
 800c50c:	6802      	ldr	r2, [r0, #0]
 800c50e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c512:	2300      	movs	r3, #0
 800c514:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c518:	e7f7      	b.n	800c50a <_Balloc+0x66>
 800c51a:	bf00      	nop
 800c51c:	0800d7af 	.word	0x0800d7af
 800c520:	0800d82f 	.word	0x0800d82f

0800c524 <_Bfree>:
 800c524:	b570      	push	{r4, r5, r6, lr}
 800c526:	69c6      	ldr	r6, [r0, #28]
 800c528:	4605      	mov	r5, r0
 800c52a:	460c      	mov	r4, r1
 800c52c:	b976      	cbnz	r6, 800c54c <_Bfree+0x28>
 800c52e:	2010      	movs	r0, #16
 800c530:	f7ff ff02 	bl	800c338 <malloc>
 800c534:	4602      	mov	r2, r0
 800c536:	61e8      	str	r0, [r5, #28]
 800c538:	b920      	cbnz	r0, 800c544 <_Bfree+0x20>
 800c53a:	218f      	movs	r1, #143	@ 0x8f
 800c53c:	4b08      	ldr	r3, [pc, #32]	@ (800c560 <_Bfree+0x3c>)
 800c53e:	4809      	ldr	r0, [pc, #36]	@ (800c564 <_Bfree+0x40>)
 800c540:	f000 fd54 	bl	800cfec <__assert_func>
 800c544:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c548:	6006      	str	r6, [r0, #0]
 800c54a:	60c6      	str	r6, [r0, #12]
 800c54c:	b13c      	cbz	r4, 800c55e <_Bfree+0x3a>
 800c54e:	69eb      	ldr	r3, [r5, #28]
 800c550:	6862      	ldr	r2, [r4, #4]
 800c552:	68db      	ldr	r3, [r3, #12]
 800c554:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c558:	6021      	str	r1, [r4, #0]
 800c55a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c55e:	bd70      	pop	{r4, r5, r6, pc}
 800c560:	0800d7af 	.word	0x0800d7af
 800c564:	0800d82f 	.word	0x0800d82f

0800c568 <__multadd>:
 800c568:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c56c:	4607      	mov	r7, r0
 800c56e:	460c      	mov	r4, r1
 800c570:	461e      	mov	r6, r3
 800c572:	2000      	movs	r0, #0
 800c574:	690d      	ldr	r5, [r1, #16]
 800c576:	f101 0c14 	add.w	ip, r1, #20
 800c57a:	f8dc 3000 	ldr.w	r3, [ip]
 800c57e:	3001      	adds	r0, #1
 800c580:	b299      	uxth	r1, r3
 800c582:	fb02 6101 	mla	r1, r2, r1, r6
 800c586:	0c1e      	lsrs	r6, r3, #16
 800c588:	0c0b      	lsrs	r3, r1, #16
 800c58a:	fb02 3306 	mla	r3, r2, r6, r3
 800c58e:	b289      	uxth	r1, r1
 800c590:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c594:	4285      	cmp	r5, r0
 800c596:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c59a:	f84c 1b04 	str.w	r1, [ip], #4
 800c59e:	dcec      	bgt.n	800c57a <__multadd+0x12>
 800c5a0:	b30e      	cbz	r6, 800c5e6 <__multadd+0x7e>
 800c5a2:	68a3      	ldr	r3, [r4, #8]
 800c5a4:	42ab      	cmp	r3, r5
 800c5a6:	dc19      	bgt.n	800c5dc <__multadd+0x74>
 800c5a8:	6861      	ldr	r1, [r4, #4]
 800c5aa:	4638      	mov	r0, r7
 800c5ac:	3101      	adds	r1, #1
 800c5ae:	f7ff ff79 	bl	800c4a4 <_Balloc>
 800c5b2:	4680      	mov	r8, r0
 800c5b4:	b928      	cbnz	r0, 800c5c2 <__multadd+0x5a>
 800c5b6:	4602      	mov	r2, r0
 800c5b8:	21ba      	movs	r1, #186	@ 0xba
 800c5ba:	4b0c      	ldr	r3, [pc, #48]	@ (800c5ec <__multadd+0x84>)
 800c5bc:	480c      	ldr	r0, [pc, #48]	@ (800c5f0 <__multadd+0x88>)
 800c5be:	f000 fd15 	bl	800cfec <__assert_func>
 800c5c2:	6922      	ldr	r2, [r4, #16]
 800c5c4:	f104 010c 	add.w	r1, r4, #12
 800c5c8:	3202      	adds	r2, #2
 800c5ca:	0092      	lsls	r2, r2, #2
 800c5cc:	300c      	adds	r0, #12
 800c5ce:	f7ff f800 	bl	800b5d2 <memcpy>
 800c5d2:	4621      	mov	r1, r4
 800c5d4:	4638      	mov	r0, r7
 800c5d6:	f7ff ffa5 	bl	800c524 <_Bfree>
 800c5da:	4644      	mov	r4, r8
 800c5dc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c5e0:	3501      	adds	r5, #1
 800c5e2:	615e      	str	r6, [r3, #20]
 800c5e4:	6125      	str	r5, [r4, #16]
 800c5e6:	4620      	mov	r0, r4
 800c5e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c5ec:	0800d81e 	.word	0x0800d81e
 800c5f0:	0800d82f 	.word	0x0800d82f

0800c5f4 <__hi0bits>:
 800c5f4:	4603      	mov	r3, r0
 800c5f6:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c5fa:	bf3a      	itte	cc
 800c5fc:	0403      	lslcc	r3, r0, #16
 800c5fe:	2010      	movcc	r0, #16
 800c600:	2000      	movcs	r0, #0
 800c602:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c606:	bf3c      	itt	cc
 800c608:	021b      	lslcc	r3, r3, #8
 800c60a:	3008      	addcc	r0, #8
 800c60c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c610:	bf3c      	itt	cc
 800c612:	011b      	lslcc	r3, r3, #4
 800c614:	3004      	addcc	r0, #4
 800c616:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c61a:	bf3c      	itt	cc
 800c61c:	009b      	lslcc	r3, r3, #2
 800c61e:	3002      	addcc	r0, #2
 800c620:	2b00      	cmp	r3, #0
 800c622:	db05      	blt.n	800c630 <__hi0bits+0x3c>
 800c624:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c628:	f100 0001 	add.w	r0, r0, #1
 800c62c:	bf08      	it	eq
 800c62e:	2020      	moveq	r0, #32
 800c630:	4770      	bx	lr

0800c632 <__lo0bits>:
 800c632:	6803      	ldr	r3, [r0, #0]
 800c634:	4602      	mov	r2, r0
 800c636:	f013 0007 	ands.w	r0, r3, #7
 800c63a:	d00b      	beq.n	800c654 <__lo0bits+0x22>
 800c63c:	07d9      	lsls	r1, r3, #31
 800c63e:	d421      	bmi.n	800c684 <__lo0bits+0x52>
 800c640:	0798      	lsls	r0, r3, #30
 800c642:	bf49      	itett	mi
 800c644:	085b      	lsrmi	r3, r3, #1
 800c646:	089b      	lsrpl	r3, r3, #2
 800c648:	2001      	movmi	r0, #1
 800c64a:	6013      	strmi	r3, [r2, #0]
 800c64c:	bf5c      	itt	pl
 800c64e:	2002      	movpl	r0, #2
 800c650:	6013      	strpl	r3, [r2, #0]
 800c652:	4770      	bx	lr
 800c654:	b299      	uxth	r1, r3
 800c656:	b909      	cbnz	r1, 800c65c <__lo0bits+0x2a>
 800c658:	2010      	movs	r0, #16
 800c65a:	0c1b      	lsrs	r3, r3, #16
 800c65c:	b2d9      	uxtb	r1, r3
 800c65e:	b909      	cbnz	r1, 800c664 <__lo0bits+0x32>
 800c660:	3008      	adds	r0, #8
 800c662:	0a1b      	lsrs	r3, r3, #8
 800c664:	0719      	lsls	r1, r3, #28
 800c666:	bf04      	itt	eq
 800c668:	091b      	lsreq	r3, r3, #4
 800c66a:	3004      	addeq	r0, #4
 800c66c:	0799      	lsls	r1, r3, #30
 800c66e:	bf04      	itt	eq
 800c670:	089b      	lsreq	r3, r3, #2
 800c672:	3002      	addeq	r0, #2
 800c674:	07d9      	lsls	r1, r3, #31
 800c676:	d403      	bmi.n	800c680 <__lo0bits+0x4e>
 800c678:	085b      	lsrs	r3, r3, #1
 800c67a:	f100 0001 	add.w	r0, r0, #1
 800c67e:	d003      	beq.n	800c688 <__lo0bits+0x56>
 800c680:	6013      	str	r3, [r2, #0]
 800c682:	4770      	bx	lr
 800c684:	2000      	movs	r0, #0
 800c686:	4770      	bx	lr
 800c688:	2020      	movs	r0, #32
 800c68a:	4770      	bx	lr

0800c68c <__i2b>:
 800c68c:	b510      	push	{r4, lr}
 800c68e:	460c      	mov	r4, r1
 800c690:	2101      	movs	r1, #1
 800c692:	f7ff ff07 	bl	800c4a4 <_Balloc>
 800c696:	4602      	mov	r2, r0
 800c698:	b928      	cbnz	r0, 800c6a6 <__i2b+0x1a>
 800c69a:	f240 1145 	movw	r1, #325	@ 0x145
 800c69e:	4b04      	ldr	r3, [pc, #16]	@ (800c6b0 <__i2b+0x24>)
 800c6a0:	4804      	ldr	r0, [pc, #16]	@ (800c6b4 <__i2b+0x28>)
 800c6a2:	f000 fca3 	bl	800cfec <__assert_func>
 800c6a6:	2301      	movs	r3, #1
 800c6a8:	6144      	str	r4, [r0, #20]
 800c6aa:	6103      	str	r3, [r0, #16]
 800c6ac:	bd10      	pop	{r4, pc}
 800c6ae:	bf00      	nop
 800c6b0:	0800d81e 	.word	0x0800d81e
 800c6b4:	0800d82f 	.word	0x0800d82f

0800c6b8 <__multiply>:
 800c6b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6bc:	4617      	mov	r7, r2
 800c6be:	690a      	ldr	r2, [r1, #16]
 800c6c0:	693b      	ldr	r3, [r7, #16]
 800c6c2:	4689      	mov	r9, r1
 800c6c4:	429a      	cmp	r2, r3
 800c6c6:	bfa2      	ittt	ge
 800c6c8:	463b      	movge	r3, r7
 800c6ca:	460f      	movge	r7, r1
 800c6cc:	4699      	movge	r9, r3
 800c6ce:	693d      	ldr	r5, [r7, #16]
 800c6d0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c6d4:	68bb      	ldr	r3, [r7, #8]
 800c6d6:	6879      	ldr	r1, [r7, #4]
 800c6d8:	eb05 060a 	add.w	r6, r5, sl
 800c6dc:	42b3      	cmp	r3, r6
 800c6de:	b085      	sub	sp, #20
 800c6e0:	bfb8      	it	lt
 800c6e2:	3101      	addlt	r1, #1
 800c6e4:	f7ff fede 	bl	800c4a4 <_Balloc>
 800c6e8:	b930      	cbnz	r0, 800c6f8 <__multiply+0x40>
 800c6ea:	4602      	mov	r2, r0
 800c6ec:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c6f0:	4b40      	ldr	r3, [pc, #256]	@ (800c7f4 <__multiply+0x13c>)
 800c6f2:	4841      	ldr	r0, [pc, #260]	@ (800c7f8 <__multiply+0x140>)
 800c6f4:	f000 fc7a 	bl	800cfec <__assert_func>
 800c6f8:	f100 0414 	add.w	r4, r0, #20
 800c6fc:	4623      	mov	r3, r4
 800c6fe:	2200      	movs	r2, #0
 800c700:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800c704:	4573      	cmp	r3, lr
 800c706:	d320      	bcc.n	800c74a <__multiply+0x92>
 800c708:	f107 0814 	add.w	r8, r7, #20
 800c70c:	f109 0114 	add.w	r1, r9, #20
 800c710:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800c714:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800c718:	9302      	str	r3, [sp, #8]
 800c71a:	1beb      	subs	r3, r5, r7
 800c71c:	3b15      	subs	r3, #21
 800c71e:	f023 0303 	bic.w	r3, r3, #3
 800c722:	3304      	adds	r3, #4
 800c724:	3715      	adds	r7, #21
 800c726:	42bd      	cmp	r5, r7
 800c728:	bf38      	it	cc
 800c72a:	2304      	movcc	r3, #4
 800c72c:	9301      	str	r3, [sp, #4]
 800c72e:	9b02      	ldr	r3, [sp, #8]
 800c730:	9103      	str	r1, [sp, #12]
 800c732:	428b      	cmp	r3, r1
 800c734:	d80c      	bhi.n	800c750 <__multiply+0x98>
 800c736:	2e00      	cmp	r6, #0
 800c738:	dd03      	ble.n	800c742 <__multiply+0x8a>
 800c73a:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c73e:	2b00      	cmp	r3, #0
 800c740:	d055      	beq.n	800c7ee <__multiply+0x136>
 800c742:	6106      	str	r6, [r0, #16]
 800c744:	b005      	add	sp, #20
 800c746:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c74a:	f843 2b04 	str.w	r2, [r3], #4
 800c74e:	e7d9      	b.n	800c704 <__multiply+0x4c>
 800c750:	f8b1 a000 	ldrh.w	sl, [r1]
 800c754:	f1ba 0f00 	cmp.w	sl, #0
 800c758:	d01f      	beq.n	800c79a <__multiply+0xe2>
 800c75a:	46c4      	mov	ip, r8
 800c75c:	46a1      	mov	r9, r4
 800c75e:	2700      	movs	r7, #0
 800c760:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c764:	f8d9 3000 	ldr.w	r3, [r9]
 800c768:	fa1f fb82 	uxth.w	fp, r2
 800c76c:	b29b      	uxth	r3, r3
 800c76e:	fb0a 330b 	mla	r3, sl, fp, r3
 800c772:	443b      	add	r3, r7
 800c774:	f8d9 7000 	ldr.w	r7, [r9]
 800c778:	0c12      	lsrs	r2, r2, #16
 800c77a:	0c3f      	lsrs	r7, r7, #16
 800c77c:	fb0a 7202 	mla	r2, sl, r2, r7
 800c780:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c784:	b29b      	uxth	r3, r3
 800c786:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c78a:	4565      	cmp	r5, ip
 800c78c:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800c790:	f849 3b04 	str.w	r3, [r9], #4
 800c794:	d8e4      	bhi.n	800c760 <__multiply+0xa8>
 800c796:	9b01      	ldr	r3, [sp, #4]
 800c798:	50e7      	str	r7, [r4, r3]
 800c79a:	9b03      	ldr	r3, [sp, #12]
 800c79c:	3104      	adds	r1, #4
 800c79e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c7a2:	f1b9 0f00 	cmp.w	r9, #0
 800c7a6:	d020      	beq.n	800c7ea <__multiply+0x132>
 800c7a8:	4647      	mov	r7, r8
 800c7aa:	46a4      	mov	ip, r4
 800c7ac:	f04f 0a00 	mov.w	sl, #0
 800c7b0:	6823      	ldr	r3, [r4, #0]
 800c7b2:	f8b7 b000 	ldrh.w	fp, [r7]
 800c7b6:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c7ba:	b29b      	uxth	r3, r3
 800c7bc:	fb09 220b 	mla	r2, r9, fp, r2
 800c7c0:	4452      	add	r2, sl
 800c7c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c7c6:	f84c 3b04 	str.w	r3, [ip], #4
 800c7ca:	f857 3b04 	ldr.w	r3, [r7], #4
 800c7ce:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c7d2:	f8bc 3000 	ldrh.w	r3, [ip]
 800c7d6:	42bd      	cmp	r5, r7
 800c7d8:	fb09 330a 	mla	r3, r9, sl, r3
 800c7dc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c7e0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c7e4:	d8e5      	bhi.n	800c7b2 <__multiply+0xfa>
 800c7e6:	9a01      	ldr	r2, [sp, #4]
 800c7e8:	50a3      	str	r3, [r4, r2]
 800c7ea:	3404      	adds	r4, #4
 800c7ec:	e79f      	b.n	800c72e <__multiply+0x76>
 800c7ee:	3e01      	subs	r6, #1
 800c7f0:	e7a1      	b.n	800c736 <__multiply+0x7e>
 800c7f2:	bf00      	nop
 800c7f4:	0800d81e 	.word	0x0800d81e
 800c7f8:	0800d82f 	.word	0x0800d82f

0800c7fc <__pow5mult>:
 800c7fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c800:	4615      	mov	r5, r2
 800c802:	f012 0203 	ands.w	r2, r2, #3
 800c806:	4607      	mov	r7, r0
 800c808:	460e      	mov	r6, r1
 800c80a:	d007      	beq.n	800c81c <__pow5mult+0x20>
 800c80c:	4c25      	ldr	r4, [pc, #148]	@ (800c8a4 <__pow5mult+0xa8>)
 800c80e:	3a01      	subs	r2, #1
 800c810:	2300      	movs	r3, #0
 800c812:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c816:	f7ff fea7 	bl	800c568 <__multadd>
 800c81a:	4606      	mov	r6, r0
 800c81c:	10ad      	asrs	r5, r5, #2
 800c81e:	d03d      	beq.n	800c89c <__pow5mult+0xa0>
 800c820:	69fc      	ldr	r4, [r7, #28]
 800c822:	b97c      	cbnz	r4, 800c844 <__pow5mult+0x48>
 800c824:	2010      	movs	r0, #16
 800c826:	f7ff fd87 	bl	800c338 <malloc>
 800c82a:	4602      	mov	r2, r0
 800c82c:	61f8      	str	r0, [r7, #28]
 800c82e:	b928      	cbnz	r0, 800c83c <__pow5mult+0x40>
 800c830:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c834:	4b1c      	ldr	r3, [pc, #112]	@ (800c8a8 <__pow5mult+0xac>)
 800c836:	481d      	ldr	r0, [pc, #116]	@ (800c8ac <__pow5mult+0xb0>)
 800c838:	f000 fbd8 	bl	800cfec <__assert_func>
 800c83c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c840:	6004      	str	r4, [r0, #0]
 800c842:	60c4      	str	r4, [r0, #12]
 800c844:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c848:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c84c:	b94c      	cbnz	r4, 800c862 <__pow5mult+0x66>
 800c84e:	f240 2171 	movw	r1, #625	@ 0x271
 800c852:	4638      	mov	r0, r7
 800c854:	f7ff ff1a 	bl	800c68c <__i2b>
 800c858:	2300      	movs	r3, #0
 800c85a:	4604      	mov	r4, r0
 800c85c:	f8c8 0008 	str.w	r0, [r8, #8]
 800c860:	6003      	str	r3, [r0, #0]
 800c862:	f04f 0900 	mov.w	r9, #0
 800c866:	07eb      	lsls	r3, r5, #31
 800c868:	d50a      	bpl.n	800c880 <__pow5mult+0x84>
 800c86a:	4631      	mov	r1, r6
 800c86c:	4622      	mov	r2, r4
 800c86e:	4638      	mov	r0, r7
 800c870:	f7ff ff22 	bl	800c6b8 <__multiply>
 800c874:	4680      	mov	r8, r0
 800c876:	4631      	mov	r1, r6
 800c878:	4638      	mov	r0, r7
 800c87a:	f7ff fe53 	bl	800c524 <_Bfree>
 800c87e:	4646      	mov	r6, r8
 800c880:	106d      	asrs	r5, r5, #1
 800c882:	d00b      	beq.n	800c89c <__pow5mult+0xa0>
 800c884:	6820      	ldr	r0, [r4, #0]
 800c886:	b938      	cbnz	r0, 800c898 <__pow5mult+0x9c>
 800c888:	4622      	mov	r2, r4
 800c88a:	4621      	mov	r1, r4
 800c88c:	4638      	mov	r0, r7
 800c88e:	f7ff ff13 	bl	800c6b8 <__multiply>
 800c892:	6020      	str	r0, [r4, #0]
 800c894:	f8c0 9000 	str.w	r9, [r0]
 800c898:	4604      	mov	r4, r0
 800c89a:	e7e4      	b.n	800c866 <__pow5mult+0x6a>
 800c89c:	4630      	mov	r0, r6
 800c89e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c8a2:	bf00      	nop
 800c8a4:	0800d8e0 	.word	0x0800d8e0
 800c8a8:	0800d7af 	.word	0x0800d7af
 800c8ac:	0800d82f 	.word	0x0800d82f

0800c8b0 <__lshift>:
 800c8b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c8b4:	460c      	mov	r4, r1
 800c8b6:	4607      	mov	r7, r0
 800c8b8:	4691      	mov	r9, r2
 800c8ba:	6923      	ldr	r3, [r4, #16]
 800c8bc:	6849      	ldr	r1, [r1, #4]
 800c8be:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c8c2:	68a3      	ldr	r3, [r4, #8]
 800c8c4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c8c8:	f108 0601 	add.w	r6, r8, #1
 800c8cc:	42b3      	cmp	r3, r6
 800c8ce:	db0b      	blt.n	800c8e8 <__lshift+0x38>
 800c8d0:	4638      	mov	r0, r7
 800c8d2:	f7ff fde7 	bl	800c4a4 <_Balloc>
 800c8d6:	4605      	mov	r5, r0
 800c8d8:	b948      	cbnz	r0, 800c8ee <__lshift+0x3e>
 800c8da:	4602      	mov	r2, r0
 800c8dc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c8e0:	4b27      	ldr	r3, [pc, #156]	@ (800c980 <__lshift+0xd0>)
 800c8e2:	4828      	ldr	r0, [pc, #160]	@ (800c984 <__lshift+0xd4>)
 800c8e4:	f000 fb82 	bl	800cfec <__assert_func>
 800c8e8:	3101      	adds	r1, #1
 800c8ea:	005b      	lsls	r3, r3, #1
 800c8ec:	e7ee      	b.n	800c8cc <__lshift+0x1c>
 800c8ee:	2300      	movs	r3, #0
 800c8f0:	f100 0114 	add.w	r1, r0, #20
 800c8f4:	f100 0210 	add.w	r2, r0, #16
 800c8f8:	4618      	mov	r0, r3
 800c8fa:	4553      	cmp	r3, sl
 800c8fc:	db33      	blt.n	800c966 <__lshift+0xb6>
 800c8fe:	6920      	ldr	r0, [r4, #16]
 800c900:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c904:	f104 0314 	add.w	r3, r4, #20
 800c908:	f019 091f 	ands.w	r9, r9, #31
 800c90c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c910:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c914:	d02b      	beq.n	800c96e <__lshift+0xbe>
 800c916:	468a      	mov	sl, r1
 800c918:	2200      	movs	r2, #0
 800c91a:	f1c9 0e20 	rsb	lr, r9, #32
 800c91e:	6818      	ldr	r0, [r3, #0]
 800c920:	fa00 f009 	lsl.w	r0, r0, r9
 800c924:	4310      	orrs	r0, r2
 800c926:	f84a 0b04 	str.w	r0, [sl], #4
 800c92a:	f853 2b04 	ldr.w	r2, [r3], #4
 800c92e:	459c      	cmp	ip, r3
 800c930:	fa22 f20e 	lsr.w	r2, r2, lr
 800c934:	d8f3      	bhi.n	800c91e <__lshift+0x6e>
 800c936:	ebac 0304 	sub.w	r3, ip, r4
 800c93a:	3b15      	subs	r3, #21
 800c93c:	f023 0303 	bic.w	r3, r3, #3
 800c940:	3304      	adds	r3, #4
 800c942:	f104 0015 	add.w	r0, r4, #21
 800c946:	4560      	cmp	r0, ip
 800c948:	bf88      	it	hi
 800c94a:	2304      	movhi	r3, #4
 800c94c:	50ca      	str	r2, [r1, r3]
 800c94e:	b10a      	cbz	r2, 800c954 <__lshift+0xa4>
 800c950:	f108 0602 	add.w	r6, r8, #2
 800c954:	3e01      	subs	r6, #1
 800c956:	4638      	mov	r0, r7
 800c958:	4621      	mov	r1, r4
 800c95a:	612e      	str	r6, [r5, #16]
 800c95c:	f7ff fde2 	bl	800c524 <_Bfree>
 800c960:	4628      	mov	r0, r5
 800c962:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c966:	f842 0f04 	str.w	r0, [r2, #4]!
 800c96a:	3301      	adds	r3, #1
 800c96c:	e7c5      	b.n	800c8fa <__lshift+0x4a>
 800c96e:	3904      	subs	r1, #4
 800c970:	f853 2b04 	ldr.w	r2, [r3], #4
 800c974:	459c      	cmp	ip, r3
 800c976:	f841 2f04 	str.w	r2, [r1, #4]!
 800c97a:	d8f9      	bhi.n	800c970 <__lshift+0xc0>
 800c97c:	e7ea      	b.n	800c954 <__lshift+0xa4>
 800c97e:	bf00      	nop
 800c980:	0800d81e 	.word	0x0800d81e
 800c984:	0800d82f 	.word	0x0800d82f

0800c988 <__mcmp>:
 800c988:	4603      	mov	r3, r0
 800c98a:	690a      	ldr	r2, [r1, #16]
 800c98c:	6900      	ldr	r0, [r0, #16]
 800c98e:	b530      	push	{r4, r5, lr}
 800c990:	1a80      	subs	r0, r0, r2
 800c992:	d10e      	bne.n	800c9b2 <__mcmp+0x2a>
 800c994:	3314      	adds	r3, #20
 800c996:	3114      	adds	r1, #20
 800c998:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c99c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c9a0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c9a4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c9a8:	4295      	cmp	r5, r2
 800c9aa:	d003      	beq.n	800c9b4 <__mcmp+0x2c>
 800c9ac:	d205      	bcs.n	800c9ba <__mcmp+0x32>
 800c9ae:	f04f 30ff 	mov.w	r0, #4294967295
 800c9b2:	bd30      	pop	{r4, r5, pc}
 800c9b4:	42a3      	cmp	r3, r4
 800c9b6:	d3f3      	bcc.n	800c9a0 <__mcmp+0x18>
 800c9b8:	e7fb      	b.n	800c9b2 <__mcmp+0x2a>
 800c9ba:	2001      	movs	r0, #1
 800c9bc:	e7f9      	b.n	800c9b2 <__mcmp+0x2a>
	...

0800c9c0 <__mdiff>:
 800c9c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c9c4:	4689      	mov	r9, r1
 800c9c6:	4606      	mov	r6, r0
 800c9c8:	4611      	mov	r1, r2
 800c9ca:	4648      	mov	r0, r9
 800c9cc:	4614      	mov	r4, r2
 800c9ce:	f7ff ffdb 	bl	800c988 <__mcmp>
 800c9d2:	1e05      	subs	r5, r0, #0
 800c9d4:	d112      	bne.n	800c9fc <__mdiff+0x3c>
 800c9d6:	4629      	mov	r1, r5
 800c9d8:	4630      	mov	r0, r6
 800c9da:	f7ff fd63 	bl	800c4a4 <_Balloc>
 800c9de:	4602      	mov	r2, r0
 800c9e0:	b928      	cbnz	r0, 800c9ee <__mdiff+0x2e>
 800c9e2:	f240 2137 	movw	r1, #567	@ 0x237
 800c9e6:	4b3e      	ldr	r3, [pc, #248]	@ (800cae0 <__mdiff+0x120>)
 800c9e8:	483e      	ldr	r0, [pc, #248]	@ (800cae4 <__mdiff+0x124>)
 800c9ea:	f000 faff 	bl	800cfec <__assert_func>
 800c9ee:	2301      	movs	r3, #1
 800c9f0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c9f4:	4610      	mov	r0, r2
 800c9f6:	b003      	add	sp, #12
 800c9f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9fc:	bfbc      	itt	lt
 800c9fe:	464b      	movlt	r3, r9
 800ca00:	46a1      	movlt	r9, r4
 800ca02:	4630      	mov	r0, r6
 800ca04:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ca08:	bfba      	itte	lt
 800ca0a:	461c      	movlt	r4, r3
 800ca0c:	2501      	movlt	r5, #1
 800ca0e:	2500      	movge	r5, #0
 800ca10:	f7ff fd48 	bl	800c4a4 <_Balloc>
 800ca14:	4602      	mov	r2, r0
 800ca16:	b918      	cbnz	r0, 800ca20 <__mdiff+0x60>
 800ca18:	f240 2145 	movw	r1, #581	@ 0x245
 800ca1c:	4b30      	ldr	r3, [pc, #192]	@ (800cae0 <__mdiff+0x120>)
 800ca1e:	e7e3      	b.n	800c9e8 <__mdiff+0x28>
 800ca20:	f100 0b14 	add.w	fp, r0, #20
 800ca24:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ca28:	f109 0310 	add.w	r3, r9, #16
 800ca2c:	60c5      	str	r5, [r0, #12]
 800ca2e:	f04f 0c00 	mov.w	ip, #0
 800ca32:	f109 0514 	add.w	r5, r9, #20
 800ca36:	46d9      	mov	r9, fp
 800ca38:	6926      	ldr	r6, [r4, #16]
 800ca3a:	f104 0e14 	add.w	lr, r4, #20
 800ca3e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ca42:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ca46:	9301      	str	r3, [sp, #4]
 800ca48:	9b01      	ldr	r3, [sp, #4]
 800ca4a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ca4e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ca52:	b281      	uxth	r1, r0
 800ca54:	9301      	str	r3, [sp, #4]
 800ca56:	fa1f f38a 	uxth.w	r3, sl
 800ca5a:	1a5b      	subs	r3, r3, r1
 800ca5c:	0c00      	lsrs	r0, r0, #16
 800ca5e:	4463      	add	r3, ip
 800ca60:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ca64:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ca68:	b29b      	uxth	r3, r3
 800ca6a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ca6e:	4576      	cmp	r6, lr
 800ca70:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ca74:	f849 3b04 	str.w	r3, [r9], #4
 800ca78:	d8e6      	bhi.n	800ca48 <__mdiff+0x88>
 800ca7a:	1b33      	subs	r3, r6, r4
 800ca7c:	3b15      	subs	r3, #21
 800ca7e:	f023 0303 	bic.w	r3, r3, #3
 800ca82:	3415      	adds	r4, #21
 800ca84:	3304      	adds	r3, #4
 800ca86:	42a6      	cmp	r6, r4
 800ca88:	bf38      	it	cc
 800ca8a:	2304      	movcc	r3, #4
 800ca8c:	441d      	add	r5, r3
 800ca8e:	445b      	add	r3, fp
 800ca90:	461e      	mov	r6, r3
 800ca92:	462c      	mov	r4, r5
 800ca94:	4544      	cmp	r4, r8
 800ca96:	d30e      	bcc.n	800cab6 <__mdiff+0xf6>
 800ca98:	f108 0103 	add.w	r1, r8, #3
 800ca9c:	1b49      	subs	r1, r1, r5
 800ca9e:	f021 0103 	bic.w	r1, r1, #3
 800caa2:	3d03      	subs	r5, #3
 800caa4:	45a8      	cmp	r8, r5
 800caa6:	bf38      	it	cc
 800caa8:	2100      	movcc	r1, #0
 800caaa:	440b      	add	r3, r1
 800caac:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cab0:	b199      	cbz	r1, 800cada <__mdiff+0x11a>
 800cab2:	6117      	str	r7, [r2, #16]
 800cab4:	e79e      	b.n	800c9f4 <__mdiff+0x34>
 800cab6:	46e6      	mov	lr, ip
 800cab8:	f854 1b04 	ldr.w	r1, [r4], #4
 800cabc:	fa1f fc81 	uxth.w	ip, r1
 800cac0:	44f4      	add	ip, lr
 800cac2:	0c08      	lsrs	r0, r1, #16
 800cac4:	4471      	add	r1, lr
 800cac6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800caca:	b289      	uxth	r1, r1
 800cacc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800cad0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800cad4:	f846 1b04 	str.w	r1, [r6], #4
 800cad8:	e7dc      	b.n	800ca94 <__mdiff+0xd4>
 800cada:	3f01      	subs	r7, #1
 800cadc:	e7e6      	b.n	800caac <__mdiff+0xec>
 800cade:	bf00      	nop
 800cae0:	0800d81e 	.word	0x0800d81e
 800cae4:	0800d82f 	.word	0x0800d82f

0800cae8 <__d2b>:
 800cae8:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800caec:	2101      	movs	r1, #1
 800caee:	4690      	mov	r8, r2
 800caf0:	4699      	mov	r9, r3
 800caf2:	9e08      	ldr	r6, [sp, #32]
 800caf4:	f7ff fcd6 	bl	800c4a4 <_Balloc>
 800caf8:	4604      	mov	r4, r0
 800cafa:	b930      	cbnz	r0, 800cb0a <__d2b+0x22>
 800cafc:	4602      	mov	r2, r0
 800cafe:	f240 310f 	movw	r1, #783	@ 0x30f
 800cb02:	4b23      	ldr	r3, [pc, #140]	@ (800cb90 <__d2b+0xa8>)
 800cb04:	4823      	ldr	r0, [pc, #140]	@ (800cb94 <__d2b+0xac>)
 800cb06:	f000 fa71 	bl	800cfec <__assert_func>
 800cb0a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800cb0e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800cb12:	b10d      	cbz	r5, 800cb18 <__d2b+0x30>
 800cb14:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800cb18:	9301      	str	r3, [sp, #4]
 800cb1a:	f1b8 0300 	subs.w	r3, r8, #0
 800cb1e:	d024      	beq.n	800cb6a <__d2b+0x82>
 800cb20:	4668      	mov	r0, sp
 800cb22:	9300      	str	r3, [sp, #0]
 800cb24:	f7ff fd85 	bl	800c632 <__lo0bits>
 800cb28:	e9dd 1200 	ldrd	r1, r2, [sp]
 800cb2c:	b1d8      	cbz	r0, 800cb66 <__d2b+0x7e>
 800cb2e:	f1c0 0320 	rsb	r3, r0, #32
 800cb32:	fa02 f303 	lsl.w	r3, r2, r3
 800cb36:	430b      	orrs	r3, r1
 800cb38:	40c2      	lsrs	r2, r0
 800cb3a:	6163      	str	r3, [r4, #20]
 800cb3c:	9201      	str	r2, [sp, #4]
 800cb3e:	9b01      	ldr	r3, [sp, #4]
 800cb40:	2b00      	cmp	r3, #0
 800cb42:	bf0c      	ite	eq
 800cb44:	2201      	moveq	r2, #1
 800cb46:	2202      	movne	r2, #2
 800cb48:	61a3      	str	r3, [r4, #24]
 800cb4a:	6122      	str	r2, [r4, #16]
 800cb4c:	b1ad      	cbz	r5, 800cb7a <__d2b+0x92>
 800cb4e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800cb52:	4405      	add	r5, r0
 800cb54:	6035      	str	r5, [r6, #0]
 800cb56:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800cb5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb5c:	6018      	str	r0, [r3, #0]
 800cb5e:	4620      	mov	r0, r4
 800cb60:	b002      	add	sp, #8
 800cb62:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800cb66:	6161      	str	r1, [r4, #20]
 800cb68:	e7e9      	b.n	800cb3e <__d2b+0x56>
 800cb6a:	a801      	add	r0, sp, #4
 800cb6c:	f7ff fd61 	bl	800c632 <__lo0bits>
 800cb70:	9b01      	ldr	r3, [sp, #4]
 800cb72:	2201      	movs	r2, #1
 800cb74:	6163      	str	r3, [r4, #20]
 800cb76:	3020      	adds	r0, #32
 800cb78:	e7e7      	b.n	800cb4a <__d2b+0x62>
 800cb7a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800cb7e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800cb82:	6030      	str	r0, [r6, #0]
 800cb84:	6918      	ldr	r0, [r3, #16]
 800cb86:	f7ff fd35 	bl	800c5f4 <__hi0bits>
 800cb8a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800cb8e:	e7e4      	b.n	800cb5a <__d2b+0x72>
 800cb90:	0800d81e 	.word	0x0800d81e
 800cb94:	0800d82f 	.word	0x0800d82f

0800cb98 <__ssputs_r>:
 800cb98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cb9c:	461f      	mov	r7, r3
 800cb9e:	688e      	ldr	r6, [r1, #8]
 800cba0:	4682      	mov	sl, r0
 800cba2:	42be      	cmp	r6, r7
 800cba4:	460c      	mov	r4, r1
 800cba6:	4690      	mov	r8, r2
 800cba8:	680b      	ldr	r3, [r1, #0]
 800cbaa:	d82d      	bhi.n	800cc08 <__ssputs_r+0x70>
 800cbac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800cbb0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800cbb4:	d026      	beq.n	800cc04 <__ssputs_r+0x6c>
 800cbb6:	6965      	ldr	r5, [r4, #20]
 800cbb8:	6909      	ldr	r1, [r1, #16]
 800cbba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cbbe:	eba3 0901 	sub.w	r9, r3, r1
 800cbc2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cbc6:	1c7b      	adds	r3, r7, #1
 800cbc8:	444b      	add	r3, r9
 800cbca:	106d      	asrs	r5, r5, #1
 800cbcc:	429d      	cmp	r5, r3
 800cbce:	bf38      	it	cc
 800cbd0:	461d      	movcc	r5, r3
 800cbd2:	0553      	lsls	r3, r2, #21
 800cbd4:	d527      	bpl.n	800cc26 <__ssputs_r+0x8e>
 800cbd6:	4629      	mov	r1, r5
 800cbd8:	f7ff fbd8 	bl	800c38c <_malloc_r>
 800cbdc:	4606      	mov	r6, r0
 800cbde:	b360      	cbz	r0, 800cc3a <__ssputs_r+0xa2>
 800cbe0:	464a      	mov	r2, r9
 800cbe2:	6921      	ldr	r1, [r4, #16]
 800cbe4:	f7fe fcf5 	bl	800b5d2 <memcpy>
 800cbe8:	89a3      	ldrh	r3, [r4, #12]
 800cbea:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800cbee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cbf2:	81a3      	strh	r3, [r4, #12]
 800cbf4:	6126      	str	r6, [r4, #16]
 800cbf6:	444e      	add	r6, r9
 800cbf8:	6026      	str	r6, [r4, #0]
 800cbfa:	463e      	mov	r6, r7
 800cbfc:	6165      	str	r5, [r4, #20]
 800cbfe:	eba5 0509 	sub.w	r5, r5, r9
 800cc02:	60a5      	str	r5, [r4, #8]
 800cc04:	42be      	cmp	r6, r7
 800cc06:	d900      	bls.n	800cc0a <__ssputs_r+0x72>
 800cc08:	463e      	mov	r6, r7
 800cc0a:	4632      	mov	r2, r6
 800cc0c:	4641      	mov	r1, r8
 800cc0e:	6820      	ldr	r0, [r4, #0]
 800cc10:	f000 f9c2 	bl	800cf98 <memmove>
 800cc14:	2000      	movs	r0, #0
 800cc16:	68a3      	ldr	r3, [r4, #8]
 800cc18:	1b9b      	subs	r3, r3, r6
 800cc1a:	60a3      	str	r3, [r4, #8]
 800cc1c:	6823      	ldr	r3, [r4, #0]
 800cc1e:	4433      	add	r3, r6
 800cc20:	6023      	str	r3, [r4, #0]
 800cc22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc26:	462a      	mov	r2, r5
 800cc28:	f000 fa24 	bl	800d074 <_realloc_r>
 800cc2c:	4606      	mov	r6, r0
 800cc2e:	2800      	cmp	r0, #0
 800cc30:	d1e0      	bne.n	800cbf4 <__ssputs_r+0x5c>
 800cc32:	4650      	mov	r0, sl
 800cc34:	6921      	ldr	r1, [r4, #16]
 800cc36:	f7ff fb37 	bl	800c2a8 <_free_r>
 800cc3a:	230c      	movs	r3, #12
 800cc3c:	f8ca 3000 	str.w	r3, [sl]
 800cc40:	89a3      	ldrh	r3, [r4, #12]
 800cc42:	f04f 30ff 	mov.w	r0, #4294967295
 800cc46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cc4a:	81a3      	strh	r3, [r4, #12]
 800cc4c:	e7e9      	b.n	800cc22 <__ssputs_r+0x8a>
	...

0800cc50 <_svfiprintf_r>:
 800cc50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc54:	4698      	mov	r8, r3
 800cc56:	898b      	ldrh	r3, [r1, #12]
 800cc58:	4607      	mov	r7, r0
 800cc5a:	061b      	lsls	r3, r3, #24
 800cc5c:	460d      	mov	r5, r1
 800cc5e:	4614      	mov	r4, r2
 800cc60:	b09d      	sub	sp, #116	@ 0x74
 800cc62:	d510      	bpl.n	800cc86 <_svfiprintf_r+0x36>
 800cc64:	690b      	ldr	r3, [r1, #16]
 800cc66:	b973      	cbnz	r3, 800cc86 <_svfiprintf_r+0x36>
 800cc68:	2140      	movs	r1, #64	@ 0x40
 800cc6a:	f7ff fb8f 	bl	800c38c <_malloc_r>
 800cc6e:	6028      	str	r0, [r5, #0]
 800cc70:	6128      	str	r0, [r5, #16]
 800cc72:	b930      	cbnz	r0, 800cc82 <_svfiprintf_r+0x32>
 800cc74:	230c      	movs	r3, #12
 800cc76:	603b      	str	r3, [r7, #0]
 800cc78:	f04f 30ff 	mov.w	r0, #4294967295
 800cc7c:	b01d      	add	sp, #116	@ 0x74
 800cc7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc82:	2340      	movs	r3, #64	@ 0x40
 800cc84:	616b      	str	r3, [r5, #20]
 800cc86:	2300      	movs	r3, #0
 800cc88:	9309      	str	r3, [sp, #36]	@ 0x24
 800cc8a:	2320      	movs	r3, #32
 800cc8c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800cc90:	2330      	movs	r3, #48	@ 0x30
 800cc92:	f04f 0901 	mov.w	r9, #1
 800cc96:	f8cd 800c 	str.w	r8, [sp, #12]
 800cc9a:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800ce34 <_svfiprintf_r+0x1e4>
 800cc9e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800cca2:	4623      	mov	r3, r4
 800cca4:	469a      	mov	sl, r3
 800cca6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ccaa:	b10a      	cbz	r2, 800ccb0 <_svfiprintf_r+0x60>
 800ccac:	2a25      	cmp	r2, #37	@ 0x25
 800ccae:	d1f9      	bne.n	800cca4 <_svfiprintf_r+0x54>
 800ccb0:	ebba 0b04 	subs.w	fp, sl, r4
 800ccb4:	d00b      	beq.n	800ccce <_svfiprintf_r+0x7e>
 800ccb6:	465b      	mov	r3, fp
 800ccb8:	4622      	mov	r2, r4
 800ccba:	4629      	mov	r1, r5
 800ccbc:	4638      	mov	r0, r7
 800ccbe:	f7ff ff6b 	bl	800cb98 <__ssputs_r>
 800ccc2:	3001      	adds	r0, #1
 800ccc4:	f000 80a7 	beq.w	800ce16 <_svfiprintf_r+0x1c6>
 800ccc8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ccca:	445a      	add	r2, fp
 800cccc:	9209      	str	r2, [sp, #36]	@ 0x24
 800ccce:	f89a 3000 	ldrb.w	r3, [sl]
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	f000 809f 	beq.w	800ce16 <_svfiprintf_r+0x1c6>
 800ccd8:	2300      	movs	r3, #0
 800ccda:	f04f 32ff 	mov.w	r2, #4294967295
 800ccde:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cce2:	f10a 0a01 	add.w	sl, sl, #1
 800cce6:	9304      	str	r3, [sp, #16]
 800cce8:	9307      	str	r3, [sp, #28]
 800ccea:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ccee:	931a      	str	r3, [sp, #104]	@ 0x68
 800ccf0:	4654      	mov	r4, sl
 800ccf2:	2205      	movs	r2, #5
 800ccf4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ccf8:	484e      	ldr	r0, [pc, #312]	@ (800ce34 <_svfiprintf_r+0x1e4>)
 800ccfa:	f7fe fc5c 	bl	800b5b6 <memchr>
 800ccfe:	9a04      	ldr	r2, [sp, #16]
 800cd00:	b9d8      	cbnz	r0, 800cd3a <_svfiprintf_r+0xea>
 800cd02:	06d0      	lsls	r0, r2, #27
 800cd04:	bf44      	itt	mi
 800cd06:	2320      	movmi	r3, #32
 800cd08:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cd0c:	0711      	lsls	r1, r2, #28
 800cd0e:	bf44      	itt	mi
 800cd10:	232b      	movmi	r3, #43	@ 0x2b
 800cd12:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cd16:	f89a 3000 	ldrb.w	r3, [sl]
 800cd1a:	2b2a      	cmp	r3, #42	@ 0x2a
 800cd1c:	d015      	beq.n	800cd4a <_svfiprintf_r+0xfa>
 800cd1e:	4654      	mov	r4, sl
 800cd20:	2000      	movs	r0, #0
 800cd22:	f04f 0c0a 	mov.w	ip, #10
 800cd26:	9a07      	ldr	r2, [sp, #28]
 800cd28:	4621      	mov	r1, r4
 800cd2a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cd2e:	3b30      	subs	r3, #48	@ 0x30
 800cd30:	2b09      	cmp	r3, #9
 800cd32:	d94b      	bls.n	800cdcc <_svfiprintf_r+0x17c>
 800cd34:	b1b0      	cbz	r0, 800cd64 <_svfiprintf_r+0x114>
 800cd36:	9207      	str	r2, [sp, #28]
 800cd38:	e014      	b.n	800cd64 <_svfiprintf_r+0x114>
 800cd3a:	eba0 0308 	sub.w	r3, r0, r8
 800cd3e:	fa09 f303 	lsl.w	r3, r9, r3
 800cd42:	4313      	orrs	r3, r2
 800cd44:	46a2      	mov	sl, r4
 800cd46:	9304      	str	r3, [sp, #16]
 800cd48:	e7d2      	b.n	800ccf0 <_svfiprintf_r+0xa0>
 800cd4a:	9b03      	ldr	r3, [sp, #12]
 800cd4c:	1d19      	adds	r1, r3, #4
 800cd4e:	681b      	ldr	r3, [r3, #0]
 800cd50:	9103      	str	r1, [sp, #12]
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	bfbb      	ittet	lt
 800cd56:	425b      	neglt	r3, r3
 800cd58:	f042 0202 	orrlt.w	r2, r2, #2
 800cd5c:	9307      	strge	r3, [sp, #28]
 800cd5e:	9307      	strlt	r3, [sp, #28]
 800cd60:	bfb8      	it	lt
 800cd62:	9204      	strlt	r2, [sp, #16]
 800cd64:	7823      	ldrb	r3, [r4, #0]
 800cd66:	2b2e      	cmp	r3, #46	@ 0x2e
 800cd68:	d10a      	bne.n	800cd80 <_svfiprintf_r+0x130>
 800cd6a:	7863      	ldrb	r3, [r4, #1]
 800cd6c:	2b2a      	cmp	r3, #42	@ 0x2a
 800cd6e:	d132      	bne.n	800cdd6 <_svfiprintf_r+0x186>
 800cd70:	9b03      	ldr	r3, [sp, #12]
 800cd72:	3402      	adds	r4, #2
 800cd74:	1d1a      	adds	r2, r3, #4
 800cd76:	681b      	ldr	r3, [r3, #0]
 800cd78:	9203      	str	r2, [sp, #12]
 800cd7a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cd7e:	9305      	str	r3, [sp, #20]
 800cd80:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800ce38 <_svfiprintf_r+0x1e8>
 800cd84:	2203      	movs	r2, #3
 800cd86:	4650      	mov	r0, sl
 800cd88:	7821      	ldrb	r1, [r4, #0]
 800cd8a:	f7fe fc14 	bl	800b5b6 <memchr>
 800cd8e:	b138      	cbz	r0, 800cda0 <_svfiprintf_r+0x150>
 800cd90:	2240      	movs	r2, #64	@ 0x40
 800cd92:	9b04      	ldr	r3, [sp, #16]
 800cd94:	eba0 000a 	sub.w	r0, r0, sl
 800cd98:	4082      	lsls	r2, r0
 800cd9a:	4313      	orrs	r3, r2
 800cd9c:	3401      	adds	r4, #1
 800cd9e:	9304      	str	r3, [sp, #16]
 800cda0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cda4:	2206      	movs	r2, #6
 800cda6:	4825      	ldr	r0, [pc, #148]	@ (800ce3c <_svfiprintf_r+0x1ec>)
 800cda8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cdac:	f7fe fc03 	bl	800b5b6 <memchr>
 800cdb0:	2800      	cmp	r0, #0
 800cdb2:	d036      	beq.n	800ce22 <_svfiprintf_r+0x1d2>
 800cdb4:	4b22      	ldr	r3, [pc, #136]	@ (800ce40 <_svfiprintf_r+0x1f0>)
 800cdb6:	bb1b      	cbnz	r3, 800ce00 <_svfiprintf_r+0x1b0>
 800cdb8:	9b03      	ldr	r3, [sp, #12]
 800cdba:	3307      	adds	r3, #7
 800cdbc:	f023 0307 	bic.w	r3, r3, #7
 800cdc0:	3308      	adds	r3, #8
 800cdc2:	9303      	str	r3, [sp, #12]
 800cdc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cdc6:	4433      	add	r3, r6
 800cdc8:	9309      	str	r3, [sp, #36]	@ 0x24
 800cdca:	e76a      	b.n	800cca2 <_svfiprintf_r+0x52>
 800cdcc:	460c      	mov	r4, r1
 800cdce:	2001      	movs	r0, #1
 800cdd0:	fb0c 3202 	mla	r2, ip, r2, r3
 800cdd4:	e7a8      	b.n	800cd28 <_svfiprintf_r+0xd8>
 800cdd6:	2300      	movs	r3, #0
 800cdd8:	f04f 0c0a 	mov.w	ip, #10
 800cddc:	4619      	mov	r1, r3
 800cdde:	3401      	adds	r4, #1
 800cde0:	9305      	str	r3, [sp, #20]
 800cde2:	4620      	mov	r0, r4
 800cde4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cde8:	3a30      	subs	r2, #48	@ 0x30
 800cdea:	2a09      	cmp	r2, #9
 800cdec:	d903      	bls.n	800cdf6 <_svfiprintf_r+0x1a6>
 800cdee:	2b00      	cmp	r3, #0
 800cdf0:	d0c6      	beq.n	800cd80 <_svfiprintf_r+0x130>
 800cdf2:	9105      	str	r1, [sp, #20]
 800cdf4:	e7c4      	b.n	800cd80 <_svfiprintf_r+0x130>
 800cdf6:	4604      	mov	r4, r0
 800cdf8:	2301      	movs	r3, #1
 800cdfa:	fb0c 2101 	mla	r1, ip, r1, r2
 800cdfe:	e7f0      	b.n	800cde2 <_svfiprintf_r+0x192>
 800ce00:	ab03      	add	r3, sp, #12
 800ce02:	9300      	str	r3, [sp, #0]
 800ce04:	462a      	mov	r2, r5
 800ce06:	4638      	mov	r0, r7
 800ce08:	4b0e      	ldr	r3, [pc, #56]	@ (800ce44 <_svfiprintf_r+0x1f4>)
 800ce0a:	a904      	add	r1, sp, #16
 800ce0c:	f7fd fe12 	bl	800aa34 <_printf_float>
 800ce10:	1c42      	adds	r2, r0, #1
 800ce12:	4606      	mov	r6, r0
 800ce14:	d1d6      	bne.n	800cdc4 <_svfiprintf_r+0x174>
 800ce16:	89ab      	ldrh	r3, [r5, #12]
 800ce18:	065b      	lsls	r3, r3, #25
 800ce1a:	f53f af2d 	bmi.w	800cc78 <_svfiprintf_r+0x28>
 800ce1e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ce20:	e72c      	b.n	800cc7c <_svfiprintf_r+0x2c>
 800ce22:	ab03      	add	r3, sp, #12
 800ce24:	9300      	str	r3, [sp, #0]
 800ce26:	462a      	mov	r2, r5
 800ce28:	4638      	mov	r0, r7
 800ce2a:	4b06      	ldr	r3, [pc, #24]	@ (800ce44 <_svfiprintf_r+0x1f4>)
 800ce2c:	a904      	add	r1, sp, #16
 800ce2e:	f7fe f89f 	bl	800af70 <_printf_i>
 800ce32:	e7ed      	b.n	800ce10 <_svfiprintf_r+0x1c0>
 800ce34:	0800d888 	.word	0x0800d888
 800ce38:	0800d88e 	.word	0x0800d88e
 800ce3c:	0800d892 	.word	0x0800d892
 800ce40:	0800aa35 	.word	0x0800aa35
 800ce44:	0800cb99 	.word	0x0800cb99

0800ce48 <__sflush_r>:
 800ce48:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ce4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce4e:	0716      	lsls	r6, r2, #28
 800ce50:	4605      	mov	r5, r0
 800ce52:	460c      	mov	r4, r1
 800ce54:	d454      	bmi.n	800cf00 <__sflush_r+0xb8>
 800ce56:	684b      	ldr	r3, [r1, #4]
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	dc02      	bgt.n	800ce62 <__sflush_r+0x1a>
 800ce5c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ce5e:	2b00      	cmp	r3, #0
 800ce60:	dd48      	ble.n	800cef4 <__sflush_r+0xac>
 800ce62:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ce64:	2e00      	cmp	r6, #0
 800ce66:	d045      	beq.n	800cef4 <__sflush_r+0xac>
 800ce68:	2300      	movs	r3, #0
 800ce6a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ce6e:	682f      	ldr	r7, [r5, #0]
 800ce70:	6a21      	ldr	r1, [r4, #32]
 800ce72:	602b      	str	r3, [r5, #0]
 800ce74:	d030      	beq.n	800ced8 <__sflush_r+0x90>
 800ce76:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ce78:	89a3      	ldrh	r3, [r4, #12]
 800ce7a:	0759      	lsls	r1, r3, #29
 800ce7c:	d505      	bpl.n	800ce8a <__sflush_r+0x42>
 800ce7e:	6863      	ldr	r3, [r4, #4]
 800ce80:	1ad2      	subs	r2, r2, r3
 800ce82:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ce84:	b10b      	cbz	r3, 800ce8a <__sflush_r+0x42>
 800ce86:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ce88:	1ad2      	subs	r2, r2, r3
 800ce8a:	2300      	movs	r3, #0
 800ce8c:	4628      	mov	r0, r5
 800ce8e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ce90:	6a21      	ldr	r1, [r4, #32]
 800ce92:	47b0      	blx	r6
 800ce94:	1c43      	adds	r3, r0, #1
 800ce96:	89a3      	ldrh	r3, [r4, #12]
 800ce98:	d106      	bne.n	800cea8 <__sflush_r+0x60>
 800ce9a:	6829      	ldr	r1, [r5, #0]
 800ce9c:	291d      	cmp	r1, #29
 800ce9e:	d82b      	bhi.n	800cef8 <__sflush_r+0xb0>
 800cea0:	4a28      	ldr	r2, [pc, #160]	@ (800cf44 <__sflush_r+0xfc>)
 800cea2:	40ca      	lsrs	r2, r1
 800cea4:	07d6      	lsls	r6, r2, #31
 800cea6:	d527      	bpl.n	800cef8 <__sflush_r+0xb0>
 800cea8:	2200      	movs	r2, #0
 800ceaa:	6062      	str	r2, [r4, #4]
 800ceac:	6922      	ldr	r2, [r4, #16]
 800ceae:	04d9      	lsls	r1, r3, #19
 800ceb0:	6022      	str	r2, [r4, #0]
 800ceb2:	d504      	bpl.n	800cebe <__sflush_r+0x76>
 800ceb4:	1c42      	adds	r2, r0, #1
 800ceb6:	d101      	bne.n	800cebc <__sflush_r+0x74>
 800ceb8:	682b      	ldr	r3, [r5, #0]
 800ceba:	b903      	cbnz	r3, 800cebe <__sflush_r+0x76>
 800cebc:	6560      	str	r0, [r4, #84]	@ 0x54
 800cebe:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cec0:	602f      	str	r7, [r5, #0]
 800cec2:	b1b9      	cbz	r1, 800cef4 <__sflush_r+0xac>
 800cec4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cec8:	4299      	cmp	r1, r3
 800ceca:	d002      	beq.n	800ced2 <__sflush_r+0x8a>
 800cecc:	4628      	mov	r0, r5
 800cece:	f7ff f9eb 	bl	800c2a8 <_free_r>
 800ced2:	2300      	movs	r3, #0
 800ced4:	6363      	str	r3, [r4, #52]	@ 0x34
 800ced6:	e00d      	b.n	800cef4 <__sflush_r+0xac>
 800ced8:	2301      	movs	r3, #1
 800ceda:	4628      	mov	r0, r5
 800cedc:	47b0      	blx	r6
 800cede:	4602      	mov	r2, r0
 800cee0:	1c50      	adds	r0, r2, #1
 800cee2:	d1c9      	bne.n	800ce78 <__sflush_r+0x30>
 800cee4:	682b      	ldr	r3, [r5, #0]
 800cee6:	2b00      	cmp	r3, #0
 800cee8:	d0c6      	beq.n	800ce78 <__sflush_r+0x30>
 800ceea:	2b1d      	cmp	r3, #29
 800ceec:	d001      	beq.n	800cef2 <__sflush_r+0xaa>
 800ceee:	2b16      	cmp	r3, #22
 800cef0:	d11d      	bne.n	800cf2e <__sflush_r+0xe6>
 800cef2:	602f      	str	r7, [r5, #0]
 800cef4:	2000      	movs	r0, #0
 800cef6:	e021      	b.n	800cf3c <__sflush_r+0xf4>
 800cef8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cefc:	b21b      	sxth	r3, r3
 800cefe:	e01a      	b.n	800cf36 <__sflush_r+0xee>
 800cf00:	690f      	ldr	r7, [r1, #16]
 800cf02:	2f00      	cmp	r7, #0
 800cf04:	d0f6      	beq.n	800cef4 <__sflush_r+0xac>
 800cf06:	0793      	lsls	r3, r2, #30
 800cf08:	bf18      	it	ne
 800cf0a:	2300      	movne	r3, #0
 800cf0c:	680e      	ldr	r6, [r1, #0]
 800cf0e:	bf08      	it	eq
 800cf10:	694b      	ldreq	r3, [r1, #20]
 800cf12:	1bf6      	subs	r6, r6, r7
 800cf14:	600f      	str	r7, [r1, #0]
 800cf16:	608b      	str	r3, [r1, #8]
 800cf18:	2e00      	cmp	r6, #0
 800cf1a:	ddeb      	ble.n	800cef4 <__sflush_r+0xac>
 800cf1c:	4633      	mov	r3, r6
 800cf1e:	463a      	mov	r2, r7
 800cf20:	4628      	mov	r0, r5
 800cf22:	6a21      	ldr	r1, [r4, #32]
 800cf24:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800cf28:	47e0      	blx	ip
 800cf2a:	2800      	cmp	r0, #0
 800cf2c:	dc07      	bgt.n	800cf3e <__sflush_r+0xf6>
 800cf2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cf32:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cf36:	f04f 30ff 	mov.w	r0, #4294967295
 800cf3a:	81a3      	strh	r3, [r4, #12]
 800cf3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cf3e:	4407      	add	r7, r0
 800cf40:	1a36      	subs	r6, r6, r0
 800cf42:	e7e9      	b.n	800cf18 <__sflush_r+0xd0>
 800cf44:	20400001 	.word	0x20400001

0800cf48 <_fflush_r>:
 800cf48:	b538      	push	{r3, r4, r5, lr}
 800cf4a:	690b      	ldr	r3, [r1, #16]
 800cf4c:	4605      	mov	r5, r0
 800cf4e:	460c      	mov	r4, r1
 800cf50:	b913      	cbnz	r3, 800cf58 <_fflush_r+0x10>
 800cf52:	2500      	movs	r5, #0
 800cf54:	4628      	mov	r0, r5
 800cf56:	bd38      	pop	{r3, r4, r5, pc}
 800cf58:	b118      	cbz	r0, 800cf62 <_fflush_r+0x1a>
 800cf5a:	6a03      	ldr	r3, [r0, #32]
 800cf5c:	b90b      	cbnz	r3, 800cf62 <_fflush_r+0x1a>
 800cf5e:	f7fe f9b1 	bl	800b2c4 <__sinit>
 800cf62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cf66:	2b00      	cmp	r3, #0
 800cf68:	d0f3      	beq.n	800cf52 <_fflush_r+0xa>
 800cf6a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800cf6c:	07d0      	lsls	r0, r2, #31
 800cf6e:	d404      	bmi.n	800cf7a <_fflush_r+0x32>
 800cf70:	0599      	lsls	r1, r3, #22
 800cf72:	d402      	bmi.n	800cf7a <_fflush_r+0x32>
 800cf74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cf76:	f7fe fb1c 	bl	800b5b2 <__retarget_lock_acquire_recursive>
 800cf7a:	4628      	mov	r0, r5
 800cf7c:	4621      	mov	r1, r4
 800cf7e:	f7ff ff63 	bl	800ce48 <__sflush_r>
 800cf82:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cf84:	4605      	mov	r5, r0
 800cf86:	07da      	lsls	r2, r3, #31
 800cf88:	d4e4      	bmi.n	800cf54 <_fflush_r+0xc>
 800cf8a:	89a3      	ldrh	r3, [r4, #12]
 800cf8c:	059b      	lsls	r3, r3, #22
 800cf8e:	d4e1      	bmi.n	800cf54 <_fflush_r+0xc>
 800cf90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cf92:	f7fe fb0f 	bl	800b5b4 <__retarget_lock_release_recursive>
 800cf96:	e7dd      	b.n	800cf54 <_fflush_r+0xc>

0800cf98 <memmove>:
 800cf98:	4288      	cmp	r0, r1
 800cf9a:	b510      	push	{r4, lr}
 800cf9c:	eb01 0402 	add.w	r4, r1, r2
 800cfa0:	d902      	bls.n	800cfa8 <memmove+0x10>
 800cfa2:	4284      	cmp	r4, r0
 800cfa4:	4623      	mov	r3, r4
 800cfa6:	d807      	bhi.n	800cfb8 <memmove+0x20>
 800cfa8:	1e43      	subs	r3, r0, #1
 800cfaa:	42a1      	cmp	r1, r4
 800cfac:	d008      	beq.n	800cfc0 <memmove+0x28>
 800cfae:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cfb2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cfb6:	e7f8      	b.n	800cfaa <memmove+0x12>
 800cfb8:	4601      	mov	r1, r0
 800cfba:	4402      	add	r2, r0
 800cfbc:	428a      	cmp	r2, r1
 800cfbe:	d100      	bne.n	800cfc2 <memmove+0x2a>
 800cfc0:	bd10      	pop	{r4, pc}
 800cfc2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cfc6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800cfca:	e7f7      	b.n	800cfbc <memmove+0x24>

0800cfcc <_sbrk_r>:
 800cfcc:	b538      	push	{r3, r4, r5, lr}
 800cfce:	2300      	movs	r3, #0
 800cfd0:	4d05      	ldr	r5, [pc, #20]	@ (800cfe8 <_sbrk_r+0x1c>)
 800cfd2:	4604      	mov	r4, r0
 800cfd4:	4608      	mov	r0, r1
 800cfd6:	602b      	str	r3, [r5, #0]
 800cfd8:	f7f5 f8e0 	bl	800219c <_sbrk>
 800cfdc:	1c43      	adds	r3, r0, #1
 800cfde:	d102      	bne.n	800cfe6 <_sbrk_r+0x1a>
 800cfe0:	682b      	ldr	r3, [r5, #0]
 800cfe2:	b103      	cbz	r3, 800cfe6 <_sbrk_r+0x1a>
 800cfe4:	6023      	str	r3, [r4, #0]
 800cfe6:	bd38      	pop	{r3, r4, r5, pc}
 800cfe8:	20003ab8 	.word	0x20003ab8

0800cfec <__assert_func>:
 800cfec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cfee:	4614      	mov	r4, r2
 800cff0:	461a      	mov	r2, r3
 800cff2:	4b09      	ldr	r3, [pc, #36]	@ (800d018 <__assert_func+0x2c>)
 800cff4:	4605      	mov	r5, r0
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	68d8      	ldr	r0, [r3, #12]
 800cffa:	b14c      	cbz	r4, 800d010 <__assert_func+0x24>
 800cffc:	4b07      	ldr	r3, [pc, #28]	@ (800d01c <__assert_func+0x30>)
 800cffe:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d002:	9100      	str	r1, [sp, #0]
 800d004:	462b      	mov	r3, r5
 800d006:	4906      	ldr	r1, [pc, #24]	@ (800d020 <__assert_func+0x34>)
 800d008:	f000 f870 	bl	800d0ec <fiprintf>
 800d00c:	f000 f880 	bl	800d110 <abort>
 800d010:	4b04      	ldr	r3, [pc, #16]	@ (800d024 <__assert_func+0x38>)
 800d012:	461c      	mov	r4, r3
 800d014:	e7f3      	b.n	800cffe <__assert_func+0x12>
 800d016:	bf00      	nop
 800d018:	20000028 	.word	0x20000028
 800d01c:	0800d8a3 	.word	0x0800d8a3
 800d020:	0800d8b0 	.word	0x0800d8b0
 800d024:	0800d8de 	.word	0x0800d8de

0800d028 <_calloc_r>:
 800d028:	b570      	push	{r4, r5, r6, lr}
 800d02a:	fba1 5402 	umull	r5, r4, r1, r2
 800d02e:	b934      	cbnz	r4, 800d03e <_calloc_r+0x16>
 800d030:	4629      	mov	r1, r5
 800d032:	f7ff f9ab 	bl	800c38c <_malloc_r>
 800d036:	4606      	mov	r6, r0
 800d038:	b928      	cbnz	r0, 800d046 <_calloc_r+0x1e>
 800d03a:	4630      	mov	r0, r6
 800d03c:	bd70      	pop	{r4, r5, r6, pc}
 800d03e:	220c      	movs	r2, #12
 800d040:	2600      	movs	r6, #0
 800d042:	6002      	str	r2, [r0, #0]
 800d044:	e7f9      	b.n	800d03a <_calloc_r+0x12>
 800d046:	462a      	mov	r2, r5
 800d048:	4621      	mov	r1, r4
 800d04a:	f7fe f9d6 	bl	800b3fa <memset>
 800d04e:	e7f4      	b.n	800d03a <_calloc_r+0x12>

0800d050 <__ascii_mbtowc>:
 800d050:	b082      	sub	sp, #8
 800d052:	b901      	cbnz	r1, 800d056 <__ascii_mbtowc+0x6>
 800d054:	a901      	add	r1, sp, #4
 800d056:	b142      	cbz	r2, 800d06a <__ascii_mbtowc+0x1a>
 800d058:	b14b      	cbz	r3, 800d06e <__ascii_mbtowc+0x1e>
 800d05a:	7813      	ldrb	r3, [r2, #0]
 800d05c:	600b      	str	r3, [r1, #0]
 800d05e:	7812      	ldrb	r2, [r2, #0]
 800d060:	1e10      	subs	r0, r2, #0
 800d062:	bf18      	it	ne
 800d064:	2001      	movne	r0, #1
 800d066:	b002      	add	sp, #8
 800d068:	4770      	bx	lr
 800d06a:	4610      	mov	r0, r2
 800d06c:	e7fb      	b.n	800d066 <__ascii_mbtowc+0x16>
 800d06e:	f06f 0001 	mvn.w	r0, #1
 800d072:	e7f8      	b.n	800d066 <__ascii_mbtowc+0x16>

0800d074 <_realloc_r>:
 800d074:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d078:	4607      	mov	r7, r0
 800d07a:	4614      	mov	r4, r2
 800d07c:	460d      	mov	r5, r1
 800d07e:	b921      	cbnz	r1, 800d08a <_realloc_r+0x16>
 800d080:	4611      	mov	r1, r2
 800d082:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d086:	f7ff b981 	b.w	800c38c <_malloc_r>
 800d08a:	b92a      	cbnz	r2, 800d098 <_realloc_r+0x24>
 800d08c:	f7ff f90c 	bl	800c2a8 <_free_r>
 800d090:	4625      	mov	r5, r4
 800d092:	4628      	mov	r0, r5
 800d094:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d098:	f000 f841 	bl	800d11e <_malloc_usable_size_r>
 800d09c:	4284      	cmp	r4, r0
 800d09e:	4606      	mov	r6, r0
 800d0a0:	d802      	bhi.n	800d0a8 <_realloc_r+0x34>
 800d0a2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d0a6:	d8f4      	bhi.n	800d092 <_realloc_r+0x1e>
 800d0a8:	4621      	mov	r1, r4
 800d0aa:	4638      	mov	r0, r7
 800d0ac:	f7ff f96e 	bl	800c38c <_malloc_r>
 800d0b0:	4680      	mov	r8, r0
 800d0b2:	b908      	cbnz	r0, 800d0b8 <_realloc_r+0x44>
 800d0b4:	4645      	mov	r5, r8
 800d0b6:	e7ec      	b.n	800d092 <_realloc_r+0x1e>
 800d0b8:	42b4      	cmp	r4, r6
 800d0ba:	4622      	mov	r2, r4
 800d0bc:	4629      	mov	r1, r5
 800d0be:	bf28      	it	cs
 800d0c0:	4632      	movcs	r2, r6
 800d0c2:	f7fe fa86 	bl	800b5d2 <memcpy>
 800d0c6:	4629      	mov	r1, r5
 800d0c8:	4638      	mov	r0, r7
 800d0ca:	f7ff f8ed 	bl	800c2a8 <_free_r>
 800d0ce:	e7f1      	b.n	800d0b4 <_realloc_r+0x40>

0800d0d0 <__ascii_wctomb>:
 800d0d0:	4603      	mov	r3, r0
 800d0d2:	4608      	mov	r0, r1
 800d0d4:	b141      	cbz	r1, 800d0e8 <__ascii_wctomb+0x18>
 800d0d6:	2aff      	cmp	r2, #255	@ 0xff
 800d0d8:	d904      	bls.n	800d0e4 <__ascii_wctomb+0x14>
 800d0da:	228a      	movs	r2, #138	@ 0x8a
 800d0dc:	f04f 30ff 	mov.w	r0, #4294967295
 800d0e0:	601a      	str	r2, [r3, #0]
 800d0e2:	4770      	bx	lr
 800d0e4:	2001      	movs	r0, #1
 800d0e6:	700a      	strb	r2, [r1, #0]
 800d0e8:	4770      	bx	lr
	...

0800d0ec <fiprintf>:
 800d0ec:	b40e      	push	{r1, r2, r3}
 800d0ee:	b503      	push	{r0, r1, lr}
 800d0f0:	4601      	mov	r1, r0
 800d0f2:	ab03      	add	r3, sp, #12
 800d0f4:	4805      	ldr	r0, [pc, #20]	@ (800d10c <fiprintf+0x20>)
 800d0f6:	f853 2b04 	ldr.w	r2, [r3], #4
 800d0fa:	6800      	ldr	r0, [r0, #0]
 800d0fc:	9301      	str	r3, [sp, #4]
 800d0fe:	f000 f83d 	bl	800d17c <_vfiprintf_r>
 800d102:	b002      	add	sp, #8
 800d104:	f85d eb04 	ldr.w	lr, [sp], #4
 800d108:	b003      	add	sp, #12
 800d10a:	4770      	bx	lr
 800d10c:	20000028 	.word	0x20000028

0800d110 <abort>:
 800d110:	2006      	movs	r0, #6
 800d112:	b508      	push	{r3, lr}
 800d114:	f000 fa06 	bl	800d524 <raise>
 800d118:	2001      	movs	r0, #1
 800d11a:	f7f4 ffca 	bl	80020b2 <_exit>

0800d11e <_malloc_usable_size_r>:
 800d11e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d122:	1f18      	subs	r0, r3, #4
 800d124:	2b00      	cmp	r3, #0
 800d126:	bfbc      	itt	lt
 800d128:	580b      	ldrlt	r3, [r1, r0]
 800d12a:	18c0      	addlt	r0, r0, r3
 800d12c:	4770      	bx	lr

0800d12e <__sfputc_r>:
 800d12e:	6893      	ldr	r3, [r2, #8]
 800d130:	b410      	push	{r4}
 800d132:	3b01      	subs	r3, #1
 800d134:	2b00      	cmp	r3, #0
 800d136:	6093      	str	r3, [r2, #8]
 800d138:	da07      	bge.n	800d14a <__sfputc_r+0x1c>
 800d13a:	6994      	ldr	r4, [r2, #24]
 800d13c:	42a3      	cmp	r3, r4
 800d13e:	db01      	blt.n	800d144 <__sfputc_r+0x16>
 800d140:	290a      	cmp	r1, #10
 800d142:	d102      	bne.n	800d14a <__sfputc_r+0x1c>
 800d144:	bc10      	pop	{r4}
 800d146:	f000 b931 	b.w	800d3ac <__swbuf_r>
 800d14a:	6813      	ldr	r3, [r2, #0]
 800d14c:	1c58      	adds	r0, r3, #1
 800d14e:	6010      	str	r0, [r2, #0]
 800d150:	7019      	strb	r1, [r3, #0]
 800d152:	4608      	mov	r0, r1
 800d154:	bc10      	pop	{r4}
 800d156:	4770      	bx	lr

0800d158 <__sfputs_r>:
 800d158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d15a:	4606      	mov	r6, r0
 800d15c:	460f      	mov	r7, r1
 800d15e:	4614      	mov	r4, r2
 800d160:	18d5      	adds	r5, r2, r3
 800d162:	42ac      	cmp	r4, r5
 800d164:	d101      	bne.n	800d16a <__sfputs_r+0x12>
 800d166:	2000      	movs	r0, #0
 800d168:	e007      	b.n	800d17a <__sfputs_r+0x22>
 800d16a:	463a      	mov	r2, r7
 800d16c:	4630      	mov	r0, r6
 800d16e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d172:	f7ff ffdc 	bl	800d12e <__sfputc_r>
 800d176:	1c43      	adds	r3, r0, #1
 800d178:	d1f3      	bne.n	800d162 <__sfputs_r+0xa>
 800d17a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d17c <_vfiprintf_r>:
 800d17c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d180:	460d      	mov	r5, r1
 800d182:	4614      	mov	r4, r2
 800d184:	4698      	mov	r8, r3
 800d186:	4606      	mov	r6, r0
 800d188:	b09d      	sub	sp, #116	@ 0x74
 800d18a:	b118      	cbz	r0, 800d194 <_vfiprintf_r+0x18>
 800d18c:	6a03      	ldr	r3, [r0, #32]
 800d18e:	b90b      	cbnz	r3, 800d194 <_vfiprintf_r+0x18>
 800d190:	f7fe f898 	bl	800b2c4 <__sinit>
 800d194:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d196:	07d9      	lsls	r1, r3, #31
 800d198:	d405      	bmi.n	800d1a6 <_vfiprintf_r+0x2a>
 800d19a:	89ab      	ldrh	r3, [r5, #12]
 800d19c:	059a      	lsls	r2, r3, #22
 800d19e:	d402      	bmi.n	800d1a6 <_vfiprintf_r+0x2a>
 800d1a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d1a2:	f7fe fa06 	bl	800b5b2 <__retarget_lock_acquire_recursive>
 800d1a6:	89ab      	ldrh	r3, [r5, #12]
 800d1a8:	071b      	lsls	r3, r3, #28
 800d1aa:	d501      	bpl.n	800d1b0 <_vfiprintf_r+0x34>
 800d1ac:	692b      	ldr	r3, [r5, #16]
 800d1ae:	b99b      	cbnz	r3, 800d1d8 <_vfiprintf_r+0x5c>
 800d1b0:	4629      	mov	r1, r5
 800d1b2:	4630      	mov	r0, r6
 800d1b4:	f000 f938 	bl	800d428 <__swsetup_r>
 800d1b8:	b170      	cbz	r0, 800d1d8 <_vfiprintf_r+0x5c>
 800d1ba:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d1bc:	07dc      	lsls	r4, r3, #31
 800d1be:	d504      	bpl.n	800d1ca <_vfiprintf_r+0x4e>
 800d1c0:	f04f 30ff 	mov.w	r0, #4294967295
 800d1c4:	b01d      	add	sp, #116	@ 0x74
 800d1c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1ca:	89ab      	ldrh	r3, [r5, #12]
 800d1cc:	0598      	lsls	r0, r3, #22
 800d1ce:	d4f7      	bmi.n	800d1c0 <_vfiprintf_r+0x44>
 800d1d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d1d2:	f7fe f9ef 	bl	800b5b4 <__retarget_lock_release_recursive>
 800d1d6:	e7f3      	b.n	800d1c0 <_vfiprintf_r+0x44>
 800d1d8:	2300      	movs	r3, #0
 800d1da:	9309      	str	r3, [sp, #36]	@ 0x24
 800d1dc:	2320      	movs	r3, #32
 800d1de:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d1e2:	2330      	movs	r3, #48	@ 0x30
 800d1e4:	f04f 0901 	mov.w	r9, #1
 800d1e8:	f8cd 800c 	str.w	r8, [sp, #12]
 800d1ec:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800d398 <_vfiprintf_r+0x21c>
 800d1f0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d1f4:	4623      	mov	r3, r4
 800d1f6:	469a      	mov	sl, r3
 800d1f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d1fc:	b10a      	cbz	r2, 800d202 <_vfiprintf_r+0x86>
 800d1fe:	2a25      	cmp	r2, #37	@ 0x25
 800d200:	d1f9      	bne.n	800d1f6 <_vfiprintf_r+0x7a>
 800d202:	ebba 0b04 	subs.w	fp, sl, r4
 800d206:	d00b      	beq.n	800d220 <_vfiprintf_r+0xa4>
 800d208:	465b      	mov	r3, fp
 800d20a:	4622      	mov	r2, r4
 800d20c:	4629      	mov	r1, r5
 800d20e:	4630      	mov	r0, r6
 800d210:	f7ff ffa2 	bl	800d158 <__sfputs_r>
 800d214:	3001      	adds	r0, #1
 800d216:	f000 80a7 	beq.w	800d368 <_vfiprintf_r+0x1ec>
 800d21a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d21c:	445a      	add	r2, fp
 800d21e:	9209      	str	r2, [sp, #36]	@ 0x24
 800d220:	f89a 3000 	ldrb.w	r3, [sl]
 800d224:	2b00      	cmp	r3, #0
 800d226:	f000 809f 	beq.w	800d368 <_vfiprintf_r+0x1ec>
 800d22a:	2300      	movs	r3, #0
 800d22c:	f04f 32ff 	mov.w	r2, #4294967295
 800d230:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d234:	f10a 0a01 	add.w	sl, sl, #1
 800d238:	9304      	str	r3, [sp, #16]
 800d23a:	9307      	str	r3, [sp, #28]
 800d23c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d240:	931a      	str	r3, [sp, #104]	@ 0x68
 800d242:	4654      	mov	r4, sl
 800d244:	2205      	movs	r2, #5
 800d246:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d24a:	4853      	ldr	r0, [pc, #332]	@ (800d398 <_vfiprintf_r+0x21c>)
 800d24c:	f7fe f9b3 	bl	800b5b6 <memchr>
 800d250:	9a04      	ldr	r2, [sp, #16]
 800d252:	b9d8      	cbnz	r0, 800d28c <_vfiprintf_r+0x110>
 800d254:	06d1      	lsls	r1, r2, #27
 800d256:	bf44      	itt	mi
 800d258:	2320      	movmi	r3, #32
 800d25a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d25e:	0713      	lsls	r3, r2, #28
 800d260:	bf44      	itt	mi
 800d262:	232b      	movmi	r3, #43	@ 0x2b
 800d264:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d268:	f89a 3000 	ldrb.w	r3, [sl]
 800d26c:	2b2a      	cmp	r3, #42	@ 0x2a
 800d26e:	d015      	beq.n	800d29c <_vfiprintf_r+0x120>
 800d270:	4654      	mov	r4, sl
 800d272:	2000      	movs	r0, #0
 800d274:	f04f 0c0a 	mov.w	ip, #10
 800d278:	9a07      	ldr	r2, [sp, #28]
 800d27a:	4621      	mov	r1, r4
 800d27c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d280:	3b30      	subs	r3, #48	@ 0x30
 800d282:	2b09      	cmp	r3, #9
 800d284:	d94b      	bls.n	800d31e <_vfiprintf_r+0x1a2>
 800d286:	b1b0      	cbz	r0, 800d2b6 <_vfiprintf_r+0x13a>
 800d288:	9207      	str	r2, [sp, #28]
 800d28a:	e014      	b.n	800d2b6 <_vfiprintf_r+0x13a>
 800d28c:	eba0 0308 	sub.w	r3, r0, r8
 800d290:	fa09 f303 	lsl.w	r3, r9, r3
 800d294:	4313      	orrs	r3, r2
 800d296:	46a2      	mov	sl, r4
 800d298:	9304      	str	r3, [sp, #16]
 800d29a:	e7d2      	b.n	800d242 <_vfiprintf_r+0xc6>
 800d29c:	9b03      	ldr	r3, [sp, #12]
 800d29e:	1d19      	adds	r1, r3, #4
 800d2a0:	681b      	ldr	r3, [r3, #0]
 800d2a2:	9103      	str	r1, [sp, #12]
 800d2a4:	2b00      	cmp	r3, #0
 800d2a6:	bfbb      	ittet	lt
 800d2a8:	425b      	neglt	r3, r3
 800d2aa:	f042 0202 	orrlt.w	r2, r2, #2
 800d2ae:	9307      	strge	r3, [sp, #28]
 800d2b0:	9307      	strlt	r3, [sp, #28]
 800d2b2:	bfb8      	it	lt
 800d2b4:	9204      	strlt	r2, [sp, #16]
 800d2b6:	7823      	ldrb	r3, [r4, #0]
 800d2b8:	2b2e      	cmp	r3, #46	@ 0x2e
 800d2ba:	d10a      	bne.n	800d2d2 <_vfiprintf_r+0x156>
 800d2bc:	7863      	ldrb	r3, [r4, #1]
 800d2be:	2b2a      	cmp	r3, #42	@ 0x2a
 800d2c0:	d132      	bne.n	800d328 <_vfiprintf_r+0x1ac>
 800d2c2:	9b03      	ldr	r3, [sp, #12]
 800d2c4:	3402      	adds	r4, #2
 800d2c6:	1d1a      	adds	r2, r3, #4
 800d2c8:	681b      	ldr	r3, [r3, #0]
 800d2ca:	9203      	str	r2, [sp, #12]
 800d2cc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d2d0:	9305      	str	r3, [sp, #20]
 800d2d2:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800d39c <_vfiprintf_r+0x220>
 800d2d6:	2203      	movs	r2, #3
 800d2d8:	4650      	mov	r0, sl
 800d2da:	7821      	ldrb	r1, [r4, #0]
 800d2dc:	f7fe f96b 	bl	800b5b6 <memchr>
 800d2e0:	b138      	cbz	r0, 800d2f2 <_vfiprintf_r+0x176>
 800d2e2:	2240      	movs	r2, #64	@ 0x40
 800d2e4:	9b04      	ldr	r3, [sp, #16]
 800d2e6:	eba0 000a 	sub.w	r0, r0, sl
 800d2ea:	4082      	lsls	r2, r0
 800d2ec:	4313      	orrs	r3, r2
 800d2ee:	3401      	adds	r4, #1
 800d2f0:	9304      	str	r3, [sp, #16]
 800d2f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d2f6:	2206      	movs	r2, #6
 800d2f8:	4829      	ldr	r0, [pc, #164]	@ (800d3a0 <_vfiprintf_r+0x224>)
 800d2fa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d2fe:	f7fe f95a 	bl	800b5b6 <memchr>
 800d302:	2800      	cmp	r0, #0
 800d304:	d03f      	beq.n	800d386 <_vfiprintf_r+0x20a>
 800d306:	4b27      	ldr	r3, [pc, #156]	@ (800d3a4 <_vfiprintf_r+0x228>)
 800d308:	bb1b      	cbnz	r3, 800d352 <_vfiprintf_r+0x1d6>
 800d30a:	9b03      	ldr	r3, [sp, #12]
 800d30c:	3307      	adds	r3, #7
 800d30e:	f023 0307 	bic.w	r3, r3, #7
 800d312:	3308      	adds	r3, #8
 800d314:	9303      	str	r3, [sp, #12]
 800d316:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d318:	443b      	add	r3, r7
 800d31a:	9309      	str	r3, [sp, #36]	@ 0x24
 800d31c:	e76a      	b.n	800d1f4 <_vfiprintf_r+0x78>
 800d31e:	460c      	mov	r4, r1
 800d320:	2001      	movs	r0, #1
 800d322:	fb0c 3202 	mla	r2, ip, r2, r3
 800d326:	e7a8      	b.n	800d27a <_vfiprintf_r+0xfe>
 800d328:	2300      	movs	r3, #0
 800d32a:	f04f 0c0a 	mov.w	ip, #10
 800d32e:	4619      	mov	r1, r3
 800d330:	3401      	adds	r4, #1
 800d332:	9305      	str	r3, [sp, #20]
 800d334:	4620      	mov	r0, r4
 800d336:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d33a:	3a30      	subs	r2, #48	@ 0x30
 800d33c:	2a09      	cmp	r2, #9
 800d33e:	d903      	bls.n	800d348 <_vfiprintf_r+0x1cc>
 800d340:	2b00      	cmp	r3, #0
 800d342:	d0c6      	beq.n	800d2d2 <_vfiprintf_r+0x156>
 800d344:	9105      	str	r1, [sp, #20]
 800d346:	e7c4      	b.n	800d2d2 <_vfiprintf_r+0x156>
 800d348:	4604      	mov	r4, r0
 800d34a:	2301      	movs	r3, #1
 800d34c:	fb0c 2101 	mla	r1, ip, r1, r2
 800d350:	e7f0      	b.n	800d334 <_vfiprintf_r+0x1b8>
 800d352:	ab03      	add	r3, sp, #12
 800d354:	9300      	str	r3, [sp, #0]
 800d356:	462a      	mov	r2, r5
 800d358:	4630      	mov	r0, r6
 800d35a:	4b13      	ldr	r3, [pc, #76]	@ (800d3a8 <_vfiprintf_r+0x22c>)
 800d35c:	a904      	add	r1, sp, #16
 800d35e:	f7fd fb69 	bl	800aa34 <_printf_float>
 800d362:	4607      	mov	r7, r0
 800d364:	1c78      	adds	r0, r7, #1
 800d366:	d1d6      	bne.n	800d316 <_vfiprintf_r+0x19a>
 800d368:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d36a:	07d9      	lsls	r1, r3, #31
 800d36c:	d405      	bmi.n	800d37a <_vfiprintf_r+0x1fe>
 800d36e:	89ab      	ldrh	r3, [r5, #12]
 800d370:	059a      	lsls	r2, r3, #22
 800d372:	d402      	bmi.n	800d37a <_vfiprintf_r+0x1fe>
 800d374:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d376:	f7fe f91d 	bl	800b5b4 <__retarget_lock_release_recursive>
 800d37a:	89ab      	ldrh	r3, [r5, #12]
 800d37c:	065b      	lsls	r3, r3, #25
 800d37e:	f53f af1f 	bmi.w	800d1c0 <_vfiprintf_r+0x44>
 800d382:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d384:	e71e      	b.n	800d1c4 <_vfiprintf_r+0x48>
 800d386:	ab03      	add	r3, sp, #12
 800d388:	9300      	str	r3, [sp, #0]
 800d38a:	462a      	mov	r2, r5
 800d38c:	4630      	mov	r0, r6
 800d38e:	4b06      	ldr	r3, [pc, #24]	@ (800d3a8 <_vfiprintf_r+0x22c>)
 800d390:	a904      	add	r1, sp, #16
 800d392:	f7fd fded 	bl	800af70 <_printf_i>
 800d396:	e7e4      	b.n	800d362 <_vfiprintf_r+0x1e6>
 800d398:	0800d888 	.word	0x0800d888
 800d39c:	0800d88e 	.word	0x0800d88e
 800d3a0:	0800d892 	.word	0x0800d892
 800d3a4:	0800aa35 	.word	0x0800aa35
 800d3a8:	0800d159 	.word	0x0800d159

0800d3ac <__swbuf_r>:
 800d3ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3ae:	460e      	mov	r6, r1
 800d3b0:	4614      	mov	r4, r2
 800d3b2:	4605      	mov	r5, r0
 800d3b4:	b118      	cbz	r0, 800d3be <__swbuf_r+0x12>
 800d3b6:	6a03      	ldr	r3, [r0, #32]
 800d3b8:	b90b      	cbnz	r3, 800d3be <__swbuf_r+0x12>
 800d3ba:	f7fd ff83 	bl	800b2c4 <__sinit>
 800d3be:	69a3      	ldr	r3, [r4, #24]
 800d3c0:	60a3      	str	r3, [r4, #8]
 800d3c2:	89a3      	ldrh	r3, [r4, #12]
 800d3c4:	071a      	lsls	r2, r3, #28
 800d3c6:	d501      	bpl.n	800d3cc <__swbuf_r+0x20>
 800d3c8:	6923      	ldr	r3, [r4, #16]
 800d3ca:	b943      	cbnz	r3, 800d3de <__swbuf_r+0x32>
 800d3cc:	4621      	mov	r1, r4
 800d3ce:	4628      	mov	r0, r5
 800d3d0:	f000 f82a 	bl	800d428 <__swsetup_r>
 800d3d4:	b118      	cbz	r0, 800d3de <__swbuf_r+0x32>
 800d3d6:	f04f 37ff 	mov.w	r7, #4294967295
 800d3da:	4638      	mov	r0, r7
 800d3dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d3de:	6823      	ldr	r3, [r4, #0]
 800d3e0:	6922      	ldr	r2, [r4, #16]
 800d3e2:	b2f6      	uxtb	r6, r6
 800d3e4:	1a98      	subs	r0, r3, r2
 800d3e6:	6963      	ldr	r3, [r4, #20]
 800d3e8:	4637      	mov	r7, r6
 800d3ea:	4283      	cmp	r3, r0
 800d3ec:	dc05      	bgt.n	800d3fa <__swbuf_r+0x4e>
 800d3ee:	4621      	mov	r1, r4
 800d3f0:	4628      	mov	r0, r5
 800d3f2:	f7ff fda9 	bl	800cf48 <_fflush_r>
 800d3f6:	2800      	cmp	r0, #0
 800d3f8:	d1ed      	bne.n	800d3d6 <__swbuf_r+0x2a>
 800d3fa:	68a3      	ldr	r3, [r4, #8]
 800d3fc:	3b01      	subs	r3, #1
 800d3fe:	60a3      	str	r3, [r4, #8]
 800d400:	6823      	ldr	r3, [r4, #0]
 800d402:	1c5a      	adds	r2, r3, #1
 800d404:	6022      	str	r2, [r4, #0]
 800d406:	701e      	strb	r6, [r3, #0]
 800d408:	6962      	ldr	r2, [r4, #20]
 800d40a:	1c43      	adds	r3, r0, #1
 800d40c:	429a      	cmp	r2, r3
 800d40e:	d004      	beq.n	800d41a <__swbuf_r+0x6e>
 800d410:	89a3      	ldrh	r3, [r4, #12]
 800d412:	07db      	lsls	r3, r3, #31
 800d414:	d5e1      	bpl.n	800d3da <__swbuf_r+0x2e>
 800d416:	2e0a      	cmp	r6, #10
 800d418:	d1df      	bne.n	800d3da <__swbuf_r+0x2e>
 800d41a:	4621      	mov	r1, r4
 800d41c:	4628      	mov	r0, r5
 800d41e:	f7ff fd93 	bl	800cf48 <_fflush_r>
 800d422:	2800      	cmp	r0, #0
 800d424:	d0d9      	beq.n	800d3da <__swbuf_r+0x2e>
 800d426:	e7d6      	b.n	800d3d6 <__swbuf_r+0x2a>

0800d428 <__swsetup_r>:
 800d428:	b538      	push	{r3, r4, r5, lr}
 800d42a:	4b29      	ldr	r3, [pc, #164]	@ (800d4d0 <__swsetup_r+0xa8>)
 800d42c:	4605      	mov	r5, r0
 800d42e:	6818      	ldr	r0, [r3, #0]
 800d430:	460c      	mov	r4, r1
 800d432:	b118      	cbz	r0, 800d43c <__swsetup_r+0x14>
 800d434:	6a03      	ldr	r3, [r0, #32]
 800d436:	b90b      	cbnz	r3, 800d43c <__swsetup_r+0x14>
 800d438:	f7fd ff44 	bl	800b2c4 <__sinit>
 800d43c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d440:	0719      	lsls	r1, r3, #28
 800d442:	d422      	bmi.n	800d48a <__swsetup_r+0x62>
 800d444:	06da      	lsls	r2, r3, #27
 800d446:	d407      	bmi.n	800d458 <__swsetup_r+0x30>
 800d448:	2209      	movs	r2, #9
 800d44a:	602a      	str	r2, [r5, #0]
 800d44c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d450:	f04f 30ff 	mov.w	r0, #4294967295
 800d454:	81a3      	strh	r3, [r4, #12]
 800d456:	e033      	b.n	800d4c0 <__swsetup_r+0x98>
 800d458:	0758      	lsls	r0, r3, #29
 800d45a:	d512      	bpl.n	800d482 <__swsetup_r+0x5a>
 800d45c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d45e:	b141      	cbz	r1, 800d472 <__swsetup_r+0x4a>
 800d460:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d464:	4299      	cmp	r1, r3
 800d466:	d002      	beq.n	800d46e <__swsetup_r+0x46>
 800d468:	4628      	mov	r0, r5
 800d46a:	f7fe ff1d 	bl	800c2a8 <_free_r>
 800d46e:	2300      	movs	r3, #0
 800d470:	6363      	str	r3, [r4, #52]	@ 0x34
 800d472:	89a3      	ldrh	r3, [r4, #12]
 800d474:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d478:	81a3      	strh	r3, [r4, #12]
 800d47a:	2300      	movs	r3, #0
 800d47c:	6063      	str	r3, [r4, #4]
 800d47e:	6923      	ldr	r3, [r4, #16]
 800d480:	6023      	str	r3, [r4, #0]
 800d482:	89a3      	ldrh	r3, [r4, #12]
 800d484:	f043 0308 	orr.w	r3, r3, #8
 800d488:	81a3      	strh	r3, [r4, #12]
 800d48a:	6923      	ldr	r3, [r4, #16]
 800d48c:	b94b      	cbnz	r3, 800d4a2 <__swsetup_r+0x7a>
 800d48e:	89a3      	ldrh	r3, [r4, #12]
 800d490:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d494:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d498:	d003      	beq.n	800d4a2 <__swsetup_r+0x7a>
 800d49a:	4621      	mov	r1, r4
 800d49c:	4628      	mov	r0, r5
 800d49e:	f000 f882 	bl	800d5a6 <__smakebuf_r>
 800d4a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d4a6:	f013 0201 	ands.w	r2, r3, #1
 800d4aa:	d00a      	beq.n	800d4c2 <__swsetup_r+0x9a>
 800d4ac:	2200      	movs	r2, #0
 800d4ae:	60a2      	str	r2, [r4, #8]
 800d4b0:	6962      	ldr	r2, [r4, #20]
 800d4b2:	4252      	negs	r2, r2
 800d4b4:	61a2      	str	r2, [r4, #24]
 800d4b6:	6922      	ldr	r2, [r4, #16]
 800d4b8:	b942      	cbnz	r2, 800d4cc <__swsetup_r+0xa4>
 800d4ba:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d4be:	d1c5      	bne.n	800d44c <__swsetup_r+0x24>
 800d4c0:	bd38      	pop	{r3, r4, r5, pc}
 800d4c2:	0799      	lsls	r1, r3, #30
 800d4c4:	bf58      	it	pl
 800d4c6:	6962      	ldrpl	r2, [r4, #20]
 800d4c8:	60a2      	str	r2, [r4, #8]
 800d4ca:	e7f4      	b.n	800d4b6 <__swsetup_r+0x8e>
 800d4cc:	2000      	movs	r0, #0
 800d4ce:	e7f7      	b.n	800d4c0 <__swsetup_r+0x98>
 800d4d0:	20000028 	.word	0x20000028

0800d4d4 <_raise_r>:
 800d4d4:	291f      	cmp	r1, #31
 800d4d6:	b538      	push	{r3, r4, r5, lr}
 800d4d8:	4605      	mov	r5, r0
 800d4da:	460c      	mov	r4, r1
 800d4dc:	d904      	bls.n	800d4e8 <_raise_r+0x14>
 800d4de:	2316      	movs	r3, #22
 800d4e0:	6003      	str	r3, [r0, #0]
 800d4e2:	f04f 30ff 	mov.w	r0, #4294967295
 800d4e6:	bd38      	pop	{r3, r4, r5, pc}
 800d4e8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d4ea:	b112      	cbz	r2, 800d4f2 <_raise_r+0x1e>
 800d4ec:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d4f0:	b94b      	cbnz	r3, 800d506 <_raise_r+0x32>
 800d4f2:	4628      	mov	r0, r5
 800d4f4:	f000 f830 	bl	800d558 <_getpid_r>
 800d4f8:	4622      	mov	r2, r4
 800d4fa:	4601      	mov	r1, r0
 800d4fc:	4628      	mov	r0, r5
 800d4fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d502:	f000 b817 	b.w	800d534 <_kill_r>
 800d506:	2b01      	cmp	r3, #1
 800d508:	d00a      	beq.n	800d520 <_raise_r+0x4c>
 800d50a:	1c59      	adds	r1, r3, #1
 800d50c:	d103      	bne.n	800d516 <_raise_r+0x42>
 800d50e:	2316      	movs	r3, #22
 800d510:	6003      	str	r3, [r0, #0]
 800d512:	2001      	movs	r0, #1
 800d514:	e7e7      	b.n	800d4e6 <_raise_r+0x12>
 800d516:	2100      	movs	r1, #0
 800d518:	4620      	mov	r0, r4
 800d51a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d51e:	4798      	blx	r3
 800d520:	2000      	movs	r0, #0
 800d522:	e7e0      	b.n	800d4e6 <_raise_r+0x12>

0800d524 <raise>:
 800d524:	4b02      	ldr	r3, [pc, #8]	@ (800d530 <raise+0xc>)
 800d526:	4601      	mov	r1, r0
 800d528:	6818      	ldr	r0, [r3, #0]
 800d52a:	f7ff bfd3 	b.w	800d4d4 <_raise_r>
 800d52e:	bf00      	nop
 800d530:	20000028 	.word	0x20000028

0800d534 <_kill_r>:
 800d534:	b538      	push	{r3, r4, r5, lr}
 800d536:	2300      	movs	r3, #0
 800d538:	4d06      	ldr	r5, [pc, #24]	@ (800d554 <_kill_r+0x20>)
 800d53a:	4604      	mov	r4, r0
 800d53c:	4608      	mov	r0, r1
 800d53e:	4611      	mov	r1, r2
 800d540:	602b      	str	r3, [r5, #0]
 800d542:	f7f4 fda6 	bl	8002092 <_kill>
 800d546:	1c43      	adds	r3, r0, #1
 800d548:	d102      	bne.n	800d550 <_kill_r+0x1c>
 800d54a:	682b      	ldr	r3, [r5, #0]
 800d54c:	b103      	cbz	r3, 800d550 <_kill_r+0x1c>
 800d54e:	6023      	str	r3, [r4, #0]
 800d550:	bd38      	pop	{r3, r4, r5, pc}
 800d552:	bf00      	nop
 800d554:	20003ab8 	.word	0x20003ab8

0800d558 <_getpid_r>:
 800d558:	f7f4 bd94 	b.w	8002084 <_getpid>

0800d55c <__swhatbuf_r>:
 800d55c:	b570      	push	{r4, r5, r6, lr}
 800d55e:	460c      	mov	r4, r1
 800d560:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d564:	4615      	mov	r5, r2
 800d566:	2900      	cmp	r1, #0
 800d568:	461e      	mov	r6, r3
 800d56a:	b096      	sub	sp, #88	@ 0x58
 800d56c:	da0c      	bge.n	800d588 <__swhatbuf_r+0x2c>
 800d56e:	89a3      	ldrh	r3, [r4, #12]
 800d570:	2100      	movs	r1, #0
 800d572:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d576:	bf14      	ite	ne
 800d578:	2340      	movne	r3, #64	@ 0x40
 800d57a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d57e:	2000      	movs	r0, #0
 800d580:	6031      	str	r1, [r6, #0]
 800d582:	602b      	str	r3, [r5, #0]
 800d584:	b016      	add	sp, #88	@ 0x58
 800d586:	bd70      	pop	{r4, r5, r6, pc}
 800d588:	466a      	mov	r2, sp
 800d58a:	f000 f849 	bl	800d620 <_fstat_r>
 800d58e:	2800      	cmp	r0, #0
 800d590:	dbed      	blt.n	800d56e <__swhatbuf_r+0x12>
 800d592:	9901      	ldr	r1, [sp, #4]
 800d594:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d598:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d59c:	4259      	negs	r1, r3
 800d59e:	4159      	adcs	r1, r3
 800d5a0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d5a4:	e7eb      	b.n	800d57e <__swhatbuf_r+0x22>

0800d5a6 <__smakebuf_r>:
 800d5a6:	898b      	ldrh	r3, [r1, #12]
 800d5a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d5aa:	079d      	lsls	r5, r3, #30
 800d5ac:	4606      	mov	r6, r0
 800d5ae:	460c      	mov	r4, r1
 800d5b0:	d507      	bpl.n	800d5c2 <__smakebuf_r+0x1c>
 800d5b2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d5b6:	6023      	str	r3, [r4, #0]
 800d5b8:	6123      	str	r3, [r4, #16]
 800d5ba:	2301      	movs	r3, #1
 800d5bc:	6163      	str	r3, [r4, #20]
 800d5be:	b003      	add	sp, #12
 800d5c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d5c2:	466a      	mov	r2, sp
 800d5c4:	ab01      	add	r3, sp, #4
 800d5c6:	f7ff ffc9 	bl	800d55c <__swhatbuf_r>
 800d5ca:	9f00      	ldr	r7, [sp, #0]
 800d5cc:	4605      	mov	r5, r0
 800d5ce:	4639      	mov	r1, r7
 800d5d0:	4630      	mov	r0, r6
 800d5d2:	f7fe fedb 	bl	800c38c <_malloc_r>
 800d5d6:	b948      	cbnz	r0, 800d5ec <__smakebuf_r+0x46>
 800d5d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d5dc:	059a      	lsls	r2, r3, #22
 800d5de:	d4ee      	bmi.n	800d5be <__smakebuf_r+0x18>
 800d5e0:	f023 0303 	bic.w	r3, r3, #3
 800d5e4:	f043 0302 	orr.w	r3, r3, #2
 800d5e8:	81a3      	strh	r3, [r4, #12]
 800d5ea:	e7e2      	b.n	800d5b2 <__smakebuf_r+0xc>
 800d5ec:	89a3      	ldrh	r3, [r4, #12]
 800d5ee:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d5f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d5f6:	81a3      	strh	r3, [r4, #12]
 800d5f8:	9b01      	ldr	r3, [sp, #4]
 800d5fa:	6020      	str	r0, [r4, #0]
 800d5fc:	b15b      	cbz	r3, 800d616 <__smakebuf_r+0x70>
 800d5fe:	4630      	mov	r0, r6
 800d600:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d604:	f000 f81e 	bl	800d644 <_isatty_r>
 800d608:	b128      	cbz	r0, 800d616 <__smakebuf_r+0x70>
 800d60a:	89a3      	ldrh	r3, [r4, #12]
 800d60c:	f023 0303 	bic.w	r3, r3, #3
 800d610:	f043 0301 	orr.w	r3, r3, #1
 800d614:	81a3      	strh	r3, [r4, #12]
 800d616:	89a3      	ldrh	r3, [r4, #12]
 800d618:	431d      	orrs	r5, r3
 800d61a:	81a5      	strh	r5, [r4, #12]
 800d61c:	e7cf      	b.n	800d5be <__smakebuf_r+0x18>
	...

0800d620 <_fstat_r>:
 800d620:	b538      	push	{r3, r4, r5, lr}
 800d622:	2300      	movs	r3, #0
 800d624:	4d06      	ldr	r5, [pc, #24]	@ (800d640 <_fstat_r+0x20>)
 800d626:	4604      	mov	r4, r0
 800d628:	4608      	mov	r0, r1
 800d62a:	4611      	mov	r1, r2
 800d62c:	602b      	str	r3, [r5, #0]
 800d62e:	f7f4 fd8f 	bl	8002150 <_fstat>
 800d632:	1c43      	adds	r3, r0, #1
 800d634:	d102      	bne.n	800d63c <_fstat_r+0x1c>
 800d636:	682b      	ldr	r3, [r5, #0]
 800d638:	b103      	cbz	r3, 800d63c <_fstat_r+0x1c>
 800d63a:	6023      	str	r3, [r4, #0]
 800d63c:	bd38      	pop	{r3, r4, r5, pc}
 800d63e:	bf00      	nop
 800d640:	20003ab8 	.word	0x20003ab8

0800d644 <_isatty_r>:
 800d644:	b538      	push	{r3, r4, r5, lr}
 800d646:	2300      	movs	r3, #0
 800d648:	4d05      	ldr	r5, [pc, #20]	@ (800d660 <_isatty_r+0x1c>)
 800d64a:	4604      	mov	r4, r0
 800d64c:	4608      	mov	r0, r1
 800d64e:	602b      	str	r3, [r5, #0]
 800d650:	f7f4 fd8d 	bl	800216e <_isatty>
 800d654:	1c43      	adds	r3, r0, #1
 800d656:	d102      	bne.n	800d65e <_isatty_r+0x1a>
 800d658:	682b      	ldr	r3, [r5, #0]
 800d65a:	b103      	cbz	r3, 800d65e <_isatty_r+0x1a>
 800d65c:	6023      	str	r3, [r4, #0]
 800d65e:	bd38      	pop	{r3, r4, r5, pc}
 800d660:	20003ab8 	.word	0x20003ab8

0800d664 <_init>:
 800d664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d666:	bf00      	nop
 800d668:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d66a:	bc08      	pop	{r3}
 800d66c:	469e      	mov	lr, r3
 800d66e:	4770      	bx	lr

0800d670 <_fini>:
 800d670:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d672:	bf00      	nop
 800d674:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d676:	bc08      	pop	{r3}
 800d678:	469e      	mov	lr, r3
 800d67a:	4770      	bx	lr
