# Atheros AR9132 MIPS 24Kc SoC.
# tested on AP83 reference board (Buffalo WZR-HP-G300NH)
#
# this settings are taken from source of u-boot for this board
# (for PLL) file:    u-boot/board/ar7100/common/lowlevel_init_ar9100.S
# (for DDR) file:    u-boot/cpu/mips/ar7100/meminit.c
#      with file:    u-boot/include/configs/WZR-HP-G300NH.h
#

adapter_nsrst_delay 100
jtag_ntrst_delay 100

reset_config trst_only separate		;# or use only "reset_config none"

set CHIPNAME ar9132

jtag newtap $CHIPNAME cpu -irlen 5 -ircapture 0x1 -irmask 0x1f -expected-id 1
set TARGETNAME $CHIPNAME.cpu
target create $TARGETNAME mips_m4k -endian big -chain-position $TARGETNAME
$TARGETNAME configure -event reset-init {
	# set PLL
	mww 0xb8050000 0x02091050	;# clr pll mask (rst:02091050)
	mww 0xb8050000 0x00091050	;# clr pll mask (rst:02091050)
	mww 0xb8050000 0x00011050	;# CPU:400 DDR:400 AHB:200
	sleep 10

	# update PLL
	mww 0xb8050000 0x00001050	;# clr pll bypass
	sleep 10
	mww 0xb805000c 0x1			;# set clock_switch bit
	mww 0xb8000018 0xffff		;# early set RDTC for DDR
	# disable flash remap
	mww 0xbf000004 0x43

	# DDR
	mww 0xb8000000 0x77bc8cd0	;# DDR cfg cdl val (rst:77bc8cd0)
	mww 0xb8000004 0x83d1f6a2	;# DDR cfg2 cdl val (rst:81d106a8)

	mww 0xb8000010 0x8			;# force precharge all banks
	mww 0xb8000008 0x131		;# set DDR mode value init
	mww 0xb8000010 0x1			;# force EMRS update cycle
	mww 0xb800000c 0x0			;# clr ext. mode register
	mww 0xb8000010 0x2			;# force auto refresh all banks
	mww 0xb8000010 0x8			;# force precharge all banks
	mww 0xb8000008 0x31			;# set DDR mode value CAS=3
	sleep 100
	mww 0xb8000010 0x1			;# force EMRS update cycle
	mww 0xb8000014 0x4c00		;# DDR refresh value ---- 
	mww 0xb8000018 0xffff		;# DDR Read Data This Cycle value (32bit: 0x00ff)
	mww 0xb800001c 0x2			;# delay added to the DQS0 line (normal = 7)
	mww 0xb8000020 0x2			;# delay added to the DQS1 line (normal = 7)
	mww 0xb8000024 0x2
	mww 0xb8000028 0x2
}

# setup working area somewhere in RAM
$TARGETNAME configure -work-area-phys 0xa0600000 -work-area-size 0x20000
# serial SPI capable flash
# flash bank <driver> <base> <size> <chip_width> <bus_width>