{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707405557472 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707405557488 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 08 10:19:17 2024 " "Processing started: Thu Feb 08 10:19:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707405557488 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405557488 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off computerLab -c computerLab " "Command: quartus_map --read_settings_files=on --write_settings_files=off computerLab -c computerLab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405557488 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707405558618 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707405558618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707405568878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405568878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707405568893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405568893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707405568909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405568909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707405568909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405568909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707405568924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405568924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/ALU_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707405568940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405568940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BusMuxInRHi datapath.v(39) " "Verilog HDL Implicit Net warning at datapath.v(39): created implicit net for \"BusMuxInRHi\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707405568940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BusMuxInRLo datapath.v(40) " "Verilog HDL Implicit Net warning at datapath.v(40): created implicit net for \"BusMuxInRLo\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707405568940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RYin datapath.v(44) " "Verilog HDL Implicit Net warning at datapath.v(44): created implicit net for \"RYin\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707405568940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RZHiData datapath.v(46) " "Verilog HDL Implicit Net warning at datapath.v(46): created implicit net for \"RZHiData\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707405568940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RZLoData datapath.v(47) " "Verilog HDL Implicit Net warning at datapath.v(47): created implicit net for \"RZLoData\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707405568940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BusMuxInRMAR datapath.v(49) " "Verilog HDL Implicit Net warning at datapath.v(49): created implicit net for \"BusMuxInRMAR\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707405568940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BusMuxInRHI datapath.v(52) " "Verilog HDL Implicit Net warning at datapath.v(52): created implicit net for \"BusMuxInRHI\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707405568940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BusMuxInRLO datapath.v(52) " "Verilog HDL Implicit Net warning at datapath.v(52): created implicit net for \"BusMuxInRLO\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707405568940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BusMuxInRIR datapath.v(52) " "Verilog HDL Implicit Net warning at datapath.v(52): created implicit net for \"BusMuxInRIR\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707405568940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BusMuxInRY datapath.v(52) " "Verilog HDL Implicit Net warning at datapath.v(52): created implicit net for \"BusMuxInRY\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707405568940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RHIout datapath.v(52) " "Verilog HDL Implicit Net warning at datapath.v(52): created implicit net for \"RHIout\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707405568940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RLOout datapath.v(52) " "Verilog HDL Implicit Net warning at datapath.v(52): created implicit net for \"RLOout\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707405568940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RPCout datapath.v(52) " "Verilog HDL Implicit Net warning at datapath.v(52): created implicit net for \"RPCout\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707405568940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RIRout datapath.v(52) " "Verilog HDL Implicit Net warning at datapath.v(52): created implicit net for \"RIRout\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707405568940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RYout datapath.v(52) " "Verilog HDL Implicit Net warning at datapath.v(52): created implicit net for \"RYout\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707405568940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RZHiout datapath.v(52) " "Verilog HDL Implicit Net warning at datapath.v(52): created implicit net for \"RZHiout\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707405568940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RZLoout datapath.v(52) " "Verilog HDL Implicit Net warning at datapath.v(52): created implicit net for \"RZLoout\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707405568940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RMDRout datapath.v(52) " "Verilog HDL Implicit Net warning at datapath.v(52): created implicit net for \"RMDRout\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707405568940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RYIn ALU_tb.v(16) " "Verilog HDL Implicit Net warning at ALU_tb.v(16): created implicit net for \"RYIn\"" {  } { { "ALU_tb.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/ALU_tb.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707405568940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RZLoOut ALU_tb.v(16) " "Verilog HDL Implicit Net warning at ALU_tb.v(16): created implicit net for \"RZLoOut\"" {  } { { "ALU_tb.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/ALU_tb.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707405568940 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1707405568987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:R0 " "Elaborating entity \"register\" for hierarchy \"register:R0\"" {  } { { "datapath.v" "R0" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707405569035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus bus:bus " "Elaborating entity \"bus\" for hierarchy \"bus:bus\"" {  } { { "datapath.v" "bus" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707405569066 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q bus.v(13) " "Verilog HDL Always Construct warning at bus.v(13): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1707405569066 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] bus.v(34) " "Inferred latch for \"q\[0\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405569066 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] bus.v(34) " "Inferred latch for \"q\[1\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405569066 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] bus.v(34) " "Inferred latch for \"q\[2\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405569066 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] bus.v(34) " "Inferred latch for \"q\[3\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405569066 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] bus.v(34) " "Inferred latch for \"q\[4\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405569066 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] bus.v(34) " "Inferred latch for \"q\[5\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405569066 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] bus.v(34) " "Inferred latch for \"q\[6\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405569066 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] bus.v(34) " "Inferred latch for \"q\[7\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405569066 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] bus.v(34) " "Inferred latch for \"q\[8\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405569066 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] bus.v(34) " "Inferred latch for \"q\[9\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405569066 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] bus.v(34) " "Inferred latch for \"q\[10\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405569066 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] bus.v(34) " "Inferred latch for \"q\[11\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405569066 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] bus.v(34) " "Inferred latch for \"q\[12\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405569066 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] bus.v(34) " "Inferred latch for \"q\[13\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405569066 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] bus.v(34) " "Inferred latch for \"q\[14\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405569066 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] bus.v(34) " "Inferred latch for \"q\[15\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405569066 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] bus.v(34) " "Inferred latch for \"q\[16\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405569066 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] bus.v(34) " "Inferred latch for \"q\[17\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405569066 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] bus.v(34) " "Inferred latch for \"q\[18\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405569066 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] bus.v(34) " "Inferred latch for \"q\[19\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405569066 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] bus.v(34) " "Inferred latch for \"q\[20\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405569066 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] bus.v(34) " "Inferred latch for \"q\[21\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405569066 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] bus.v(34) " "Inferred latch for \"q\[22\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405569066 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] bus.v(34) " "Inferred latch for \"q\[23\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405569066 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] bus.v(34) " "Inferred latch for \"q\[24\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405569066 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] bus.v(34) " "Inferred latch for \"q\[25\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405569066 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] bus.v(34) " "Inferred latch for \"q\[26\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405569066 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] bus.v(34) " "Inferred latch for \"q\[27\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405569066 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] bus.v(34) " "Inferred latch for \"q\[28\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405569066 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] bus.v(34) " "Inferred latch for \"q\[29\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405569066 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] bus.v(34) " "Inferred latch for \"q\[30\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405569066 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] bus.v(34) " "Inferred latch for \"q\[31\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405569066 "|datapath|bus:bus"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU_instance " "Elaborating entity \"alu\" for hierarchy \"alu:ALU_instance\"" {  } { { "datapath.v" "ALU_instance" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707405569066 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1707405576361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[0\] " "Latch bus:bus\|q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405576377 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405576377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[1\] " "Latch bus:bus\|q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405576377 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405576377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[2\] " "Latch bus:bus\|q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405576377 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405576377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[3\] " "Latch bus:bus\|q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405576377 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405576377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[4\] " "Latch bus:bus\|q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405576377 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405576377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[5\] " "Latch bus:bus\|q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405576377 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405576377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[6\] " "Latch bus:bus\|q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405576377 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405576377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[7\] " "Latch bus:bus\|q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405576377 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405576377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[8\] " "Latch bus:bus\|q\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405576377 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405576377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[9\] " "Latch bus:bus\|q\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405576377 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405576377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[10\] " "Latch bus:bus\|q\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405576377 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405576377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[11\] " "Latch bus:bus\|q\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405576377 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405576377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[12\] " "Latch bus:bus\|q\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405576377 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405576377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[13\] " "Latch bus:bus\|q\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405576377 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405576377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[14\] " "Latch bus:bus\|q\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405576377 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405576377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[15\] " "Latch bus:bus\|q\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405576377 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405576377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[16\] " "Latch bus:bus\|q\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405576377 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405576377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[17\] " "Latch bus:bus\|q\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405576377 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405576377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[18\] " "Latch bus:bus\|q\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405576377 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405576377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[19\] " "Latch bus:bus\|q\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405576377 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405576377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[20\] " "Latch bus:bus\|q\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405576377 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405576377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[21\] " "Latch bus:bus\|q\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405576377 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405576377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[22\] " "Latch bus:bus\|q\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405576377 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405576377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[23\] " "Latch bus:bus\|q\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405576377 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405576377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[24\] " "Latch bus:bus\|q\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405576377 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405576377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[25\] " "Latch bus:bus\|q\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405576377 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405576377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[26\] " "Latch bus:bus\|q\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405576377 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405576377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[27\] " "Latch bus:bus\|q\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405576377 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405576377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[28\] " "Latch bus:bus\|q\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405576377 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405576377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[29\] " "Latch bus:bus\|q\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405576377 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405576377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[30\] " "Latch bus:bus\|q\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405576377 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405576377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[31\] " "Latch bus:bus\|q\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405576377 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405576377 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1707405576518 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "96 " "96 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1707405576816 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1707405577287 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707405577287 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "26 " "Design contains 26 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[0\] " "No output dependent on input pin \"opcode\[0\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405577397 "|datapath|opcode[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[1\] " "No output dependent on input pin \"opcode\[1\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405577397 "|datapath|opcode[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[2\] " "No output dependent on input pin \"opcode\[2\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405577397 "|datapath|opcode[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[3\] " "No output dependent on input pin \"opcode\[3\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405577397 "|datapath|opcode[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R13in " "No output dependent on input pin \"R13in\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405577397 "|datapath|R13in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R14in " "No output dependent on input pin \"R14in\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405577397 "|datapath|R14in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R15in " "No output dependent on input pin \"R15in\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405577397 "|datapath|R15in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0out " "No output dependent on input pin \"R0out\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405577397 "|datapath|R0out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R1out " "No output dependent on input pin \"R1out\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405577397 "|datapath|R1out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R2out " "No output dependent on input pin \"R2out\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405577397 "|datapath|R2out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RPCIn " "No output dependent on input pin \"RPCIn\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405577397 "|datapath|RPCIn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RIRIn " "No output dependent on input pin \"RIRIn\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405577397 "|datapath|RIRIn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZHiIn " "No output dependent on input pin \"RZHiIn\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405577397 "|datapath|RZHiIn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZLoIn " "No output dependent on input pin \"RZLoIn\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405577397 "|datapath|RZLoIn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RHiIn " "No output dependent on input pin \"RHiIn\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405577397 "|datapath|RHiIn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RLoIn " "No output dependent on input pin \"RLoIn\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405577397 "|datapath|RLoIn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RMDRIn " "No output dependent on input pin \"RMDRIn\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405577397 "|datapath|RMDRIn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RMARIn " "No output dependent on input pin \"RMARIn\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405577397 "|datapath|RMARIn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RYIn " "No output dependent on input pin \"RYIn\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405577397 "|datapath|RYIn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RPCOut " "No output dependent on input pin \"RPCOut\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405577397 "|datapath|RPCOut"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RIROut " "No output dependent on input pin \"RIROut\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405577397 "|datapath|RIROut"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZHiOut " "No output dependent on input pin \"RZHiOut\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405577397 "|datapath|RZHiOut"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZLoOut " "No output dependent on input pin \"RZLoOut\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405577397 "|datapath|RZLoOut"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RHiOut " "No output dependent on input pin \"RHiOut\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405577397 "|datapath|RHiOut"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RLoOut " "No output dependent on input pin \"RLoOut\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405577397 "|datapath|RLoOut"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RMDROut " "No output dependent on input pin \"RMDROut\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405577397 "|datapath|RMDROut"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1707405577397 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "686 " "Implemented 686 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "54 " "Implemented 54 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1707405577397 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1707405577397 ""} { "Info" "ICUT_CUT_TM_LCELLS" "600 " "Implemented 600 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1707405577397 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1707405577397 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 114 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 114 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707405577413 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 08 10:19:37 2024 " "Processing ended: Thu Feb 08 10:19:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707405577413 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707405577413 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707405577413 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405577413 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1707405579030 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707405579030 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 08 10:19:38 2024 " "Processing started: Thu Feb 08 10:19:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707405579030 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1707405579030 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off computerLab -c computerLab " "Command: quartus_fit --read_settings_files=off --write_settings_files=off computerLab -c computerLab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1707405579030 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1707405579406 ""}
{ "Info" "0" "" "Project  = computerLab" {  } {  } 0 0 "Project  = computerLab" 0 0 "Fitter" 0 0 1707405579406 ""}
{ "Info" "0" "" "Revision = computerLab" {  } {  } 0 0 "Revision = computerLab" 0 0 "Fitter" 0 0 1707405579406 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1707405579558 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1707405579558 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "computerLab 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"computerLab\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1707405579579 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1707405579626 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1707405579626 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1707405579924 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1707405580018 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1707405580896 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "86 86 " "No exact pin location assignment(s) for 86 pins of 86 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1707405581147 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1707405585352 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 416 global CLKCTRL_G10 " "clock~inputCLKENA0 with 416 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1707405585618 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1707405585618 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707405585618 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1707405585634 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1707405585634 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1707405585634 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1707405585634 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1707405585634 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1707405585634 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1707405585634 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1707405585634 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1707405585634 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707405585759 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1707405589053 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "computerLab.sdc " "Synopsys Design Constraints File file not found: 'computerLab.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1707405589053 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1707405589069 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1707405589069 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1707405589069 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1707405589079 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1707405589101 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1707405589226 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707405592629 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1707405596423 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1707405598337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707405598337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1707405599483 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.1/labComputer/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1707405602406 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1707405602406 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1707405607623 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1707405607623 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707405607639 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.05 " "Total time spent on timing analysis during the Fitter is 1.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1707405610260 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1707405610291 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1707405610903 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1707405610903 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1707405611624 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707405615359 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/labComputer/output_files/computerLab.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/labComputer/output_files/computerLab.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1707405615689 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6263 " "Peak virtual memory: 6263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707405616222 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 08 10:20:16 2024 " "Processing ended: Thu Feb 08 10:20:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707405616222 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707405616222 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:18 " "Total CPU time (on all processors): 00:01:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707405616222 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1707405616222 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1707405617399 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707405617399 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 08 10:20:17 2024 " "Processing started: Thu Feb 08 10:20:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707405617399 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1707405617399 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off computerLab -c computerLab " "Command: quartus_asm --read_settings_files=off --write_settings_files=off computerLab -c computerLab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1707405617399 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1707405618608 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1707405621668 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707405621903 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 08 10:20:21 2024 " "Processing ended: Thu Feb 08 10:20:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707405621903 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707405621903 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707405621903 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1707405621903 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1707405622657 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1707405623489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707405623504 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 08 10:20:22 2024 " "Processing started: Thu Feb 08 10:20:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707405623504 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1707405623504 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta computerLab -c computerLab " "Command: quartus_sta computerLab -c computerLab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1707405623504 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1707405623802 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1707405625355 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1707405625355 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707405625402 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707405625402 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1707405625779 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "computerLab.sdc " "Synopsys Design Constraints File file not found: 'computerLab.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1707405625794 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1707405625810 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1707405625810 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name R10out R10out " "create_clock -period 1.000 -name R10out R10out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1707405625810 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707405625810 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1707405625810 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707405625810 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1707405625810 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1707405625825 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1707405625857 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1707405625857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.765 " "Worst-case setup slack is -5.765" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707405625857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707405625857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.765            -159.566 R10out  " "   -5.765            -159.566 R10out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707405625857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.240           -1050.404 clock  " "   -3.240           -1050.404 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707405625857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707405625857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.879 " "Worst-case hold slack is 0.879" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707405625857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707405625857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.879               0.000 clock  " "    0.879               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707405625857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.033               0.000 R10out  " "    1.033               0.000 R10out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707405625857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707405625857 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707405625857 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707405625857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707405625857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707405625857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -326.341 clock  " "   -0.538            -326.341 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707405625857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.014               0.000 R10out  " "    0.014               0.000 R10out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707405625857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707405625857 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1707405625888 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1707405625935 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1707405627174 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707405627268 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1707405627268 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1707405627268 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.003 " "Worst-case setup slack is -6.003" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707405627268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707405627268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.003            -163.256 R10out  " "   -6.003            -163.256 R10out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707405627268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.012            -960.875 clock  " "   -3.012            -960.875 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707405627268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707405627268 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.699 " "Worst-case hold slack is 0.699" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707405627268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707405627268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 clock  " "    0.699               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707405627268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.133               0.000 R10out  " "    1.133               0.000 R10out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707405627268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707405627268 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707405627284 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707405627284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707405627284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707405627284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -329.158 clock  " "   -0.538            -329.158 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707405627284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.030               0.000 R10out  " "    0.030               0.000 R10out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707405627284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707405627284 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1707405627300 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1707405627472 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1707405628554 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707405628632 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1707405628632 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1707405628632 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.632 " "Worst-case setup slack is -2.632" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707405628632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707405628632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.632             -72.321 R10out  " "   -2.632             -72.321 R10out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707405628632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.832            -567.065 clock  " "   -1.832            -567.065 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707405628632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707405628632 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707405628632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707405628632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 R10out  " "    0.445               0.000 R10out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707405628632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.864               0.000 clock  " "    0.864               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707405628632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707405628632 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707405628648 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707405628648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.191 " "Worst-case minimum pulse width slack is -0.191" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707405628648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707405628648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.191              -6.109 R10out  " "   -0.191              -6.109 R10out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707405628648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.095             -35.725 clock  " "   -0.095             -35.725 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707405628648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707405628648 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1707405628664 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707405628836 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1707405628836 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1707405628836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.314 " "Worst-case setup slack is -2.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707405628836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707405628836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.314             -63.913 R10out  " "   -2.314             -63.913 R10out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707405628836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.587            -490.906 clock  " "   -1.587            -490.906 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707405628836 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707405628836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.472 " "Worst-case hold slack is 0.472" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707405628836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707405628836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.472               0.000 R10out  " "    0.472               0.000 R10out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707405628836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.800               0.000 clock  " "    0.800               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707405628836 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707405628836 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707405628836 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707405628836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.153 " "Worst-case minimum pulse width slack is -0.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707405628836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707405628836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.153              -4.790 R10out  " "   -0.153              -4.790 R10out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707405628836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.095             -36.947 clock  " "   -0.095             -36.947 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707405628836 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707405628836 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1707405630358 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1707405630358 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5065 " "Peak virtual memory: 5065 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707405630405 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 08 10:20:30 2024 " "Processing ended: Thu Feb 08 10:20:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707405630405 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707405630405 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707405630405 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1707405630405 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1707405631489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707405631505 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 08 10:20:31 2024 " "Processing started: Thu Feb 08 10:20:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707405631505 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1707405631505 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off computerLab -c computerLab " "Command: quartus_eda --read_settings_files=off --write_settings_files=off computerLab -c computerLab" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1707405631505 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1707405633513 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1707405633560 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "computerLab.vo C:/intelFPGA_lite/18.1/labComputer/simulation/modelsim/ simulation " "Generated file computerLab.vo in folder \"C:/intelFPGA_lite/18.1/labComputer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1707405633842 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4740 " "Peak virtual memory: 4740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707405633905 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 08 10:20:33 2024 " "Processing ended: Thu Feb 08 10:20:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707405633905 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707405633905 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707405633905 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1707405633905 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 130 s " "Quartus Prime Full Compilation was successful. 0 errors, 130 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1707405634533 ""}
