$date
	Thu Oct 27 09:52:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q4_tb $end
$var wire 1 ! f $end
$var reg 1 " En $end
$var reg 8 # I [0:7] $end
$var reg 3 $ W [2:0] $end
$scope module q4 $end
$var wire 1 " En $end
$var wire 8 % I [0:7] $end
$var wire 3 & W [2:0] $end
$var wire 1 ! f $end
$var wire 8 ' f1 [0:7] $end
$scope module stage0 $end
$var wire 1 " En $end
$var wire 3 ( W [2:0] $end
$var reg 8 ) Y [0:7] $end
$var integer 32 * k [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 *
b10000000 )
b0 (
b10000000 '
b0 &
b111 %
b0 $
b111 #
1"
0!
$end
#10
b1000000 '
b1000000 )
b1000 *
b1 $
b1 &
b1 (
#20
b100000 '
b100000 )
b1000 *
b10 $
b10 &
b10 (
#30
b10000 '
b10000 )
b1000 *
b11 $
b11 &
b11 (
#40
b1000 '
b1000 )
b1000 *
b100 $
b100 &
b100 (
#50
1!
b100 '
b100 )
b1000 *
b101 $
b101 &
b101 (
#60
b10 '
b10 )
b1000 *
b110 $
b110 &
b110 (
#70
b1 '
b1 )
b1000 *
b111 $
b111 &
b111 (
#80
