#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Aug 22 14:36:31 2024
# Process ID: 14316
# Current directory: D:/FPGA_RISC/20240608_CPU_prj2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10308 D:\FPGA_RISC\20240608_CPU_prj2\20240608_CPU_prj2.xpr
# Log file: D:/FPGA_RISC/20240608_CPU_prj2/vivado.log
# Journal file: D:/FPGA_RISC/20240608_CPU_prj2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1084.375 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: RV32I_MCU
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1485.125 ; gain = 248.648
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32I_MCU' [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/RV32I.sv:3]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/InstructionMemory.sv:3]
INFO: [Synth 8-3876] $readmem data file 'inst.mem' is read successfully [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/InstructionMemory.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (1#1) [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/InstructionMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'CPU_Core' [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/CPU_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/ControlUnit.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (2#1) [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/ControlUnit.sv:5]
INFO: [Synth 8-6157] synthesizing module 'Datapath' [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/DataPath.sv:4]
INFO: [Synth 8-6157] synthesizing module 'DataPath_Register' [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/DataPath.sv:142]
INFO: [Synth 8-6155] done synthesizing module 'DataPath_Register' (3#1) [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/DataPath.sv:142]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/DataPath.sv:230]
INFO: [Synth 8-226] default block is never used [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/DataPath.sv:238]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (4#1) [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/DataPath.sv:230]
INFO: [Synth 8-6157] synthesizing module 'adder' [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/DataPath.sv:191]
INFO: [Synth 8-6155] done synthesizing module 'adder' (5#1) [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/DataPath.sv:191]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/DataPath.sv:116]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (6#1) [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/DataPath.sv:116]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/DataPath.sv:154]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (7#1) [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/DataPath.sv:154]
INFO: [Synth 8-6157] synthesizing module 'mux_5x1' [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/DataPath.sv:246]
INFO: [Synth 8-6155] done synthesizing module 'mux_5x1' (8#1) [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/DataPath.sv:246]
INFO: [Synth 8-6157] synthesizing module 'extend' [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/DataPath.sv:199]
INFO: [Synth 8-6155] done synthesizing module 'extend' (9#1) [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/DataPath.sv:199]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (10#1) [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/DataPath.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'CPU_Core' (11#1) [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/CPU_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'BUS_Interconnector' [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/BUS_Interconnector.sv:3]
INFO: [Synth 8-6157] synthesizing module 'DECODER' [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/BUS_Interconnector.sv:41]
INFO: [Synth 8-6155] done synthesizing module 'DECODER' (12#1) [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/BUS_Interconnector.sv:41]
INFO: [Synth 8-6157] synthesizing module 'BUS_MUX' [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/BUS_Interconnector.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'BUS_MUX' (13#1) [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/BUS_Interconnector.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'BUS_Interconnector' (14#1) [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/BUS_Interconnector.sv:3]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/DataMemory.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (15#1) [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/DataMemory.sv:4]
INFO: [Synth 8-6157] synthesizing module 'GPI' [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/GPI.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'GPI' (16#1) [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/GPI.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (1) of module 'GPI' [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/RV32I.sv:88]
INFO: [Synth 8-6157] synthesizing module 'GPO' [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/GPO.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'GPO' (17#1) [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/GPO.sv:3]
INFO: [Synth 8-6157] synthesizing module 'GPIO' [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/GPIO.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'GPIO' (18#1) [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/GPIO.sv:2]
INFO: [Synth 8-6157] synthesizing module 'FND' [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/FND.sv:3]
INFO: [Synth 8-6157] synthesizing module 'fndController' [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/fndController.sv:3]
INFO: [Synth 8-6157] synthesizing module 'clkDiv' [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/fndController.sv:166]
	Parameter MAX_COUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkDiv' (19#1) [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/fndController.sv:166]
INFO: [Synth 8-6157] synthesizing module 'counter' [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/fndController.sv:143]
INFO: [Synth 8-6155] done synthesizing module 'counter' (20#1) [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/fndController.sv:143]
INFO: [Synth 8-6157] synthesizing module 'twoTofour_decoder' [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/fndController.sv:127]
INFO: [Synth 8-226] default block is never used [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/fndController.sv:132]
INFO: [Synth 8-6155] done synthesizing module 'twoTofour_decoder' (21#1) [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/fndController.sv:127]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/fndController.sv:61]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (22#1) [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/fndController.sv:61]
INFO: [Synth 8-6157] synthesizing module 'mux_41' [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/fndController.sv:76]
INFO: [Synth 8-226] default block is never used [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/fndController.sv:85]
INFO: [Synth 8-6155] done synthesizing module 'mux_41' (23#1) [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/fndController.sv:76]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG' [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/fndController.sv:98]
INFO: [Synth 8-226] default block is never used [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/fndController.sv:103]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG' (24#1) [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/fndController.sv:98]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (25#1) [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/fndController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'FND' (26#1) [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/FND.sv:3]
INFO: [Synth 8-6157] synthesizing module 'UART_FIFO_IP' [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/UART_FIFO_IP.sv:3]
INFO: [Synth 8-6157] synthesizing module 'UART_FIFO' [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/UART_FIFO.sv:3]
INFO: [Synth 8-6157] synthesizing module 'FIFO' [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/FIFO.sv:3]
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'register' [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/FIFO.sv:44]
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (27#1) [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/FIFO.sv:44]
INFO: [Synth 8-6157] synthesizing module 'fifo_control_unit' [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/FIFO.sv:67]
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/FIFO.sv:108]
INFO: [Synth 8-6155] done synthesizing module 'fifo_control_unit' (28#1) [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/FIFO.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'FIFO' (29#1) [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/FIFO.sv:3]
INFO: [Synth 8-6157] synthesizing module 'UART' [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/UART.sv:3]
INFO: [Synth 8-6157] synthesizing module 'buadrate_generator' [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/UART.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'buadrate_generator' (30#1) [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/UART.sv:43]
INFO: [Synth 8-6157] synthesizing module 'trasmitter' [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/UART.sv:77]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'trasmitter' (31#1) [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/UART.sv:77]
INFO: [Synth 8-6157] synthesizing module 'receive' [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/UART.sv:182]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'receive' (32#1) [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/UART.sv:182]
INFO: [Synth 8-6155] done synthesizing module 'UART' (33#1) [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/UART.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'UART_FIFO' (34#1) [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/UART_FIFO.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'UART_FIFO_IP' (35#1) [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/UART_FIFO_IP.sv:3]
INFO: [Synth 8-6157] synthesizing module 'button_IP' [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/new/button_IP.sv:3]
INFO: [Synth 8-6157] synthesizing module 'button' [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/new/button_IP.sv:45]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'button' (36#1) [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/new/button_IP.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'button_IP' (37#1) [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/new/button_IP.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (1) of module 'button_IP' [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/RV32I.sv:169]
INFO: [Synth 8-6157] synthesizing module 'DownCounter_IP' [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/new/Counter3.sv:3]
INFO: [Synth 8-6157] synthesizing module 'DownCounterTop' [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/new/Counter3.sv:65]
INFO: [Synth 8-6157] synthesizing module 'clkDiv__parameterized0' [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/fndController.sv:166]
	Parameter MAX_COUNT bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkDiv__parameterized0' (37#1) [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/fndController.sv:166]
INFO: [Synth 8-6157] synthesizing module 'DownCounter3' [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/new/Counter3.sv:95]
INFO: [Synth 8-6155] done synthesizing module 'DownCounter3' (38#1) [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/new/Counter3.sv:95]
INFO: [Synth 8-6155] done synthesizing module 'DownCounterTop' (39#1) [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/new/Counter3.sv:65]
INFO: [Synth 8-6155] done synthesizing module 'DownCounter_IP' (40#1) [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/new/Counter3.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'RV32I_MCU' (41#1) [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/RV32I.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1541.605 ; gain = 305.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1541.605 ; gain = 305.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1541.605 ; gain = 305.129
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1541.605 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/constrs_1/imports/untill/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/constrs_1/imports/untill/MY_Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1658.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1837.258 ; gain = 600.781
93 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1837.258 ; gain = 752.883
