Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "N:\Xilinx_ISE\workspace\Lab05\two_dist.v" into library work
Parsing module <two_dist>.
Analyzing Verilog file "N:\Xilinx_ISE\workspace\Lab05\three_dist.v" into library work
Parsing module <three_dist>.
Analyzing Verilog file "N:\Xilinx_ISE\workspace\Lab05\one_dist.v" into library work
Parsing module <one_dist>.
Analyzing Verilog file "N:\Xilinx_ISE\workspace\Lab05\signext.v" into library work
Parsing module <signext>.
Analyzing Verilog file "N:\Xilinx_ISE\workspace\Lab05\register.v" into library work
Parsing module <register>.
Analyzing Verilog file "N:\Xilinx_ISE\workspace\Lab05\Instruction_memory.v" into library work
Parsing module <Instruction_memory>.
Analyzing Verilog file "N:\Xilinx_ISE\workspace\Lab05\Direct.v" into library work
Parsing module <Direct>.
Analyzing Verilog file "N:\Xilinx_ISE\workspace\Lab05\Data_selector.v" into library work
Parsing module <Data_selector>.
Analyzing Verilog file "N:\Xilinx_ISE\workspace\Lab05\Data_memory.v" into library work
Parsing module <Data_memory>.
Analyzing Verilog file "N:\Xilinx_ISE\workspace\Lab05\Ctr.v" into library work
Parsing module <Ctr>.
Analyzing Verilog file "N:\Xilinx_ISE\workspace\Lab05\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "N:\Xilinx_ISE\workspace\Lab05\Top.v" into library work
Parsing module <Top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Top>.

Elaborating module <Direct>.

Elaborating module <one_dist>.

Elaborating module <two_dist>.

Elaborating module <three_dist>.

Elaborating module <Data_selector>.
WARNING:HDLCompiler:1127 - "N:\Xilinx_ISE\workspace\Lab05\Data_selector.v" Line 37: Assignment to LastResultW ignored, since the identifier is never used

Elaborating module <Ctr>.

Elaborating module <Data_memory>.
Reading initialization file \"data\".

Elaborating module <Instruction_memory>.
Reading initialization file \"Instruction\".

Elaborating module <register>.
Reading initialization file \"register\".

Elaborating module <ALU>.

Elaborating module <signext>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top>.
    Related source file is "N:\Xilinx_ISE\workspace\Lab05\Top.v".
WARNING:Xst:647 - Input <Switch> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <Test>.
    Found 32-bit register for signal <PCPlus4D>.
    Found 1-bit register for signal <RegWriteE>.
    Found 1-bit register for signal <MemToRegE>.
    Found 1-bit register for signal <MemWriteE>.
    Found 1-bit register for signal <BranchE>.
    Found 4-bit register for signal <ALUControlE>.
    Found 1-bit register for signal <ALUSrcE>.
    Found 1-bit register for signal <RegDstE>.
    Found 32-bit register for signal <PCPlus4E>.
    Found 32-bit register for signal <SignExtOutE>.
    Found 5-bit register for signal <RtE>.
    Found 5-bit register for signal <RdE>.
    Found 4-bit register for signal <ConflictTypeE>.
    Found 1-bit register for signal <RegWriteM>.
    Found 1-bit register for signal <MemToRegM>.
    Found 1-bit register for signal <MemWriteM>.
    Found 1-bit register for signal <BranchM>.
    Found 1-bit register for signal <ZeroM>.
    Found 32-bit register for signal <ALUOutM>.
    Found 32-bit register for signal <WriteDataM>.
    Found 5-bit register for signal <WriteRegM>.
    Found 32-bit register for signal <PCBranchM>.
    Found 32-bit register for signal <ALUOutW>.
    Found 5-bit register for signal <WriteRegW>.
    Found 1-bit register for signal <RegWriteW>.
    Found 1-bit register for signal <MemToRegW>.
    Found 32-bit adder for signal <PCF[31]_GND_1_o_add_6_OUT> created at line 200.
    Found 32-bit adder for signal <PCPlus4E[31]_SignExtOutE[29]_add_29_OUT> created at line 263.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 297 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <Top> synthesized.

Synthesizing Unit <Direct>.
    Related source file is "N:\Xilinx_ISE\workspace\Lab05\Direct.v".
    Found 32-bit register for signal <InstructionM>.
    Found 32-bit register for signal <InstructionW>.
    Found 32-bit register for signal <InstructionE>.
    Summary:
	inferred  96 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <Direct> synthesized.

Synthesizing Unit <one_dist>.
    Related source file is "N:\Xilinx_ISE\workspace\Lab05\one_dist.v".
WARNING:Xst:647 - Input <InstructionD<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InstructionE<10:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InstructionE<25:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit comparator equal for signal <InstructionD[25]_InstructionE[15]_equal_1_o> created at line 44
    Found 5-bit comparator equal for signal <InstructionD[20]_InstructionE[15]_equal_2_o> created at line 49
    Found 5-bit comparator equal for signal <InstructionD[25]_InstructionE[20]_equal_18_o> created at line 94
    Found 5-bit comparator equal for signal <InstructionD[20]_InstructionE[20]_equal_19_o> created at line 99
    Summary:
	inferred   4 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <one_dist> synthesized.

Synthesizing Unit <two_dist>.
    Related source file is "N:\Xilinx_ISE\workspace\Lab05\two_dist.v".
WARNING:Xst:647 - Input <InstructionD<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InstructionM<10:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InstructionM<25:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit comparator equal for signal <InstructionD[25]_InstructionM[15]_equal_2_o> created at line 46
    Found 5-bit comparator equal for signal <InstructionD[20]_InstructionM[15]_equal_3_o> created at line 51
    Found 5-bit comparator equal for signal <InstructionD[25]_InstructionM[20]_equal_19_o> created at line 98
    Found 5-bit comparator equal for signal <InstructionD[20]_InstructionM[20]_equal_20_o> created at line 103
    Summary:
	inferred   4 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <two_dist> synthesized.

Synthesizing Unit <three_dist>.
    Related source file is "N:\Xilinx_ISE\workspace\Lab05\three_dist.v".
WARNING:Xst:647 - Input <InstructionD<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InstructionW<10:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InstructionW<25:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit comparator equal for signal <InstructionD[25]_InstructionW[15]_equal_2_o> created at line 44
    Found 5-bit comparator equal for signal <InstructionD[20]_InstructionW[15]_equal_3_o> created at line 45
    Found 5-bit comparator equal for signal <InstructionD[25]_InstructionW[20]_equal_18_o> created at line 76
    Found 5-bit comparator equal for signal <InstructionD[20]_InstructionW[20]_equal_19_o> created at line 77
    Summary:
	inferred   4 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <three_dist> synthesized.

Synthesizing Unit <Data_selector>.
    Related source file is "N:\Xilinx_ISE\workspace\Lab05\Data_selector.v".
WARNING:Xst:647 - Input <ResultW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Data_selector> synthesized.

Synthesizing Unit <Ctr>.
    Related source file is "N:\Xilinx_ISE\workspace\Lab05\Ctr.v".
    Summary:
	no macro.
Unit <Ctr> synthesized.

Synthesizing Unit <Data_memory>.
    Related source file is "N:\Xilinx_ISE\workspace\Lab05\Data_memory.v".
WARNING:Xst:647 - Input <DmemAddr<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit single-port RAM <Mram_DataMem> for signal <DataMem>.
    Found 32-bit register for signal <DmemRdData>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <Data_memory> synthesized.

Synthesizing Unit <Instruction_memory>.
    Related source file is "N:\Xilinx_ISE\workspace\Lab05\Instruction_memory.v".
WARNING:Xst:2999 - Signal 'InstMem', unconnected in block 'Instruction_memory', is tied to its initial value.
    Found 256x32-bit single-port Read Only RAM <Mram_InstMem> for signal <InstMem>.
    Found 32-bit register for signal <Instruction>.
    Found 8-bit subtractor for signal <ImemRdAddr[31]_GND_10_o_sub_5_OUT<7:0>> created at line 42.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Instruction_memory> synthesized.

Synthesizing Unit <register>.
    Related source file is "N:\Xilinx_ISE\workspace\Lab05\register.v".
    Found 32-bit register for signal <RegBTemp>.
    Found 32-bit register for signal <RegARdData>.
    Found 32-bit register for signal <RegBRdData>.
    Found 32-bit register for signal <RegATemp>.
    Found 32x32-bit dual-port RAM <Mram_regFile> for signal <regFile>.
    Summary:
	inferred   2 RAM(s).
	inferred 128 D-type flip-flop(s).
Unit <register> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "N:\Xilinx_ISE\workspace\Lab05\ALU.v".
    Found 32-bit subtractor for signal <SrcA[31]_SrcB[31]_sub_5_OUT> created at line 37.
    Found 32-bit adder for signal <SrcA[31]_SrcB[31]_add_3_OUT> created at line 36.
    Found 32-bit comparator greater for signal <SrcA[31]_SrcB[31]_LessThan_6_o> created at line 38
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <ALU> synthesized.

Synthesizing Unit <signext>.
    Related source file is "N:\Xilinx_ISE\workspace\Lab05\signext.v".
    Summary:
	no macro.
Unit <signext> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 1024x32-bit single-port RAM                           : 1
 256x32-bit single-port Read Only RAM                  : 1
 32x32-bit dual-port RAM                               : 2
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 3
 32-bit subtractor                                     : 1
 8-bit subtractor                                      : 1
# Registers                                            : 36
 1-bit register                                        : 13
 32-bit register                                       : 17
 4-bit register                                        : 2
 5-bit register                                        : 4
# Comparators                                          : 13
 32-bit comparator greater                             : 1
 5-bit comparator equal                                : 12
# Multiplexers                                         : 33
 1-bit 2-to-1 multiplexer                              : 9
 32-bit 2-to-1 multiplexer                             : 6
 4-bit 2-to-1 multiplexer                              : 16
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <ALUControlE_3> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <InstructionE_0> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionE_1> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionE_2> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionE_3> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionE_4> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionE_5> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionE_6> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionE_7> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionE_8> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionE_9> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionE_10> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionE_21> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionE_22> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionE_23> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionE_24> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionE_25> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionM_0> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionM_1> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionM_2> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionM_3> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionM_4> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionM_5> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionM_6> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionM_7> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionM_8> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionM_9> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionM_10> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionM_21> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionM_22> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionM_23> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionM_24> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionM_25> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionW_0> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionW_1> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionW_2> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionW_3> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionW_4> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionW_5> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionW_6> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionW_7> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionW_8> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionW_9> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionW_10> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionW_21> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionW_22> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionW_23> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionW_24> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionW_25> of sequential type is unconnected in block <Direct>.

Synthesizing (advanced) Unit <Data_memory>.
INFO:Xst:3226 - The RAM <Mram_DataMem> will be implemented as a BLOCK RAM, absorbing the following register(s): <DmemRdData>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <DmemWrite>     | high     |
    |     addrA          | connected to signal <DmemAddr>      |          |
    |     diA            | connected to signal <DmemWrData>    |          |
    |     doA            | connected to signal <DmemRdData>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <Data_memory> synthesized (advanced).

Synthesizing (advanced) Unit <Instruction_memory>.
INFO:Xst:3226 - The RAM <Mram_InstMem> will be implemented as a BLOCK RAM, absorbing the following register(s): <Instruction>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <_n0019>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Instruction>   |          |
    |     dorstA         | connected to signal <Rst>           | high     |
    | reset value        | 11111111111111111111111111111111               |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <Instruction_memory> synthesized (advanced).

Synthesizing (advanced) Unit <register>.
INFO:Xst:3226 - The RAM <Mram_regFile1> will be implemented as a BLOCK RAM, absorbing the following register(s): <RegBTemp> <RegBRdData>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Clk>           | fall     |
    |     weA            | connected to signal <RegWrite>      | high     |
    |     addrA          | connected to signal <RegWrAddr>     |          |
    |     diA            | connected to signal <RegWrData>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Clk>           | rise     |
    |     addrB          | connected to signal <RegBRdAddr>    |          |
    |     doB            | connected to signal <RegBRdData>    |          |
    |     dorstB         | connected to internal node          | high     |
    | reset value        | 00000000000000000000000000000000               |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_regFile> will be implemented as a BLOCK RAM, absorbing the following register(s): <RegATemp> <RegARdData>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Clk>           | fall     |
    |     weA            | connected to signal <RegWrite>      | high     |
    |     addrA          | connected to signal <RegWrAddr>     |          |
    |     diA            | connected to signal <RegWrData>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Clk>           | rise     |
    |     addrB          | connected to signal <RegARdAddr>    |          |
    |     doB            | connected to signal <RegARdData>    |          |
    |     dorstB         | connected to internal node          | high     |
    | reset value        | 00000000000000000000000000000000               |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <register> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 1024x32-bit single-port block RAM                     : 1
 256x32-bit single-port block Read Only RAM            : 1
 32x32-bit dual-port block RAM                         : 2
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 3
 32-bit subtractor                                     : 1
 8-bit subtractor                                      : 1
# Registers                                            : 393
 Flip-Flops                                            : 393
# Comparators                                          : 13
 32-bit comparator greater                             : 1
 5-bit comparator equal                                : 12
# Multiplexers                                         : 95
 1-bit 2-to-1 multiplexer                              : 73
 32-bit 2-to-1 multiplexer                             : 4
 4-bit 2-to-1 multiplexer                              : 16
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Data_memory> ...

Optimizing unit <signext> ...

Optimizing unit <Top> ...

Optimizing unit <Direct> ...

Optimizing unit <one_dist> ...

Optimizing unit <two_dist> ...

Optimizing unit <three_dist> ...

Optimizing unit <Data_selector> ...

Optimizing unit <Instruction_memory> ...

Optimizing unit <register> ...

Optimizing unit <ALU> ...

Optimizing unit <Ctr> ...
WARNING:Xst:1710 - FF/Latch <ALUControlE_3> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <InstructionE_0> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionE_1> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionE_2> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionE_3> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionE_4> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionE_5> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionE_6> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionE_7> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionE_8> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionE_9> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionE_10> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionE_21> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionE_22> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionE_23> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionE_24> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionE_25> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionM_0> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionM_1> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionM_2> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionM_3> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionM_4> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionM_5> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionM_6> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionM_7> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionM_8> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionM_9> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionM_10> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionM_21> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionM_22> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionM_23> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionM_24> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionM_25> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionW_0> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionW_1> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionW_2> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionW_3> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionW_4> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionW_5> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionW_6> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionW_7> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionW_8> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionW_9> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionW_10> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionW_21> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionW_22> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionW_23> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionW_24> of sequential type is unconnected in block <Direct>.
WARNING:Xst:2677 - Node <InstructionW_25> of sequential type is unconnected in block <Direct>.
WARNING:Xst:1710 - FF/Latch <PCPlus4D_0> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PCPlus4D_1> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PCF_0> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PCF_1> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PCPlus4E_0> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PCPlus4E_1> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PCBranchM_0> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PCBranchM_1> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 7.

Final Macro Processing ...

Processing Unit <Top> :
	Found 2-bit shift register for signal <RegWriteW>.
	Found 2-bit shift register for signal <MemToRegW>.
Unit <Top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 332
 Flip-Flops                                            : 332
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 961
#      GND                         : 5
#      INV                         : 2
#      LUT1                        : 29
#      LUT2                        : 113
#      LUT3                        : 142
#      LUT4                        : 45
#      LUT5                        : 123
#      LUT6                        : 237
#      MUXCY                       : 135
#      MUXF7                       : 1
#      VCC                         : 5
#      XORCY                       : 124
# FlipFlops/Latches                : 334
#      FD                          : 254
#      FDC                         : 30
#      FDE                         : 2
#      FDP                         : 48
# RAMS                             : 5
#      RAMB16BWER                  : 3
#      RAMB8BWER                   : 2
# Shift Registers                  : 2
#      SRLC16E                     : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 41
#      IBUF                        : 1
#      OBUF                        : 40

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             334  out of  18224     1%  
 Number of Slice LUTs:                  693  out of   9112     7%  
    Number used as Logic:               691  out of   9112     7%  
    Number used as Memory:                2  out of   2176     0%  
       Number used as SRL:                2

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    786
   Number with an unused Flip Flop:     452  out of    786    57%  
   Number with an unused LUT:            93  out of    786    11%  
   Number of fully used LUT-FF pairs:   241  out of    786    30%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          50
 Number of bonded IOBs:                  42  out of    232    18%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                4  out of     32    12%  
    Number using Block RAM only:          4
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 343   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 13.008ns (Maximum Frequency: 76.876MHz)
   Minimum input arrival time before clock: 13.674ns
   Maximum output required time after clock: 3.950ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 13.008ns (frequency: 76.876MHz)
  Total number of paths / destination ports: 608965 / 498
-------------------------------------------------------------------------
Delay:               13.008ns (Levels of Logic = 15)
  Source:            Imem/Mram_InstMem (RAM)
  Destination:       PCF_2 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: Imem/Mram_InstMem to PCF_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOA18    5   1.850   0.715  Mram_InstMem (Instruction<18>)
     end scope: 'Imem:Instruction<18>'
     begin scope: 'Direct:Instruction<18>'
     LUT2:I1->O            6   0.205   0.973  Mmux_InstructionD101 (InstructionD<18>)
     begin scope: 'Direct/one_dist:InstructionD<18>'
     LUT6:I3->O            1   0.205   0.580  InstructionD[20]_InstructionE[15]_equal_2_o5_SW0 (N2)
     LUT5:I4->O            2   0.205   0.721  InstructionD[20]_InstructionE[15]_equal_2_o5 (InstructionD[20]_InstructionE[15]_equal_2_o)
     LUT5:I3->O            1   0.203   0.580  conf_SW0 (N8)
     LUT6:I5->O            7   0.205   0.774  conf (conf)
     end scope: 'Direct/one_dist:conf'
     begin scope: 'Direct/two_dist:inconf'
     LUT3:I2->O            7   0.205   0.774  Mmux_conf13 (conf)
     end scope: 'Direct/two_dist:conf'
     begin scope: 'Direct/three_dist:inconf'
     LUT5:I4->O            1   0.205   0.684  Mmux_outtype11 (Mmux_outtype1)
     LUT4:I2->O          138   0.203   2.205  Mmux_outtype13 (outtype<0>)
     end scope: 'Direct/three_dist:outtype<0>'
     end scope: 'Direct:type<0>'
     LUT4:I1->O           16   0.205   1.005  ConflictTypeD[3]_ConflictTypeD[3]_OR_169_o1 (ConflictTypeD[3]_ConflictTypeD[3]_OR_169_o)
     LUT6:I5->O            1   0.205   0.000  Mmux_PCPlus4F[31]_PCBranchM[31]_mux_2_OUT321 (PCPlus4F[31]_PCBranchM[31]_mux_2_OUT<9>)
     FDC:D                     0.102          PCF_9
    ----------------------------------------
    Total                     13.008ns (3.998ns logic, 9.010ns route)
                                       (30.7% logic, 69.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 239303 / 248
-------------------------------------------------------------------------
Offset:              13.674ns (Levels of Logic = 15)
  Source:            Rst (PAD)
  Destination:       PCF_2 (FF)
  Destination Clock: Clk rising

  Data Path: Rst to PCF_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           111   1.222   2.011  Rst_IBUF (Rst_IBUF)
     begin scope: 'Direct:Rst'
     LUT2:I0->O            6   0.203   0.973  Mmux_InstructionD101 (InstructionD<18>)
     begin scope: 'Direct/one_dist:InstructionD<18>'
     LUT6:I3->O            1   0.205   0.580  InstructionD[20]_InstructionE[15]_equal_2_o5_SW0 (N2)
     LUT5:I4->O            2   0.205   0.721  InstructionD[20]_InstructionE[15]_equal_2_o5 (InstructionD[20]_InstructionE[15]_equal_2_o)
     LUT5:I3->O            1   0.203   0.580  conf_SW0 (N8)
     LUT6:I5->O            7   0.205   0.774  conf (conf)
     end scope: 'Direct/one_dist:conf'
     begin scope: 'Direct/two_dist:inconf'
     LUT3:I2->O            7   0.205   0.774  Mmux_conf13 (conf)
     end scope: 'Direct/two_dist:conf'
     begin scope: 'Direct/three_dist:inconf'
     LUT5:I4->O            1   0.205   0.684  Mmux_outtype11 (Mmux_outtype1)
     LUT4:I2->O          138   0.203   2.205  Mmux_outtype13 (outtype<0>)
     end scope: 'Direct/three_dist:outtype<0>'
     end scope: 'Direct:type<0>'
     LUT4:I1->O           16   0.205   1.005  ConflictTypeD[3]_ConflictTypeD[3]_OR_169_o1 (ConflictTypeD[3]_ConflictTypeD[3]_OR_169_o)
     LUT6:I5->O            1   0.205   0.000  Mmux_PCPlus4F[31]_PCBranchM[31]_mux_2_OUT321 (PCPlus4F[31]_PCBranchM[31]_mux_2_OUT<9>)
     FDC:D                     0.102          PCF_9
    ----------------------------------------
    Total                     13.674ns (3.368ns logic, 10.306ns route)
                                       (24.6% logic, 75.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 38 / 38
-------------------------------------------------------------------------
Offset:              3.950ns (Levels of Logic = 1)
  Source:            PCF_2 (FF)
  Destination:       Test<2> (PAD)
  Source Clock:      Clk rising

  Data Path: PCF_2 to Test<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.447   0.932  PCF_2 (PCF_2)
     OBUF:I->O                 2.571          Test_2_OBUF (Test<2>)
    ----------------------------------------
    Total                      3.950ns (3.018ns logic, 0.932ns route)
                                       (76.4% logic, 23.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   13.008|         |    3.725|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.55 secs
 
--> 

Total memory usage is 4523196 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  121 (   0 filtered)
Number of infos    :    4 (   0 filtered)

