/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [2:0] _06_;
  reg [3:0] _07_;
  wire [17:0] _08_;
  wire [5:0] _09_;
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [9:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [16:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_55z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire [9:0] celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_2z;
  wire [13:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_51z = _00_ ? celloutsig_0_46z[6] : celloutsig_0_47z;
  assign celloutsig_0_57z = celloutsig_0_51z ? celloutsig_0_7z : celloutsig_0_33z;
  assign celloutsig_1_0z = in_data[123] ? in_data[126] : in_data[174];
  assign celloutsig_0_9z = celloutsig_0_2z ? celloutsig_0_0z[0] : celloutsig_0_4z;
  assign celloutsig_0_29z = celloutsig_0_20z ? celloutsig_0_22z : celloutsig_0_17z;
  assign celloutsig_0_55z = ~(celloutsig_0_37z & celloutsig_0_47z);
  assign celloutsig_0_58z = ~(celloutsig_0_17z & celloutsig_0_55z);
  assign celloutsig_1_18z = ~(celloutsig_1_12z & in_data[102]);
  assign celloutsig_0_22z = ~(celloutsig_0_19z[4] & celloutsig_0_9z);
  assign celloutsig_0_23z = ~(celloutsig_0_0z[5] & _02_);
  assign celloutsig_0_21z = !(_03_ ? celloutsig_0_16z[5] : celloutsig_0_14z);
  assign celloutsig_1_6z = ~(_04_ | celloutsig_1_5z[11]);
  assign celloutsig_0_10z = ~(celloutsig_0_8z | celloutsig_0_3z);
  assign celloutsig_0_4z = ~(celloutsig_0_2z ^ celloutsig_0_0z[3]);
  assign celloutsig_0_47z = ~(celloutsig_0_19z[5] ^ celloutsig_0_22z);
  assign celloutsig_0_17z = ~(celloutsig_0_0z[4] ^ _05_);
  assign celloutsig_0_27z = ~(celloutsig_0_9z ^ celloutsig_0_19z[4]);
  reg [2:0] _27_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _27_ <= 3'h0;
    else _27_ <= { in_data[133], celloutsig_1_0z, 1'h1 };
  assign { _06_[2], _04_, _06_[0] } = _27_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _07_ <= 4'h0;
    else _07_ <= celloutsig_1_2z[4:1];
  reg [17:0] _29_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _29_ <= 18'h00000;
    else _29_ <= { in_data[34:18], celloutsig_0_3z };
  assign { _08_[17:12], _05_, _08_[10:5], _00_, _08_[3:2], _03_, _08_[0] } = _29_;
  reg [5:0] _30_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _30_ <= 6'h00;
    else _30_ <= { celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_1z };
  assign { _09_[5], _01_, _02_, _09_[2:0] } = _30_;
  assign celloutsig_0_7z = { celloutsig_0_5z[7], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z } == celloutsig_0_6z[6:2];
  assign celloutsig_0_11z = { celloutsig_0_6z[5:2], celloutsig_0_5z } == { in_data[43:32], celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_20z = { celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_4z } == celloutsig_0_16z[3:1];
  assign celloutsig_0_24z = { _05_, _08_[10:7], celloutsig_0_2z, _09_[5], _01_, _02_, _09_[2:0], celloutsig_0_22z, celloutsig_0_2z } == { _00_, _08_[3], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_22z };
  assign celloutsig_1_19z = { in_data[187], celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_6z } >= celloutsig_1_2z;
  assign celloutsig_0_33z = { celloutsig_0_23z, celloutsig_0_29z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_21z, celloutsig_0_10z } > { in_data[72:68], celloutsig_0_27z };
  assign celloutsig_0_34z = { in_data[43:38], celloutsig_0_15z, celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_31z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_23z } > { celloutsig_0_29z, celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_23z, celloutsig_0_22z };
  assign celloutsig_0_18z = { celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_11z } > { _08_[14:12], _05_, _08_[10:8] };
  assign celloutsig_0_37z = ! celloutsig_0_5z[6:1];
  assign celloutsig_0_39z = ! { in_data[19:12], celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_34z, celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_4z };
  assign celloutsig_0_8z = ! { celloutsig_0_6z[3:2], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_1z = celloutsig_0_0z[2] & ~(in_data[33]);
  assign celloutsig_0_31z = celloutsig_0_2z & ~(celloutsig_0_8z);
  assign celloutsig_1_2z = in_data[145:141] * { in_data[102:100], 1'h1, celloutsig_1_0z };
  assign celloutsig_1_5z = { in_data[142:131], celloutsig_1_0z, in_data[187] } * { in_data[171:163], celloutsig_1_2z };
  assign celloutsig_0_16z = { _08_[5], _00_, _08_[3:2], _03_, celloutsig_0_10z } * { _08_[12], _05_, _08_[10:7] };
  assign celloutsig_0_46z = in_data[78:62] | { _08_[16:12], _05_, _08_[10:6], celloutsig_0_39z, celloutsig_0_24z, celloutsig_0_28z, celloutsig_0_34z, celloutsig_0_39z, celloutsig_0_27z };
  assign celloutsig_0_5z = { in_data[9:2], celloutsig_0_2z, celloutsig_0_4z } | { in_data[65:64], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_19z = { _09_[5], _01_, _02_, _09_[2:0], celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_9z } | celloutsig_0_5z;
  assign celloutsig_1_10z = | celloutsig_1_5z[12:3];
  assign celloutsig_0_14z = | { celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_0_15z = | in_data[13:6];
  assign celloutsig_0_28z = | { celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_14z };
  assign celloutsig_0_3z = | { celloutsig_0_1z, celloutsig_0_0z[3:2] };
  assign celloutsig_1_12z = ~^ { _07_[2:0], in_data[187] };
  assign celloutsig_0_2z = ~^ celloutsig_0_0z[5:1];
  assign celloutsig_0_0z = in_data[16:11] >>> in_data[19:14];
  assign celloutsig_0_6z = celloutsig_0_5z[9:3] >>> in_data[93:87];
  assign _06_[1] = _04_;
  assign { _08_[11], _08_[4], _08_[1] } = { _05_, _00_, _03_ };
  assign _09_[4:3] = { _01_, _02_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_57z, celloutsig_0_58z };
endmodule
