Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab -s snapshot -L work -relax -mt 12 -log xeda_xelab.log -generic_top G_FNAME_PDI=/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/KAT/pdi.txt -generic_top G_FNAME_SDI=/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/KAT/sdi.txt -generic_top G_FNAME_RDI=/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/KAT/rdi.txt -generic_top G_FNAME_DO=/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/KAT/do.txt -generic_top G_TEST_MODE=0 -generic_top G_RANDOM_STALL=True -generic_top G_TIMEOUT_CYCLES=1000 -generic_top G_MAX_FAILURES=0 LWC_TB 
Using 12 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package work.lwc_config
Compiling package work.nist_lwapi_pkg
Compiling package work.design_pkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package work.xoodoo_globals
Compiling package vl.vl_types
Compiling architecture behavioral of entity work.KEY_PISO [key_piso_default]
Compiling architecture behavioral of entity work.DATA_PISO [data_piso_default]
Compiling architecture preprocessor of entity work.PreProcessor [preprocessor_default]
Compiling module work.xoodoo_register_SCA
Compiling module work.xoodoo_rconst
Compiling module work.xoodoo_round_SCA
Compiling module work.xoodoo_n_rounds_SCA
Compiling module work.xoodoo_SCA
Compiling architecture behavioral of entity work.CryptoCore_SCA [cryptocore_sca_default]
Compiling architecture behavioral of entity work.DATA_SIPO [data_sipo_default]
Compiling architecture rtl of entity work.PostProcessor [postprocessor_default]
Compiling architecture rtl of entity work.FIFO [\FIFO(g_w=32,g_depth=1)\]
Compiling architecture rtl of entity work.FIFO [\FIFO(g_w=65,g_depth=1)\]
Compiling architecture structure of entity work.LWC_SCA [lwc_sca_default]
Compiling architecture tb of entity work.lwc_tb
Built simulation snapshot snapshot
