<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Register `INTERP1_CTRL_LANE1` reader"><title>R in rp2040_pac::sio::interp1_ctrl_lane1 - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-ca0dd0c4.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="rp2040_pac" data-themes="" data-resource-suffix="" data-rustdoc-version="1.93.1 (01f6ddf75 2026-02-11)" data-channel="1.93.1" data-search-js="search-9e2438ea.js" data-stringdex-js="stringdex-a3946164.js" data-settings-js="settings-c38705f0.js" ><script src="../../../static.files/storage-e2aeef58.js"></script><script defer src="sidebar-items.js"></script><script defer src="../../../static.files/main-a410ff4d.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc type"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><rustdoc-topbar><h2><a href="#">R</a></h2></rustdoc-topbar><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../rp2040_pac/index.html">rp2040_<wbr>pac</a><span class="version">0.6.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">R</a></h2><h3><a href="#aliased-type">Aliased Type</a></h3><h3><a href="#implementations">Methods</a></h3><ul class="block method"><li><a href="#method.add_raw" title="add_raw">add_raw</a></li><li><a href="#method.cross_input" title="cross_input">cross_input</a></li><li><a href="#method.cross_result" title="cross_result">cross_result</a></li><li><a href="#method.force_msb" title="force_msb">force_msb</a></li><li><a href="#method.mask_lsb" title="mask_lsb">mask_lsb</a></li><li><a href="#method.mask_msb" title="mask_msb">mask_msb</a></li><li><a href="#method.shift" title="shift">shift</a></li><li><a href="#method.signed" title="signed">signed</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="index.html">In rp2040_<wbr>pac::<wbr>sio::<wbr>interp1_<wbr>ctrl_<wbr>lane1</a></h2></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../../index.html">rp2040_pac</a>::<wbr><a href="../index.html">sio</a>::<wbr><a href="index.html">interp1_ctrl_lane1</a></div><h1>Type Alias <span class="type">R</span>&nbsp;<button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../../src/rp2040_pac/sio/interp1_ctrl_lane1.rs.html#2">Source</a> </span></div><pre class="rust item-decl"><code>pub type R = <a class="type" href="../../generic/type.R.html" title="type rp2040_pac::generic::R">R</a>&lt;<a class="struct" href="struct.INTERP1_CTRL_LANE1_SPEC.html" title="struct rp2040_pac::sio::interp1_ctrl_lane1::INTERP1_CTRL_LANE1_SPEC">INTERP1_CTRL_LANE1_SPEC</a>&gt;;</code></pre><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Register <code>INTERP1_CTRL_LANE1</code> reader</p>
</div></details><h2 id="aliased-type" class="section-header">Aliased Type<a href="#aliased-type" class="anchor">§</a></h2><pre class="rust item-decl"><code>pub struct R { <span class="comment">/* private fields */</span> }</code></pre><h2 id="implementations" class="section-header">Implementations<a href="#implementations" class="anchor">§</a></h2><div id="implementations-list"><details class="toggle implementors-toggle" open><summary><section id="impl-R%3CINTERP1_CTRL_LANE1_SPEC%3E" class="impl"><a class="src rightside" href="../../../src/rp2040_pac/sio/interp1_ctrl_lane1.rs.html#47-93">Source</a><a href="#impl-R%3CINTERP1_CTRL_LANE1_SPEC%3E" class="anchor">§</a><h3 class="code-header">impl <a class="type" href="type.R.html" title="type rp2040_pac::sio::interp1_ctrl_lane1::R">R</a></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.shift" class="method"><a class="src rightside" href="../../../src/rp2040_pac/sio/interp1_ctrl_lane1.rs.html#50-52">Source</a><h4 class="code-header">pub fn <a href="#method.shift" class="fn">shift</a>(&amp;self) -&gt; <a class="type" href="type.SHIFT_R.html" title="type rp2040_pac::sio::interp1_ctrl_lane1::SHIFT_R">SHIFT_R</a></h4></section></summary><div class="docblock"><p>Bits 0:4 - Logical right-shift applied to accumulator before masking</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.mask_lsb" class="method"><a class="src rightside" href="../../../src/rp2040_pac/sio/interp1_ctrl_lane1.rs.html#55-57">Source</a><h4 class="code-header">pub fn <a href="#method.mask_lsb" class="fn">mask_lsb</a>(&amp;self) -&gt; <a class="type" href="type.MASK_LSB_R.html" title="type rp2040_pac::sio::interp1_ctrl_lane1::MASK_LSB_R">MASK_LSB_R</a></h4></section></summary><div class="docblock"><p>Bits 5:9 - The least-significant bit allowed to pass by the mask (inclusive)</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.mask_msb" class="method"><a class="src rightside" href="../../../src/rp2040_pac/sio/interp1_ctrl_lane1.rs.html#61-63">Source</a><h4 class="code-header">pub fn <a href="#method.mask_msb" class="fn">mask_msb</a>(&amp;self) -&gt; <a class="type" href="type.MASK_MSB_R.html" title="type rp2040_pac::sio::interp1_ctrl_lane1::MASK_MSB_R">MASK_MSB_R</a></h4></section></summary><div class="docblock"><p>Bits 10:14 - The most-significant bit allowed to pass by the mask (inclusive)<br />
Setting MSB &lt; LSB may cause chip to turn inside-out</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.signed" class="method"><a class="src rightside" href="../../../src/rp2040_pac/sio/interp1_ctrl_lane1.rs.html#67-69">Source</a><h4 class="code-header">pub fn <a href="#method.signed" class="fn">signed</a>(&amp;self) -&gt; <a class="type" href="type.SIGNED_R.html" title="type rp2040_pac::sio::interp1_ctrl_lane1::SIGNED_R">SIGNED_R</a></h4></section></summary><div class="docblock"><p>Bit 15 - If SIGNED is set, the shifted and masked accumulator value is sign-extended to 32 bits<br />
before adding to BASE1, and LANE1 PEEK/POP appear extended to 32 bits when read by processor.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.cross_input" class="method"><a class="src rightside" href="../../../src/rp2040_pac/sio/interp1_ctrl_lane1.rs.html#73-75">Source</a><h4 class="code-header">pub fn <a href="#method.cross_input" class="fn">cross_input</a>(&amp;self) -&gt; <a class="type" href="type.CROSS_INPUT_R.html" title="type rp2040_pac::sio::interp1_ctrl_lane1::CROSS_INPUT_R">CROSS_INPUT_R</a></h4></section></summary><div class="docblock"><p>Bit 16 - If 1, feed the opposite lane’s accumulator into this lane’s shift + mask hardware.<br />
Takes effect even if ADD_RAW is set (the CROSS_INPUT mux is before the shift+mask bypass)</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.cross_result" class="method"><a class="src rightside" href="../../../src/rp2040_pac/sio/interp1_ctrl_lane1.rs.html#78-80">Source</a><h4 class="code-header">pub fn <a href="#method.cross_result" class="fn">cross_result</a>(&amp;self) -&gt; <a class="type" href="type.CROSS_RESULT_R.html" title="type rp2040_pac::sio::interp1_ctrl_lane1::CROSS_RESULT_R">CROSS_RESULT_R</a></h4></section></summary><div class="docblock"><p>Bit 17 - If 1, feed the opposite lane’s result into this lane’s accumulator on POP.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.add_raw" class="method"><a class="src rightside" href="../../../src/rp2040_pac/sio/interp1_ctrl_lane1.rs.html#83-85">Source</a><h4 class="code-header">pub fn <a href="#method.add_raw" class="fn">add_raw</a>(&amp;self) -&gt; <a class="type" href="type.ADD_RAW_R.html" title="type rp2040_pac::sio::interp1_ctrl_lane1::ADD_RAW_R">ADD_RAW_R</a></h4></section></summary><div class="docblock"><p>Bit 18 - If 1, mask + shift is bypassed for LANE1 result. This does not affect FULL result.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.force_msb" class="method"><a class="src rightside" href="../../../src/rp2040_pac/sio/interp1_ctrl_lane1.rs.html#90-92">Source</a><h4 class="code-header">pub fn <a href="#method.force_msb" class="fn">force_msb</a>(&amp;self) -&gt; <a class="type" href="type.FORCE_MSB_R.html" title="type rp2040_pac::sio::interp1_ctrl_lane1::FORCE_MSB_R">FORCE_MSB_R</a></h4></section></summary><div class="docblock"><p>Bits 19:20 - ORed into bits 29:28 of the lane result presented to the processor on the bus.<br />
No effect on the internal 32-bit datapath. Handy for using a lane to generate sequence<br />
of pointers into flash or SRAM.</p>
</div></details></div></details></div></section></div></main></body></html>