Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Dec  6 11:48:22 2023
| Host         : DippeePrime running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file topBrain_timing_summary_routed.rpt -pb topBrain_timing_summary_routed.pb -rpx topBrain_timing_summary_routed.rpx -warn_on_violation
| Design       : topBrain
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  563         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (563)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1075)
5. checking no_input_delay (0)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (563)
--------------------------
 There are 563 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1075)
---------------------------------------------------
 There are 1075 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1108          inf        0.000                      0                 1108           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1108 Endpoints
Min Delay          1108 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 matrixReloaded/ch1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmMapSlave/ch1conv_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.337ns  (logic 11.614ns (21.374%)  route 42.723ns (78.626%))
  Logic Levels:           35  (CARRY4=2 DSP48E1=2 FDRE=1 LUT2=3 LUT3=2 LUT4=6 LUT5=8 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDRE                         0.000     0.000 r  matrixReloaded/ch1_reg[0]/C
    SLICE_X12Y65         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  matrixReloaded/ch1_reg[0]/Q
                         net (fo=4, routed)           0.706     1.224    matrixReloaded/sigch1[0]
    SLICE_X13Y65         LUT4 (Prop_lut4_I2_O)        0.124     1.348 f  matrixReloaded/fract0__2_i_16/O
                         net (fo=1, routed)           0.667     2.014    matrixReloaded/fract0__2_i_16_n_0
    SLICE_X13Y65         LUT5 (Prop_lut5_I4_O)        0.124     2.138 r  matrixReloaded/fract0__2_i_8/O
                         net (fo=6, routed)           1.108     3.247    matrixReloaded/fract0__2_i_8_n_0
    SLICE_X15Y62         LUT5 (Prop_lut5_I0_O)        0.152     3.399 r  matrixReloaded/fract0__1_i_59/O
                         net (fo=2, routed)           0.451     3.849    matrixReloaded/fract0__1_i_59_n_0
    SLICE_X15Y62         LUT6 (Prop_lut6_I0_O)        0.326     4.175 f  matrixReloaded/fract0__1_i_51/O
                         net (fo=25, routed)          0.605     4.780    matrixReloaded/ch1conv[-11]_i_27_n_0
    SLICE_X14Y63         LUT3 (Prop_lut3_I2_O)        0.150     4.930 r  matrixReloaded/fract0__1_i_43/O
                         net (fo=22, routed)          1.206     6.136    matrixReloaded/fract0__1_i_43_n_0
    SLICE_X13Y60         LUT4 (Prop_lut4_I2_O)        0.328     6.464 r  matrixReloaded/fract0__1_i_53/O
                         net (fo=1, routed)           0.844     7.308    matrixReloaded/fract0__1_i_53_n_0
    SLICE_X12Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.432 r  matrixReloaded/fract0__1_i_26/O
                         net (fo=4, routed)           1.495     8.927    matrixReloaded/fract0__1_i_26_n_0
    SLICE_X11Y63         LUT6 (Prop_lut6_I4_O)        0.124     9.051 r  matrixReloaded/fract0__1_i_7/O
                         net (fo=1, routed)           0.770     9.820    pwmMapSlave/fract0__1_1[10]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.851    13.671 r  pwmMapSlave/fract0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.673    pwmMapSlave/fract0__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    15.191 r  pwmMapSlave/fract0__2/P[29]
                         net (fo=31, routed)          1.762    16.953    pwmMapSlave/fract0__2_0[26]
    SLICE_X4Y67          LUT2 (Prop_lut2_I1_O)        0.124    17.077 r  pwmMapSlave/ch1conv[2]_i_29/O
                         net (fo=50, routed)          2.756    19.833    pwmMapSlave/fract0__2_41
    SLICE_X14Y68         LUT6 (Prop_lut6_I3_O)        0.124    19.957 f  pwmMapSlave/ch1conv[2]_i_8/O
                         net (fo=19, routed)          1.030    20.986    pwmMapSlave/fract0__2_42
    SLICE_X13Y68         LUT6 (Prop_lut6_I1_O)        0.124    21.110 r  pwmMapSlave/ch1conv[2]_i_58/O
                         net (fo=13, routed)          1.118    22.228    pwmMapSlave/fract0__2_39
    SLICE_X14Y65         LUT3 (Prop_lut3_I2_O)        0.124    22.352 f  pwmMapSlave/ch1conv[2]_i_37/O
                         net (fo=3, routed)           0.788    23.140    pwmMapSlave/ch1conv[2]_i_58_0
    SLICE_X10Y65         LUT2 (Prop_lut2_I0_O)        0.149    23.289 f  pwmMapSlave/ch1conv[2]_i_65/O
                         net (fo=2, routed)           0.976    24.264    matrixReloaded/ch1conv_reg[2]_i_24_1
    SLICE_X13Y66         LUT5 (Prop_lut5_I3_O)        0.355    24.619 r  matrixReloaded/ch1conv[2]_i_41/O
                         net (fo=2, routed)           0.846    25.466    matrixReloaded/ch1conv[2]_i_41_n_0
    SLICE_X11Y66         LUT5 (Prop_lut5_I0_O)        0.124    25.590 r  matrixReloaded/ch1conv[2]_i_45/O
                         net (fo=1, routed)           0.000    25.590    matrixReloaded/ch1conv[2]_i_45_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.170 f  matrixReloaded/ch1conv_reg[2]_i_24/O[2]
                         net (fo=5, routed)           1.229    27.398    matrixReloaded/ch1conv_reg[2]_i_24_n_5
    SLICE_X3Y75          LUT4 (Prop_lut4_I2_O)        0.302    27.700 f  matrixReloaded/ch1conv[1]_i_14/O
                         net (fo=1, routed)           0.665    28.366    matrixReloaded/ch1conv[1]_i_14_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I4_O)        0.124    28.490 r  matrixReloaded/ch1conv[1]_i_5/O
                         net (fo=8, routed)           0.982    29.472    matrixReloaded/ch1conv[1]_i_5_n_0
    SLICE_X3Y76          LUT5 (Prop_lut5_I0_O)        0.124    29.596 r  matrixReloaded/ch1conv[0]_i_2/O
                         net (fo=81, routed)          3.152    32.747    matrixReloaded/ch1conv[2]_i_8
    SLICE_X14Y65         LUT4 (Prop_lut4_I2_O)        0.124    32.871 r  matrixReloaded/ch1conv[-8]_i_24/O
                         net (fo=83, routed)          3.866    36.737    matrixReloaded/ch1conv[2]_i_34
    SLICE_X7Y63          LUT2 (Prop_lut2_I0_O)        0.124    36.861 f  matrixReloaded/ch1conv[1]_i_80/O
                         net (fo=37, routed)          2.013    38.874    matrixReloaded/ch1conv[1]_i_176_n_0
    SLICE_X1Y65          LUT5 (Prop_lut5_I3_O)        0.124    38.998 r  matrixReloaded/ch1conv[1]_i_207/O
                         net (fo=701, routed)         4.661    43.659    matrixReloaded/ch1conv[1]_i_207_n_0
    SLICE_X12Y72         LUT4 (Prop_lut4_I1_O)        0.124    43.783 r  matrixReloaded/ch1conv[1]_i_693/O
                         net (fo=1, routed)           0.000    43.783    matrixReloaded/ch1conv[1]_i_693_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.316 r  matrixReloaded/ch1conv_reg[1]_i_440/CO[3]
                         net (fo=1, routed)           1.250    45.566    matrixReloaded/ch1conv_reg[1]_i_440_n_0
    SLICE_X14Y74         LUT4 (Prop_lut4_I2_O)        0.124    45.690 r  matrixReloaded/ch1conv[1]_i_241/O
                         net (fo=1, routed)           0.837    46.528    matrixReloaded/ch1conv[1]_i_241_n_0
    SLICE_X14Y75         LUT5 (Prop_lut5_I4_O)        0.124    46.652 r  matrixReloaded/ch1conv[1]_i_124/O
                         net (fo=1, routed)           0.992    47.644    matrixReloaded/ch1conv[1]_i_124_n_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I5_O)        0.124    47.768 r  matrixReloaded/ch1conv[1]_i_70/O
                         net (fo=1, routed)           0.669    48.436    matrixReloaded/ch1conv[1]_i_70_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I5_O)        0.124    48.560 r  matrixReloaded/ch1conv[1]_i_32/O
                         net (fo=1, routed)           0.808    49.368    matrixReloaded/ch1conv[1]_i_32_n_0
    SLICE_X8Y71          LUT6 (Prop_lut6_I1_O)        0.124    49.492 r  matrixReloaded/ch1conv[1]_i_11/O
                         net (fo=1, routed)           1.038    50.530    matrixReloaded/ch1conv[1]_i_11_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I5_O)        0.124    50.654 r  matrixReloaded/ch1conv[1]_i_3/O
                         net (fo=31, routed)          1.935    52.589    matrixReloaded/ch1conv[1]_i_11_0
    SLICE_X10Y81         LUT6 (Prop_lut6_I0_O)        0.124    52.713 r  matrixReloaded/ch1conv[-8]_i_1/O
                         net (fo=16, routed)          1.499    54.213    matrixReloaded/ch1conv[-8]_i_7_0
    SLICE_X5Y78          LUT6 (Prop_lut6_I0_O)        0.124    54.337 r  matrixReloaded/ch1conv[0]_i_1/O
                         net (fo=1, routed)           0.000    54.337    pwmMapSlave/ch1conv_reg[0]_0
    SLICE_X5Y78          FDRE                                         r  pwmMapSlave/ch1conv_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/ch1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmMapSlave/ch1conv_reg[-19]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.904ns  (logic 11.490ns (21.316%)  route 42.414ns (78.684%))
  Logic Levels:           34  (CARRY4=2 DSP48E1=2 FDRE=1 LUT2=3 LUT3=2 LUT4=6 LUT5=8 LUT6=10)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDRE                         0.000     0.000 r  matrixReloaded/ch1_reg[0]/C
    SLICE_X12Y65         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  matrixReloaded/ch1_reg[0]/Q
                         net (fo=4, routed)           0.706     1.224    matrixReloaded/sigch1[0]
    SLICE_X13Y65         LUT4 (Prop_lut4_I2_O)        0.124     1.348 f  matrixReloaded/fract0__2_i_16/O
                         net (fo=1, routed)           0.667     2.014    matrixReloaded/fract0__2_i_16_n_0
    SLICE_X13Y65         LUT5 (Prop_lut5_I4_O)        0.124     2.138 r  matrixReloaded/fract0__2_i_8/O
                         net (fo=6, routed)           1.108     3.247    matrixReloaded/fract0__2_i_8_n_0
    SLICE_X15Y62         LUT5 (Prop_lut5_I0_O)        0.152     3.399 r  matrixReloaded/fract0__1_i_59/O
                         net (fo=2, routed)           0.451     3.849    matrixReloaded/fract0__1_i_59_n_0
    SLICE_X15Y62         LUT6 (Prop_lut6_I0_O)        0.326     4.175 f  matrixReloaded/fract0__1_i_51/O
                         net (fo=25, routed)          0.605     4.780    matrixReloaded/ch1conv[-11]_i_27_n_0
    SLICE_X14Y63         LUT3 (Prop_lut3_I2_O)        0.150     4.930 r  matrixReloaded/fract0__1_i_43/O
                         net (fo=22, routed)          1.206     6.136    matrixReloaded/fract0__1_i_43_n_0
    SLICE_X13Y60         LUT4 (Prop_lut4_I2_O)        0.328     6.464 r  matrixReloaded/fract0__1_i_53/O
                         net (fo=1, routed)           0.844     7.308    matrixReloaded/fract0__1_i_53_n_0
    SLICE_X12Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.432 r  matrixReloaded/fract0__1_i_26/O
                         net (fo=4, routed)           1.495     8.927    matrixReloaded/fract0__1_i_26_n_0
    SLICE_X11Y63         LUT6 (Prop_lut6_I4_O)        0.124     9.051 r  matrixReloaded/fract0__1_i_7/O
                         net (fo=1, routed)           0.770     9.820    pwmMapSlave/fract0__1_1[10]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.851    13.671 r  pwmMapSlave/fract0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.673    pwmMapSlave/fract0__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    15.191 r  pwmMapSlave/fract0__2/P[29]
                         net (fo=31, routed)          1.762    16.953    pwmMapSlave/fract0__2_0[26]
    SLICE_X4Y67          LUT2 (Prop_lut2_I1_O)        0.124    17.077 r  pwmMapSlave/ch1conv[2]_i_29/O
                         net (fo=50, routed)          2.756    19.833    pwmMapSlave/fract0__2_41
    SLICE_X14Y68         LUT6 (Prop_lut6_I3_O)        0.124    19.957 f  pwmMapSlave/ch1conv[2]_i_8/O
                         net (fo=19, routed)          1.030    20.986    pwmMapSlave/fract0__2_42
    SLICE_X13Y68         LUT6 (Prop_lut6_I1_O)        0.124    21.110 r  pwmMapSlave/ch1conv[2]_i_58/O
                         net (fo=13, routed)          1.118    22.228    pwmMapSlave/fract0__2_39
    SLICE_X14Y65         LUT3 (Prop_lut3_I2_O)        0.124    22.352 f  pwmMapSlave/ch1conv[2]_i_37/O
                         net (fo=3, routed)           0.788    23.140    pwmMapSlave/ch1conv[2]_i_58_0
    SLICE_X10Y65         LUT2 (Prop_lut2_I0_O)        0.149    23.289 f  pwmMapSlave/ch1conv[2]_i_65/O
                         net (fo=2, routed)           0.976    24.264    matrixReloaded/ch1conv_reg[2]_i_24_1
    SLICE_X13Y66         LUT5 (Prop_lut5_I3_O)        0.355    24.619 r  matrixReloaded/ch1conv[2]_i_41/O
                         net (fo=2, routed)           0.846    25.466    matrixReloaded/ch1conv[2]_i_41_n_0
    SLICE_X11Y66         LUT5 (Prop_lut5_I0_O)        0.124    25.590 r  matrixReloaded/ch1conv[2]_i_45/O
                         net (fo=1, routed)           0.000    25.590    matrixReloaded/ch1conv[2]_i_45_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.170 f  matrixReloaded/ch1conv_reg[2]_i_24/O[2]
                         net (fo=5, routed)           1.229    27.398    matrixReloaded/ch1conv_reg[2]_i_24_n_5
    SLICE_X3Y75          LUT4 (Prop_lut4_I2_O)        0.302    27.700 f  matrixReloaded/ch1conv[1]_i_14/O
                         net (fo=1, routed)           0.665    28.366    matrixReloaded/ch1conv[1]_i_14_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I4_O)        0.124    28.490 r  matrixReloaded/ch1conv[1]_i_5/O
                         net (fo=8, routed)           0.982    29.472    matrixReloaded/ch1conv[1]_i_5_n_0
    SLICE_X3Y76          LUT5 (Prop_lut5_I0_O)        0.124    29.596 r  matrixReloaded/ch1conv[0]_i_2/O
                         net (fo=81, routed)          3.152    32.747    matrixReloaded/ch1conv[2]_i_8
    SLICE_X14Y65         LUT4 (Prop_lut4_I2_O)        0.124    32.871 r  matrixReloaded/ch1conv[-8]_i_24/O
                         net (fo=83, routed)          3.866    36.737    matrixReloaded/ch1conv[2]_i_34
    SLICE_X7Y63          LUT2 (Prop_lut2_I0_O)        0.124    36.861 f  matrixReloaded/ch1conv[1]_i_80/O
                         net (fo=37, routed)          2.013    38.874    matrixReloaded/ch1conv[1]_i_176_n_0
    SLICE_X1Y65          LUT5 (Prop_lut5_I3_O)        0.124    38.998 r  matrixReloaded/ch1conv[1]_i_207/O
                         net (fo=701, routed)         4.661    43.659    matrixReloaded/ch1conv[1]_i_207_n_0
    SLICE_X12Y72         LUT4 (Prop_lut4_I1_O)        0.124    43.783 r  matrixReloaded/ch1conv[1]_i_693/O
                         net (fo=1, routed)           0.000    43.783    matrixReloaded/ch1conv[1]_i_693_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.316 r  matrixReloaded/ch1conv_reg[1]_i_440/CO[3]
                         net (fo=1, routed)           1.250    45.566    matrixReloaded/ch1conv_reg[1]_i_440_n_0
    SLICE_X14Y74         LUT4 (Prop_lut4_I2_O)        0.124    45.690 r  matrixReloaded/ch1conv[1]_i_241/O
                         net (fo=1, routed)           0.837    46.528    matrixReloaded/ch1conv[1]_i_241_n_0
    SLICE_X14Y75         LUT5 (Prop_lut5_I4_O)        0.124    46.652 r  matrixReloaded/ch1conv[1]_i_124/O
                         net (fo=1, routed)           0.992    47.644    matrixReloaded/ch1conv[1]_i_124_n_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I5_O)        0.124    47.768 r  matrixReloaded/ch1conv[1]_i_70/O
                         net (fo=1, routed)           0.669    48.436    matrixReloaded/ch1conv[1]_i_70_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I5_O)        0.124    48.560 r  matrixReloaded/ch1conv[1]_i_32/O
                         net (fo=1, routed)           0.808    49.368    matrixReloaded/ch1conv[1]_i_32_n_0
    SLICE_X8Y71          LUT6 (Prop_lut6_I1_O)        0.124    49.492 r  matrixReloaded/ch1conv[1]_i_11/O
                         net (fo=1, routed)           1.038    50.530    matrixReloaded/ch1conv[1]_i_11_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I5_O)        0.124    50.654 r  matrixReloaded/ch1conv[1]_i_3/O
                         net (fo=31, routed)          1.935    52.589    matrixReloaded/ch1conv[1]_i_11_0
    SLICE_X10Y81         LUT6 (Prop_lut6_I0_O)        0.124    52.713 r  matrixReloaded/ch1conv[-8]_i_1/O
                         net (fo=16, routed)          1.191    53.904    pwmMapSlave/ch1conv_reg[-8]_5
    SLICE_X6Y77          FDRE                                         r  pwmMapSlave/ch1conv_reg[-19]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/ch1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmMapSlave/ch1conv_reg[-20]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.904ns  (logic 11.490ns (21.316%)  route 42.414ns (78.684%))
  Logic Levels:           34  (CARRY4=2 DSP48E1=2 FDRE=1 LUT2=3 LUT3=2 LUT4=6 LUT5=8 LUT6=10)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDRE                         0.000     0.000 r  matrixReloaded/ch1_reg[0]/C
    SLICE_X12Y65         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  matrixReloaded/ch1_reg[0]/Q
                         net (fo=4, routed)           0.706     1.224    matrixReloaded/sigch1[0]
    SLICE_X13Y65         LUT4 (Prop_lut4_I2_O)        0.124     1.348 f  matrixReloaded/fract0__2_i_16/O
                         net (fo=1, routed)           0.667     2.014    matrixReloaded/fract0__2_i_16_n_0
    SLICE_X13Y65         LUT5 (Prop_lut5_I4_O)        0.124     2.138 r  matrixReloaded/fract0__2_i_8/O
                         net (fo=6, routed)           1.108     3.247    matrixReloaded/fract0__2_i_8_n_0
    SLICE_X15Y62         LUT5 (Prop_lut5_I0_O)        0.152     3.399 r  matrixReloaded/fract0__1_i_59/O
                         net (fo=2, routed)           0.451     3.849    matrixReloaded/fract0__1_i_59_n_0
    SLICE_X15Y62         LUT6 (Prop_lut6_I0_O)        0.326     4.175 f  matrixReloaded/fract0__1_i_51/O
                         net (fo=25, routed)          0.605     4.780    matrixReloaded/ch1conv[-11]_i_27_n_0
    SLICE_X14Y63         LUT3 (Prop_lut3_I2_O)        0.150     4.930 r  matrixReloaded/fract0__1_i_43/O
                         net (fo=22, routed)          1.206     6.136    matrixReloaded/fract0__1_i_43_n_0
    SLICE_X13Y60         LUT4 (Prop_lut4_I2_O)        0.328     6.464 r  matrixReloaded/fract0__1_i_53/O
                         net (fo=1, routed)           0.844     7.308    matrixReloaded/fract0__1_i_53_n_0
    SLICE_X12Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.432 r  matrixReloaded/fract0__1_i_26/O
                         net (fo=4, routed)           1.495     8.927    matrixReloaded/fract0__1_i_26_n_0
    SLICE_X11Y63         LUT6 (Prop_lut6_I4_O)        0.124     9.051 r  matrixReloaded/fract0__1_i_7/O
                         net (fo=1, routed)           0.770     9.820    pwmMapSlave/fract0__1_1[10]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.851    13.671 r  pwmMapSlave/fract0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.673    pwmMapSlave/fract0__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    15.191 r  pwmMapSlave/fract0__2/P[29]
                         net (fo=31, routed)          1.762    16.953    pwmMapSlave/fract0__2_0[26]
    SLICE_X4Y67          LUT2 (Prop_lut2_I1_O)        0.124    17.077 r  pwmMapSlave/ch1conv[2]_i_29/O
                         net (fo=50, routed)          2.756    19.833    pwmMapSlave/fract0__2_41
    SLICE_X14Y68         LUT6 (Prop_lut6_I3_O)        0.124    19.957 f  pwmMapSlave/ch1conv[2]_i_8/O
                         net (fo=19, routed)          1.030    20.986    pwmMapSlave/fract0__2_42
    SLICE_X13Y68         LUT6 (Prop_lut6_I1_O)        0.124    21.110 r  pwmMapSlave/ch1conv[2]_i_58/O
                         net (fo=13, routed)          1.118    22.228    pwmMapSlave/fract0__2_39
    SLICE_X14Y65         LUT3 (Prop_lut3_I2_O)        0.124    22.352 f  pwmMapSlave/ch1conv[2]_i_37/O
                         net (fo=3, routed)           0.788    23.140    pwmMapSlave/ch1conv[2]_i_58_0
    SLICE_X10Y65         LUT2 (Prop_lut2_I0_O)        0.149    23.289 f  pwmMapSlave/ch1conv[2]_i_65/O
                         net (fo=2, routed)           0.976    24.264    matrixReloaded/ch1conv_reg[2]_i_24_1
    SLICE_X13Y66         LUT5 (Prop_lut5_I3_O)        0.355    24.619 r  matrixReloaded/ch1conv[2]_i_41/O
                         net (fo=2, routed)           0.846    25.466    matrixReloaded/ch1conv[2]_i_41_n_0
    SLICE_X11Y66         LUT5 (Prop_lut5_I0_O)        0.124    25.590 r  matrixReloaded/ch1conv[2]_i_45/O
                         net (fo=1, routed)           0.000    25.590    matrixReloaded/ch1conv[2]_i_45_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.170 f  matrixReloaded/ch1conv_reg[2]_i_24/O[2]
                         net (fo=5, routed)           1.229    27.398    matrixReloaded/ch1conv_reg[2]_i_24_n_5
    SLICE_X3Y75          LUT4 (Prop_lut4_I2_O)        0.302    27.700 f  matrixReloaded/ch1conv[1]_i_14/O
                         net (fo=1, routed)           0.665    28.366    matrixReloaded/ch1conv[1]_i_14_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I4_O)        0.124    28.490 r  matrixReloaded/ch1conv[1]_i_5/O
                         net (fo=8, routed)           0.982    29.472    matrixReloaded/ch1conv[1]_i_5_n_0
    SLICE_X3Y76          LUT5 (Prop_lut5_I0_O)        0.124    29.596 r  matrixReloaded/ch1conv[0]_i_2/O
                         net (fo=81, routed)          3.152    32.747    matrixReloaded/ch1conv[2]_i_8
    SLICE_X14Y65         LUT4 (Prop_lut4_I2_O)        0.124    32.871 r  matrixReloaded/ch1conv[-8]_i_24/O
                         net (fo=83, routed)          3.866    36.737    matrixReloaded/ch1conv[2]_i_34
    SLICE_X7Y63          LUT2 (Prop_lut2_I0_O)        0.124    36.861 f  matrixReloaded/ch1conv[1]_i_80/O
                         net (fo=37, routed)          2.013    38.874    matrixReloaded/ch1conv[1]_i_176_n_0
    SLICE_X1Y65          LUT5 (Prop_lut5_I3_O)        0.124    38.998 r  matrixReloaded/ch1conv[1]_i_207/O
                         net (fo=701, routed)         4.661    43.659    matrixReloaded/ch1conv[1]_i_207_n_0
    SLICE_X12Y72         LUT4 (Prop_lut4_I1_O)        0.124    43.783 r  matrixReloaded/ch1conv[1]_i_693/O
                         net (fo=1, routed)           0.000    43.783    matrixReloaded/ch1conv[1]_i_693_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.316 r  matrixReloaded/ch1conv_reg[1]_i_440/CO[3]
                         net (fo=1, routed)           1.250    45.566    matrixReloaded/ch1conv_reg[1]_i_440_n_0
    SLICE_X14Y74         LUT4 (Prop_lut4_I2_O)        0.124    45.690 r  matrixReloaded/ch1conv[1]_i_241/O
                         net (fo=1, routed)           0.837    46.528    matrixReloaded/ch1conv[1]_i_241_n_0
    SLICE_X14Y75         LUT5 (Prop_lut5_I4_O)        0.124    46.652 r  matrixReloaded/ch1conv[1]_i_124/O
                         net (fo=1, routed)           0.992    47.644    matrixReloaded/ch1conv[1]_i_124_n_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I5_O)        0.124    47.768 r  matrixReloaded/ch1conv[1]_i_70/O
                         net (fo=1, routed)           0.669    48.436    matrixReloaded/ch1conv[1]_i_70_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I5_O)        0.124    48.560 r  matrixReloaded/ch1conv[1]_i_32/O
                         net (fo=1, routed)           0.808    49.368    matrixReloaded/ch1conv[1]_i_32_n_0
    SLICE_X8Y71          LUT6 (Prop_lut6_I1_O)        0.124    49.492 r  matrixReloaded/ch1conv[1]_i_11/O
                         net (fo=1, routed)           1.038    50.530    matrixReloaded/ch1conv[1]_i_11_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I5_O)        0.124    50.654 r  matrixReloaded/ch1conv[1]_i_3/O
                         net (fo=31, routed)          1.935    52.589    matrixReloaded/ch1conv[1]_i_11_0
    SLICE_X10Y81         LUT6 (Prop_lut6_I0_O)        0.124    52.713 r  matrixReloaded/ch1conv[-8]_i_1/O
                         net (fo=16, routed)          1.191    53.904    pwmMapSlave/ch1conv_reg[-8]_5
    SLICE_X6Y77          FDRE                                         r  pwmMapSlave/ch1conv_reg[-20]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/ch1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmMapSlave/ch1conv_reg[-21]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.904ns  (logic 11.490ns (21.316%)  route 42.414ns (78.684%))
  Logic Levels:           34  (CARRY4=2 DSP48E1=2 FDRE=1 LUT2=3 LUT3=2 LUT4=6 LUT5=8 LUT6=10)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDRE                         0.000     0.000 r  matrixReloaded/ch1_reg[0]/C
    SLICE_X12Y65         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  matrixReloaded/ch1_reg[0]/Q
                         net (fo=4, routed)           0.706     1.224    matrixReloaded/sigch1[0]
    SLICE_X13Y65         LUT4 (Prop_lut4_I2_O)        0.124     1.348 f  matrixReloaded/fract0__2_i_16/O
                         net (fo=1, routed)           0.667     2.014    matrixReloaded/fract0__2_i_16_n_0
    SLICE_X13Y65         LUT5 (Prop_lut5_I4_O)        0.124     2.138 r  matrixReloaded/fract0__2_i_8/O
                         net (fo=6, routed)           1.108     3.247    matrixReloaded/fract0__2_i_8_n_0
    SLICE_X15Y62         LUT5 (Prop_lut5_I0_O)        0.152     3.399 r  matrixReloaded/fract0__1_i_59/O
                         net (fo=2, routed)           0.451     3.849    matrixReloaded/fract0__1_i_59_n_0
    SLICE_X15Y62         LUT6 (Prop_lut6_I0_O)        0.326     4.175 f  matrixReloaded/fract0__1_i_51/O
                         net (fo=25, routed)          0.605     4.780    matrixReloaded/ch1conv[-11]_i_27_n_0
    SLICE_X14Y63         LUT3 (Prop_lut3_I2_O)        0.150     4.930 r  matrixReloaded/fract0__1_i_43/O
                         net (fo=22, routed)          1.206     6.136    matrixReloaded/fract0__1_i_43_n_0
    SLICE_X13Y60         LUT4 (Prop_lut4_I2_O)        0.328     6.464 r  matrixReloaded/fract0__1_i_53/O
                         net (fo=1, routed)           0.844     7.308    matrixReloaded/fract0__1_i_53_n_0
    SLICE_X12Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.432 r  matrixReloaded/fract0__1_i_26/O
                         net (fo=4, routed)           1.495     8.927    matrixReloaded/fract0__1_i_26_n_0
    SLICE_X11Y63         LUT6 (Prop_lut6_I4_O)        0.124     9.051 r  matrixReloaded/fract0__1_i_7/O
                         net (fo=1, routed)           0.770     9.820    pwmMapSlave/fract0__1_1[10]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.851    13.671 r  pwmMapSlave/fract0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.673    pwmMapSlave/fract0__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    15.191 r  pwmMapSlave/fract0__2/P[29]
                         net (fo=31, routed)          1.762    16.953    pwmMapSlave/fract0__2_0[26]
    SLICE_X4Y67          LUT2 (Prop_lut2_I1_O)        0.124    17.077 r  pwmMapSlave/ch1conv[2]_i_29/O
                         net (fo=50, routed)          2.756    19.833    pwmMapSlave/fract0__2_41
    SLICE_X14Y68         LUT6 (Prop_lut6_I3_O)        0.124    19.957 f  pwmMapSlave/ch1conv[2]_i_8/O
                         net (fo=19, routed)          1.030    20.986    pwmMapSlave/fract0__2_42
    SLICE_X13Y68         LUT6 (Prop_lut6_I1_O)        0.124    21.110 r  pwmMapSlave/ch1conv[2]_i_58/O
                         net (fo=13, routed)          1.118    22.228    pwmMapSlave/fract0__2_39
    SLICE_X14Y65         LUT3 (Prop_lut3_I2_O)        0.124    22.352 f  pwmMapSlave/ch1conv[2]_i_37/O
                         net (fo=3, routed)           0.788    23.140    pwmMapSlave/ch1conv[2]_i_58_0
    SLICE_X10Y65         LUT2 (Prop_lut2_I0_O)        0.149    23.289 f  pwmMapSlave/ch1conv[2]_i_65/O
                         net (fo=2, routed)           0.976    24.264    matrixReloaded/ch1conv_reg[2]_i_24_1
    SLICE_X13Y66         LUT5 (Prop_lut5_I3_O)        0.355    24.619 r  matrixReloaded/ch1conv[2]_i_41/O
                         net (fo=2, routed)           0.846    25.466    matrixReloaded/ch1conv[2]_i_41_n_0
    SLICE_X11Y66         LUT5 (Prop_lut5_I0_O)        0.124    25.590 r  matrixReloaded/ch1conv[2]_i_45/O
                         net (fo=1, routed)           0.000    25.590    matrixReloaded/ch1conv[2]_i_45_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.170 f  matrixReloaded/ch1conv_reg[2]_i_24/O[2]
                         net (fo=5, routed)           1.229    27.398    matrixReloaded/ch1conv_reg[2]_i_24_n_5
    SLICE_X3Y75          LUT4 (Prop_lut4_I2_O)        0.302    27.700 f  matrixReloaded/ch1conv[1]_i_14/O
                         net (fo=1, routed)           0.665    28.366    matrixReloaded/ch1conv[1]_i_14_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I4_O)        0.124    28.490 r  matrixReloaded/ch1conv[1]_i_5/O
                         net (fo=8, routed)           0.982    29.472    matrixReloaded/ch1conv[1]_i_5_n_0
    SLICE_X3Y76          LUT5 (Prop_lut5_I0_O)        0.124    29.596 r  matrixReloaded/ch1conv[0]_i_2/O
                         net (fo=81, routed)          3.152    32.747    matrixReloaded/ch1conv[2]_i_8
    SLICE_X14Y65         LUT4 (Prop_lut4_I2_O)        0.124    32.871 r  matrixReloaded/ch1conv[-8]_i_24/O
                         net (fo=83, routed)          3.866    36.737    matrixReloaded/ch1conv[2]_i_34
    SLICE_X7Y63          LUT2 (Prop_lut2_I0_O)        0.124    36.861 f  matrixReloaded/ch1conv[1]_i_80/O
                         net (fo=37, routed)          2.013    38.874    matrixReloaded/ch1conv[1]_i_176_n_0
    SLICE_X1Y65          LUT5 (Prop_lut5_I3_O)        0.124    38.998 r  matrixReloaded/ch1conv[1]_i_207/O
                         net (fo=701, routed)         4.661    43.659    matrixReloaded/ch1conv[1]_i_207_n_0
    SLICE_X12Y72         LUT4 (Prop_lut4_I1_O)        0.124    43.783 r  matrixReloaded/ch1conv[1]_i_693/O
                         net (fo=1, routed)           0.000    43.783    matrixReloaded/ch1conv[1]_i_693_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.316 r  matrixReloaded/ch1conv_reg[1]_i_440/CO[3]
                         net (fo=1, routed)           1.250    45.566    matrixReloaded/ch1conv_reg[1]_i_440_n_0
    SLICE_X14Y74         LUT4 (Prop_lut4_I2_O)        0.124    45.690 r  matrixReloaded/ch1conv[1]_i_241/O
                         net (fo=1, routed)           0.837    46.528    matrixReloaded/ch1conv[1]_i_241_n_0
    SLICE_X14Y75         LUT5 (Prop_lut5_I4_O)        0.124    46.652 r  matrixReloaded/ch1conv[1]_i_124/O
                         net (fo=1, routed)           0.992    47.644    matrixReloaded/ch1conv[1]_i_124_n_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I5_O)        0.124    47.768 r  matrixReloaded/ch1conv[1]_i_70/O
                         net (fo=1, routed)           0.669    48.436    matrixReloaded/ch1conv[1]_i_70_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I5_O)        0.124    48.560 r  matrixReloaded/ch1conv[1]_i_32/O
                         net (fo=1, routed)           0.808    49.368    matrixReloaded/ch1conv[1]_i_32_n_0
    SLICE_X8Y71          LUT6 (Prop_lut6_I1_O)        0.124    49.492 r  matrixReloaded/ch1conv[1]_i_11/O
                         net (fo=1, routed)           1.038    50.530    matrixReloaded/ch1conv[1]_i_11_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I5_O)        0.124    50.654 r  matrixReloaded/ch1conv[1]_i_3/O
                         net (fo=31, routed)          1.935    52.589    matrixReloaded/ch1conv[1]_i_11_0
    SLICE_X10Y81         LUT6 (Prop_lut6_I0_O)        0.124    52.713 r  matrixReloaded/ch1conv[-8]_i_1/O
                         net (fo=16, routed)          1.191    53.904    pwmMapSlave/ch1conv_reg[-8]_5
    SLICE_X6Y77          FDRE                                         r  pwmMapSlave/ch1conv_reg[-21]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/ch1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmMapSlave/ch1conv_reg[-22]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.904ns  (logic 11.490ns (21.316%)  route 42.414ns (78.684%))
  Logic Levels:           34  (CARRY4=2 DSP48E1=2 FDRE=1 LUT2=3 LUT3=2 LUT4=6 LUT5=8 LUT6=10)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDRE                         0.000     0.000 r  matrixReloaded/ch1_reg[0]/C
    SLICE_X12Y65         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  matrixReloaded/ch1_reg[0]/Q
                         net (fo=4, routed)           0.706     1.224    matrixReloaded/sigch1[0]
    SLICE_X13Y65         LUT4 (Prop_lut4_I2_O)        0.124     1.348 f  matrixReloaded/fract0__2_i_16/O
                         net (fo=1, routed)           0.667     2.014    matrixReloaded/fract0__2_i_16_n_0
    SLICE_X13Y65         LUT5 (Prop_lut5_I4_O)        0.124     2.138 r  matrixReloaded/fract0__2_i_8/O
                         net (fo=6, routed)           1.108     3.247    matrixReloaded/fract0__2_i_8_n_0
    SLICE_X15Y62         LUT5 (Prop_lut5_I0_O)        0.152     3.399 r  matrixReloaded/fract0__1_i_59/O
                         net (fo=2, routed)           0.451     3.849    matrixReloaded/fract0__1_i_59_n_0
    SLICE_X15Y62         LUT6 (Prop_lut6_I0_O)        0.326     4.175 f  matrixReloaded/fract0__1_i_51/O
                         net (fo=25, routed)          0.605     4.780    matrixReloaded/ch1conv[-11]_i_27_n_0
    SLICE_X14Y63         LUT3 (Prop_lut3_I2_O)        0.150     4.930 r  matrixReloaded/fract0__1_i_43/O
                         net (fo=22, routed)          1.206     6.136    matrixReloaded/fract0__1_i_43_n_0
    SLICE_X13Y60         LUT4 (Prop_lut4_I2_O)        0.328     6.464 r  matrixReloaded/fract0__1_i_53/O
                         net (fo=1, routed)           0.844     7.308    matrixReloaded/fract0__1_i_53_n_0
    SLICE_X12Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.432 r  matrixReloaded/fract0__1_i_26/O
                         net (fo=4, routed)           1.495     8.927    matrixReloaded/fract0__1_i_26_n_0
    SLICE_X11Y63         LUT6 (Prop_lut6_I4_O)        0.124     9.051 r  matrixReloaded/fract0__1_i_7/O
                         net (fo=1, routed)           0.770     9.820    pwmMapSlave/fract0__1_1[10]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.851    13.671 r  pwmMapSlave/fract0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.673    pwmMapSlave/fract0__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    15.191 r  pwmMapSlave/fract0__2/P[29]
                         net (fo=31, routed)          1.762    16.953    pwmMapSlave/fract0__2_0[26]
    SLICE_X4Y67          LUT2 (Prop_lut2_I1_O)        0.124    17.077 r  pwmMapSlave/ch1conv[2]_i_29/O
                         net (fo=50, routed)          2.756    19.833    pwmMapSlave/fract0__2_41
    SLICE_X14Y68         LUT6 (Prop_lut6_I3_O)        0.124    19.957 f  pwmMapSlave/ch1conv[2]_i_8/O
                         net (fo=19, routed)          1.030    20.986    pwmMapSlave/fract0__2_42
    SLICE_X13Y68         LUT6 (Prop_lut6_I1_O)        0.124    21.110 r  pwmMapSlave/ch1conv[2]_i_58/O
                         net (fo=13, routed)          1.118    22.228    pwmMapSlave/fract0__2_39
    SLICE_X14Y65         LUT3 (Prop_lut3_I2_O)        0.124    22.352 f  pwmMapSlave/ch1conv[2]_i_37/O
                         net (fo=3, routed)           0.788    23.140    pwmMapSlave/ch1conv[2]_i_58_0
    SLICE_X10Y65         LUT2 (Prop_lut2_I0_O)        0.149    23.289 f  pwmMapSlave/ch1conv[2]_i_65/O
                         net (fo=2, routed)           0.976    24.264    matrixReloaded/ch1conv_reg[2]_i_24_1
    SLICE_X13Y66         LUT5 (Prop_lut5_I3_O)        0.355    24.619 r  matrixReloaded/ch1conv[2]_i_41/O
                         net (fo=2, routed)           0.846    25.466    matrixReloaded/ch1conv[2]_i_41_n_0
    SLICE_X11Y66         LUT5 (Prop_lut5_I0_O)        0.124    25.590 r  matrixReloaded/ch1conv[2]_i_45/O
                         net (fo=1, routed)           0.000    25.590    matrixReloaded/ch1conv[2]_i_45_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.170 f  matrixReloaded/ch1conv_reg[2]_i_24/O[2]
                         net (fo=5, routed)           1.229    27.398    matrixReloaded/ch1conv_reg[2]_i_24_n_5
    SLICE_X3Y75          LUT4 (Prop_lut4_I2_O)        0.302    27.700 f  matrixReloaded/ch1conv[1]_i_14/O
                         net (fo=1, routed)           0.665    28.366    matrixReloaded/ch1conv[1]_i_14_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I4_O)        0.124    28.490 r  matrixReloaded/ch1conv[1]_i_5/O
                         net (fo=8, routed)           0.982    29.472    matrixReloaded/ch1conv[1]_i_5_n_0
    SLICE_X3Y76          LUT5 (Prop_lut5_I0_O)        0.124    29.596 r  matrixReloaded/ch1conv[0]_i_2/O
                         net (fo=81, routed)          3.152    32.747    matrixReloaded/ch1conv[2]_i_8
    SLICE_X14Y65         LUT4 (Prop_lut4_I2_O)        0.124    32.871 r  matrixReloaded/ch1conv[-8]_i_24/O
                         net (fo=83, routed)          3.866    36.737    matrixReloaded/ch1conv[2]_i_34
    SLICE_X7Y63          LUT2 (Prop_lut2_I0_O)        0.124    36.861 f  matrixReloaded/ch1conv[1]_i_80/O
                         net (fo=37, routed)          2.013    38.874    matrixReloaded/ch1conv[1]_i_176_n_0
    SLICE_X1Y65          LUT5 (Prop_lut5_I3_O)        0.124    38.998 r  matrixReloaded/ch1conv[1]_i_207/O
                         net (fo=701, routed)         4.661    43.659    matrixReloaded/ch1conv[1]_i_207_n_0
    SLICE_X12Y72         LUT4 (Prop_lut4_I1_O)        0.124    43.783 r  matrixReloaded/ch1conv[1]_i_693/O
                         net (fo=1, routed)           0.000    43.783    matrixReloaded/ch1conv[1]_i_693_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.316 r  matrixReloaded/ch1conv_reg[1]_i_440/CO[3]
                         net (fo=1, routed)           1.250    45.566    matrixReloaded/ch1conv_reg[1]_i_440_n_0
    SLICE_X14Y74         LUT4 (Prop_lut4_I2_O)        0.124    45.690 r  matrixReloaded/ch1conv[1]_i_241/O
                         net (fo=1, routed)           0.837    46.528    matrixReloaded/ch1conv[1]_i_241_n_0
    SLICE_X14Y75         LUT5 (Prop_lut5_I4_O)        0.124    46.652 r  matrixReloaded/ch1conv[1]_i_124/O
                         net (fo=1, routed)           0.992    47.644    matrixReloaded/ch1conv[1]_i_124_n_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I5_O)        0.124    47.768 r  matrixReloaded/ch1conv[1]_i_70/O
                         net (fo=1, routed)           0.669    48.436    matrixReloaded/ch1conv[1]_i_70_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I5_O)        0.124    48.560 r  matrixReloaded/ch1conv[1]_i_32/O
                         net (fo=1, routed)           0.808    49.368    matrixReloaded/ch1conv[1]_i_32_n_0
    SLICE_X8Y71          LUT6 (Prop_lut6_I1_O)        0.124    49.492 r  matrixReloaded/ch1conv[1]_i_11/O
                         net (fo=1, routed)           1.038    50.530    matrixReloaded/ch1conv[1]_i_11_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I5_O)        0.124    50.654 r  matrixReloaded/ch1conv[1]_i_3/O
                         net (fo=31, routed)          1.935    52.589    matrixReloaded/ch1conv[1]_i_11_0
    SLICE_X10Y81         LUT6 (Prop_lut6_I0_O)        0.124    52.713 r  matrixReloaded/ch1conv[-8]_i_1/O
                         net (fo=16, routed)          1.191    53.904    pwmMapSlave/ch1conv_reg[-8]_5
    SLICE_X6Y77          FDRE                                         r  pwmMapSlave/ch1conv_reg[-22]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/ch1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmMapSlave/ch1conv_reg[-16]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.812ns  (logic 11.490ns (21.352%)  route 42.322ns (78.648%))
  Logic Levels:           34  (CARRY4=2 DSP48E1=2 FDRE=1 LUT2=3 LUT3=2 LUT4=6 LUT5=8 LUT6=10)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDRE                         0.000     0.000 r  matrixReloaded/ch1_reg[0]/C
    SLICE_X12Y65         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  matrixReloaded/ch1_reg[0]/Q
                         net (fo=4, routed)           0.706     1.224    matrixReloaded/sigch1[0]
    SLICE_X13Y65         LUT4 (Prop_lut4_I2_O)        0.124     1.348 f  matrixReloaded/fract0__2_i_16/O
                         net (fo=1, routed)           0.667     2.014    matrixReloaded/fract0__2_i_16_n_0
    SLICE_X13Y65         LUT5 (Prop_lut5_I4_O)        0.124     2.138 r  matrixReloaded/fract0__2_i_8/O
                         net (fo=6, routed)           1.108     3.247    matrixReloaded/fract0__2_i_8_n_0
    SLICE_X15Y62         LUT5 (Prop_lut5_I0_O)        0.152     3.399 r  matrixReloaded/fract0__1_i_59/O
                         net (fo=2, routed)           0.451     3.849    matrixReloaded/fract0__1_i_59_n_0
    SLICE_X15Y62         LUT6 (Prop_lut6_I0_O)        0.326     4.175 f  matrixReloaded/fract0__1_i_51/O
                         net (fo=25, routed)          0.605     4.780    matrixReloaded/ch1conv[-11]_i_27_n_0
    SLICE_X14Y63         LUT3 (Prop_lut3_I2_O)        0.150     4.930 r  matrixReloaded/fract0__1_i_43/O
                         net (fo=22, routed)          1.206     6.136    matrixReloaded/fract0__1_i_43_n_0
    SLICE_X13Y60         LUT4 (Prop_lut4_I2_O)        0.328     6.464 r  matrixReloaded/fract0__1_i_53/O
                         net (fo=1, routed)           0.844     7.308    matrixReloaded/fract0__1_i_53_n_0
    SLICE_X12Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.432 r  matrixReloaded/fract0__1_i_26/O
                         net (fo=4, routed)           1.495     8.927    matrixReloaded/fract0__1_i_26_n_0
    SLICE_X11Y63         LUT6 (Prop_lut6_I4_O)        0.124     9.051 r  matrixReloaded/fract0__1_i_7/O
                         net (fo=1, routed)           0.770     9.820    pwmMapSlave/fract0__1_1[10]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.851    13.671 r  pwmMapSlave/fract0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.673    pwmMapSlave/fract0__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    15.191 r  pwmMapSlave/fract0__2/P[29]
                         net (fo=31, routed)          1.762    16.953    pwmMapSlave/fract0__2_0[26]
    SLICE_X4Y67          LUT2 (Prop_lut2_I1_O)        0.124    17.077 r  pwmMapSlave/ch1conv[2]_i_29/O
                         net (fo=50, routed)          2.756    19.833    pwmMapSlave/fract0__2_41
    SLICE_X14Y68         LUT6 (Prop_lut6_I3_O)        0.124    19.957 f  pwmMapSlave/ch1conv[2]_i_8/O
                         net (fo=19, routed)          1.030    20.986    pwmMapSlave/fract0__2_42
    SLICE_X13Y68         LUT6 (Prop_lut6_I1_O)        0.124    21.110 r  pwmMapSlave/ch1conv[2]_i_58/O
                         net (fo=13, routed)          1.118    22.228    pwmMapSlave/fract0__2_39
    SLICE_X14Y65         LUT3 (Prop_lut3_I2_O)        0.124    22.352 f  pwmMapSlave/ch1conv[2]_i_37/O
                         net (fo=3, routed)           0.788    23.140    pwmMapSlave/ch1conv[2]_i_58_0
    SLICE_X10Y65         LUT2 (Prop_lut2_I0_O)        0.149    23.289 f  pwmMapSlave/ch1conv[2]_i_65/O
                         net (fo=2, routed)           0.976    24.264    matrixReloaded/ch1conv_reg[2]_i_24_1
    SLICE_X13Y66         LUT5 (Prop_lut5_I3_O)        0.355    24.619 r  matrixReloaded/ch1conv[2]_i_41/O
                         net (fo=2, routed)           0.846    25.466    matrixReloaded/ch1conv[2]_i_41_n_0
    SLICE_X11Y66         LUT5 (Prop_lut5_I0_O)        0.124    25.590 r  matrixReloaded/ch1conv[2]_i_45/O
                         net (fo=1, routed)           0.000    25.590    matrixReloaded/ch1conv[2]_i_45_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.170 f  matrixReloaded/ch1conv_reg[2]_i_24/O[2]
                         net (fo=5, routed)           1.229    27.398    matrixReloaded/ch1conv_reg[2]_i_24_n_5
    SLICE_X3Y75          LUT4 (Prop_lut4_I2_O)        0.302    27.700 f  matrixReloaded/ch1conv[1]_i_14/O
                         net (fo=1, routed)           0.665    28.366    matrixReloaded/ch1conv[1]_i_14_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I4_O)        0.124    28.490 r  matrixReloaded/ch1conv[1]_i_5/O
                         net (fo=8, routed)           0.982    29.472    matrixReloaded/ch1conv[1]_i_5_n_0
    SLICE_X3Y76          LUT5 (Prop_lut5_I0_O)        0.124    29.596 r  matrixReloaded/ch1conv[0]_i_2/O
                         net (fo=81, routed)          3.152    32.747    matrixReloaded/ch1conv[2]_i_8
    SLICE_X14Y65         LUT4 (Prop_lut4_I2_O)        0.124    32.871 r  matrixReloaded/ch1conv[-8]_i_24/O
                         net (fo=83, routed)          3.866    36.737    matrixReloaded/ch1conv[2]_i_34
    SLICE_X7Y63          LUT2 (Prop_lut2_I0_O)        0.124    36.861 f  matrixReloaded/ch1conv[1]_i_80/O
                         net (fo=37, routed)          2.013    38.874    matrixReloaded/ch1conv[1]_i_176_n_0
    SLICE_X1Y65          LUT5 (Prop_lut5_I3_O)        0.124    38.998 r  matrixReloaded/ch1conv[1]_i_207/O
                         net (fo=701, routed)         4.661    43.659    matrixReloaded/ch1conv[1]_i_207_n_0
    SLICE_X12Y72         LUT4 (Prop_lut4_I1_O)        0.124    43.783 r  matrixReloaded/ch1conv[1]_i_693/O
                         net (fo=1, routed)           0.000    43.783    matrixReloaded/ch1conv[1]_i_693_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.316 r  matrixReloaded/ch1conv_reg[1]_i_440/CO[3]
                         net (fo=1, routed)           1.250    45.566    matrixReloaded/ch1conv_reg[1]_i_440_n_0
    SLICE_X14Y74         LUT4 (Prop_lut4_I2_O)        0.124    45.690 r  matrixReloaded/ch1conv[1]_i_241/O
                         net (fo=1, routed)           0.837    46.528    matrixReloaded/ch1conv[1]_i_241_n_0
    SLICE_X14Y75         LUT5 (Prop_lut5_I4_O)        0.124    46.652 r  matrixReloaded/ch1conv[1]_i_124/O
                         net (fo=1, routed)           0.992    47.644    matrixReloaded/ch1conv[1]_i_124_n_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I5_O)        0.124    47.768 r  matrixReloaded/ch1conv[1]_i_70/O
                         net (fo=1, routed)           0.669    48.436    matrixReloaded/ch1conv[1]_i_70_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I5_O)        0.124    48.560 r  matrixReloaded/ch1conv[1]_i_32/O
                         net (fo=1, routed)           0.808    49.368    matrixReloaded/ch1conv[1]_i_32_n_0
    SLICE_X8Y71          LUT6 (Prop_lut6_I1_O)        0.124    49.492 r  matrixReloaded/ch1conv[1]_i_11/O
                         net (fo=1, routed)           1.038    50.530    matrixReloaded/ch1conv[1]_i_11_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I5_O)        0.124    50.654 r  matrixReloaded/ch1conv[1]_i_3/O
                         net (fo=31, routed)          1.935    52.589    matrixReloaded/ch1conv[1]_i_11_0
    SLICE_X10Y81         LUT6 (Prop_lut6_I0_O)        0.124    52.713 r  matrixReloaded/ch1conv[-8]_i_1/O
                         net (fo=16, routed)          1.099    53.812    pwmMapSlave/ch1conv_reg[-8]_5
    SLICE_X6Y78          FDRE                                         r  pwmMapSlave/ch1conv_reg[-16]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/ch1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmMapSlave/ch1conv_reg[-17]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.812ns  (logic 11.490ns (21.352%)  route 42.322ns (78.648%))
  Logic Levels:           34  (CARRY4=2 DSP48E1=2 FDRE=1 LUT2=3 LUT3=2 LUT4=6 LUT5=8 LUT6=10)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDRE                         0.000     0.000 r  matrixReloaded/ch1_reg[0]/C
    SLICE_X12Y65         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  matrixReloaded/ch1_reg[0]/Q
                         net (fo=4, routed)           0.706     1.224    matrixReloaded/sigch1[0]
    SLICE_X13Y65         LUT4 (Prop_lut4_I2_O)        0.124     1.348 f  matrixReloaded/fract0__2_i_16/O
                         net (fo=1, routed)           0.667     2.014    matrixReloaded/fract0__2_i_16_n_0
    SLICE_X13Y65         LUT5 (Prop_lut5_I4_O)        0.124     2.138 r  matrixReloaded/fract0__2_i_8/O
                         net (fo=6, routed)           1.108     3.247    matrixReloaded/fract0__2_i_8_n_0
    SLICE_X15Y62         LUT5 (Prop_lut5_I0_O)        0.152     3.399 r  matrixReloaded/fract0__1_i_59/O
                         net (fo=2, routed)           0.451     3.849    matrixReloaded/fract0__1_i_59_n_0
    SLICE_X15Y62         LUT6 (Prop_lut6_I0_O)        0.326     4.175 f  matrixReloaded/fract0__1_i_51/O
                         net (fo=25, routed)          0.605     4.780    matrixReloaded/ch1conv[-11]_i_27_n_0
    SLICE_X14Y63         LUT3 (Prop_lut3_I2_O)        0.150     4.930 r  matrixReloaded/fract0__1_i_43/O
                         net (fo=22, routed)          1.206     6.136    matrixReloaded/fract0__1_i_43_n_0
    SLICE_X13Y60         LUT4 (Prop_lut4_I2_O)        0.328     6.464 r  matrixReloaded/fract0__1_i_53/O
                         net (fo=1, routed)           0.844     7.308    matrixReloaded/fract0__1_i_53_n_0
    SLICE_X12Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.432 r  matrixReloaded/fract0__1_i_26/O
                         net (fo=4, routed)           1.495     8.927    matrixReloaded/fract0__1_i_26_n_0
    SLICE_X11Y63         LUT6 (Prop_lut6_I4_O)        0.124     9.051 r  matrixReloaded/fract0__1_i_7/O
                         net (fo=1, routed)           0.770     9.820    pwmMapSlave/fract0__1_1[10]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.851    13.671 r  pwmMapSlave/fract0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.673    pwmMapSlave/fract0__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    15.191 r  pwmMapSlave/fract0__2/P[29]
                         net (fo=31, routed)          1.762    16.953    pwmMapSlave/fract0__2_0[26]
    SLICE_X4Y67          LUT2 (Prop_lut2_I1_O)        0.124    17.077 r  pwmMapSlave/ch1conv[2]_i_29/O
                         net (fo=50, routed)          2.756    19.833    pwmMapSlave/fract0__2_41
    SLICE_X14Y68         LUT6 (Prop_lut6_I3_O)        0.124    19.957 f  pwmMapSlave/ch1conv[2]_i_8/O
                         net (fo=19, routed)          1.030    20.986    pwmMapSlave/fract0__2_42
    SLICE_X13Y68         LUT6 (Prop_lut6_I1_O)        0.124    21.110 r  pwmMapSlave/ch1conv[2]_i_58/O
                         net (fo=13, routed)          1.118    22.228    pwmMapSlave/fract0__2_39
    SLICE_X14Y65         LUT3 (Prop_lut3_I2_O)        0.124    22.352 f  pwmMapSlave/ch1conv[2]_i_37/O
                         net (fo=3, routed)           0.788    23.140    pwmMapSlave/ch1conv[2]_i_58_0
    SLICE_X10Y65         LUT2 (Prop_lut2_I0_O)        0.149    23.289 f  pwmMapSlave/ch1conv[2]_i_65/O
                         net (fo=2, routed)           0.976    24.264    matrixReloaded/ch1conv_reg[2]_i_24_1
    SLICE_X13Y66         LUT5 (Prop_lut5_I3_O)        0.355    24.619 r  matrixReloaded/ch1conv[2]_i_41/O
                         net (fo=2, routed)           0.846    25.466    matrixReloaded/ch1conv[2]_i_41_n_0
    SLICE_X11Y66         LUT5 (Prop_lut5_I0_O)        0.124    25.590 r  matrixReloaded/ch1conv[2]_i_45/O
                         net (fo=1, routed)           0.000    25.590    matrixReloaded/ch1conv[2]_i_45_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.170 f  matrixReloaded/ch1conv_reg[2]_i_24/O[2]
                         net (fo=5, routed)           1.229    27.398    matrixReloaded/ch1conv_reg[2]_i_24_n_5
    SLICE_X3Y75          LUT4 (Prop_lut4_I2_O)        0.302    27.700 f  matrixReloaded/ch1conv[1]_i_14/O
                         net (fo=1, routed)           0.665    28.366    matrixReloaded/ch1conv[1]_i_14_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I4_O)        0.124    28.490 r  matrixReloaded/ch1conv[1]_i_5/O
                         net (fo=8, routed)           0.982    29.472    matrixReloaded/ch1conv[1]_i_5_n_0
    SLICE_X3Y76          LUT5 (Prop_lut5_I0_O)        0.124    29.596 r  matrixReloaded/ch1conv[0]_i_2/O
                         net (fo=81, routed)          3.152    32.747    matrixReloaded/ch1conv[2]_i_8
    SLICE_X14Y65         LUT4 (Prop_lut4_I2_O)        0.124    32.871 r  matrixReloaded/ch1conv[-8]_i_24/O
                         net (fo=83, routed)          3.866    36.737    matrixReloaded/ch1conv[2]_i_34
    SLICE_X7Y63          LUT2 (Prop_lut2_I0_O)        0.124    36.861 f  matrixReloaded/ch1conv[1]_i_80/O
                         net (fo=37, routed)          2.013    38.874    matrixReloaded/ch1conv[1]_i_176_n_0
    SLICE_X1Y65          LUT5 (Prop_lut5_I3_O)        0.124    38.998 r  matrixReloaded/ch1conv[1]_i_207/O
                         net (fo=701, routed)         4.661    43.659    matrixReloaded/ch1conv[1]_i_207_n_0
    SLICE_X12Y72         LUT4 (Prop_lut4_I1_O)        0.124    43.783 r  matrixReloaded/ch1conv[1]_i_693/O
                         net (fo=1, routed)           0.000    43.783    matrixReloaded/ch1conv[1]_i_693_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.316 r  matrixReloaded/ch1conv_reg[1]_i_440/CO[3]
                         net (fo=1, routed)           1.250    45.566    matrixReloaded/ch1conv_reg[1]_i_440_n_0
    SLICE_X14Y74         LUT4 (Prop_lut4_I2_O)        0.124    45.690 r  matrixReloaded/ch1conv[1]_i_241/O
                         net (fo=1, routed)           0.837    46.528    matrixReloaded/ch1conv[1]_i_241_n_0
    SLICE_X14Y75         LUT5 (Prop_lut5_I4_O)        0.124    46.652 r  matrixReloaded/ch1conv[1]_i_124/O
                         net (fo=1, routed)           0.992    47.644    matrixReloaded/ch1conv[1]_i_124_n_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I5_O)        0.124    47.768 r  matrixReloaded/ch1conv[1]_i_70/O
                         net (fo=1, routed)           0.669    48.436    matrixReloaded/ch1conv[1]_i_70_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I5_O)        0.124    48.560 r  matrixReloaded/ch1conv[1]_i_32/O
                         net (fo=1, routed)           0.808    49.368    matrixReloaded/ch1conv[1]_i_32_n_0
    SLICE_X8Y71          LUT6 (Prop_lut6_I1_O)        0.124    49.492 r  matrixReloaded/ch1conv[1]_i_11/O
                         net (fo=1, routed)           1.038    50.530    matrixReloaded/ch1conv[1]_i_11_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I5_O)        0.124    50.654 r  matrixReloaded/ch1conv[1]_i_3/O
                         net (fo=31, routed)          1.935    52.589    matrixReloaded/ch1conv[1]_i_11_0
    SLICE_X10Y81         LUT6 (Prop_lut6_I0_O)        0.124    52.713 r  matrixReloaded/ch1conv[-8]_i_1/O
                         net (fo=16, routed)          1.099    53.812    pwmMapSlave/ch1conv_reg[-8]_5
    SLICE_X6Y78          FDRE                                         r  pwmMapSlave/ch1conv_reg[-17]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/ch1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmMapSlave/ch1conv_reg[-18]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.812ns  (logic 11.490ns (21.352%)  route 42.322ns (78.648%))
  Logic Levels:           34  (CARRY4=2 DSP48E1=2 FDRE=1 LUT2=3 LUT3=2 LUT4=6 LUT5=8 LUT6=10)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDRE                         0.000     0.000 r  matrixReloaded/ch1_reg[0]/C
    SLICE_X12Y65         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  matrixReloaded/ch1_reg[0]/Q
                         net (fo=4, routed)           0.706     1.224    matrixReloaded/sigch1[0]
    SLICE_X13Y65         LUT4 (Prop_lut4_I2_O)        0.124     1.348 f  matrixReloaded/fract0__2_i_16/O
                         net (fo=1, routed)           0.667     2.014    matrixReloaded/fract0__2_i_16_n_0
    SLICE_X13Y65         LUT5 (Prop_lut5_I4_O)        0.124     2.138 r  matrixReloaded/fract0__2_i_8/O
                         net (fo=6, routed)           1.108     3.247    matrixReloaded/fract0__2_i_8_n_0
    SLICE_X15Y62         LUT5 (Prop_lut5_I0_O)        0.152     3.399 r  matrixReloaded/fract0__1_i_59/O
                         net (fo=2, routed)           0.451     3.849    matrixReloaded/fract0__1_i_59_n_0
    SLICE_X15Y62         LUT6 (Prop_lut6_I0_O)        0.326     4.175 f  matrixReloaded/fract0__1_i_51/O
                         net (fo=25, routed)          0.605     4.780    matrixReloaded/ch1conv[-11]_i_27_n_0
    SLICE_X14Y63         LUT3 (Prop_lut3_I2_O)        0.150     4.930 r  matrixReloaded/fract0__1_i_43/O
                         net (fo=22, routed)          1.206     6.136    matrixReloaded/fract0__1_i_43_n_0
    SLICE_X13Y60         LUT4 (Prop_lut4_I2_O)        0.328     6.464 r  matrixReloaded/fract0__1_i_53/O
                         net (fo=1, routed)           0.844     7.308    matrixReloaded/fract0__1_i_53_n_0
    SLICE_X12Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.432 r  matrixReloaded/fract0__1_i_26/O
                         net (fo=4, routed)           1.495     8.927    matrixReloaded/fract0__1_i_26_n_0
    SLICE_X11Y63         LUT6 (Prop_lut6_I4_O)        0.124     9.051 r  matrixReloaded/fract0__1_i_7/O
                         net (fo=1, routed)           0.770     9.820    pwmMapSlave/fract0__1_1[10]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.851    13.671 r  pwmMapSlave/fract0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.673    pwmMapSlave/fract0__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    15.191 r  pwmMapSlave/fract0__2/P[29]
                         net (fo=31, routed)          1.762    16.953    pwmMapSlave/fract0__2_0[26]
    SLICE_X4Y67          LUT2 (Prop_lut2_I1_O)        0.124    17.077 r  pwmMapSlave/ch1conv[2]_i_29/O
                         net (fo=50, routed)          2.756    19.833    pwmMapSlave/fract0__2_41
    SLICE_X14Y68         LUT6 (Prop_lut6_I3_O)        0.124    19.957 f  pwmMapSlave/ch1conv[2]_i_8/O
                         net (fo=19, routed)          1.030    20.986    pwmMapSlave/fract0__2_42
    SLICE_X13Y68         LUT6 (Prop_lut6_I1_O)        0.124    21.110 r  pwmMapSlave/ch1conv[2]_i_58/O
                         net (fo=13, routed)          1.118    22.228    pwmMapSlave/fract0__2_39
    SLICE_X14Y65         LUT3 (Prop_lut3_I2_O)        0.124    22.352 f  pwmMapSlave/ch1conv[2]_i_37/O
                         net (fo=3, routed)           0.788    23.140    pwmMapSlave/ch1conv[2]_i_58_0
    SLICE_X10Y65         LUT2 (Prop_lut2_I0_O)        0.149    23.289 f  pwmMapSlave/ch1conv[2]_i_65/O
                         net (fo=2, routed)           0.976    24.264    matrixReloaded/ch1conv_reg[2]_i_24_1
    SLICE_X13Y66         LUT5 (Prop_lut5_I3_O)        0.355    24.619 r  matrixReloaded/ch1conv[2]_i_41/O
                         net (fo=2, routed)           0.846    25.466    matrixReloaded/ch1conv[2]_i_41_n_0
    SLICE_X11Y66         LUT5 (Prop_lut5_I0_O)        0.124    25.590 r  matrixReloaded/ch1conv[2]_i_45/O
                         net (fo=1, routed)           0.000    25.590    matrixReloaded/ch1conv[2]_i_45_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.170 f  matrixReloaded/ch1conv_reg[2]_i_24/O[2]
                         net (fo=5, routed)           1.229    27.398    matrixReloaded/ch1conv_reg[2]_i_24_n_5
    SLICE_X3Y75          LUT4 (Prop_lut4_I2_O)        0.302    27.700 f  matrixReloaded/ch1conv[1]_i_14/O
                         net (fo=1, routed)           0.665    28.366    matrixReloaded/ch1conv[1]_i_14_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I4_O)        0.124    28.490 r  matrixReloaded/ch1conv[1]_i_5/O
                         net (fo=8, routed)           0.982    29.472    matrixReloaded/ch1conv[1]_i_5_n_0
    SLICE_X3Y76          LUT5 (Prop_lut5_I0_O)        0.124    29.596 r  matrixReloaded/ch1conv[0]_i_2/O
                         net (fo=81, routed)          3.152    32.747    matrixReloaded/ch1conv[2]_i_8
    SLICE_X14Y65         LUT4 (Prop_lut4_I2_O)        0.124    32.871 r  matrixReloaded/ch1conv[-8]_i_24/O
                         net (fo=83, routed)          3.866    36.737    matrixReloaded/ch1conv[2]_i_34
    SLICE_X7Y63          LUT2 (Prop_lut2_I0_O)        0.124    36.861 f  matrixReloaded/ch1conv[1]_i_80/O
                         net (fo=37, routed)          2.013    38.874    matrixReloaded/ch1conv[1]_i_176_n_0
    SLICE_X1Y65          LUT5 (Prop_lut5_I3_O)        0.124    38.998 r  matrixReloaded/ch1conv[1]_i_207/O
                         net (fo=701, routed)         4.661    43.659    matrixReloaded/ch1conv[1]_i_207_n_0
    SLICE_X12Y72         LUT4 (Prop_lut4_I1_O)        0.124    43.783 r  matrixReloaded/ch1conv[1]_i_693/O
                         net (fo=1, routed)           0.000    43.783    matrixReloaded/ch1conv[1]_i_693_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.316 r  matrixReloaded/ch1conv_reg[1]_i_440/CO[3]
                         net (fo=1, routed)           1.250    45.566    matrixReloaded/ch1conv_reg[1]_i_440_n_0
    SLICE_X14Y74         LUT4 (Prop_lut4_I2_O)        0.124    45.690 r  matrixReloaded/ch1conv[1]_i_241/O
                         net (fo=1, routed)           0.837    46.528    matrixReloaded/ch1conv[1]_i_241_n_0
    SLICE_X14Y75         LUT5 (Prop_lut5_I4_O)        0.124    46.652 r  matrixReloaded/ch1conv[1]_i_124/O
                         net (fo=1, routed)           0.992    47.644    matrixReloaded/ch1conv[1]_i_124_n_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I5_O)        0.124    47.768 r  matrixReloaded/ch1conv[1]_i_70/O
                         net (fo=1, routed)           0.669    48.436    matrixReloaded/ch1conv[1]_i_70_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I5_O)        0.124    48.560 r  matrixReloaded/ch1conv[1]_i_32/O
                         net (fo=1, routed)           0.808    49.368    matrixReloaded/ch1conv[1]_i_32_n_0
    SLICE_X8Y71          LUT6 (Prop_lut6_I1_O)        0.124    49.492 r  matrixReloaded/ch1conv[1]_i_11/O
                         net (fo=1, routed)           1.038    50.530    matrixReloaded/ch1conv[1]_i_11_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I5_O)        0.124    50.654 r  matrixReloaded/ch1conv[1]_i_3/O
                         net (fo=31, routed)          1.935    52.589    matrixReloaded/ch1conv[1]_i_11_0
    SLICE_X10Y81         LUT6 (Prop_lut6_I0_O)        0.124    52.713 r  matrixReloaded/ch1conv[-8]_i_1/O
                         net (fo=16, routed)          1.099    53.812    pwmMapSlave/ch1conv_reg[-8]_5
    SLICE_X6Y78          FDRE                                         r  pwmMapSlave/ch1conv_reg[-18]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/ch1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmMapSlave/ch1conv_reg[-11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.770ns  (logic 11.490ns (21.369%)  route 42.280ns (78.631%))
  Logic Levels:           34  (CARRY4=2 DSP48E1=2 FDRE=1 LUT2=3 LUT3=2 LUT4=6 LUT5=8 LUT6=10)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDRE                         0.000     0.000 r  matrixReloaded/ch1_reg[0]/C
    SLICE_X12Y65         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  matrixReloaded/ch1_reg[0]/Q
                         net (fo=4, routed)           0.706     1.224    matrixReloaded/sigch1[0]
    SLICE_X13Y65         LUT4 (Prop_lut4_I2_O)        0.124     1.348 f  matrixReloaded/fract0__2_i_16/O
                         net (fo=1, routed)           0.667     2.014    matrixReloaded/fract0__2_i_16_n_0
    SLICE_X13Y65         LUT5 (Prop_lut5_I4_O)        0.124     2.138 r  matrixReloaded/fract0__2_i_8/O
                         net (fo=6, routed)           1.108     3.247    matrixReloaded/fract0__2_i_8_n_0
    SLICE_X15Y62         LUT5 (Prop_lut5_I0_O)        0.152     3.399 r  matrixReloaded/fract0__1_i_59/O
                         net (fo=2, routed)           0.451     3.849    matrixReloaded/fract0__1_i_59_n_0
    SLICE_X15Y62         LUT6 (Prop_lut6_I0_O)        0.326     4.175 f  matrixReloaded/fract0__1_i_51/O
                         net (fo=25, routed)          0.605     4.780    matrixReloaded/ch1conv[-11]_i_27_n_0
    SLICE_X14Y63         LUT3 (Prop_lut3_I2_O)        0.150     4.930 r  matrixReloaded/fract0__1_i_43/O
                         net (fo=22, routed)          1.206     6.136    matrixReloaded/fract0__1_i_43_n_0
    SLICE_X13Y60         LUT4 (Prop_lut4_I2_O)        0.328     6.464 r  matrixReloaded/fract0__1_i_53/O
                         net (fo=1, routed)           0.844     7.308    matrixReloaded/fract0__1_i_53_n_0
    SLICE_X12Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.432 r  matrixReloaded/fract0__1_i_26/O
                         net (fo=4, routed)           1.495     8.927    matrixReloaded/fract0__1_i_26_n_0
    SLICE_X11Y63         LUT6 (Prop_lut6_I4_O)        0.124     9.051 r  matrixReloaded/fract0__1_i_7/O
                         net (fo=1, routed)           0.770     9.820    pwmMapSlave/fract0__1_1[10]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.851    13.671 r  pwmMapSlave/fract0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.673    pwmMapSlave/fract0__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    15.191 r  pwmMapSlave/fract0__2/P[29]
                         net (fo=31, routed)          1.762    16.953    pwmMapSlave/fract0__2_0[26]
    SLICE_X4Y67          LUT2 (Prop_lut2_I1_O)        0.124    17.077 r  pwmMapSlave/ch1conv[2]_i_29/O
                         net (fo=50, routed)          2.756    19.833    pwmMapSlave/fract0__2_41
    SLICE_X14Y68         LUT6 (Prop_lut6_I3_O)        0.124    19.957 f  pwmMapSlave/ch1conv[2]_i_8/O
                         net (fo=19, routed)          1.030    20.986    pwmMapSlave/fract0__2_42
    SLICE_X13Y68         LUT6 (Prop_lut6_I1_O)        0.124    21.110 r  pwmMapSlave/ch1conv[2]_i_58/O
                         net (fo=13, routed)          1.118    22.228    pwmMapSlave/fract0__2_39
    SLICE_X14Y65         LUT3 (Prop_lut3_I2_O)        0.124    22.352 f  pwmMapSlave/ch1conv[2]_i_37/O
                         net (fo=3, routed)           0.788    23.140    pwmMapSlave/ch1conv[2]_i_58_0
    SLICE_X10Y65         LUT2 (Prop_lut2_I0_O)        0.149    23.289 f  pwmMapSlave/ch1conv[2]_i_65/O
                         net (fo=2, routed)           0.976    24.264    matrixReloaded/ch1conv_reg[2]_i_24_1
    SLICE_X13Y66         LUT5 (Prop_lut5_I3_O)        0.355    24.619 r  matrixReloaded/ch1conv[2]_i_41/O
                         net (fo=2, routed)           0.846    25.466    matrixReloaded/ch1conv[2]_i_41_n_0
    SLICE_X11Y66         LUT5 (Prop_lut5_I0_O)        0.124    25.590 r  matrixReloaded/ch1conv[2]_i_45/O
                         net (fo=1, routed)           0.000    25.590    matrixReloaded/ch1conv[2]_i_45_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.170 f  matrixReloaded/ch1conv_reg[2]_i_24/O[2]
                         net (fo=5, routed)           1.229    27.398    matrixReloaded/ch1conv_reg[2]_i_24_n_5
    SLICE_X3Y75          LUT4 (Prop_lut4_I2_O)        0.302    27.700 f  matrixReloaded/ch1conv[1]_i_14/O
                         net (fo=1, routed)           0.665    28.366    matrixReloaded/ch1conv[1]_i_14_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I4_O)        0.124    28.490 r  matrixReloaded/ch1conv[1]_i_5/O
                         net (fo=8, routed)           0.982    29.472    matrixReloaded/ch1conv[1]_i_5_n_0
    SLICE_X3Y76          LUT5 (Prop_lut5_I0_O)        0.124    29.596 r  matrixReloaded/ch1conv[0]_i_2/O
                         net (fo=81, routed)          3.152    32.747    matrixReloaded/ch1conv[2]_i_8
    SLICE_X14Y65         LUT4 (Prop_lut4_I2_O)        0.124    32.871 r  matrixReloaded/ch1conv[-8]_i_24/O
                         net (fo=83, routed)          3.866    36.737    matrixReloaded/ch1conv[2]_i_34
    SLICE_X7Y63          LUT2 (Prop_lut2_I0_O)        0.124    36.861 f  matrixReloaded/ch1conv[1]_i_80/O
                         net (fo=37, routed)          2.013    38.874    matrixReloaded/ch1conv[1]_i_176_n_0
    SLICE_X1Y65          LUT5 (Prop_lut5_I3_O)        0.124    38.998 r  matrixReloaded/ch1conv[1]_i_207/O
                         net (fo=701, routed)         4.661    43.659    matrixReloaded/ch1conv[1]_i_207_n_0
    SLICE_X12Y72         LUT4 (Prop_lut4_I1_O)        0.124    43.783 r  matrixReloaded/ch1conv[1]_i_693/O
                         net (fo=1, routed)           0.000    43.783    matrixReloaded/ch1conv[1]_i_693_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.316 r  matrixReloaded/ch1conv_reg[1]_i_440/CO[3]
                         net (fo=1, routed)           1.250    45.566    matrixReloaded/ch1conv_reg[1]_i_440_n_0
    SLICE_X14Y74         LUT4 (Prop_lut4_I2_O)        0.124    45.690 r  matrixReloaded/ch1conv[1]_i_241/O
                         net (fo=1, routed)           0.837    46.528    matrixReloaded/ch1conv[1]_i_241_n_0
    SLICE_X14Y75         LUT5 (Prop_lut5_I4_O)        0.124    46.652 r  matrixReloaded/ch1conv[1]_i_124/O
                         net (fo=1, routed)           0.992    47.644    matrixReloaded/ch1conv[1]_i_124_n_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I5_O)        0.124    47.768 r  matrixReloaded/ch1conv[1]_i_70/O
                         net (fo=1, routed)           0.669    48.436    matrixReloaded/ch1conv[1]_i_70_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I5_O)        0.124    48.560 r  matrixReloaded/ch1conv[1]_i_32/O
                         net (fo=1, routed)           0.808    49.368    matrixReloaded/ch1conv[1]_i_32_n_0
    SLICE_X8Y71          LUT6 (Prop_lut6_I1_O)        0.124    49.492 r  matrixReloaded/ch1conv[1]_i_11/O
                         net (fo=1, routed)           1.038    50.530    matrixReloaded/ch1conv[1]_i_11_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I5_O)        0.124    50.654 r  matrixReloaded/ch1conv[1]_i_3/O
                         net (fo=31, routed)          1.935    52.589    matrixReloaded/ch1conv[1]_i_11_0
    SLICE_X10Y81         LUT6 (Prop_lut6_I0_O)        0.124    52.713 r  matrixReloaded/ch1conv[-8]_i_1/O
                         net (fo=16, routed)          1.057    53.770    pwmMapSlave/ch1conv_reg[-8]_5
    SLICE_X7Y79          FDRE                                         r  pwmMapSlave/ch1conv_reg[-11]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/ch1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmMapSlave/ch1conv_reg[-12]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.770ns  (logic 11.490ns (21.369%)  route 42.280ns (78.631%))
  Logic Levels:           34  (CARRY4=2 DSP48E1=2 FDRE=1 LUT2=3 LUT3=2 LUT4=6 LUT5=8 LUT6=10)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDRE                         0.000     0.000 r  matrixReloaded/ch1_reg[0]/C
    SLICE_X12Y65         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  matrixReloaded/ch1_reg[0]/Q
                         net (fo=4, routed)           0.706     1.224    matrixReloaded/sigch1[0]
    SLICE_X13Y65         LUT4 (Prop_lut4_I2_O)        0.124     1.348 f  matrixReloaded/fract0__2_i_16/O
                         net (fo=1, routed)           0.667     2.014    matrixReloaded/fract0__2_i_16_n_0
    SLICE_X13Y65         LUT5 (Prop_lut5_I4_O)        0.124     2.138 r  matrixReloaded/fract0__2_i_8/O
                         net (fo=6, routed)           1.108     3.247    matrixReloaded/fract0__2_i_8_n_0
    SLICE_X15Y62         LUT5 (Prop_lut5_I0_O)        0.152     3.399 r  matrixReloaded/fract0__1_i_59/O
                         net (fo=2, routed)           0.451     3.849    matrixReloaded/fract0__1_i_59_n_0
    SLICE_X15Y62         LUT6 (Prop_lut6_I0_O)        0.326     4.175 f  matrixReloaded/fract0__1_i_51/O
                         net (fo=25, routed)          0.605     4.780    matrixReloaded/ch1conv[-11]_i_27_n_0
    SLICE_X14Y63         LUT3 (Prop_lut3_I2_O)        0.150     4.930 r  matrixReloaded/fract0__1_i_43/O
                         net (fo=22, routed)          1.206     6.136    matrixReloaded/fract0__1_i_43_n_0
    SLICE_X13Y60         LUT4 (Prop_lut4_I2_O)        0.328     6.464 r  matrixReloaded/fract0__1_i_53/O
                         net (fo=1, routed)           0.844     7.308    matrixReloaded/fract0__1_i_53_n_0
    SLICE_X12Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.432 r  matrixReloaded/fract0__1_i_26/O
                         net (fo=4, routed)           1.495     8.927    matrixReloaded/fract0__1_i_26_n_0
    SLICE_X11Y63         LUT6 (Prop_lut6_I4_O)        0.124     9.051 r  matrixReloaded/fract0__1_i_7/O
                         net (fo=1, routed)           0.770     9.820    pwmMapSlave/fract0__1_1[10]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.851    13.671 r  pwmMapSlave/fract0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.673    pwmMapSlave/fract0__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    15.191 r  pwmMapSlave/fract0__2/P[29]
                         net (fo=31, routed)          1.762    16.953    pwmMapSlave/fract0__2_0[26]
    SLICE_X4Y67          LUT2 (Prop_lut2_I1_O)        0.124    17.077 r  pwmMapSlave/ch1conv[2]_i_29/O
                         net (fo=50, routed)          2.756    19.833    pwmMapSlave/fract0__2_41
    SLICE_X14Y68         LUT6 (Prop_lut6_I3_O)        0.124    19.957 f  pwmMapSlave/ch1conv[2]_i_8/O
                         net (fo=19, routed)          1.030    20.986    pwmMapSlave/fract0__2_42
    SLICE_X13Y68         LUT6 (Prop_lut6_I1_O)        0.124    21.110 r  pwmMapSlave/ch1conv[2]_i_58/O
                         net (fo=13, routed)          1.118    22.228    pwmMapSlave/fract0__2_39
    SLICE_X14Y65         LUT3 (Prop_lut3_I2_O)        0.124    22.352 f  pwmMapSlave/ch1conv[2]_i_37/O
                         net (fo=3, routed)           0.788    23.140    pwmMapSlave/ch1conv[2]_i_58_0
    SLICE_X10Y65         LUT2 (Prop_lut2_I0_O)        0.149    23.289 f  pwmMapSlave/ch1conv[2]_i_65/O
                         net (fo=2, routed)           0.976    24.264    matrixReloaded/ch1conv_reg[2]_i_24_1
    SLICE_X13Y66         LUT5 (Prop_lut5_I3_O)        0.355    24.619 r  matrixReloaded/ch1conv[2]_i_41/O
                         net (fo=2, routed)           0.846    25.466    matrixReloaded/ch1conv[2]_i_41_n_0
    SLICE_X11Y66         LUT5 (Prop_lut5_I0_O)        0.124    25.590 r  matrixReloaded/ch1conv[2]_i_45/O
                         net (fo=1, routed)           0.000    25.590    matrixReloaded/ch1conv[2]_i_45_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.170 f  matrixReloaded/ch1conv_reg[2]_i_24/O[2]
                         net (fo=5, routed)           1.229    27.398    matrixReloaded/ch1conv_reg[2]_i_24_n_5
    SLICE_X3Y75          LUT4 (Prop_lut4_I2_O)        0.302    27.700 f  matrixReloaded/ch1conv[1]_i_14/O
                         net (fo=1, routed)           0.665    28.366    matrixReloaded/ch1conv[1]_i_14_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I4_O)        0.124    28.490 r  matrixReloaded/ch1conv[1]_i_5/O
                         net (fo=8, routed)           0.982    29.472    matrixReloaded/ch1conv[1]_i_5_n_0
    SLICE_X3Y76          LUT5 (Prop_lut5_I0_O)        0.124    29.596 r  matrixReloaded/ch1conv[0]_i_2/O
                         net (fo=81, routed)          3.152    32.747    matrixReloaded/ch1conv[2]_i_8
    SLICE_X14Y65         LUT4 (Prop_lut4_I2_O)        0.124    32.871 r  matrixReloaded/ch1conv[-8]_i_24/O
                         net (fo=83, routed)          3.866    36.737    matrixReloaded/ch1conv[2]_i_34
    SLICE_X7Y63          LUT2 (Prop_lut2_I0_O)        0.124    36.861 f  matrixReloaded/ch1conv[1]_i_80/O
                         net (fo=37, routed)          2.013    38.874    matrixReloaded/ch1conv[1]_i_176_n_0
    SLICE_X1Y65          LUT5 (Prop_lut5_I3_O)        0.124    38.998 r  matrixReloaded/ch1conv[1]_i_207/O
                         net (fo=701, routed)         4.661    43.659    matrixReloaded/ch1conv[1]_i_207_n_0
    SLICE_X12Y72         LUT4 (Prop_lut4_I1_O)        0.124    43.783 r  matrixReloaded/ch1conv[1]_i_693/O
                         net (fo=1, routed)           0.000    43.783    matrixReloaded/ch1conv[1]_i_693_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.316 r  matrixReloaded/ch1conv_reg[1]_i_440/CO[3]
                         net (fo=1, routed)           1.250    45.566    matrixReloaded/ch1conv_reg[1]_i_440_n_0
    SLICE_X14Y74         LUT4 (Prop_lut4_I2_O)        0.124    45.690 r  matrixReloaded/ch1conv[1]_i_241/O
                         net (fo=1, routed)           0.837    46.528    matrixReloaded/ch1conv[1]_i_241_n_0
    SLICE_X14Y75         LUT5 (Prop_lut5_I4_O)        0.124    46.652 r  matrixReloaded/ch1conv[1]_i_124/O
                         net (fo=1, routed)           0.992    47.644    matrixReloaded/ch1conv[1]_i_124_n_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I5_O)        0.124    47.768 r  matrixReloaded/ch1conv[1]_i_70/O
                         net (fo=1, routed)           0.669    48.436    matrixReloaded/ch1conv[1]_i_70_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I5_O)        0.124    48.560 r  matrixReloaded/ch1conv[1]_i_32/O
                         net (fo=1, routed)           0.808    49.368    matrixReloaded/ch1conv[1]_i_32_n_0
    SLICE_X8Y71          LUT6 (Prop_lut6_I1_O)        0.124    49.492 r  matrixReloaded/ch1conv[1]_i_11/O
                         net (fo=1, routed)           1.038    50.530    matrixReloaded/ch1conv[1]_i_11_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I5_O)        0.124    50.654 r  matrixReloaded/ch1conv[1]_i_3/O
                         net (fo=31, routed)          1.935    52.589    matrixReloaded/ch1conv[1]_i_11_0
    SLICE_X10Y81         LUT6 (Prop_lut6_I0_O)        0.124    52.713 r  matrixReloaded/ch1conv[-8]_i_1/O
                         net (fo=16, routed)          1.057    53.770    pwmMapSlave/ch1conv_reg[-8]_5
    SLICE_X6Y79          FDRE                                         r  pwmMapSlave/ch1conv_reg[-12]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 matrixReloaded/c0_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixReloaded/data1_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.186ns (72.817%)  route 0.069ns (27.183%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE                         0.000     0.000 r  matrixReloaded/c0_reg[8]/C
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  matrixReloaded/c0_reg[8]/Q
                         net (fo=2, routed)           0.069     0.210    matrixReloaded/c0_reg_n_0_[8]
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.045     0.255 r  matrixReloaded/data1[8]_i_1/O
                         net (fo=1, routed)           0.000     0.255    matrixReloaded/data1[8]_i_1_n_0
    SLICE_X40Y53         FDRE                                         r  matrixReloaded/data1_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/tempRes_reg[-22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixReloaded/data0_reg[-22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.186ns (66.095%)  route 0.095ns (33.905%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE                         0.000     0.000 r  matrixReloaded/tempRes_reg[-22]/C
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  matrixReloaded/tempRes_reg[-22]/Q
                         net (fo=1, routed)           0.095     0.236    matrixReloaded/tempRes_reg[-_n_0_22]
    SLICE_X39Y54         LUT6 (Prop_lut6_I4_O)        0.045     0.281 r  matrixReloaded/data0[-22]_i_1/O
                         net (fo=1, routed)           0.000     0.281    matrixReloaded/data0[-22]_i_1_n_0
    SLICE_X39Y54         FDRE                                         r  matrixReloaded/data0_reg[-22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/tempRes_reg[-21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixReloaded/data0_reg[-21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.684%)  route 0.097ns (34.316%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE                         0.000     0.000 r  matrixReloaded/tempRes_reg[-21]/C
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  matrixReloaded/tempRes_reg[-21]/Q
                         net (fo=1, routed)           0.097     0.238    matrixReloaded/tempRes_reg[-_n_0_21]
    SLICE_X39Y55         LUT6 (Prop_lut6_I4_O)        0.045     0.283 r  matrixReloaded/data0[-21]_i_1/O
                         net (fo=1, routed)           0.000     0.283    matrixReloaded/data0[-21]_i_1_n_0
    SLICE_X39Y55         FDRE                                         r  matrixReloaded/data0_reg[-21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/tempRes_reg[-13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixReloaded/data0_reg[-13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.105%)  route 0.109ns (36.895%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE                         0.000     0.000 r  matrixReloaded/tempRes_reg[-13]/C
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  matrixReloaded/tempRes_reg[-13]/Q
                         net (fo=1, routed)           0.109     0.250    matrixReloaded/tempRes_reg[-_n_0_13]
    SLICE_X37Y51         LUT6 (Prop_lut6_I4_O)        0.045     0.295 r  matrixReloaded/data0[-13]_i_1/O
                         net (fo=1, routed)           0.000     0.295    matrixReloaded/data0[-13]_i_1_n_0
    SLICE_X37Y51         FDRE                                         r  matrixReloaded/data0_reg[-13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/c0_reg[-18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixReloaded/data0_reg[-18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.037%)  route 0.109ns (36.963%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE                         0.000     0.000 r  matrixReloaded/c0_reg[-18]/C
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  matrixReloaded/c0_reg[-18]/Q
                         net (fo=2, routed)           0.109     0.250    matrixReloaded/c0_reg[-_n_0_18]
    SLICE_X40Y53         LUT6 (Prop_lut6_I1_O)        0.045     0.295 r  matrixReloaded/data0[-18]_i_1/O
                         net (fo=1, routed)           0.000     0.295    matrixReloaded/data0[-18]_i_1_n_0
    SLICE_X40Y53         FDRE                                         r  matrixReloaded/data0_reg[-18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/c0_reg[-23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixReloaded/data1_reg[-23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE                         0.000     0.000 r  matrixReloaded/c0_reg[-23]/C
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  matrixReloaded/c0_reg[-23]/Q
                         net (fo=2, routed)           0.110     0.251    matrixReloaded/c0_reg[-_n_0_23]
    SLICE_X40Y51         LUT6 (Prop_lut6_I4_O)        0.045     0.296 r  matrixReloaded/data1[-23]_i_1/O
                         net (fo=1, routed)           0.000     0.296    matrixReloaded/data1[-23]_i_1_n_0
    SLICE_X40Y51         FDRE                                         r  matrixReloaded/data1_reg[-23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/c3_reg[-1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixReloaded/data0_reg[-1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.209ns (68.908%)  route 0.094ns (31.092%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE                         0.000     0.000 r  matrixReloaded/c3_reg[-1]/C
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  matrixReloaded/c3_reg[-1]/Q
                         net (fo=2, routed)           0.094     0.258    matrixReloaded/c3_reg[-_n_0_1]
    SLICE_X31Y56         LUT6 (Prop_lut6_I3_O)        0.045     0.303 r  matrixReloaded/data0[-1]_i_1/O
                         net (fo=1, routed)           0.000     0.303    matrixReloaded/data0[-1]_i_1_n_0
    SLICE_X31Y56         FDSE                                         r  matrixReloaded/data0_reg[-1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/c0_reg[-11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixReloaded/data1_reg[-11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.209ns (68.696%)  route 0.095ns (31.304%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE                         0.000     0.000 r  matrixReloaded/c0_reg[-11]/C
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  matrixReloaded/c0_reg[-11]/Q
                         net (fo=2, routed)           0.095     0.259    matrixReloaded/c0_reg[-_n_0_11]
    SLICE_X35Y54         LUT6 (Prop_lut6_I4_O)        0.045     0.304 r  matrixReloaded/data1[-11]_i_1/O
                         net (fo=1, routed)           0.000     0.304    matrixReloaded/data1[-11]_i_1_n_0
    SLICE_X35Y54         FDRE                                         r  matrixReloaded/data1_reg[-11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/c0_reg[-4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixReloaded/data1_reg[-4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.215ns (69.526%)  route 0.094ns (30.474%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE                         0.000     0.000 r  matrixReloaded/c0_reg[-4]/C
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  matrixReloaded/c0_reg[-4]/Q
                         net (fo=2, routed)           0.094     0.258    matrixReloaded/c0_reg[-_n_0_4]
    SLICE_X35Y54         LUT3 (Prop_lut3_I0_O)        0.051     0.309 r  matrixReloaded/data1[-4]_i_1/O
                         net (fo=1, routed)           0.000     0.309    matrixReloaded/data1[-4]_i_1_n_0
    SLICE_X35Y54         FDRE                                         r  matrixReloaded/data1_reg[-4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/c0_reg[-20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixReloaded/data1_reg[-20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.186ns (59.780%)  route 0.125ns (40.220%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE                         0.000     0.000 r  matrixReloaded/c0_reg[-20]/C
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  matrixReloaded/c0_reg[-20]/Q
                         net (fo=2, routed)           0.125     0.266    matrixReloaded/c0_reg[-_n_0_20]
    SLICE_X39Y54         LUT6 (Prop_lut6_I4_O)        0.045     0.311 r  matrixReloaded/data1[-20]_i_1/O
                         net (fo=1, routed)           0.000     0.311    matrixReloaded/data1[-20]_i_1_n_0
    SLICE_X39Y54         FDRE                                         r  matrixReloaded/data1_reg[-20]/D
  -------------------------------------------------------------------    -------------------





