{"cited_in": ["https://www.researchgate.net/publication/271437174_General-purpose_code_acceleration_with_limited-precision_analog_computation", "https://www.researchgate.net/publication/224770487_Comparison_between_Frame-Constrained_Fix-Pixel-Value_and_Frame-Free_Spiking-Dynamic-Pixel_ConvNets_for_Visual_Processing", "https://www.researchgate.net/publication/221376179_Convolutional_Networks_and_Applications_in_Vision", "https://www.researchgate.net/publication/216792707_CNP_An_FPGA-based_processor_for_Convolutional_Networks", "https://www.researchgate.net/publication/224751620_An_MDAC_synapse_for_analog_neural_networks", "https://www.researchgate.net/publication/29449558_A_VLSI_Convolutional_Neural_Network_for_Image_Recognition_Using_MergedMixed_Analog-Digital_Architecture", "https://www.researchgate.net/publication/2977710_An_analog_VLSI_implementation_of_a_feature_extractor_for_real_time_optical_character_recognition", "https://www.researchgate.net/publication/267229234_Towards_Neural_Acceleration_for_General-_Purpose_Approximate_Computing", "https://www.researchgate.net/publication/255637759_Learning_in_neural_networks_VLSI_implementation_strategies", "https://www.researchgate.net/publication/237125261_RUPRECHT-KARLS-UNIVERSITAT_HEIDELBERG", "https://www.researchgate.net/publication/237118695_RUPRECHT-KARLS-UNIVERSITAT_HEIDELBERG", "https://www.researchgate.net/publication/27600684_8_-_Simulation_de_la_machine_de_Boltzmann_en_temps_reel", "https://www.researchgate.net/publication/3507044_A_neural_network_approach_to_handprint_character_recognition", "https://www.researchgate.net/publication/242917600_A_Refreshable_Analog_VLSI_Neural_Network_Chip_with_400_Neurons_and_40K_Synapses", "https://www.researchgate.net/publication/241133257_Analog_Electronic_Neural_Networks", "https://www.researchgate.net/publication/2976232_An_analog_neural_computer_with_modular_architecture_for_real-time_dynamic_computations", "https://www.researchgate.net/publication/3214628_Hardware_Requirements_for_Neural_Network_Pattern_Classifiers_a_Case_Study_and_Implementation", "https://www.researchgate.net/publication/3533742_An_analog_neural_network_processor_for_self-organizing_mapping", "https://www.researchgate.net/publication/253910854_Tutorial_on_neural_network_applications_in_high_energy_physics_A_1992_perspective", "https://www.researchgate.net/publication/2976331_Current-mode_subthreshold_MOS_implementation_of_Herault-Jutten_autoadaptive_network", "https://www.researchgate.net/publication/3301623_Application_of_the_ANNA_Neural_Network_Chip_to_High-Speed_Character_Recognition", "https://www.researchgate.net/publication/3533052_Digital_VLSI_multiprocessor_design_for_neurocomputers", "https://www.researchgate.net/publication/2976474_A_High-Speed_Digital_Neural_Network_Chip_with_Low-Power_Chain-Reaction_Architecture", "https://www.researchgate.net/publication/5583830_VLSI_neuroprocessors_for_video_motion_detection", "https://www.researchgate.net/publication/5583900_A_Programmable_Analog_VLSI_Neural_Network_Processor_for_Communication_Receivers", "https://www.researchgate.net/publication/5583896_A_CMOS_analog_adaptive_BAM_with_on-chip_learning_and_weight_refreshing", "https://www.researchgate.net/publication/220549971_Hardware_implementation_of_neural_networks_in_Japan", "https://www.researchgate.net/publication/2964099_Implementation_of_Multiplicative_Lateral_Inhibition_in_a_GaAs_Sensory_Neural-Network_Photodetector_Array", "https://www.researchgate.net/publication/2976468_Design_and_characterization_of_analog_VLSI_neural_network_modules", "https://www.researchgate.net/publication/225266180_Recent_VLSI_neural_networks_in_Japan", "https://www.researchgate.net/publication/226779082_Recent_developments_of_electronic_neural_nets_in_North_America", "https://www.researchgate.net/publication/220540789_A_mixed-signal_VLSI_competitive_neuroprocessor_for_video_motion_detection", "https://www.researchgate.net/publication/224671425_Pipelined_analog_multi-layer_feedforward_neural_networks", "https://www.researchgate.net/publication/3301753_Paralleled_Hardware_Annealing_for_Optimal_Solutions_on_Electronic_Neural_Networks", "https://www.researchgate.net/publication/224273509_A_mixed-mode_architecture_for_implementation_of_analog_neural_networks_with_digital_programmability", "https://www.researchgate.net/publication/3595455_HAVENN_horizontally_and_vertically_expandable_neural_networks", "https://www.researchgate.net/publication/3597457_Digitally-programmable_analog_cells_for_artificial_neural_networks", "https://www.researchgate.net/publication/3648746_A_slice_of_a_brain_a_hybrid_neural_chip_set", "https://www.researchgate.net/publication/220541469_Learning_capacitive_weights_in_analog_CMOS_neural_networks", "https://www.researchgate.net/publication/220541374_Testing_of_programmable_analog_neural_network_chips", "https://www.researchgate.net/publication/3223746_Mixed_AnalogDigital_Hardware_Synthesis_of_Artificial_Neural_Networks", "https://www.researchgate.net/publication/3690245_A_system_for_high-speed_pattern_recognition_and_image_analysis", "https://www.researchgate.net/publication/221986125_Analog_VLSI_neuromorphic_image_acquisition_and_pre-processing_systems_Neural_Net_87-81323-1347", "https://www.researchgate.net/publication/3647537_A_scalable_analog_architecture_for_neural_networks_with_on-chiplearning_and_refreshing", "https://www.researchgate.net/publication/2977044_A_Neuron-MOS_Neural_Network_Using_Self-Learning-Compatible_Synapse_Circuits", "https://www.researchgate.net/publication/220464970_A_neuromorphic_architecture_for_cortical_multilayer_integration_of_early_visual_tasks", "https://www.researchgate.net/publication/3622888_Cascade_error_projection_an_efficient_hardware_learning_algorithm", "https://www.researchgate.net/publication/226036402_Programmable-weight_building_blocks_for_analog_VLSI_neural_network_processors", "https://www.researchgate.net/publication/5595795_Digitally_programmable_analog_building_blocks_for_the_implementation_of_artificial_neural_networks", "https://www.researchgate.net/publication/3302092_CMOS_current-mode_neural_associative_memory_design_with_on-chip_learning", "https://www.researchgate.net/publication/5595764_A_board_system_for_high-speed_image_analysis_and_neural_networks", "https://www.researchgate.net/publication/3626589_Low_power_low_voltage_conductance-mode_CMOS_analog_neuron", "https://www.researchgate.net/publication/3651984_Cascade_error_projection_a_new_learning_algorithm", "https://www.researchgate.net/publication/221582757_Evaluation_of_the_CNAPS_Neuro-Computer_for_the_Simulation_of_MLPs_with_Receptive_Fields", "https://www.researchgate.net/publication/5595841_Toward_a_general-purpose_analog_VLSI_neural_network_with_on-chip_learning", "https://www.researchgate.net/publication/224266113_On-chip_learning_for_a_scalable_hybrid_neural_architecture", "https://www.researchgate.net/publication/3739399_Non-refreshing_analog_neural_storage_tailored_for_on-chip_learning", "https://www.researchgate.net/publication/2738146_Recognition_Technology_Frontiers", "https://www.researchgate.net/publication/2985446_Gradient-based_learning_applied_to_document_recognition_Proc_IEEE", "https://www.researchgate.net/publication/221581663_Gradient_Descent_Learning_Algorithm_for_Hierarchical_Neural_Networks_A_Case_Study_in_Industrial_Quality", "https://www.researchgate.net/publication/226766436_Mixed-Mode_Programmable_and_Scalable_Architecture_for_On-Chip_Learning", "https://www.researchgate.net/publication/3839063_Cascade_error_projection_with_low_bit_weight_quantization_for_high_order_correlation_data", "https://www.researchgate.net/publication/3079846_Efficient_digital-to-analog_encoding", "https://www.researchgate.net/publication/12518159_Neural_networks_in_analog_hardware--design_and_implementation_issues", "https://www.researchgate.net/publication/232653655_Evaluation_of_Gradient_Descent_Learning_Algorithms_with_an_Adaptive_Local_Rate_Technique_for_Hierarchical_Feed_Forward_Architectures", "https://www.researchgate.net/publication/5606750_Fast_triggering_in_high-energy_physics_experiments_using_hardware_neural_networks", "https://www.researchgate.net/publication/221018627_A_Convolutional_Neural_Network_VLSI_Architecture_Using_Thresholding_and_Weight_Decomposition", "https://www.researchgate.net/publication/263076294_A_Mixed-Mode_Analog_Neural_Network_Using_Current-Steering_Synapses_Special_Issue_on_Current_Mode_Circuit_Techniques", "https://www.researchgate.net/publication/221163324_A_Convolutional_Neural_Network_VLSI_Architecture_Using_Sorting_Model_for_Reducing_Multiply-and-Accumulation_Operations", "https://www.researchgate.net/publication/33428756_A_Method_for_Image_Classification_Using_Low-Precision_Analog_Computing_Arrays", "https://www.researchgate.net/publication/3303732_Design_and_Implementation_of_Multipattern_Generators_in_Analog_VLSI", "https://www.researchgate.net/publication/225111983_Cascade_error_projection_A_learning_algorithm_for_hardware_implementation", "https://www.researchgate.net/publication/216792701_An_FPGA-Based_Stream_Processor_for_Embedded_Real-Time_Vision_with_Convolutional_Networks", "https://www.researchgate.net/publication/220756376_ID_numbers_recognition_by_local_similarity_voting", "https://www.researchgate.net/publication/220215818_An_associative_memory-based_learning_model_with_an_efficient_hardware_implementation_in_FPGA", "https://www.researchgate.net/publication/220365896_An_Event-Driven_Multi-Kernel_Convolution_Processor_Module_for_Event-Driven_Vision_Sensors", "https://www.researchgate.net/publication/260331915_Neural_Acceleration_for_General-Purpose_Approximate_Programs", "https://www.researchgate.net/publication/255705753_Multimodal_integration_of_micro-Doppler_sonar_and_auditory_signals_for_behavior_classification_with_convolutional_networks", "https://www.researchgate.net/publication/260508155_A_57_mW_125_mu_JEpoch_Embedded_Mixed-Mode_Neuro-Fuzzy_Processor_for_Mobile_Real-Time_Object_Recognition", "https://www.researchgate.net/publication/262368547_A_Fully_Pipelined_FPGA_Architecture_of_a_Factored_Restricted_Boltzmann_Machine_Artificial_Neural_Network", "https://www.researchgate.net/publication/267453089_On_Design_of_Memristive_Amplifier_Circuits", "https://www.researchgate.net/publication/265182954_Memristive_Operational_Amplifier_Circuit", "https://www.researchgate.net/publication/277411157_Deep_learning", "https://www.researchgate.net/publication/281178795_A_Convolutional_Neural_Network_VLSI_Architecture_Using_Thresholding_and_Weight_Decomposition", "https://www.researchgate.net/publication/281178886_A_Convolutional_Neural_Network_VLSI_Architecture_Using_Sorting_Model_for_Reducing_Multiply-and-Accumulation_Operations"], "datas": {"publication_uid": "216792851", "title": "An analog neural network processor with programmable topology", "authors": {"2": "E. Sackinger", "6": "North C Technologies", "1": "Bernhard E. Boser", "4": "Yann Lecun", "3": "Jane Bromley", "5": "Larry Jackel"}, "abstract": "Not Available"}, "references": ["https://www.researchgate.net/publication/3361669_Programmable_current-mode_neural_network_for_implementation_in_analogue_MOS_VLSI", "https://www.researchgate.net/publication/3519696_VLSI_implementations_of_electronic_neural_networks_An_example_in_character_recognition", "https://www.researchgate.net/publication/3527608_An_analog_neural_network_processor_and_its_application_to_high-speed_character_recognition", "https://www.researchgate.net/publication/2439558_Handwritten_Digit_Recognition_with_a_Back-Propagation_Network", "https://www.researchgate.net/publication/221619899_Relaxation_Networks_for_Large_Supervised_Learning_Problems", "https://www.researchgate.net/publication/3214511_The_DSP32C_ATTs_second_generation_floating_point_digitalsignal_processor", "https://www.researchgate.net/publication/2975687_A_self-calibration_technique_for_monolithic_high-resolution_DA_converters_IEEE_J_Solid-State_Circ", "https://www.researchgate.net/publication/5569028_Sensitivity_of_feedforward_neural_networks_to_weight_errors", "https://www.researchgate.net/publication/222029751_Miyake_S_Neocognitron_A_New_Algorithm_for_Pattern_Recognition_Tolerant_of_Deformations_and_Shifts_in_Position_Pattern_Recognition_15_455-469", "https://www.researchgate.net/publication/3490740_A_reconfigurable_CMOS_neural_network", "https://www.researchgate.net/publication/3175480_Phoneme_recognition_using_time-delay_neural_networks_Speech_and_signal_processing", "https://www.researchgate.net/publication/216792871_A_time_delay_neural_network_character_recognizer_for_a_touch_terminal"]}