Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/shebalin/lom/fpga/dev/system/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_soft_temac_wrapper_xst.prj"
Verilog Include Directory          : {"/home/shebalin/lom/fpga/dev/system/pcores/" "/home/shebalin/lom/IPRepository/MyProcessorIPLib/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc6slx150tfgg900-3
Output File Name                   : "../implementation/system_soft_temac_wrapper.ngc"

---- Source Options
Top Module Name                    : system_soft_temac_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" into library plbv46_slave_single_v1_01_a
Parsing entity <plb_address_decoder>.
Parsing architecture <IMP> of entity <plb_address_decoder>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" into library plbv46_slave_single_v1_01_a
Parsing entity <plb_slave_attachment>.
Parsing architecture <implementation> of entity <plb_slave_attachment>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd" into library plbv46_slave_single_v1_01_a
Parsing entity <plbv46_slave_single>.
Parsing architecture <implementation> of entity <plbv46_slave_single>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lib_common_v1_00_a/hdl/vhdl/addr_iet_inc_ip_bus.vhd" into library lib_common_v1_00_a
Parsing entity <addr_iet_inc_ip_bus>.
Parsing architecture <implementation> of entity <addr_iet_inc_ip_bus>.
Parsing VHDL file "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/dcr2ghi.vhd" into library soft_temac_wrap_v2_03_a
Parsing entity <dcr2ghi>.
Parsing architecture <imp> of entity <dcr2ghi>.
Parsing VHDL file "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_reset_sync.vhd" into library soft_temac_wrap_v2_03_a
Parsing entity <soft_reset_sync>.
Parsing architecture <rtl> of entity <soft_reset_sync>.
Parsing VHDL file "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_sync_block.vhd" into library soft_temac_wrap_v2_03_a
Parsing entity <soft_sync_block>.
Parsing architecture <rtl> of entity <soft_sync_block>.
Parsing VHDL file "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_dcm_reset.vhd" into library soft_temac_wrap_v2_03_a
Parsing entity <soft_dcm_reset>.
Parsing architecture <rtl> of entity <soft_dcm_reset>.
Parsing VHDL file "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_sync_reset.vhd" into library soft_temac_wrap_v2_03_a
Parsing entity <soft_sync_reset>.
Parsing architecture <rtl> of entity <soft_sync_reset>.
Parsing VHDL file "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_elastic_buffer_6.vhd" into library soft_temac_wrap_v2_03_a
Parsing entity <soft_elastic_buffer_6>.
Parsing architecture <RTL> of entity <soft_elastic_buffer_6>.
Parsing VHDL file "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_rate_adapt.vhd" into library soft_temac_wrap_v2_03_a
Parsing entity <soft_rate_adapt>.
Parsing architecture <RTL> of entity <soft_rate_adapt>.
Parsing VHDL file "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_cc8ce.vhd" into library soft_temac_wrap_v2_03_a
Parsing entity <soft_cc8ce>.
Parsing architecture <rtl> of entity <soft_cc8ce>.
Parsing VHDL file "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_cc2ce.vhd" into library soft_temac_wrap_v2_03_a
Parsing entity <soft_cc2ce>.
Parsing architecture <rtl> of entity <soft_cc2ce>.
Parsing VHDL file "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_crc32_8.vhd" into library soft_temac_wrap_v2_03_a
Parsing entity <soft_crc32_8>.
Parsing architecture <RTL> of entity <soft_crc32_8>.
Parsing VHDL file "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_crc_64_32.vhd" into library soft_temac_wrap_v2_03_a
Parsing entity <soft_crc_64_32>.
Parsing architecture <RTL> of entity <soft_crc_64_32>.
Parsing VHDL file "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_tx_prbs.vhd" into library soft_temac_wrap_v2_03_a
Parsing entity <soft_tx_prbs>.
Parsing architecture <rtl> of entity <soft_tx_prbs>.
Parsing VHDL file "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_tx_rand_gen.vhd" into library soft_temac_wrap_v2_03_a
Parsing entity <soft_tx_rand_gen>.
Parsing architecture <rtl> of entity <soft_tx_rand_gen>.
Parsing VHDL file "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_tx_state_mach.vhd" into library soft_temac_wrap_v2_03_a
Parsing entity <soft_tx_state_mach>.
Parsing architecture <rtl> of entity <soft_tx_state_mach>.
Parsing VHDL file "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_tx_burst_state_mach.vhd" into library soft_temac_wrap_v2_03_a
Parsing entity <soft_tx_burst_state_mach>.
Parsing architecture <rtl> of entity <soft_tx_burst_state_mach>.
Parsing VHDL file "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_tx_deference_state_mach.vhd" into library soft_temac_wrap_v2_03_a
Parsing entity <soft_tx_deference_state_mach>.
Parsing architecture <rtl> of entity <soft_tx_deference_state_mach>.
Parsing VHDL file "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_tx.vhd" into library soft_temac_wrap_v2_03_a
Parsing entity <soft_tx>.
Parsing architecture <rtl> of entity <soft_tx>.
Parsing VHDL file "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_rx_pack.vhd" into library soft_temac_wrap_v2_03_a
Parsing package <soft_rx_pack>.
Parsing package body <soft_rx_pack>.
Parsing VHDL file "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_state_machines.vhd" into library soft_temac_wrap_v2_03_a
Parsing entity <soft_state_machines>.
Parsing architecture <RTL> of entity <soft_state_machines>.
Parsing VHDL file "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_decode_frame.vhd" into library soft_temac_wrap_v2_03_a
Parsing entity <soft_decode_frame>.
Parsing architecture <RTL> of entity <soft_decode_frame>.
Parsing VHDL file "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_param_check.vhd" into library soft_temac_wrap_v2_03_a
Parsing entity <soft_param_check>.
Parsing architecture <RTL> of entity <soft_param_check>.
Parsing VHDL file "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_rx.vhd" into library soft_temac_wrap_v2_03_a
Parsing entity <soft_rx>.
Parsing architecture <rtl> of entity <soft_rx>.
Parsing VHDL file "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_mii_rx.vhd" into library soft_temac_wrap_v2_03_a
Parsing entity <soft_gmii_mii_rx>.
Parsing architecture <rtl> of entity <soft_gmii_mii_rx>.
Parsing VHDL file "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_mii_tx.vhd" into library soft_temac_wrap_v2_03_a
Parsing entity <soft_gmii_mii_tx>.
Parsing architecture <rtl> of entity <soft_gmii_mii_tx>.
Parsing VHDL file "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_flow_ctrl_pack.vhd" into library soft_temac_wrap_v2_03_a
Parsing package <soft_flow_ctrl_pack>.
Parsing VHDL file "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_rx_pause_control.vhd" into library soft_temac_wrap_v2_03_a
Parsing entity <soft_rx_pause_control>.
Parsing architecture <rtl> of entity <soft_rx_pause_control>.
Parsing VHDL file "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_tx_pause_control.vhd" into library soft_temac_wrap_v2_03_a
Parsing entity <soft_tx_pause_control>.
Parsing architecture <rtl> of entity <soft_tx_pause_control>.
Parsing VHDL file "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_rx_control.vhd" into library soft_temac_wrap_v2_03_a
Parsing entity <soft_rx_control>.
Parsing architecture <rtl> of entity <soft_rx_control>.
Parsing VHDL file "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_tx_control.vhd" into library soft_temac_wrap_v2_03_a
Parsing entity <soft_tx_control>.
Parsing architecture <rtl> of entity <soft_tx_control>.
Parsing VHDL file "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_control.vhd" into library soft_temac_wrap_v2_03_a
Parsing entity <soft_control>.
Parsing architecture <rtl> of entity <soft_control>.
Parsing VHDL file "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_config.vhd" into library soft_temac_wrap_v2_03_a
Parsing entity <soft_config>.
Parsing architecture <RTL> of entity <soft_config>.
Parsing VHDL file "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_miim.vhd" into library soft_temac_wrap_v2_03_a
Parsing entity <soft_miim>.
Parsing architecture <rtl> of entity <soft_miim>.
Parsing VHDL file "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_management.vhd" into library soft_temac_wrap_v2_03_a
Parsing entity <soft_management>.
Parsing architecture <rtl> of entity <soft_management>.
Parsing VHDL file "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_address_compare.vhd" into library soft_temac_wrap_v2_03_a
Parsing entity <soft_address_compare>.
Parsing architecture <rtl> of entity <soft_address_compare>.
Parsing VHDL file "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_address_filter_dynamic_config.vhd" into library soft_temac_wrap_v2_03_a
Parsing entity <soft_address_filter_dynamic_config>.
Parsing architecture <rtl> of entity <soft_address_filter_dynamic_config>.
Parsing VHDL file "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_address_filter_static_config.vhd" into library soft_temac_wrap_v2_03_a
Parsing entity <soft_address_filter_static_config>.
Parsing architecture <rtl> of entity <soft_address_filter_static_config>.
Parsing VHDL file "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_address_filter.vhd" into library soft_temac_wrap_v2_03_a
Parsing entity <soft_address_filter>.
Parsing architecture <rtl> of entity <soft_address_filter>.
Parsing VHDL file "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_trimac_gen.vhd" into library soft_temac_wrap_v2_03_a
Parsing entity <soft_trimac_gen>.
Parsing architecture <rtl> of entity <soft_trimac_gen>.
Parsing VHDL file "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_tri_mode_eth_mac_v4_1.vhd" into library soft_temac_wrap_v2_03_a
Parsing entity <soft_tri_mode_eth_mac_v4_1>.
Parsing architecture <rtl> of entity <soft_tri_mode_eth_mac_v4_1>.
Parsing VHDL file "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_tx_clk_gen.vhd" into library soft_temac_wrap_v2_03_a
Parsing entity <soft_tx_clk_gen>.
Parsing architecture <rtl> of entity <soft_tx_clk_gen>.
Parsing VHDL file "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_mii_if.vhd" into library soft_temac_wrap_v2_03_a
Parsing entity <soft_mii_if>.
Parsing architecture <rtl> of entity <soft_mii_if>.
Parsing VHDL file "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_if.vhd" into library soft_temac_wrap_v2_03_a
Parsing entity <soft_gmii_if>.
Parsing architecture <rtl> of entity <soft_gmii_if>.
Parsing VHDL file "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_temac_wrap.vhd" into library soft_temac_wrap_v2_03_a
Parsing entity <soft_temac_wrap>.
Parsing architecture <imp> of entity <soft_temac_wrap>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/eth_stat_wrap_v2_03_a/hdl/vhdl/sync_block.vhd" into library eth_stat_wrap_v2_03_a
Parsing entity <sync_block>.
Parsing architecture <rtl> of entity <sync_block>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/eth_stat_wrap_v2_03_a/hdl/vhdl/pre_accumulator.vhd" into library eth_stat_wrap_v2_03_a
Parsing entity <pre_accumulator>.
Parsing architecture <rtl> of entity <pre_accumulator>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/eth_stat_wrap_v2_03_a/hdl/vhdl/increment_controller.vhd" into library eth_stat_wrap_v2_03_a
Parsing entity <increment_controller>.
Parsing architecture <rtl> of entity <increment_controller>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/eth_stat_wrap_v2_03_a/hdl/vhdl/statistics_64bit.vhd" into library eth_stat_wrap_v2_03_a
Parsing entity <statistics_64bit>.
Parsing architecture <rtl> of entity <statistics_64bit>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/eth_stat_wrap_v2_03_a/hdl/vhdl/statistics_32bit.vhd" into library eth_stat_wrap_v2_03_a
Parsing entity <statistics_32bit>.
Parsing architecture <rtl> of entity <statistics_32bit>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/eth_stat_wrap_v2_03_a/hdl/vhdl/statistics_virtex5.vhd" into library eth_stat_wrap_v2_03_a
Parsing entity <statistics_virtex5>.
Parsing architecture <rtl> of entity <statistics_virtex5>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/eth_stat_wrap_v2_03_a/hdl/vhdl/ethernet_statistics_gen.vhd" into library eth_stat_wrap_v2_03_a
Parsing entity <ethernet_statistics_gen>.
Parsing architecture <rtl> of entity <ethernet_statistics_gen>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/eth_stat_wrap_v2_03_a/hdl/vhdl/ethernet_statistics_v3_3.vhd" into library eth_stat_wrap_v2_03_a
Parsing entity <ethernet_statistics_v3_3>.
Parsing architecture <xilinx> of entity <ethernet_statistics_v3_3>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/eth_stat_wrap_v2_03_a/hdl/vhdl/vector_decode_soft.vhd" into library eth_stat_wrap_v2_03_a
Parsing entity <vector_decode_soft>.
Parsing architecture <rtl> of entity <vector_decode_soft>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/eth_stat_wrap_v2_03_a/hdl/vhdl/vector_decode_hard.vhd" into library eth_stat_wrap_v2_03_a
Parsing entity <vector_decode_hard>.
Parsing architecture <rtl> of entity <vector_decode_hard>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/eth_stat_wrap_v2_03_a/hdl/vhdl/vector_decode_hardv6.vhd" into library eth_stat_wrap_v2_03_a
Parsing entity <vector_decode_hardv6>.
Parsing architecture <rtl> of entity <vector_decode_hardv6>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/eth_stat_wrap_v2_03_a/hdl/vhdl/reset_sync.vhd" into library eth_stat_wrap_v2_03_a
Parsing entity <reset_sync>.
Parsing architecture <rtl> of entity <reset_sync>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/eth_stat_wrap_v2_03_a/hdl/vhdl/eth_stat_wrap.vhd" into library eth_stat_wrap_v2_03_a
Parsing entity <eth_stat_wrap>.
Parsing architecture <wrapper> of entity <eth_stat_wrap>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/addr_response_shim.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <addr_response_shim>.
Parsing architecture <rtl> of entity <addr_response_shim>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/rx_cl_if.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <rx_cl_if>.
Parsing architecture <simulation> of entity <rx_cl_if>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/rx_csum_top.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <rx_csum_top>.
Parsing architecture <beh> of entity <rx_csum_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/rx_vlan_ll_if.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <rx_vlan_ll_if>.
Parsing architecture <beh> of entity <rx_vlan_ll_if>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/rx_ll_if.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <rx_ll_if>.
Parsing architecture <beh> of entity <rx_ll_if>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/rx_top.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <rx_top>.
Parsing architecture <beh> of entity <rx_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_csum_top.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <tx_csum_top>.
Parsing architecture <beh> of entity <tx_csum_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_csum_top_wrapper.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <tx_csum_top_wrapper>.
Parsing architecture <beh> of entity <tx_csum_top_wrapper>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_vlan_support.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <tx_vlan_support>.
Parsing architecture <implementation> of entity <tx_vlan_support>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_ll_if.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <tx_ll_if>.
Parsing architecture <beh> of entity <tx_ll_if>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_temac_if_sm.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <tx_temac_if_sm>.
Parsing architecture <beh> of entity <tx_temac_if_sm>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_csum_mux.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <tx_csum_mux>.
Parsing architecture <beh> of entity <tx_csum_mux>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_data_mux.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <tx_data_mux>.
Parsing architecture <simulation> of entity <tx_data_mux>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_cl_if.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <tx_cl_if>.
Parsing architecture <simulation> of entity <tx_cl_if>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_temac_if.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <tx_temac_if>.
Parsing architecture <beh> of entity <tx_temac_if>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_llink_top.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <tx_llink_top>.
Parsing architecture <beh> of entity <tx_llink_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/reg_cr.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <reg_cr>.
Parsing architecture <imp> of entity <reg_cr>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/reg_ie.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <reg_ie>.
Parsing architecture <imp> of entity <reg_ie>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/reg_ifgp.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <reg_ifgp>.
Parsing architecture <imp> of entity <reg_ifgp>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/reg_ip.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <reg_ip>.
Parsing architecture <imp> of entity <reg_ip>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/reg_is.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <reg_is>.
Parsing architecture <imp> of entity <reg_is>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/reg_tp.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <reg_tp>.
Parsing architecture <imp> of entity <reg_tp>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/reg_32b.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <reg_32b>.
Parsing architecture <imp> of entity <reg_32b>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/reg_16bl.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <reg_16bl>.
Parsing architecture <imp> of entity <reg_16bl>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <registers>.
Parsing architecture <imp> of entity <registers>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/dcr2ghi.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <dcr2ghi>.
Parsing architecture <imp> of entity <dcr2ghi>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_gt11_init_rx.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v4_gt11_init_rx>.
Parsing architecture <rtl> of entity <v4_gt11_init_rx>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_gt11_init_tx.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v4_gt11_init_tx>.
Parsing architecture <rtl> of entity <v4_gt11_init_tx>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_cal_block_v1_4_1.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v4_cal_block_v1_4_1>.
Parsing architecture <rtl> of entity <v4_cal_block_v1_4_1>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_gt11_to_gt_rxclkcorcnt_shim.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v4_gt11_to_gt_rxclkcorcnt_shim>.
Parsing architecture <rtl> of entity <v4_gt11_to_gt_rxclkcorcnt_shim>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_gmii_if.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v4_gmii_if>.
Parsing architecture <PHY_IF> of entity <v4_gmii_if>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_mii_if.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v4_mii_if>.
Parsing architecture <PHY_IF> of entity <v4_mii_if>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_rgmii13_if.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v4_rgmii13_if>.
Parsing architecture <PHY_IF> of entity <v4_rgmii13_if>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_rgmii2_if.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v4_rgmii2_if>.
Parsing architecture <PHY_IF> of entity <v4_rgmii2_if>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_rx_elastic_buffer.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v4_rx_elastic_buffer>.
Parsing architecture <structural> of entity <v4_rx_elastic_buffer>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_dual_1000basex_gt11_dual_1000X.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v4_dual_1000basex_gt11_dual_1000X>.
Parsing architecture <structural> of entity <v4_dual_1000basex_gt11_dual_1000x>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_dual_sgmii_gt11_dual_1000X.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v4_dual_sgmii_gt11_dual_1000X>.
Parsing architecture <structural> of entity <v4_dual_sgmii_gt11_dual_1000x>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_dual_1000basex.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v4_dual_1000basex>.
Parsing architecture <WRAPPER> of entity <v4_dual_1000basex>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_dual_1000basex_top.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v4_dual_1000basex_top>.
Parsing architecture <TOP_LEVEL> of entity <v4_dual_1000basex_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_dual_gmii.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v4_dual_gmii>.
Parsing architecture <WRAPPER> of entity <v4_dual_gmii>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_dual_gmii_top.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v4_dual_gmii_top>.
Parsing architecture <TOP_LEVEL> of entity <v4_dual_gmii_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_dual_mii.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v4_dual_mii>.
Parsing architecture <WRAPPER> of entity <v4_dual_mii>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_dual_mii_top.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v4_dual_mii_top>.
Parsing architecture <TOP_LEVEL> of entity <v4_dual_mii_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_dual_rgmii2.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v4_dual_rgmii2>.
Parsing architecture <WRAPPER> of entity <v4_dual_rgmii2>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_dual_rgmii2_top.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v4_dual_rgmii2_top>.
Parsing architecture <TOP_LEVEL> of entity <v4_dual_rgmii2_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_dual_rgmii13.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v4_dual_rgmii13>.
Parsing architecture <WRAPPER> of entity <v4_dual_rgmii13>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_dual_rgmii13_top.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v4_dual_rgmii13_top>.
Parsing architecture <TOP_LEVEL> of entity <v4_dual_rgmii13_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_dual_sgmii.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v4_dual_sgmii>.
Parsing architecture <WRAPPER> of entity <v4_dual_sgmii>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_dual_sgmii_top.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v4_dual_sgmii_top>.
Parsing architecture <TOP_LEVEL> of entity <v4_dual_sgmii_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_single_1000basex_gt11_dual_1000X.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v4_single_1000basex_gt11_dual_1000X>.
Parsing architecture <structural> of entity <v4_single_1000basex_gt11_dual_1000x>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_single_sgmii_gt11_dual_1000X.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v4_single_sgmii_gt11_dual_1000X>.
Parsing architecture <structural> of entity <v4_single_sgmii_gt11_dual_1000x>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_single_1000basex.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v4_single_1000basex>.
Parsing architecture <WRAPPER> of entity <v4_single_1000basex>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_single_1000basex_top.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v4_single_1000basex_top>.
Parsing architecture <TOP_LEVEL> of entity <v4_single_1000basex_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_single_gmii.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v4_single_gmii>.
Parsing architecture <WRAPPER> of entity <v4_single_gmii>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_single_gmii_top.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v4_single_gmii_top>.
Parsing architecture <TOP_LEVEL> of entity <v4_single_gmii_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_single_mii.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v4_single_mii>.
Parsing architecture <WRAPPER> of entity <v4_single_mii>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_single_mii_top.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v4_single_mii_top>.
Parsing architecture <TOP_LEVEL> of entity <v4_single_mii_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_single_rgmii2.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v4_single_rgmii2>.
Parsing architecture <WRAPPER> of entity <v4_single_rgmii2>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_single_rgmii2_top.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v4_single_rgmii2_top>.
Parsing architecture <TOP_LEVEL> of entity <v4_single_rgmii2_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_single_rgmii13.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v4_single_rgmii13>.
Parsing architecture <WRAPPER> of entity <v4_single_rgmii13>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_single_rgmii13_top.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v4_single_rgmii13_top>.
Parsing architecture <TOP_LEVEL> of entity <v4_single_rgmii13_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_single_sgmii.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v4_single_sgmii>.
Parsing architecture <WRAPPER> of entity <v4_single_sgmii>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_single_sgmii_top.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v4_single_sgmii_top>.
Parsing architecture <TOP_LEVEL> of entity <v4_single_sgmii_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_temac_wrap.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v4_temac_wrap>.
Parsing architecture <imp> of entity <v4_temac_wrap>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_gmii_if.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5_gmii_if>.
Parsing architecture <PHY_IF> of entity <v5_gmii_if>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_mii_if.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5_mii_if>.
Parsing architecture <PHY_IF> of entity <v5_mii_if>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_rgmii13_if.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5_rgmii13_if>.
Parsing architecture <PHY_IF> of entity <v5_rgmii13_if>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_rgmii2_if.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5_rgmii2_if>.
Parsing architecture <PHY_IF> of entity <v5_rgmii2_if>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_rocketio_wrapper_gtp_tile.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5_rocketio_wrapper_gtp_tile>.
Parsing architecture <RTL> of entity <v5_rocketio_wrapper_gtp_tile>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_rocketio_wrapper_gtp.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5_rocketio_wrapper_gtp>.
Parsing architecture <RTL> of entity <v5_rocketio_wrapper_gtp>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_1000basex_rocketio_wrapper_gtx_tile.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5_1000basex_rocketio_wrapper_gtx_tile>.
Parsing architecture <RTL> of entity <v5_1000basex_rocketio_wrapper_gtx_tile>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_1000basex_rocketio_wrapper_gtx.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5_1000basex_rocketio_wrapper_gtx>.
Parsing architecture <RTL> of entity <v5_1000basex_rocketio_wrapper_gtx>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_dual_sgmii_rocketio_wrapper_gtx_tile.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5_dual_sgmii_rocketio_wrapper_gtx_tile>.
Parsing architecture <RTL> of entity <v5_dual_sgmii_rocketio_wrapper_gtx_tile>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_dual_sgmii_rocketio_wrapper_gtx.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5_dual_sgmii_rocketio_wrapper_gtx>.
Parsing architecture <RTL> of entity <v5_dual_sgmii_rocketio_wrapper_gtx>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_single_sgmii_rocketio_wrapper_gtx_tile.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5_single_sgmii_rocketio_wrapper_gtx_tile>.
Parsing architecture <RTL> of entity <v5_single_sgmii_rocketio_wrapper_gtx_tile>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_single_sgmii_rocketio_wrapper_gtx.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5_single_sgmii_rocketio_wrapper_gtx>.
Parsing architecture <RTL> of entity <v5_single_sgmii_rocketio_wrapper_gtx>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_rx_elastic_buffer.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5_rx_elastic_buffer>.
Parsing architecture <structural> of entity <v5_rx_elastic_buffer>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5fxt_rx_elastic_buffer.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5fxt_rx_elastic_buffer>.
Parsing architecture <structural> of entity <v5fxt_rx_elastic_buffer>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_dual_1000basex_gtp_dual_1000X.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5_dual_1000basex_GTP_dual_1000X>.
Parsing architecture <structural> of entity <v5_dual_1000basex_gtp_dual_1000x>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_dual_1000basex_gtx_dual_1000X.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5_dual_1000basex_gtx_dual_1000X>.
Parsing architecture <structural> of entity <v5_dual_1000basex_gtx_dual_1000x>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_dual_sgmii_gtp_dual_1000X.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5_dual_sgmii_GTP_dual_1000X>.
Parsing architecture <structural> of entity <v5_dual_sgmii_gtp_dual_1000x>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_dual_sgmii_gtx_dual_1000X.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5_dual_sgmii_gtx_dual_1000X>.
Parsing architecture <structural> of entity <v5_dual_sgmii_gtx_dual_1000x>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_dual_1000basex.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5_dual_1000basex>.
Parsing architecture <WRAPPER> of entity <v5_dual_1000basex>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_dual_1000basex_top.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5_dual_1000basex_top>.
Parsing architecture <TOP_LEVEL> of entity <v5_dual_1000basex_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5fxt_dual_1000basex_top.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5fxt_dual_1000basex_top>.
Parsing architecture <TOP_LEVEL> of entity <v5fxt_dual_1000basex_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_dual_gmii.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5_dual_gmii>.
Parsing architecture <WRAPPER> of entity <v5_dual_gmii>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_dual_gmii_top.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5_dual_gmii_top>.
Parsing architecture <TOP_LEVEL> of entity <v5_dual_gmii_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_dual_mii.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5_dual_mii>.
Parsing architecture <WRAPPER> of entity <v5_dual_mii>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_dual_mii_top.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5_dual_mii_top>.
Parsing architecture <TOP_LEVEL> of entity <v5_dual_mii_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_dual_rgmii2.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5_dual_rgmii2>.
Parsing architecture <WRAPPER> of entity <v5_dual_rgmii2>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_dual_rgmii2_top.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5_dual_rgmii2_top>.
Parsing architecture <TOP_LEVEL> of entity <v5_dual_rgmii2_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_dual_rgmii13.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5_dual_rgmii13>.
Parsing architecture <WRAPPER> of entity <v5_dual_rgmii13>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_dual_rgmii13_top.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5_dual_rgmii13_top>.
Parsing architecture <TOP_LEVEL> of entity <v5_dual_rgmii13_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_dual_sgmii.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5_dual_sgmii>.
Parsing architecture <WRAPPER> of entity <v5_dual_sgmii>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_dual_sgmii_top.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5_dual_sgmii_top>.
Parsing architecture <TOP_LEVEL> of entity <v5_dual_sgmii_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5fxt_dual_sgmii_top.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5fxt_dual_sgmii_top>.
Parsing architecture <TOP_LEVEL> of entity <v5fxt_dual_sgmii_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_single_1000basex_gtp_dual_1000X.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5_single_1000basex_GTP_dual_1000X>.
Parsing architecture <structural> of entity <v5_single_1000basex_gtp_dual_1000x>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_single_1000basex_gtx_dual_1000X.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5_single_1000basex_gtx_dual_1000X>.
Parsing architecture <structural> of entity <v5_single_1000basex_gtx_dual_1000x>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_single_sgmii_gtp_dual_1000X.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5_single_sgmii_GTP_dual_1000X>.
Parsing architecture <structural> of entity <v5_single_sgmii_gtp_dual_1000x>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_single_sgmii_gtx_dual_1000X.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5_single_sgmii_gtx_dual_1000X>.
Parsing architecture <structural> of entity <v5_single_sgmii_gtx_dual_1000x>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_single_1000basex.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5_single_1000basex>.
Parsing architecture <WRAPPER> of entity <v5_single_1000basex>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_single_1000basex_top.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5_single_1000basex_top>.
Parsing architecture <TOP_LEVEL> of entity <v5_single_1000basex_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5fxt_single_1000basex_top.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5fxt_single_1000basex_top>.
Parsing architecture <TOP_LEVEL> of entity <v5fxt_single_1000basex_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_single_gmii.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5_single_gmii>.
Parsing architecture <WRAPPER> of entity <v5_single_gmii>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_single_gmii_top.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5_single_gmii_top>.
Parsing architecture <TOP_LEVEL> of entity <v5_single_gmii_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_single_mii.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5_single_mii>.
Parsing architecture <WRAPPER> of entity <v5_single_mii>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_single_mii_top.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5_single_mii_top>.
Parsing architecture <TOP_LEVEL> of entity <v5_single_mii_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_single_rgmii2.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5_single_rgmii2>.
Parsing architecture <WRAPPER> of entity <v5_single_rgmii2>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_single_rgmii2_top.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5_single_rgmii2_top>.
Parsing architecture <TOP_LEVEL> of entity <v5_single_rgmii2_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_single_rgmii13.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5_single_rgmii13>.
Parsing architecture <WRAPPER> of entity <v5_single_rgmii13>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_single_rgmii13_top.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5_single_rgmii13_top>.
Parsing architecture <TOP_LEVEL> of entity <v5_single_rgmii13_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_single_sgmii.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5_single_sgmii>.
Parsing architecture <WRAPPER> of entity <v5_single_sgmii>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_single_sgmii_top.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5_single_sgmii_top>.
Parsing architecture <TOP_LEVEL> of entity <v5_single_sgmii_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5fxt_single_sgmii_top.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5fxt_single_sgmii_top>.
Parsing architecture <TOP_LEVEL> of entity <v5fxt_single_sgmii_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_temac_wrap.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v5_temac_wrap>.
Parsing architecture <imp> of entity <v5_temac_wrap>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_rx_elastic_buffer.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v6_rx_elastic_buffer>.
Parsing architecture <structural> of entity <v6_rx_elastic_buffer>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_1000basex.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v6_1000basex>.
Parsing architecture <WRAPPER> of entity <v6_1000basex>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_1000basex_rocketio_wrapper_gtx.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v6_1000basex_rocketio_wrapper_gtx>.
Parsing architecture <RTL> of entity <v6_1000basex_rocketio_wrapper_gtx>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_1000basex_rocketio_wrapper.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v6_1000basex_rocketio_wrapper>.
Parsing architecture <RTL> of entity <v6_1000basex_rocketio_wrapper>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_1000basex_rocketio_wrapper_top.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v6_1000basex_rocketio_wrapper_top>.
Parsing architecture <RTL> of entity <v6_1000basex_rocketio_wrapper_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_1000basex_top.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v6_1000basex_top>.
Parsing architecture <TOP_LEVEL> of entity <v6_1000basex_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_sgmii.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v6_sgmii>.
Parsing architecture <WRAPPER> of entity <v6_sgmii>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_sgmii_rocketio_wrapper_gtx.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v6_sgmii_rocketio_wrapper_gtx>.
Parsing architecture <RTL> of entity <v6_sgmii_rocketio_wrapper_gtx>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_sgmii_rocketio_wrapper.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v6_sgmii_rocketio_wrapper>.
Parsing architecture <RTL> of entity <v6_sgmii_rocketio_wrapper>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_sgmii_rocketio_wrapper_top.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v6_sgmii_rocketio_wrapper_top>.
Parsing architecture <RTL> of entity <v6_sgmii_rocketio_wrapper_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_sgmii_top.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v6_sgmii_top>.
Parsing architecture <TOP_LEVEL> of entity <v6_sgmii_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_gmii_if.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v6_gmii_if>.
Parsing architecture <PHY_IF> of entity <v6_gmii_if>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_fcs_blk_gmii.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v6_fcs_blk_gmii>.
Parsing architecture <rtl> of entity <v6_fcs_blk_gmii>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_mii_if.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v6_mii_if>.
Parsing architecture <PHY_IF> of entity <v6_mii_if>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_fcs_blk_mii.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v6_fcs_blk_mii>.
Parsing architecture <rtl> of entity <v6_fcs_blk_mii>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_rgmii13_if.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v6_rgmii13_if>.
Parsing architecture <PHY_IF> of entity <v6_rgmii13_if>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_rgmii2_if.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v6_rgmii2_if>.
Parsing architecture <PHY_IF> of entity <v6_rgmii2_if>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_fcs_blk_rgmii.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v6_fcs_blk_rgmii>.
Parsing architecture <rtl> of entity <v6_fcs_blk_rgmii>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_gmii.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v6_gmii>.
Parsing architecture <WRAPPER> of entity <v6_gmii>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_gmii_top.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v6_gmii_top>.
Parsing architecture <TOP_LEVEL> of entity <v6_gmii_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_mii.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v6_mii>.
Parsing architecture <WRAPPER> of entity <v6_mii>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_mii_top.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v6_mii_top>.
Parsing architecture <TOP_LEVEL> of entity <v6_mii_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_rgmii2.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v6_rgmii2>.
Parsing architecture <WRAPPER> of entity <v6_rgmii2>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_rgmii2_top.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v6_rgmii2_top>.
Parsing architecture <TOP_LEVEL> of entity <v6_rgmii2_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_rgmii13.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v6_rgmii13>.
Parsing architecture <WRAPPER> of entity <v6_rgmii13>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_rgmii13_top.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v6_rgmii13_top>.
Parsing architecture <TOP_LEVEL> of entity <v6_rgmii13_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_temac_wrap.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <v6_temac_wrap>.
Parsing architecture <imp> of entity <v6_temac_wrap>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/plb2ghi.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <plb2ghi>.
Parsing architecture <imp> of entity <plb2ghi>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" into library xps_ll_temac_v2_03_a
Parsing entity <xps_ll_temac>.
Parsing architecture <imp> of entity <xps_ll_temac>.
Parsing VHDL file "/home/shebalin/lom/fpga/dev/system/hdl/system_soft_temac_wrapper.vhd" into library work
Parsing entity <system_soft_temac_wrapper>.
Parsing architecture <STRUCTURE> of entity <system_soft_temac_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system_soft_temac_wrapper> (architecture <STRUCTURE>) from library <work>.

Elaborating entity <xps_ll_temac> (architecture <imp>) with generics from library <xps_ll_temac_v2_03_a>.
WARNING:HDLCompiler:92 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" Line 1241: llinktemac1_clk should be on the sensitivity list of the process

Elaborating entity <registers> (architecture <imp>) with generics from library <xps_ll_temac_v2_03_a>.
WARNING:HDLCompiler:746 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" Line 331: Range is empty (null range)
WARNING:HDLCompiler:746 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" Line 332: Range is empty (null range)
WARNING:HDLCompiler:746 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" Line 334: Range is empty (null range)
WARNING:HDLCompiler:746 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" Line 335: Range is empty (null range)
WARNING:HDLCompiler:746 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" Line 340: Range is empty (null range)
WARNING:HDLCompiler:746 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" Line 341: Range is empty (null range)
WARNING:HDLCompiler:746 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" Line 343: Range is empty (null range)
WARNING:HDLCompiler:746 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" Line 344: Range is empty (null range)
WARNING:HDLCompiler:746 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" Line 346: Range is empty (null range)
WARNING:HDLCompiler:746 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" Line 347: Range is empty (null range)
WARNING:HDLCompiler:746 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" Line 348: Range is empty (null range)
WARNING:HDLCompiler:746 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" Line 349: Range is empty (null range)
WARNING:HDLCompiler:746 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" Line 351: Range is empty (null range)
WARNING:HDLCompiler:746 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" Line 352: Range is empty (null range)
WARNING:HDLCompiler:746 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" Line 353: Range is empty (null range)
WARNING:HDLCompiler:746 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" Line 354: Range is empty (null range)
WARNING:HDLCompiler:220 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" Line 437: Assignment ignored
WARNING:HDLCompiler:220 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" Line 438: Assignment ignored
WARNING:HDLCompiler:220 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" Line 439: Assignment ignored
WARNING:HDLCompiler:220 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" Line 440: Assignment ignored

Elaborating entity <reg_cr> (architecture <imp>) from library <xps_ll_temac_v2_03_a>.

Elaborating entity <reg_tp> (architecture <imp>) from library <xps_ll_temac_v2_03_a>.

Elaborating entity <reg_ifgp> (architecture <imp>) from library <xps_ll_temac_v2_03_a>.

Elaborating entity <reg_is> (architecture <imp>) from library <xps_ll_temac_v2_03_a>.

Elaborating entity <reg_ip> (architecture <imp>) from library <xps_ll_temac_v2_03_a>.

Elaborating entity <reg_ie> (architecture <imp>) from library <xps_ll_temac_v2_03_a>.

Elaborating entity <reg_32b> (architecture <imp>) from library <xps_ll_temac_v2_03_a>.

Elaborating entity <reg_16bl> (architecture <imp>) from library <xps_ll_temac_v2_03_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" Line 1982: Assignment to dcr_read0_d1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" Line 2003: Assignment to dcr_read1_d1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" Line 2004: Assignment to dcr_write1_d1 ignored, since the identifier is never used

Elaborating entity <tx_llink_top> (architecture <beh>) with generics from library <xps_ll_temac_v2_03_a>.

Elaborating entity <tx_ll_if> (architecture <beh>) with generics from library <xps_ll_temac_v2_03_a>.
WARNING:HDLCompiler:871 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_ll_if.vhd" Line 203: Using initial value "00000000000000000000000000000000" for tied_low since it is never assigned
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_ll_if.vhd" Line 396: Assignment to wren ignored, since the identifier is never used

Elaborating entity <sync_fifo_fg> (architecture <implementation>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <sync_fifo_fg> (architecture <implementation>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <tx_temac_if> (architecture <beh>) with generics from library <xps_ll_temac_v2_03_a>.
WARNING:HDLCompiler:871 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_temac_if.vhd" Line 198: Using initial value '0' for tx2clientunderrun since it is never assigned
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_temac_if.vhd" Line 297: Assignment to eop_d1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_temac_if.vhd" Line 389: Assignment to csum_en_i ignored, since the identifier is never used

Elaborating entity <tx_temac_if_sm> (architecture <beh>) with generics from library <xps_ll_temac_v2_03_a>.
INFO:HDLCompiler:679 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_temac_if_sm.vhd" Line 347. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_temac_if_sm.vhd" Line 239: Assignment to sm_encoded ignored, since the identifier is never used

Elaborating entity <tx_csum_mux> (architecture <beh>) with generics from library <xps_ll_temac_v2_03_a>.

Elaborating entity <tx_data_mux> (architecture <simulation>) with generics from library <xps_ll_temac_v2_03_a>.
INFO:HDLCompiler:679 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_data_mux.vhd" Line 168. Case statement is complete. others clause is never selected

Elaborating entity <tx_cl_if> (architecture <simulation>) with generics from library <xps_ll_temac_v2_03_a>.

Elaborating entity <async_fifo_fg> (architecture <implementation>) with generics from library <proc_common_v3_00_a>.
INFO:HDLCompiler:679 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_cl_if.vhd" Line 501. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_cl_if.vhd" Line 417: Assignment to cl_sm_encoding ignored, since the identifier is never used
WARNING:HDLCompiler:321 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_cl_if.vhd" Line 621: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <rx_top> (architecture <beh>) with generics from library <xps_ll_temac_v2_03_a>.

Elaborating entity <rx_cl_if> (architecture <simulation>) with generics from library <xps_ll_temac_v2_03_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/rx_cl_if.vhd" Line 567: Assignment to rxclclkframelengthbytes ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/rx_cl_if.vhd" Line 632: Assignment to rxclclkrxdvld_d4 ignored, since the identifier is never used

Elaborating entity <blk_mem_gen_wrapper> (architecture <implementation>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/rx_cl_if.vhd" Line 855: Assignment to rxclclklastprocessed ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/rx_cl_if.vhd" Line 1065. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/rx_cl_if.vhd" Line 951: Assignment to rxclclkrdlastprocessedaddren ignored, since the identifier is never used

Elaborating entity <rx_ll_if> (architecture <beh>) with generics from library <xps_ll_temac_v2_03_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/rx_ll_if.vhd" Line 342: Assignment to threemask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/rx_ll_if.vhd" Line 606: Assignment to rxllclkmememptyduringrd ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/rx_ll_if.vhd" Line 798. Case statement is complete. others clause is never selected

Elaborating entity <soft_temac_wrap> (architecture <imp>) with generics from library <soft_temac_wrap_v2_03_a>.

Elaborating entity <addr_iet_inc_ip_bus> (architecture <implementation>) with generics from library <lib_common_v1_00_a>.

Elaborating entity <soft_tx_clk_gen> (architecture <rtl>) with generics from library <soft_temac_wrap_v2_03_a>.
WARNING:HDLCompiler:1127 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_tx_clk_gen.vhd" Line 108: Assignment to gnd ignored, since the identifier is never used

Elaborating entity <soft_sync_block> (architecture <rtl>) with generics from library <soft_temac_wrap_v2_03_a>.

Elaborating entity <soft_reset_sync> (architecture <rtl>) with generics from library <soft_temac_wrap_v2_03_a>.

Elaborating entity <soft_gmii_if> (architecture <rtl>) with generics from library <soft_temac_wrap_v2_03_a>.
WARNING:HDLCompiler:89 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_if.vhd" Line 770: <iodelay2> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_if.vhd" Line 754: <bufio2> remains a black-box since it has no binding entity.

Elaborating entity <soft_tri_mode_eth_mac_v4_1> (architecture <rtl>) with generics from library <soft_temac_wrap_v2_03_a>.

Elaborating entity <soft_trimac_gen> (architecture <rtl>) with generics from library <soft_temac_wrap_v2_03_a>.

Elaborating entity <soft_sync_reset> (architecture <rtl>) from library <soft_temac_wrap_v2_03_a>.

Elaborating entity <soft_control> (architecture <rtl>) with generics from library <soft_temac_wrap_v2_03_a>.

Elaborating entity <soft_rx_control> (architecture <rtl>) from library <soft_temac_wrap_v2_03_a>.

Elaborating entity <soft_tx_control> (architecture <rtl>) from library <soft_temac_wrap_v2_03_a>.

Elaborating entity <soft_rx_pause_control> (architecture <rtl>) from library <soft_temac_wrap_v2_03_a>.

Elaborating entity <soft_tx_pause_control> (architecture <rtl>) from library <soft_temac_wrap_v2_03_a>.

Elaborating entity <soft_tx> (architecture <rtl>) with generics from library <soft_temac_wrap_v2_03_a>.

Elaborating entity <soft_tx_state_mach> (architecture <rtl>) with generics from library <soft_temac_wrap_v2_03_a>.

Elaborating entity <soft_crc32_8> (architecture <RTL>) from library <soft_temac_wrap_v2_03_a>.

Elaborating entity <soft_gmii_mii_tx> (architecture <rtl>) with generics from library <soft_temac_wrap_v2_03_a>.

Elaborating entity <soft_rx> (architecture <rtl>) with generics from library <soft_temac_wrap_v2_03_a>.

Elaborating entity <soft_state_machines> (architecture <RTL>) from library <soft_temac_wrap_v2_03_a>.

Elaborating entity <soft_decode_frame> (architecture <RTL>) from library <soft_temac_wrap_v2_03_a>.

Elaborating entity <soft_param_check> (architecture <RTL>) with generics from library <soft_temac_wrap_v2_03_a>.

Elaborating entity <soft_gmii_mii_rx> (architecture <rtl>) from library <soft_temac_wrap_v2_03_a>.

Elaborating entity <soft_management> (architecture <rtl>) with generics from library <soft_temac_wrap_v2_03_a>.

Elaborating entity <soft_miim> (architecture <rtl>) from library <soft_temac_wrap_v2_03_a>.

Elaborating entity <soft_config> (architecture <RTL>) with generics from library <soft_temac_wrap_v2_03_a>.

Elaborating entity <soft_address_filter> (architecture <rtl>) with generics from library <soft_temac_wrap_v2_03_a>.

Elaborating entity <soft_address_filter_dynamic_config> (architecture <rtl>) with generics from library <soft_temac_wrap_v2_03_a>.

Elaborating entity <soft_address_compare> (architecture <rtl>) with generics from library <soft_temac_wrap_v2_03_a>.

Elaborating entity <dcr2ghi> (architecture <imp>) with generics from library <soft_temac_wrap_v2_03_a>.
WARNING:HDLCompiler:1127 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/dcr2ghi.vhd" Line 322: Assignment to gnd_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/dcr2ghi.vhd" Line 323: Assignment to vcc_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/dcr2ghi.vhd" Line 371: Assignment to cfgop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/dcr2ghi.vhd" Line 734: Assignment to debug_states ignored, since the identifier is never used

Elaborating entity <plbv46_slave_single> (architecture <implementation>) with generics from library <plbv46_slave_single_v1_01_a>.

Elaborating entity <plb_slave_attachment> (architecture <implementation>) with generics from library <plbv46_slave_single_v1_01_a>.

Elaborating entity <plb_address_decoder> (architecture <IMP>) with generics from library <plbv46_slave_single_v1_01_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" Line 319: Assignment to cs_s_h_clr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" Line 323: Assignment to addr_match_clr ignored, since the identifier is never used

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <or_gate128> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <or_muxcy> (architecture <implementation>) with generics from library <proc_common_v3_00_a>.
INFO:HDLCompiler:679 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" Line 711. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" Line 1025: Assignment to start_data_phase ignored, since the identifier is never used

Elaborating entity <counter_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <addr_response_shim> (architecture <rtl>) with generics from library <xps_ll_temac_v2_03_a>.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" Line 785: Net <rxClClkMcastAddr1[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" Line 786: Net <rxClClkMcastEn1> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" Line 791: Net <llink1ClkTxAddr[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" Line 795: Net <llink1ClkRxVlanAddr[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" Line 799: Net <Llink1ClkTxVlanBramEnA> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" Line 801: Net <Llink1ClkRxVlanBramEnA> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" Line 826: Net <eMAC0CLIENTRXFRAMEDROP> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" Line 827: Net <eMAC0CLIENTRXSTATS[6]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" Line 831: Net <eMAC0CLIENTRXSTATSBYTEVLD> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" Line 832: Net <clientTxStat_0_i> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" Line 834: Net <clientTxStatsByteVld_0_i> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" Line 858: Net <eMAC1CLIENTRXSTATS[6]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" Line 862: Net <eMAC1CLIENTRXSTATSBYTEVLD> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" Line 863: Net <clientTxStat_1_i> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" Line 865: Net <clientTxStatsByteVld_1_i> does not have a driver.
INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to use this component. This license does not give you access to source code implementing this component.

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to use this component. This license does not give you access to source code implementing this component.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_soft_temac_wrapper>.
    Related source file is "/home/shebalin/lom/fpga/dev/system/hdl/system_soft_temac_wrapper.vhd".
    Summary:
	no macro.
Unit <system_soft_temac_wrapper> synthesized.

Synthesizing Unit <xps_ll_temac>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd".
        C_NUM_IDELAYCTRL = 2
        C_SUBFAMILY = "t"
        C_RESERVED = 0
        C_FAMILY = "spartan6"
        C_BASEADDR = "10000111000000000000000000000000"
        C_HIGHADDR = "10000111000001111111111111111111"
        C_SPLB_DWIDTH = 32
        C_SPLB_AWIDTH = 32
        C_SPLB_NUM_MASTERS = 2
        C_SPLB_MID_WIDTH = 1
        C_SPLB_P2P = 0
        C_BUS2CORE_CLK_RATIO = 1
        C_INCLUDE_IO = 1
        C_TEMAC_TYPE = 2
        C_PHY_TYPE = 1
        C_TEMAC1_ENABLED = 0
        C_TEMAC0_PHYADDR = "00001"
        C_TEMAC1_PHYADDR = "00010"
        C_TEMAC0_TXFIFO = 4096
        C_TEMAC0_RXFIFO = 4096
        C_TEMAC1_TXFIFO = 4096
        C_TEMAC1_RXFIFO = 4096
        C_TEMAC0_TXCSUM = 0
        C_TEMAC0_RXCSUM = 0
        C_TEMAC1_TXCSUM = 0
        C_TEMAC1_RXCSUM = 0
        C_TEMAC0_TXVLAN_TRAN = 0
        C_TEMAC0_RXVLAN_TRAN = 0
        C_TEMAC1_TXVLAN_TRAN = 0
        C_TEMAC1_RXVLAN_TRAN = 0
        C_TEMAC0_TXVLAN_TAG = 0
        C_TEMAC0_RXVLAN_TAG = 0
        C_TEMAC1_TXVLAN_TAG = 0
        C_TEMAC1_RXVLAN_TAG = 0
        C_TEMAC0_TXVLAN_STRP = 0
        C_TEMAC0_RXVLAN_STRP = 0
        C_TEMAC1_TXVLAN_STRP = 0
        C_TEMAC1_RXVLAN_STRP = 0
        C_TEMAC0_MCAST_EXTEND = 0
        C_TEMAC1_MCAST_EXTEND = 0
        C_TEMAC0_STATS = 0
        C_TEMAC1_STATS = 0
        C_TEMAC0_AVB = 0
        C_TEMAC1_AVB = 0
        C_SIMULATION = 0
WARNING:Xst:37 - Detected unknown constraint/property "IP_GROUP". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "IPTYPE". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "RUN_NGCBUILD". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "ALERT". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <LlinkTemac1_REM> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LlinkTemac1_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RGMII_RXD_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RGMII_RXD_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <HostRdData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Avb2Mac0TxData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Avb2Temac0RxData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Avb2Mac1TxData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Avb2Temac1RxData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGTCLK_P> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGTCLK_N> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Core_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LlinkTemac1_RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LlinkTemac1_SOP_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LlinkTemac1_EOP_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LlinkTemac1_SOF_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LlinkTemac1_EOF_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LlinkTemac1_SRC_RDY_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LlinkTemac1_DST_RDY_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RXP_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RXN_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RXP_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RXN_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RGMII_RX_CTL_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RGMII_RXC_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RGMII_RX_CTL_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RGMII_RXC_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <HostMiimRdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Avb2Mac0TxDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Avb2Mac0TxUnderrun> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Avb2Temac0TxAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Avb2Temac0RxDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Avb2Temac0RxFrameGood> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Avb2Temac0RxFrameBad> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Avb2Mac1TxDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Avb2Mac1TxUnderrun> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Avb2Temac1TxAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Avb2Temac1RxDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Avb2Temac1RxFrameGood> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Avb2Temac1RxFrameBad> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" line 1389: Output port <Is0RegData> of the instance <I_REGISTERS> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" line 1389: Output port <Is1RegData> of the instance <I_REGISTERS> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" line 1389: Output port <Ip0RegData> of the instance <I_REGISTERS> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" line 1389: Output port <Ip1RegData> of the instance <I_REGISTERS> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" line 1389: Output port <Ie0RegData> of the instance <I_REGISTERS> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" line 1389: Output port <Ie1RegData> of the instance <I_REGISTERS> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" line 1389: Output port <Ttag1RegData> of the instance <I_REGISTERS> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" line 1389: Output port <Rtag1RegData> of the instance <I_REGISTERS> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" line 1389: Output port <Tpid10RegData> of the instance <I_REGISTERS> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" line 1389: Output port <Tpid11RegData> of the instance <I_REGISTERS> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" line 1389: Output port <UawL1RegData> of the instance <I_REGISTERS> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" line 1389: Output port <UawU1RegData> of the instance <I_REGISTERS> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" line 1389: Output port <RxClClkMcastRdData1> of the instance <I_REGISTERS> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" line 1389: Output port <Llink1ClkTxRdData> of the instance <I_REGISTERS> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" line 1389: Output port <Llink1ClkRXVlanRdData> of the instance <I_REGISTERS> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" line 1389: Output port <TPReq1> of the instance <I_REGISTERS> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" line 1497: Output port <TXFIFO_Und_Intr> of the instance <I_TX0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" line 1497: Output port <ClientEmacTxdVldMsw> of the instance <I_TX0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" line 1497: Output port <ClientEmacTxFirstByte> of the instance <I_TX0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" line 1497: Output port <Tx2ClientUnderRunIntrpt> of the instance <I_TX0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" line 2942: Output port <EMAC0CLIENTTXSTATS> of the instance <SOFT_SYS.I_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" line 2942: Output port <EMAC1CLIENTRXD> of the instance <SOFT_SYS.I_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" line 2942: Output port <EMAC1CLIENTRXSTATS> of the instance <SOFT_SYS.I_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" line 2942: Output port <EMAC1CLIENTTXSTATS> of the instance <SOFT_SYS.I_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" line 2942: Output port <RX_CLIENT_CLK_ENABLE_1> of the instance <SOFT_SYS.I_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" line 2942: Output port <EMAC1CLIENTRXDVLD> of the instance <SOFT_SYS.I_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" line 2942: Output port <EMAC1CLIENTRXGOODFRAME> of the instance <SOFT_SYS.I_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" line 2942: Output port <EMAC1CLIENTRXBADFRAME> of the instance <SOFT_SYS.I_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" line 2942: Output port <TX_CLIENT_CLK_ENABLE_1> of the instance <SOFT_SYS.I_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" line 2942: Output port <EMAC1CLIENTTXACK> of the instance <SOFT_SYS.I_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" line 2942: Output port <EMAC1CLIENTTXCOLLISION> of the instance <SOFT_SYS.I_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" line 2942: Output port <EMAC1CLIENTTXRETRANSMIT> of the instance <SOFT_SYS.I_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" line 3097: Output port <Bus2IP_BE> of the instance <I_IPIF_BLK> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" line 3097: Output port <Bus2IP_Reset> of the instance <I_IPIF_BLK> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <rxClClkMcastAddr1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <llink1ClkTxAddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <llink1ClkRxVlanAddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <eMAC0CLIENTRXSTATS> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <eMAC1CLIENTRXSTATS> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rxClClkMcastEn1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Llink1ClkTxVlanBramEnA> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Llink1ClkRxVlanBramEnA> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <eMAC0CLIENTRXFRAMEDROP> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <eMAC0CLIENTRXSTATSBYTEVLD> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <clientTxStat_0_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <clientTxStatsByteVld_0_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <eMAC1CLIENTRXSTATSBYTEVLD> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <clientTxStat_1_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <clientTxStatsByteVld_1_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <sPLB_Rst_d2>.
    Found 1-bit register for signal <sPLB_Rst_d3>.
    Found 1-bit register for signal <sPLB_Rst_d4>.
    Found 1-bit register for signal <sPLB_Rst_d5>.
    Found 1-bit register for signal <sPLB_Rst_d6>.
    Found 1-bit register for signal <sPLB_Rst_d7>.
    Found 1-bit register for signal <sPLB_Rst_d8>.
    Found 1-bit register for signal <sPLB_Rst_d9>.
    Found 1-bit register for signal <sPLB_Rst_d10>.
    Found 1-bit register for signal <sPLB_Rst_d11>.
    Found 1-bit register for signal <llinkTemac0_RST_d1>.
    Found 1-bit register for signal <llinkTemac0_RST_d2>.
    Found 1-bit register for signal <llinkTemac0_RST_d3>.
    Found 1-bit register for signal <llinkTemac0_RST_d4>.
    Found 1-bit register for signal <plbTemacRstDetected0>.
    Found 1-bit register for signal <plbRstLL0Domain>.
    Found 1-bit register for signal <lL0TemacRstDetected>.
    Found 1-bit register for signal <lL0RstPlbDomain>.
    Found 1-bit register for signal <llinkTemac0_SOP_n_i>.
    Found 1-bit register for signal <llinkTemac0_EOP_n_i>.
    Found 1-bit register for signal <llinkTemac0_SOF_n_i>.
    Found 1-bit register for signal <llinkTemac0_EOF_n_i>.
    Found 4-bit register for signal <llinkTemac0_REM_i>.
    Found 32-bit register for signal <llinkTemac0_Data_i>.
    Found 1-bit register for signal <llinkTemac0_SRC_RDY_n_i>.
    Found 1-bit register for signal <sPLB_Rst_d1>.
    Summary:
	inferred  60 D-type flip-flop(s).
Unit <xps_ll_temac> synthesized.

Synthesizing Unit <registers>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd".
        C_FAMILY = "spartan6"
        C_TEMAC1_ENABLED = 0
        C_TEMAC0_TXVLAN_TRAN = 0
        C_TEMAC0_TXVLAN_TAG = 0
        C_TEMAC0_TXVLAN_STRP = 0
        C_TEMAC0_STATS = 0
        C_TEMAC1_TXVLAN_TRAN = 0
        C_TEMAC1_TXVLAN_TAG = 0
        C_TEMAC1_TXVLAN_STRP = 0
        C_TEMAC1_STATS = 0
        C_TEMAC0_RXVLAN_TRAN = 0
        C_TEMAC0_RXVLAN_TAG = 0
        C_TEMAC0_RXVLAN_STRP = 0
        C_TEMAC0_MCAST_EXTEND = 0
        C_TEMAC1_RXVLAN_TRAN = 0
        C_TEMAC1_RXVLAN_TAG = 0
        C_TEMAC1_RXVLAN_STRP = 0
        C_TEMAC1_MCAST_EXTEND = 0
        C_TEMAC0_TXVLAN_WIDTH = 0
        C_TEMAC0_RXVLAN_WIDTH = 0
        C_TEMAC1_TXVLAN_WIDTH = 0
        C_TEMAC1_RXVLAN_WIDTH = 0
WARNING:Xst:647 - Input <Bus2IP_Addr<0:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Addr<30:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_CS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_RdCE<16:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_RdCE<37:41>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_WrCE<16:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_WrCE<37:41>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Intrpts1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RxClClkMcastAddr0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RxClClkMcastAddr1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Llink0ClkTxAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Llink1ClkTxAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Llink0ClkRxVlanAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Llink1ClkRxVlanAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RxClClk0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RxClClkMcastEn0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RxClClk1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RxClClkMcastEn1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Llink0_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Llink1_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Llink0ClkTxVlanBramEnA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Llink1ClkTxVlanBramEnA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Llink0ClkRxVlanBramEnA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Llink1ClkRxVlanBramEnA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" line 805: Output port <TPReq> of the instance <TTAG0_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" line 817: Output port <TPReq> of the instance <RTAG0_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" line 829: Output port <TPReq> of the instance <UAWL0_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" line 841: Output port <TPReq> of the instance <UAWU0_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" line 853: Output port <TPReq> of the instance <TPID00_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" line 865: Output port <TPReq> of the instance <TPID01_I> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <DCR_Read>.
    Found 1-bit register for signal <DCR_Write>.
    Found 10-bit register for signal <DCR_ABus>.
    Found 32-bit register for signal <DCRTemac_DBus>.
    Found 1-bit register for signal <rdAckBlocker>.
    Found 1-bit register for signal <wrAckBlocker>.
    Found 1-bit register for signal <softRead0_d1>.
    Found 1-bit register for signal <softWrite0_d1>.
    Found 1-bit register for signal <iP2Bus_WrAck_i>.
    Found 1-bit register for signal <iP2Bus_RdAck_i>.
    Summary:
	inferred  50 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <registers> synthesized.

Synthesizing Unit <reg_cr>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/reg_cr.vhd".
    Found 1-bit register for signal <reset_1_i>.
    Found 5-bit register for signal <resetCnt_1>.
    Found 1-bit register for signal <intPlbClkStatRstDetected2Tx>.
    Found 1-bit register for signal <statRstTxClClkDomain>.
    Found 1-bit register for signal <intPlbClkStatRstDetected2Rx>.
    Found 1-bit register for signal <statRstRxClClkDomain>.
    Found 1-bit register for signal <intPlbClkStatRstDetected2Host>.
    Found 1-bit register for signal <statRstHostClkDomain>.
    Found 1-bit register for signal <intPlbClkStatRstDetected2Ref>.
    Found 1-bit register for signal <statRstRefClkDomain>.
    Found 1-bit register for signal <reset_2_i>.
    Found 14-bit register for signal <reg_data>.
    Found 5-bit adder for signal <resetCnt_1[0]_GND_15_o_add_4_OUT> created at line 212.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
Unit <reg_cr> synthesized.

Synthesizing Unit <reg_tp>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/reg_tp.vhd".
    Found 1-bit register for signal <TPReq>.
    Found 1-bit register for signal <wrCE_d>.
    Found 16-bit register for signal <reg_data>.
    Summary:
	inferred  18 D-type flip-flop(s).
Unit <reg_tp> synthesized.

Synthesizing Unit <reg_ifgp>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/reg_ifgp.vhd".
    Found 8-bit register for signal <reg_data>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <reg_ifgp> synthesized.

Synthesizing Unit <reg_is>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/reg_is.vhd".
    Found 8-bit register for signal <reg_data>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <reg_is> synthesized.

Synthesizing Unit <reg_ip>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/reg_ip.vhd".
    Found 1-bit register for signal <Intrpt>.
    Found 8-bit register for signal <reg_data>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <reg_ip> synthesized.

Synthesizing Unit <reg_ie>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/reg_ie.vhd".
    Found 8-bit register for signal <reg_data>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <reg_ie> synthesized.

Synthesizing Unit <reg_32b>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/reg_32b.vhd".
    Found 1-bit register for signal <TPReq>.
    Found 1-bit register for signal <wrCE_d>.
    Found 32-bit register for signal <reg_data>.
    Summary:
	inferred  34 D-type flip-flop(s).
Unit <reg_32b> synthesized.

Synthesizing Unit <reg_16bl>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/reg_16bl.vhd".
    Found 1-bit register for signal <TPReq>.
    Found 1-bit register for signal <wrCE_d>.
    Found 16-bit register for signal <reg_data>.
    Summary:
	inferred  18 D-type flip-flop(s).
Unit <reg_16bl> synthesized.

Synthesizing Unit <tx_llink_top>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_llink_top.vhd".
        C_FAMILY = "spartan6"
        C_RESET_ACTIVE = '1'
        C_TEMAC_TXCSUM = 0
        C_CLIENT_DWIDTH = 8
        C_TEMAC_TXFIFO = 4096
        C_TEMAC_TYPE = 2
        C_TEMAC_TXVLAN_TRAN = 0
        C_TEMAC_TXVLAN_TAG = 0
        C_TEMAC_TXVLAN_STRP = 0
        C_TEMAC_STATS = 0
    Set property "KEEP = TRUE" for signal <Tx_Cl_Clk>.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_llink_top.vhd" line 349: Output port <Data_count> of the instance <I_TX_CSUM_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_llink_top.vhd" line 349: Output port <Almost_full> of the instance <I_TX_CSUM_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_llink_top.vhd" line 349: Output port <Wr_ack> of the instance <I_TX_CSUM_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_llink_top.vhd" line 349: Output port <Rd_err> of the instance <I_TX_CSUM_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_llink_top.vhd" line 349: Output port <Wr_err> of the instance <I_TX_CSUM_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_llink_top.vhd" line 387: Output port <Almost_full> of the instance <I_TX_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_llink_top.vhd" line 387: Output port <Rd_ack> of the instance <I_TX_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_llink_top.vhd" line 387: Output port <Wr_ack> of the instance <I_TX_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_llink_top.vhd" line 387: Output port <Rd_err> of the instance <I_TX_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_llink_top.vhd" line 387: Output port <Wr_err> of the instance <I_TX_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <csfifo2ll_full_reg>.
    Found 1-bit register for signal <lL2CSFIFO_wren_dly1>.
    Found 1-bit register for signal <csum_ready>.
    Found 1-bit register for signal <txFIFO2IP_aFull>.
    Found 11-bit comparator greater for signal <GND_24_o_sig_data_count[10]_LessThan_2_o> created at line 432
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <tx_llink_top> synthesized.

Synthesizing Unit <tx_ll_if>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_ll_if.vhd".
        C_FAMILY = "spartan6"
        C_TEMAC_TXCSUM = 0
        C_FIFO_DEPTH_LOG2X = 13
        C_TEMAC_TXVLAN_TRAN = 0
        C_TEMAC_TXVLAN_TAG = 0
        C_TEMAC_TXVLAN_STRP = 0
WARNING:Xst:647 - Input <TtagRegData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Tpid0RegData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Tpid1RegData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LlinkClkRdData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LlinkClkTxVStrpMode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LlinkClkTxVTagMode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CSFIFO2LL_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <txFIFO2IP_aFull> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Csum_Ready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LlinkClkNewFncEnbl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <GEN_WIRES_FOR_CSUM.LLTemac_SOP_dly_n_csum>.
    Found 1-bit register for signal <GEN_WIRES_FOR_CSUM.LLTemac_EOF_dly_n_csum>.
    Found 1-bit register for signal <GEN_WIRES_FOR_CSUM.LLTemac_EOP_dly_n_csum>.
    Found 1-bit register for signal <GEN_WIRES_FOR_CSUM.LLTemac_SRC_RDY_dly_n_csum>.
    Found 4-bit register for signal <GEN_WIRES_FOR_CSUM.LLTemac_REM_dly_csum>.
    Found 1-bit register for signal <GEN_WIRES_FOR_CSUM.LLTemac_DST_RDY_dly_n_csum>.
    Found 1-bit register for signal <ll_temac_hdr>.
    Found 32-bit register for signal <GEN_WIRES_FOR_CSUM.LLTemac_Data_dly_csum>.
    Found 16x2-bit Read Only RAM for signal <LLTemac_REM_dly[0]_GND_25_o_wide_mux_41_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <tx_ll_if> synthesized.

Synthesizing Unit <sync_fifo_fg_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd".
        C_FAMILY = "spartan6"
        C_DCOUNT_WIDTH = 7
        C_ENABLE_RLOCS = 0
        C_HAS_DCOUNT = 0
        C_HAS_RD_ACK = 1
        C_HAS_RD_ERR = 0
        C_HAS_WR_ACK = 0
        C_HAS_WR_ERR = 0
        C_HAS_ALMOST_FULL = 0
        C_MEMORY_TYPE = 1
        C_PORTS_DIFFER = 0
        C_RD_ACK_LOW = 0
        C_USE_EMBEDDED_REG = 0
        C_READ_DATA_WIDTH = 36
        C_READ_DEPTH = 64
        C_RD_ERR_LOW = 0
        C_WR_ACK_LOW = 0
        C_WR_ERR_LOW = 0
        C_PRELOAD_REGS = 0
        C_PRELOAD_LATENCY = 1
        C_WRITE_DATA_WIDTH = 36
        C_WRITE_DEPTH = 64
    Set property "GENERATOR_DEFAULT = generatecore com.xilinx.ip.fifo_generator_v9_3.fifo_generator_v9_3 -a map_qvirtex_to=virtex map_qrvirtex_to=virtex map_virtexe_to=virtex map_qvirtex2_to=virtex2 map_qrvirtex2_to=virtex2 map_spartan2_to=virtex map_spartan2e_to=virtex map_virtex5_to=virtex4 map_spartan3a_to=spartan3e spartan3an_to=spartan3e spartan3adsp_to=spartan3e " for instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM>.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_BID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_BRESP> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_BUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWADDR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWLEN> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWSIZE> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWBURST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWLOCK> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWCACHE> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWPROT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWQOS> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWREGION> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WDATA> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WSTRB> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RDATA> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RRESP> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARADDR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARLEN> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARSIZE> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARBURST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARLOCK> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARCACHE> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARPROT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARQOS> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARREGION> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TDATA> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TSTRB> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TKEEP> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TDEST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <ALMOST_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_AWREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_WREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_BVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WLAST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_BREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_ARREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RLAST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_RREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXIS_TREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TLAST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <sync_fifo_fg_1> synthesized.

Synthesizing Unit <sync_fifo_fg_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd".
        C_FAMILY = "spartan6"
        C_DCOUNT_WIDTH = 11
        C_ENABLE_RLOCS = 0
        C_HAS_DCOUNT = 1
        C_HAS_RD_ACK = 0
        C_HAS_RD_ERR = 0
        C_HAS_WR_ACK = 0
        C_HAS_WR_ERR = 0
        C_HAS_ALMOST_FULL = 0
        C_MEMORY_TYPE = 1
        C_PORTS_DIFFER = 0
        C_RD_ACK_LOW = 0
        C_USE_EMBEDDED_REG = 0
        C_READ_DATA_WIDTH = 36
        C_READ_DEPTH = 1024
        C_RD_ERR_LOW = 0
        C_WR_ACK_LOW = 0
        C_WR_ERR_LOW = 0
        C_PRELOAD_REGS = 0
        C_PRELOAD_LATENCY = 1
        C_WRITE_DATA_WIDTH = 36
        C_WRITE_DEPTH = 1024
    Set property "GENERATOR_DEFAULT = generatecore com.xilinx.ip.fifo_generator_v9_3.fifo_generator_v9_3 -a map_qvirtex_to=virtex map_qrvirtex_to=virtex map_virtexe_to=virtex map_qvirtex2_to=virtex2 map_qrvirtex2_to=virtex2 map_spartan2_to=virtex map_spartan2e_to=virtex map_virtex5_to=virtex4 map_spartan3a_to=spartan3e spartan3an_to=spartan3e spartan3adsp_to=spartan3e " for instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM>.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_BID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_BRESP> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_BUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWADDR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWLEN> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWSIZE> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWBURST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWLOCK> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWCACHE> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWPROT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWQOS> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWREGION> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WDATA> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WSTRB> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RDATA> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RRESP> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARADDR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARLEN> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARSIZE> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARBURST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARLOCK> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARCACHE> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARPROT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARQOS> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARREGION> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TDATA> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TSTRB> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TKEEP> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TDEST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <ALMOST_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_AWREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_WREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_BVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WLAST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_BREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_ARREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RLAST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_RREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXIS_TREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TLAST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <sync_fifo_fg_2> synthesized.

Synthesizing Unit <tx_temac_if>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_temac_if.vhd".
        C_FAMILY = "spartan6"
        C_RESET_ACTIVE = '1'
        C_CLIENT_DWIDTH = 8
        C_TEMAC_TYPE = 2
WARNING:Xst:647 - Input <CSFIFO2IP_Data<33:35>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TXFIFO2IP_RdAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_temac_if.vhd" line 474: Output port <Client2TxCollision> of the instance <I_TX_CL_IF> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_temac_if.vhd" line 474: Output port <Client2TxRetransmit> of the instance <I_TX_CL_IF> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <tx_cmplt_d2>.
    Found 1-bit register for signal <tx_cmplt_d3>.
    Found 1-bit register for signal <tx_cmplt_d4>.
    Found 1-bit register for signal <tx_cmplt_d5>.
    Found 1-bit register for signal <sig_tx_rdy>.
    Found 1-bit register for signal <ClientEmacTxdVld_samp>.
    Found 1-bit register for signal <ClientEmacTxdVld_d1>.
    Found 1-bit register for signal <ClientEmacTxdVld_done>.
    Found 1-bit register for signal <Tx_cmplt>.
    Found 1-bit register for signal <sop_i>.
    Found 1-bit register for signal <eop_i>.
    Found 1-bit register for signal <tx_pckt_valid>.
    Found 1-bit register for signal <tx_cmplt_d1>.
    Summary:
	inferred  13 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <tx_temac_if> synthesized.

Synthesizing Unit <tx_temac_if_sm>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_temac_if_sm.vhd".
        C_RESET_ACTIVE = '1'
        C_CLIENT_DWIDTH = 8
WARNING:Xst:647 - Input <Bytes_Valid<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <tx_sm_ps>.
    Found 1-bit register for signal <eop_i>.
    Found finite state machine <FSM_0> for signal <tx_sm_ps>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 16                                             |
    | Inputs             | 7                                              |
    | Outputs            | 5                                              |
    | Clock              | LLTemac_Clk (rising_edge)                      |
    | Reset              | LLTemac_Rst (positive)                         |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <tx_temac_if_sm> synthesized.

Synthesizing Unit <tx_csum_mux>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_csum_mux.vhd".
        C_BUS_DWIDTH = 32
WARNING:Xst:647 - Input <Csum_insert<15:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <sig_tx_eop>.
    Found 1-bit register for signal <sig_csum_en>.
    Found 32-bit register for signal <byte_cnt_data_d1>.
    Found 32-bit register for signal <offset>.
    Found 1-bit register for signal <sop>.
    Found 32-bit register for signal <byte_cnt_data>.
    Found 32-bit adder for signal <byte_cnt_data[31]_GND_1160_o_add_2_OUT> created at line 213.
    Found 32-bit comparator greater for signal <byte_cnt_data_d1[31]_offset[31]_LessThan_7_o> created at line 218
    Found 32-bit comparator lessequal for signal <n0024> created at line 227
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  99 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <tx_csum_mux> synthesized.

Synthesizing Unit <tx_data_mux>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_data_mux.vhd".
        C_RESET_ACTIVE = '1'
        C_BUS_DWIDTH = 32
        C_CLIENT_DWIDTH = 8
        C_TX_MUX_REG = '0'
WARNING:Xst:647 - Input <LLTemac_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LLTemac_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   3 Multiplexer(s).
Unit <tx_data_mux> synthesized.

Synthesizing Unit <tx_cl_if>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_cl_if.vhd".
        C_FAMILY = "spartan6"
        C_RESET_ACTIVE = '1'
        C_CLIENT_DWIDTH = 8
        C_TEMAC_TYPE = 2
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_cl_if.vhd" line 263: Output port <Rd_count> of the instance <I_TX_CLIENT_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_cl_if.vhd" line 263: Output port <Full> of the instance <I_TX_CLIENT_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_cl_if.vhd" line 263: Output port <Almost_full> of the instance <I_TX_CLIENT_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_cl_if.vhd" line 263: Output port <Almost_empty> of the instance <I_TX_CLIENT_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_cl_if.vhd" line 263: Output port <Rd_ack> of the instance <I_TX_CLIENT_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_cl_if.vhd" line 263: Output port <Rd_err> of the instance <I_TX_CLIENT_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_cl_if.vhd" line 263: Output port <Wr_ack> of the instance <I_TX_CLIENT_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_cl_if.vhd" line 263: Output port <Wr_err> of the instance <I_TX_CLIENT_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <fifo_empty_reg>.
    Found 1-bit register for signal <cl_fifo_rd_reg1>.
    Found 1-bit register for signal <cl_fifo_rd_dly>.
    Found 1-bit register for signal <emacClientTxCE_reg>.
    Found 2-bit register for signal <cl_cs>.
    Found 1-bit register for signal <mux_sel>.
    Found 1-bit register for signal <tx_in_progress>.
    Found 1-bit register for signal <emacClientTxAck_cmplt>.
    Found 1-bit register for signal <tx2ClientPauseReq_d>.
    Found 1-bit register for signal <clientEmacPauseReq_i>.
    Found 1-bit register for signal <emacClientTxColl_d>.
    Found 1-bit register for signal <client2TxColl_i>.
    Found 1-bit register for signal <emacClientTxRetran_d>.
    Found 1-bit register for signal <client2TxRetran_i>.
    Found 1-bit register for signal <tx2ClientUnd_d>.
    Found 1-bit register for signal <clientEmacTxUnd_i>.
    Found 1-bit register for signal <llTemacRstDetected>.
    Found 1-bit register for signal <rstTxDomain>.
    Found 1-bit register for signal <start_cl_sm>.
    Found finite state machine <FSM_1> for signal <cl_cs>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 13                                             |
    | Inputs             | 6                                              |
    | Outputs            | 2                                              |
    | Clock              | Tx_Cl_Clk (rising_edge)                        |
    | Reset              | rstTxDomain (positive)                         |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 4-to-1 multiplexer for signal <cl_fifo_rd> created at line 436.
    Found 1-bit 3-to-1 multiplexer for signal <clr_mux_sel> created at line 436.
    Found 1-bit 3-to-1 multiplexer for signal <clr_emacClientTxAck_cmplt> created at line 436.
    Summary:
	inferred  18 D-type flip-flop(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <tx_cl_if> synthesized.

Synthesizing Unit <async_fifo_fg>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd".
        C_ALLOW_2N_DEPTH = 0
        C_FAMILY = "spartan6"
        C_DATA_WIDTH = 18
        C_ENABLE_RLOCS = 0
        C_FIFO_DEPTH = 15
        C_HAS_ALMOST_EMPTY = 0
        C_HAS_ALMOST_FULL = 0
        C_HAS_RD_ACK = 0
        C_HAS_RD_COUNT = 0
        C_HAS_RD_ERR = 0
        C_HAS_WR_ACK = 0
        C_HAS_WR_COUNT = 1
        C_HAS_WR_ERR = 0
        C_RD_ACK_LOW = 0
        C_RD_COUNT_WIDTH = 2
        C_RD_ERR_LOW = 0
        C_USE_EMBEDDED_REG = 0
        C_PRELOAD_REGS = 0
        C_PRELOAD_LATENCY = 1
        C_USE_BLOCKMEM = 1
        C_WR_ACK_LOW = 0
        C_WR_COUNT_WIDTH = 4
        C_WR_ERR_LOW = 0
    Set property "GENERATOR_DEFAULT = generatecore com.xilinx.ip.fifo_generator_v9_3.fifo_generator_v9_3 -a map_qvirtex_to=virtex map_qrvirtex_to=virtex map_virtexe_to=virtex map_qvirtex2_to=virtex2 map_qrvirtex2_to=virtex2 map_spartan2_to=virtex map_spartan2e_to=virtex map_virtex5_to=virtex4 map_spartan3a_to=spartan3e spartan3an_to=spartan3e spartan3adsp_to=spartan3e " for instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM>.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <DATA_COUNT> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <S_AXI_BID> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <S_AXI_BRESP> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <S_AXI_BUSER> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_AWID> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_AWADDR> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_AWLEN> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_AWSIZE> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_AWBURST> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_AWLOCK> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_AWCACHE> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_AWPROT> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_AWQOS> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_AWREGION> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_AWUSER> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_WID> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_WDATA> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_WSTRB> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_WUSER> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <S_AXI_RID> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <S_AXI_RDATA> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <S_AXI_RRESP> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <S_AXI_RUSER> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_ARID> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_ARADDR> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_ARLEN> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_ARSIZE> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_ARBURST> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_ARLOCK> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_ARCACHE> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_ARPROT> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_ARQOS> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_ARREGION> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_ARUSER> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXIS_TDATA> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXIS_TSTRB> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXIS_TKEEP> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXIS_TID> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXIS_TDEST> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXIS_TUSER> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_AW_DATA_COUNT> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_AW_WR_DATA_COUNT> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_AW_RD_DATA_COUNT> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_W_DATA_COUNT> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_W_WR_DATA_COUNT> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_W_RD_DATA_COUNT> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_B_DATA_COUNT> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_B_WR_DATA_COUNT> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_B_RD_DATA_COUNT> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_AR_DATA_COUNT> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_AR_WR_DATA_COUNT> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_AR_RD_DATA_COUNT> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_R_DATA_COUNT> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_R_WR_DATA_COUNT> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_R_RD_DATA_COUNT> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXIS_DATA_COUNT> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXIS_WR_DATA_COUNT> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXIS_RD_DATA_COUNT> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <PROG_FULL> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <PROG_EMPTY> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <SBITERR> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <DBITERR> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <S_AXI_AWREADY> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <S_AXI_WREADY> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <S_AXI_BVALID> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_AWVALID> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_WLAST> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_WVALID> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_BREADY> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <S_AXI_ARREADY> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <S_AXI_RLAST> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <S_AXI_RVALID> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_ARVALID> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_RREADY> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <S_AXIS_TREADY> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXIS_TVALID> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXIS_TLAST> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_AW_SBITERR> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_AW_DBITERR> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_AW_OVERFLOW> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_AW_UNDERFLOW> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_AW_PROG_FULL> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_AW_PROG_EMPTY> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_W_SBITERR> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_W_DBITERR> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_W_OVERFLOW> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_W_UNDERFLOW> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_W_PROG_FULL> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_W_PROG_EMPTY> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_B_SBITERR> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_B_DBITERR> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_B_OVERFLOW> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_B_UNDERFLOW> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_B_PROG_FULL> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_B_PROG_EMPTY> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_AR_SBITERR> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_AR_DBITERR> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_AR_OVERFLOW> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_AR_UNDERFLOW> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_AR_PROG_FULL> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_AR_PROG_EMPTY> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_R_SBITERR> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_R_DBITERR> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_R_OVERFLOW> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_R_UNDERFLOW> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_R_PROG_FULL> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_R_PROG_EMPTY> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXIS_SBITERR> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXIS_DBITERR> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXIS_OVERFLOW> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXIS_UNDERFLOW> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXIS_PROG_FULL> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXIS_PROG_EMPTY> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <async_fifo_fg> synthesized.

Synthesizing Unit <rx_top>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/rx_top.vhd".
        C_FAMILY = "spartan6"
        C_TEMAC_TYPE = 2
        C_TEMAC_RXCSUM = 0
        C_TEMAC_RXFIFO = 4096
        C_TEMAC_RXVLAN_TRAN = 0
        C_TEMAC_RXVLAN_TAG = 0
        C_TEMAC_RXVLAN_STRP = 0
        C_TEMAC_MCAST_EXTEND = 0
        C_TEMAC_STATS = 0
        C_TEMAC_RXVLAN_WIDTH = 0
WARNING:Xst:647 - Input <LlinkClkRxVStrpMode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LlinkClkRxVTagMode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/rx_top.vhd" line 435: Output port <RxLLinkRdMemPtrErr> of the instance <NO_INCLUDE_RX_VLAN.I_RX_LL_IF> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <rstRxDomain>.
    Found 1-bit register for signal <rxClClkRxCmplt_d1>.
    Found 1-bit register for signal <rxClClkRxCmplt_d2>.
    Found 1-bit register for signal <rxClClkRxCmplt_d3>.
    Found 1-bit register for signal <rxClClkRxCmplt_d4>.
    Found 1-bit register for signal <rxClClkRxCmplt_d5>.
    Found 1-bit register for signal <rxClClkRxPcktRej_d1>.
    Found 1-bit register for signal <rxClClkRxPcktRej_d2>.
    Found 1-bit register for signal <rxClClkRxPcktRej_d3>.
    Found 1-bit register for signal <rxClClkRxPcktRej_d4>.
    Found 1-bit register for signal <rxClClkRxPcktRej_d5>.
    Found 1-bit register for signal <rxClClkPcktOvrRun_d1>.
    Found 1-bit register for signal <rxClClkPcktOvrRun_d2>.
    Found 1-bit register for signal <rxClClkPcktOvrRun_d3>.
    Found 1-bit register for signal <rxClClkPcktOvrRun_d4>.
    Found 1-bit register for signal <rxClClkPcktOvrRun_d5>.
    Found 1-bit register for signal <rxClClkRxCmplt_d6>.
    Found 1-bit register for signal <rxClClkRxPcktRej_d6>.
    Found 1-bit register for signal <rxClClkPcktOvrRun_d6>.
    Found 1-bit register for signal <rxLlClkRxCmplt_d1>.
    Found 1-bit register for signal <Rx_cmplt>.
    Found 1-bit register for signal <rxLlClkRxPcktRej_d1>.
    Found 1-bit register for signal <Rx_pckt_rej>.
    Found 1-bit register for signal <rxLlClkPcktOvrRun_d1>.
    Found 1-bit register for signal <Pckt_Ovr_Run>.
    Found 1-bit register for signal <rxLlClkRxCmplt_d2>.
    Found 1-bit register for signal <rxLlClkRxPcktRej_d2>.
    Found 1-bit register for signal <rxLlClkPcktOvrRun_d2>.
    Found 1-bit register for signal <llTemacRstDetected>.
    Summary:
	inferred  29 D-type flip-flop(s).
Unit <rx_top> synthesized.

Synthesizing Unit <rx_cl_if>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/rx_cl_if.vhd".
        C_FAMILY = "spartan6"
        C_TEMAC_TYPE = 2
        C_TEMAC_RXFIFO = 4096
        C_TEMAC_MCAST_EXTEND = 0
        C_MEM_DEPTH = 9
WARNING:Xst:647 - Input <EmacClientRxStats> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SoftEmacClientRxStats<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SoftEmacClientRxStats<26:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <UawLRegData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <UawURegData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RxClClkMcastRdData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EmacClientRxFrameDrop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LlinkClkNewFncEnbl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LlinkClkEMultiFltrEnbl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/rx_cl_if.vhd" line 734: Output port <douta> of the instance <I_RX_MEM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/rx_cl_if.vhd" line 734: Output port <dbiterr> of the instance <I_RX_MEM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/rx_cl_if.vhd" line 734: Output port <sbiterr> of the instance <I_RX_MEM> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <RxClClkMcastAddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <RxClClkMcastEn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 10-bit register for signal <rxClClkLastProcessedGray_d2>.
    Found 10-bit register for signal <rxClClkLastProcessedBinary_d1>.
    Found 16-bit register for signal <rxClClkFrameLengthBytesTrue>.
    Found 8-bit register for signal <emacClientRxd_d1>.
    Found 1-bit register for signal <emacClientRxdVld_d1>.
    Found 8-bit register for signal <emacClientRxd_d2>.
    Found 1-bit register for signal <emacClientRxdVld_d2>.
    Found 1-bit register for signal <rxClClkIPMulticast>.
    Found 1-bit register for signal <rxClClkMulticast>.
    Found 1-bit register for signal <rxClClkBroadcast>.
    Found 10-bit register for signal <rxClClkWrAddrCntr>.
    Found 1-bit register for signal <RxClClkFrameDropInt>.
    Found 1-bit register for signal <RxClClkFrameRejtInt>.
    Found 1-bit register for signal <RxClClkFrameAcptInt>.
    Found 1-bit register for signal <RxClClkMemFullInt>.
    Found 1-bit register for signal <rxClClkRxBadFrame_d1>.
    Found 1-bit register for signal <rxClClkRxBadFrame_d2>.
    Found 1-bit register for signal <rxClClkRxdVld_d1>.
    Found 1-bit register for signal <rxClClkRxGoodFrame_d1>.
    Found 1-bit register for signal <rxClClkRxGoodFrame_d2>.
    Found 1-bit register for signal <rxClClkRxStatsVld_d1>.
    Found 1-bit register for signal <rxClClkStartOfFrame>.
    Found 1-bit register for signal <rxClClkEndOfFrame>.
    Found 1-bit register for signal <rxClClkEndOfStats>.
    Found 1-bit register for signal <rxClClkRegCrBrdCastRej>.
    Found 1-bit register for signal <rxClClkRegCrMulCastRej>.
    Found 1-bit register for signal <rxClClkRegCrBrdCastRej_d1>.
    Found 1-bit register for signal <rxClClkRegCrMulCastRej_d1>.
    Found 36-bit register for signal <rxClClkRxDataPacked>.
    Found 2-bit register for signal <rxClClkRxDataPackState>.
    Found 1-bit register for signal <rxClClkWriteRxDataPacked>.
    Found 10-bit register for signal <rxClClkLastProcessedSubOne>.
    Found 10-bit register for signal <rxClClkLastProcessedSubTwo>.
    Found 1-bit register for signal <rxClClkMemFullBeforeStart>.
    Found 1-bit register for signal <rxClClkMemFullBeforeStart_d1>.
    Found 1-bit register for signal <rxClClkMemFullDuringWr>.
    Found 3-bit register for signal <rxClWrSm_Cs>.
    Found 10-bit register for signal <rxClClkNextAvailable_d>.
    Found 10-bit register for signal <rxClClkLastProcessedGray_d1>.
    Found finite state machine <FSM_2> for signal <rxClWrSm_Cs>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 24                                             |
    | Inputs             | 8                                              |
    | Outputs            | 9                                              |
    | Clock              | Rx_Cl_Clk (rising_edge)                        |
    | Reset              | RxClClk_Rst (positive)                         |
    | Reset type         | synchronous                                    |
    | Reset State        | pwr_up_init_last_proc                          |
    | Power Up State     | pwr_up_init_last_proc                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <rxClClkFrameLengthBytesTrue[15]_GND_1691_o_add_11_OUT> created at line 402.
    Found 10-bit adder for signal <rxClClkWrAddrCntr[9]_GND_1691_o_add_47_OUT> created at line 604.
    Found 2-bit adder for signal <rxClClkRxDataPackState[1]_GND_1691_o_add_56_OUT> created at line 699.
    Found 10-bit subtractor for signal <GND_1691_o_GND_1691_o_sub_86_OUT<9:0>> created at line 875.
    Found 10-bit subtractor for signal <GND_1691_o_GND_1691_o_sub_87_OUT<9:0>> created at line 876.
    Found 36-bit 4-to-1 multiplexer for signal <rxClClkRxDataPacked[35]_rxClClkRxDataPacked[35]_mux_65_OUT> created at line 702.
    Found 10-bit comparator equal for signal <rxClClkNextAvailable[9]_rxClClkLastProcessedSubTwo[9]_equal_105_o> created at line 897
    Found 10-bit comparator equal for signal <rxClClkNextAvailable[9]_rxClClkLastProcessedSubOne[9]_equal_106_o> created at line 897
    Found 10-bit comparator equal for signal <rxClClkWrAddrCntr[9]_rxClClkLastProcessedSubTwo[9]_equal_109_o> created at line 919
    Found 10-bit comparator equal for signal <rxClClkWrAddrCntr[9]_rxClClkLastProcessedSubOne[9]_equal_110_o> created at line 919
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 166 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  51 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <rx_cl_if> synthesized.

Synthesizing Unit <blk_mem_gen_wrapper>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd".
        c_family = "spartan6"
        c_xdevicefamily = "spartan6"
        c_mem_type = 2
        c_algorithm = 1
        c_prim_type = 1
        c_byte_size = 9
        c_sim_collision_check = "NONE"
        c_common_clk = 0
        c_disable_warn_bhv_coll = 0
        c_disable_warn_bhv_range = 0
        c_load_init_file = 0
        c_init_file_name = "no_coe_file_loaded"
        c_use_default_data = 0
        c_default_data = "0"
        c_has_mem_output_regs_a = 0
        c_has_mux_output_regs_a = 0
        c_write_width_a = 36
        c_read_width_a = 36
        c_write_depth_a = 1024
        c_read_depth_a = 1024
        c_addra_width = 10
        c_write_mode_a = "NO_CHANGE"
        c_has_ena = 1
        c_has_regcea = 0
        c_has_ssra = 0
        c_sinita_val = "0"
        c_use_byte_wea = 0
        c_wea_width = 1
        c_has_mem_output_regs_b = 0
        c_has_mux_output_regs_b = 0
        c_write_width_b = 36
        c_read_width_b = 36
        c_write_depth_b = 1024
        c_read_depth_b = 1024
        c_addrb_width = 10
        c_write_mode_b = "NO_CHANGE"
        c_has_enb = 0
        c_has_regceb = 0
        c_has_ssrb = 0
        c_sinitb_val = "0"
        c_use_byte_web = 0
        c_web_width = 1
        c_mux_pipeline_stages = 0
        c_use_ecc = 0
        c_use_ramb16bwer_rst_bhv = 0
    Set property "GENERATOR_DEFAULT = generatecore com.xilinx.ip.blk_mem_gen_v7_3.blk_mem_gen_v7_3 -a map_qvirtex_to=virtex map_qrvirtex_to=virtex map_virtexe_to=virtex map_qvirtex2_to=virtex2 map_qrvirtex2_to=virtex2 map_spartan2_to=virtex map_spartan2e_to=virtex map_virtex5_to=virtex4 map_spartan3a_to=spartan3e spartan3an_to=spartan3e spartan3adsp_to=spartan3e " for instance <V6_S6_AND_LATER.I_TRUE_DUAL_PORT_BLK_MEM_GEN>.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" line 561: Output port <RDADDRECC> of the instance <V6_S6_AND_LATER.I_TRUE_DUAL_PORT_BLK_MEM_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" line 561: Output port <S_AXI_BID> of the instance <V6_S6_AND_LATER.I_TRUE_DUAL_PORT_BLK_MEM_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" line 561: Output port <S_AXI_BRESP> of the instance <V6_S6_AND_LATER.I_TRUE_DUAL_PORT_BLK_MEM_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" line 561: Output port <S_AXI_RID> of the instance <V6_S6_AND_LATER.I_TRUE_DUAL_PORT_BLK_MEM_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" line 561: Output port <S_AXI_RDATA> of the instance <V6_S6_AND_LATER.I_TRUE_DUAL_PORT_BLK_MEM_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" line 561: Output port <S_AXI_RRESP> of the instance <V6_S6_AND_LATER.I_TRUE_DUAL_PORT_BLK_MEM_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" line 561: Output port <S_AXI_RDADDRECC> of the instance <V6_S6_AND_LATER.I_TRUE_DUAL_PORT_BLK_MEM_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" line 561: Output port <S_AXI_AWREADY> of the instance <V6_S6_AND_LATER.I_TRUE_DUAL_PORT_BLK_MEM_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" line 561: Output port <S_AXI_WREADY> of the instance <V6_S6_AND_LATER.I_TRUE_DUAL_PORT_BLK_MEM_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" line 561: Output port <S_AXI_BVALID> of the instance <V6_S6_AND_LATER.I_TRUE_DUAL_PORT_BLK_MEM_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" line 561: Output port <S_AXI_ARREADY> of the instance <V6_S6_AND_LATER.I_TRUE_DUAL_PORT_BLK_MEM_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" line 561: Output port <S_AXI_RLAST> of the instance <V6_S6_AND_LATER.I_TRUE_DUAL_PORT_BLK_MEM_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" line 561: Output port <S_AXI_RVALID> of the instance <V6_S6_AND_LATER.I_TRUE_DUAL_PORT_BLK_MEM_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" line 561: Output port <S_AXI_SBITERR> of the instance <V6_S6_AND_LATER.I_TRUE_DUAL_PORT_BLK_MEM_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" line 561: Output port <S_AXI_DBITERR> of the instance <V6_S6_AND_LATER.I_TRUE_DUAL_PORT_BLK_MEM_GEN> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <blk_mem_gen_wrapper> synthesized.

Synthesizing Unit <rx_ll_if>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/rx_ll_if.vhd".
        C_FAMILY = "spartan6"
        C_TEMAC_TYPE = 2
        C_TEMAC_RXCSUM = 0
        C_TEMAC_RXFIFO = 4096
        C_TEMAC_RXVLAN_TRAN = 0
        C_TEMAC_RXVLAN_TAG = 0
        C_TEMAC_RXVLAN_STRP = 0
        C_MEM_DEPTH = 9
    Set property "GENERATOR_DEFAULT = generatecore com.xilinx.ip.fifo_generator_v6_1.fifo_generator_v6_1 -a map_qvirtex_to=virtex map_qrvirtex_to=virtex map_virtexe_to=virtex map_qvirtex2_to=virtex2 map_qrvirtex2_to=virtex2 map_spartan2_to=virtex map_spartan2e_to=virtex map_virtex5_to=virtex4 map_spartan3a_to=spartan3e spartan3an_to=spartan3e spartan3adsp_to=spartan3e " for instance <YES_V6_OR_S6.ELASTIC_FIFO>.
WARNING:Xst:647 - Input <RtagRegData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Tpid0RegData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Tpid1RegData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LlinkClkVlanRdData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LlinkClkNewFncEnbl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/rx_ll_if.vhd" line 884: Output port <RD_DATA_COUNT> of the instance <YES_V6_OR_S6.ELASTIC_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/rx_ll_if.vhd" line 884: Output port <WR_DATA_COUNT> of the instance <YES_V6_OR_S6.ELASTIC_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/rx_ll_if.vhd" line 884: Output port <FULL> of the instance <YES_V6_OR_S6.ELASTIC_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/rx_ll_if.vhd" line 884: Output port <ALMOST_FULL> of the instance <YES_V6_OR_S6.ELASTIC_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/rx_ll_if.vhd" line 884: Output port <WR_ACK> of the instance <YES_V6_OR_S6.ELASTIC_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/rx_ll_if.vhd" line 884: Output port <OVERFLOW> of the instance <YES_V6_OR_S6.ELASTIC_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/rx_ll_if.vhd" line 884: Output port <ALMOST_EMPTY> of the instance <YES_V6_OR_S6.ELASTIC_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/rx_ll_if.vhd" line 884: Output port <VALID> of the instance <YES_V6_OR_S6.ELASTIC_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/rx_ll_if.vhd" line 884: Output port <UNDERFLOW> of the instance <YES_V6_OR_S6.ELASTIC_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/rx_ll_if.vhd" line 884: Output port <PROG_FULL> of the instance <YES_V6_OR_S6.ELASTIC_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/rx_ll_if.vhd" line 884: Output port <PROG_EMPTY> of the instance <YES_V6_OR_S6.ELASTIC_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/rx_ll_if.vhd" line 884: Output port <SBITERR> of the instance <YES_V6_OR_S6.ELASTIC_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/rx_ll_if.vhd" line 884: Output port <DBITERR> of the instance <YES_V6_OR_S6.ELASTIC_FIFO> is unconnected or connected to loadless signal.
    Found 10-bit register for signal <rxLlClkLastProcessed_d2>.
    Found 10-bit register for signal <RxLlClkLastProcessedGray>.
    Found 3-bit register for signal <rxLlClkWordsReadCnt>.
    Found 16-bit register for signal <footWord3>.
    Found 32-bit register for signal <footWord4>.
    Found 32-bit register for signal <footWord5>.
    Found 16-bit register for signal <footWord6>.
    Found 32-bit register for signal <footWord7>.
    Found 1-bit register for signal <RxLLinkRdMemPtrErr>.
    Found 14-bit register for signal <rxLlClkFrameLengthBytes>.
    Found 10-bit register for signal <rxLlClkNextAvailable>.
    Found 10-bit register for signal <rxLlClkRdAddrCntr>.
    Found 1-bit register for signal <rxLlClkMemNotEmptyBeforeStart>.
    Found 5-bit register for signal <rxLlRdSm_Cs>.
    Found 10-bit register for signal <rxLlClkLastProcessed_d>.
    Found 36-bit register for signal <fifoDataIn_i>.
    Found 1-bit register for signal <fifoWrEn>.
    Found 36-bit register for signal <rxLLinkClkDPMemRdData_d1>.
    Found 10-bit register for signal <rxLlClkLastProcessed_d2_clean>.
    Found finite state machine <FSM_3> for signal <rxLlRdSm_Cs>.
    -----------------------------------------------------------------------
    | States             | 26                                             |
    | Transitions        | 36                                             |
    | Inputs             | 5                                              |
    | Outputs            | 23                                             |
    | Clock              | LLTemac_Clk (rising_edge)                      |
    | Reset              | LLTemac_Rst (positive)                         |
    | Reset type         | synchronous                                    |
    | Reset State        | pwr_up_init_last_proc                          |
    | Power Up State     | pwr_up_init_last_proc                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <rxLlClkLastProcessed_d2_clean[9]_GND_1844_o_add_9_OUT> created at line 360.
    Found 3-bit adder for signal <rxLlClkWordsReadCnt[0]_GND_1844_o_add_31_OUT> created at line 439.
    Found 10-bit adder for signal <rxLlClkLastProcessed_d[9]_GND_1844_o_add_89_OUT> created at line 563.
    Found 10-bit adder for signal <rxLlClkRdAddrCntr[9]_GND_1844_o_add_92_OUT> created at line 570.
    Found 10-bit subtractor for signal <GND_1844_o_GND_1844_o_sub_20_OUT<9:0>> created at line 382.
    Found 10-bit subtractor for signal <GND_1844_o_GND_1844_o_sub_98_OUT<9:0>> created at line 576.
    Found 10-bit subtractor for signal <GND_1844_o_GND_1844_o_sub_110_OUT<9:0>> created at line 594.
    Found 10-bit comparator lessequal for signal <rxLlClkLastProcessed_d2_clean[9]_rxLlClkLastProcessed_d2[9]_LessThan_7_o> created at line 357
    Found 10-bit comparator lessequal for signal <rxLlClkLastProcessed_d2[9]_rxLlClkLastProcessed_d2_clean[9]_LessThan_9_o> created at line 359
    Found 10-bit comparator equal for signal <rxLlClkLastProcessed_d[9]_rxLlClkNextAvailable[9]_equal_73_o> created at line 511
    Found 10-bit comparator not equal for signal <rxLlClkLastProcessed_d[9]_GND_1844_o_equal_111_o> created at line 594
    Found 6-bit comparator greater for signal <GND_1844_o_fifoDataCount[0]_LessThan_134_o> created at line 964
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 280 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred 263 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <rx_ll_if> synthesized.

Synthesizing Unit <soft_temac_wrap>.
    Related source file is "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_temac_wrap.vhd".
        C_NUM_IDELAYCTRL = 2
        C_SPLB_CLK_PERIOD_PS = 10000
        C_RESERVED = 0
        C_PHY_TYPE = 1
        C_FAMILY = "spartan6"
        C_INCLUDE_IO = 1
        C_EMAC1_PRESENT = 0
        C_SIMULATION = false
WARNING:Xst:37 - Detected unknown constraint/property "IP_GROUP". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "IPTYPE". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "RUN_NGCBUILD". This constraint/property is not supported by the current software release and will be ignored.
    Set property "ASYNC_REG = TRUE" for signal <rx_enable_int_0>.
    Set property "ASYNC_REG = TRUE" for signal <tx_enable_int_0>.
    Set property "KEEP = TRUE" for signal <GMII0.tx_gmii_mii_clk_int_0>.
    Set property "KEEP = TRUE" for signal <GMII0.tx_gmii_mii_clk_int_1>.
    Set property "KEEP = TRUE" for signal <GMII0.rx_gmii_mii_clk_int_0>.
    Set property "KEEP = TRUE" for signal <GMII0.rx_gmii_mii_clk_int_1>.
WARNING:Xst:647 - Input <MII_RXD_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLIENTEMAC1TXD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLIENTEMAC1TXIFGDELAY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLIENTEMAC1PAUSEVAL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MII_RXD_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GMII_RXD_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MII_RX_DV_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MII_RX_ER_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MII_RX_CLK_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLIENTEMAC1TXDVLD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLIENTEMAC1TXUNDERRUN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLIENTEMAC1PAUSEREQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MII_RX_DV_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MII_RX_ER_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MII_RX_CLK_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MII_TX_CLK_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GMII_RX_DV_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GMII_RX_ER_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GMII_RX_CLK_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MDIO_1_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REFCLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_temac_wrap.vhd" line 673: Output port <emacclienttxcollision> of the instance <GMII0.I_TRIMAC_CORE_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_temac_wrap.vhd" line 673: Output port <emacclienttxretransmit> of the instance <GMII0.I_TRIMAC_CORE_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_temac_wrap.vhd" line 673: Output port <speedis100> of the instance <GMII0.I_TRIMAC_CORE_0> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <EMAC1CLIENTRXD> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <EMAC1CLIENTRXSTATS> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <EMAC1CLIENTTXSTATS> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <RX_CLIENT_CLK_ENABLE_1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <EMAC1CLIENTRXDVLD> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <EMAC1CLIENTRXGOODFRAME> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <EMAC1CLIENTRXBADFRAME> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <EMAC1CLIENTRXSTATSVLD> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TX_CLIENT_CLK_ENABLE_1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <EMAC1CLIENTTXACK> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <EMAC1CLIENTTXCOLLISION> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <EMAC1CLIENTTXRETRANSMIT> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <EMAC1CLIENTTXSTATSVLD> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <RX_CLIENT_CLK_1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TX_CLIENT_CLK_1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <tx_enable_int_0>.
    Found 1-bit register for signal <rx_enable_int_0>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal PWR_41_o_tx_enable_int_0_MUX_872_o may hinder XST clustering optimizations.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <soft_temac_wrap> synthesized.

Synthesizing Unit <addr_iet_inc_ip_bus>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lib_common_v1_00_a/hdl/vhdl/addr_iet_inc_ip_bus.vhd".
        C_IP_ADDR_BIT2_CI = false
        C_IP_ADDR_INC_VALUE = 48
        C_ADDR_OFFSET = 10000
WARNING:Xst:647 - Input <Bus_Clk_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <addr_iet_inc_ip_bus> synthesized.

Synthesizing Unit <soft_tx_clk_gen>.
    Related source file is "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_tx_clk_gen.vhd".
        C_PHY_TYPE = 1
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <RESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <soft_tx_clk_gen> synthesized.

Synthesizing Unit <soft_sync_block>.
    Related source file is "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_sync_block.vhd".
        INITIALISE = "00"
    Set property "ASYNC_REG = TRUE" for signal <data_sync1>.
    Summary:
	no macro.
Unit <soft_sync_block> synthesized.

Synthesizing Unit <soft_reset_sync>.
    Related source file is "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_reset_sync.vhd".
        INITIALISE = "11"
    Set property "ASYNC_REG = TRUE" for signal <reset_sync_reg>.
    Set property "ASYNC_REG = TRUE" for signal <reset_sync_reg2>.
    Summary:
	no macro.
Unit <soft_reset_sync> synthesized.

Synthesizing Unit <soft_gmii_if>.
    Related source file is "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_if.vhd".
        C_FAMILY = "spartan6"
        C_INCLUDE_IO = 1
        C_SIMULATION = false
WARNING:Xst:647 - Input <rx_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <speed_is_10_100> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_if.vhd" line 884: Output port <BUSY> of the instance <S60.GEN_IO.delay_gmii_rx_dv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_if.vhd" line 884: Output port <DATAOUT2> of the instance <S60.GEN_IO.delay_gmii_rx_dv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_if.vhd" line 884: Output port <DOUT> of the instance <S60.GEN_IO.delay_gmii_rx_dv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_if.vhd" line 884: Output port <TOUT> of the instance <S60.GEN_IO.delay_gmii_rx_dv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_if.vhd" line 908: Output port <BUSY> of the instance <S60.GEN_IO.delay_gmii_rx_er> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_if.vhd" line 908: Output port <DATAOUT2> of the instance <S60.GEN_IO.delay_gmii_rx_er> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_if.vhd" line 908: Output port <DOUT> of the instance <S60.GEN_IO.delay_gmii_rx_er> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_if.vhd" line 908: Output port <TOUT> of the instance <S60.GEN_IO.delay_gmii_rx_er> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_if.vhd" line 932: Output port <BUSY> of the instance <S60.GEN_IO.rxdata_bus[7].delay_gmii_rxd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_if.vhd" line 932: Output port <DATAOUT2> of the instance <S60.GEN_IO.rxdata_bus[7].delay_gmii_rxd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_if.vhd" line 932: Output port <DOUT> of the instance <S60.GEN_IO.rxdata_bus[7].delay_gmii_rxd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_if.vhd" line 932: Output port <TOUT> of the instance <S60.GEN_IO.rxdata_bus[7].delay_gmii_rxd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_if.vhd" line 932: Output port <BUSY> of the instance <S60.GEN_IO.rxdata_bus[6].delay_gmii_rxd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_if.vhd" line 932: Output port <DATAOUT2> of the instance <S60.GEN_IO.rxdata_bus[6].delay_gmii_rxd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_if.vhd" line 932: Output port <DOUT> of the instance <S60.GEN_IO.rxdata_bus[6].delay_gmii_rxd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_if.vhd" line 932: Output port <TOUT> of the instance <S60.GEN_IO.rxdata_bus[6].delay_gmii_rxd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_if.vhd" line 932: Output port <BUSY> of the instance <S60.GEN_IO.rxdata_bus[5].delay_gmii_rxd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_if.vhd" line 932: Output port <DATAOUT2> of the instance <S60.GEN_IO.rxdata_bus[5].delay_gmii_rxd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_if.vhd" line 932: Output port <DOUT> of the instance <S60.GEN_IO.rxdata_bus[5].delay_gmii_rxd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_if.vhd" line 932: Output port <TOUT> of the instance <S60.GEN_IO.rxdata_bus[5].delay_gmii_rxd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_if.vhd" line 932: Output port <BUSY> of the instance <S60.GEN_IO.rxdata_bus[4].delay_gmii_rxd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_if.vhd" line 932: Output port <DATAOUT2> of the instance <S60.GEN_IO.rxdata_bus[4].delay_gmii_rxd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_if.vhd" line 932: Output port <DOUT> of the instance <S60.GEN_IO.rxdata_bus[4].delay_gmii_rxd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_if.vhd" line 932: Output port <TOUT> of the instance <S60.GEN_IO.rxdata_bus[4].delay_gmii_rxd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_if.vhd" line 932: Output port <BUSY> of the instance <S60.GEN_IO.rxdata_bus[3].delay_gmii_rxd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_if.vhd" line 932: Output port <DATAOUT2> of the instance <S60.GEN_IO.rxdata_bus[3].delay_gmii_rxd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_if.vhd" line 932: Output port <DOUT> of the instance <S60.GEN_IO.rxdata_bus[3].delay_gmii_rxd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_if.vhd" line 932: Output port <TOUT> of the instance <S60.GEN_IO.rxdata_bus[3].delay_gmii_rxd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_if.vhd" line 932: Output port <BUSY> of the instance <S60.GEN_IO.rxdata_bus[2].delay_gmii_rxd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_if.vhd" line 932: Output port <DATAOUT2> of the instance <S60.GEN_IO.rxdata_bus[2].delay_gmii_rxd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_if.vhd" line 932: Output port <DOUT> of the instance <S60.GEN_IO.rxdata_bus[2].delay_gmii_rxd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_if.vhd" line 932: Output port <TOUT> of the instance <S60.GEN_IO.rxdata_bus[2].delay_gmii_rxd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_if.vhd" line 932: Output port <BUSY> of the instance <S60.GEN_IO.rxdata_bus[1].delay_gmii_rxd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_if.vhd" line 932: Output port <DATAOUT2> of the instance <S60.GEN_IO.rxdata_bus[1].delay_gmii_rxd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_if.vhd" line 932: Output port <DOUT> of the instance <S60.GEN_IO.rxdata_bus[1].delay_gmii_rxd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_if.vhd" line 932: Output port <TOUT> of the instance <S60.GEN_IO.rxdata_bus[1].delay_gmii_rxd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_if.vhd" line 932: Output port <BUSY> of the instance <S60.GEN_IO.rxdata_bus[0].delay_gmii_rxd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_if.vhd" line 932: Output port <DATAOUT2> of the instance <S60.GEN_IO.rxdata_bus[0].delay_gmii_rxd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_if.vhd" line 932: Output port <DOUT> of the instance <S60.GEN_IO.rxdata_bus[0].delay_gmii_rxd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_if.vhd" line 932: Output port <TOUT> of the instance <S60.GEN_IO.rxdata_bus[0].delay_gmii_rxd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_if.vhd" line 996: Output port <DIVCLK> of the instance <S60.bufio_gmii_rx_clk> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_if.vhd" line 996: Output port <SERDESSTROBE> of the instance <S60.bufio_gmii_rx_clk> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <gmii_txd>.
    Found 1-bit register for signal <gmii_tx_er>.
    Found 1-bit register for signal <gmii_tx_en>.
    Found 1-bit register for signal <rx_dv_to_mac>.
    Found 1-bit register for signal <rx_er_to_mac>.
    Found 8-bit register for signal <rxd_to_mac>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <soft_gmii_if> synthesized.

Synthesizing Unit <soft_tri_mode_eth_mac_v4_1>.
    Related source file is "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_tri_mode_eth_mac_v4_1.vhd".
        C_ELABORATION_TRANSIENT_DIR = ""
        C_COMPONENT_NAME = ""
        C_HAS_GMII = true
        C_HAS_RGMII = false
        C_HAS_MII = false
        C_PHY_WIDTH = 8
        C_HALF_DUPLEX = false
        C_HAS_HOST = true
        C_ADD_FILTER = true
        C_HAS_ENABLES = true
        C_AT_ENTRIES = 4
        C_FAMILY = "spartan6"
        C_SPEED_10_100 = false
        C_SPEED_1000 = false
        C_TRI_SPEED = true
WARNING:Xst:647 - Input <tieemacconfigvec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phyemaccrs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phyemaccol> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <txcoreclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rxcoreclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <soft_tri_mode_eth_mac_v4_1> synthesized.

Synthesizing Unit <soft_trimac_gen>.
    Related source file is "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_trimac_gen.vhd".
        C_HALF_DUPLEX = false
        C_HAS_HOST = true
        C_HAS_ENABLES = true
        C_ADD_FILTER = true
        C_AT_ENTRIES = 4
        C_SPEED_10_100 = false
        C_SPEED_1000 = false
        C_TRI_SPEED = true
WARNING:Xst:647 - Input <MAC_CONFIGURATION_VECTOR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TX_CORE_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_trimac_gen.vhd" line 673: Output port <RXDV_REG6> of the instance <I_RXGEN> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <SPEED_IS_100>.
    Found 1-bit register for signal <SPEED_IS_10_100>.
    Found 4x1-bit Read Only RAM for signal <SPEED_IS_100_INT>
    Summary:
	inferred   1 RAM(s).
	inferred   2 D-type flip-flop(s).
Unit <soft_trimac_gen> synthesized.

Synthesizing Unit <soft_sync_reset>.
    Related source file is "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_sync_reset.vhd".
    Set property "ASYNC_REG = TRUE" for signal <R1>.
    Found 1-bit register for signal <R2>.
    Found 1-bit register for signal <R3>.
    Found 1-bit register for signal <RESET_OUT>.
    Found 1-bit register for signal <R1>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <soft_sync_reset> synthesized.

Synthesizing Unit <soft_control>.
    Related source file is "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_control.vhd".
        C_HALF_DUPLEX = false
    Found 1-bit register for signal <RX_DATA_VALID_INT>.
    Found 1-bit register for signal <RX_GOOD_FRAME_INT>.
    Found 1-bit register for signal <RX_BAD_FRAME_INT>.
    Found 1-bit register for signal <RX_ENABLE_REG>.
    Found 1-bit register for signal <TX_UNDERRUN_INT>.
    Found 1-bit register for signal <PAUSE_VECTOR<0>>.
    Found 1-bit register for signal <TX_ENABLE_REG>.
    Found 8-bit register for signal <TX_DATA_INT>.
    Found 8-bit register for signal <RX_DATA_INT>.
    Summary:
	inferred  23 D-type flip-flop(s).
Unit <soft_control> synthesized.

Synthesizing Unit <soft_rx_control>.
    Related source file is "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_rx_control.vhd".
    Found 1-bit register for signal <PAUSE_REQ_INT>.
    Found 1-bit register for signal <BAD_OPCODE_INT>.
    Found 16-bit register for signal <PAUSE_VALUE>.
    Found 8-bit register for signal <PAUSE_OPCODE_EARLY>.
    Found 5-bit register for signal <DATA_COUNT>.
    Found 5-bit adder for signal <DATA_COUNT[4]_GND_1981_o_add_1_OUT> created at line 128.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <soft_rx_control> synthesized.

Synthesizing Unit <soft_tx_control>.
    Related source file is "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_tx_control.vhd".
    Found 1-bit register for signal <MUX_CONTROL>.
    Found 1-bit register for signal <END_OF_TX_REG>.
    Found 1-bit register for signal <END_OF_TX_HELD>.
    Found 1-bit register for signal <DATA_AVAIL_IN_REG>.
    Found 1-bit register for signal <ACK_INT>.
    Found 1-bit register for signal <PAUSE_REQ_INT>.
    Found 1-bit register for signal <ACK_OUT>.
    Found 1-bit register for signal <DATA_AVAIL_CONTROL>.
    Found 3-bit register for signal <STATE_COUNT>.
    Found 48-bit register for signal <PAUSE_SOURCE_HELD>.
    Found 16-bit register for signal <PAUSE_VALUE_HELD>.
    Found 5-bit register for signal <DATA_COUNT>.
    Found 8-bit register for signal <DATA_CONTROL>.
    Found finite state machine <FSM_4> for signal <STATE_COUNT>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RESET (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <DATA_COUNT[4]_GND_1982_o_add_16_OUT> created at line 332.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  85 D-type flip-flop(s).
	inferred  21 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <soft_tx_control> synthesized.

Synthesizing Unit <soft_rx_pause_control>.
    Related source file is "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_rx_pause_control.vhd".
    Found 1-bit register for signal <GOOD_FRAME_IN2>.
    Found 1-bit register for signal <GOOD_FRAME_IN3>.
    Found 1-bit register for signal <GOOD_FRAME_TO_TX>.
    Found 1-bit register for signal <PAUSE_REQ_TO_TX>.
    Found 1-bit register for signal <GOOD_FRAME_IN1>.
    Found 16-bit register for signal <PAUSE_VALUE_TO_TX>.
    Summary:
	inferred  21 D-type flip-flop(s).
Unit <soft_rx_pause_control> synthesized.

Synthesizing Unit <soft_tx_pause_control>.
    Related source file is "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_tx_pause_control.vhd".
    Found 1-bit register for signal <COUNT_SET>.
    Found 1-bit register for signal <COUNT_SET_REG>.
    Found 1-bit register for signal <PAUSE_STATUS_INT>.
    Found 1-bit register for signal <GOOD_FRAME_IN_TX_REG>.
    Found 16-bit register for signal <PAUSE_COUNT>.
    Found 6-bit register for signal <PAUSE_QUANTA>.
    Found 6-bit adder for signal <PAUSE_QUANTA[5]_GND_1985_o_add_8_OUT> created at line 213.
    Found 16-bit subtractor for signal <GND_1985_o_GND_1985_o_sub_1_OUT<15:0>> created at line 138.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <soft_tx_pause_control> synthesized.

Synthesizing Unit <soft_tx>.
    Related source file is "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_tx.vhd".
        C_HALF_DUPLEX = false
        C_HAS_ENABLES = true
        C_IS_EVAL = false
    Set property "ASYNC_REG = TRUE" for signal <INT_CRS>.
    Set property "ASYNC_REG = TRUE" for signal <CRC_CE>.
WARNING:Xst:647 - Input <SPEED> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RESET_GMII_MII> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLK_RD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CORE_HAS_SGMII> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_tx.vhd" line 529: Output port <IFG_DELAY_HELD> of the instance <I_TX_SM1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_tx.vhd" line 529: Output port <ATTEMPT_NO> of the instance <I_TX_SM1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_tx.vhd" line 529: Output port <SPEED_IS_10_100_HELD> of the instance <I_TX_SM1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_tx.vhd" line 529: Output port <BURST_OVER> of the instance <I_TX_SM1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_tx.vhd" line 529: Output port <MAX_LENGTH> of the instance <I_TX_SM1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_tx.vhd" line 529: Output port <FRAME_WAITING> of the instance <I_TX_SM1> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <INT_CRC_MODE>.
    Found 1-bit register for signal <INT_HALF_DUPLEX>.
    Found 1-bit register for signal <INT_SPEED_IS_10_100>.
    Found 1-bit register for signal <INT_JUMBO_ENABLE>.
    Found 1-bit register for signal <INT_ENABLE>.
    Found 1-bit register for signal <INT_VLAN_ENABLE>.
    Found 1-bit register for signal <INT_IFG_DEL_EN>.
    Found 1-bit register for signal <NUMBER_OF_BYTES>.
    Found 1-bit register for signal <INT_CRS>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal INT_CRS_CRS_MUX_977_o may hinder XST clustering optimizations.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <soft_tx> synthesized.

Synthesizing Unit <soft_tx_state_mach>.
    Related source file is "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_tx_state_mach.vhd".
        C_HALF_DUPLEX = false
        C_HAS_ENABLES = true
    Set property "ASYNC_REG = TRUE" for signal <REG_COL>.
WARNING:Xst:647 - Input <BACK_OFF_TIME> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <COL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CRS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BURSTING> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_tx_state_mach.vhd" line 1703: Output port <CRC> of the instance <I_CRCGEN> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <CLIENT_FRAME_DONE>.
    Found 1-bit register for signal <FRAME_MAX<3>>.
    Found 1-bit register for signal <FRAME_MAX<2>>.
    Found 1-bit register for signal <IDL>.
    Found 1-bit register for signal <INT_JUMBO_EN>.
    Found 1-bit register for signal <INT_VLAN_EN>.
    Found 1-bit register for signal <INT_HALF_DUPLEX>.
    Found 1-bit register for signal <INT_IFG_DEL_EN>.
    Found 1-bit register for signal <INT_SPEED_IS_10_100>.
    Found 1-bit register for signal <CDS>.
    Found 1-bit register for signal <PRE>.
    Found 1-bit register for signal <TX>.
    Found 1-bit register for signal <INT_TX_DA>.
    Found 1-bit register for signal <CFL>.
    Found 1-bit register for signal <COF>.
    Found 1-bit register for signal <FCS>.
    Found 1-bit register for signal <SCSH>.
    Found 1-bit register for signal <FRAME_GOOD>.
    Found 1-bit register for signal <FRAME_BAD>.
    Found 1-bit register for signal <TX_OK>.
    Found 1-bit register for signal <MIFG>.
    Found 1-bit register for signal <TX_FAIL>.
    Found 1-bit register for signal <TX_FAIL_REG1>.
    Found 1-bit register for signal <TX_FAIL_REG2>.
    Found 1-bit register for signal <TX_FAIL_DELAY>.
    Found 1-bit register for signal <REG_PREAMBLE_DONE>.
    Found 1-bit register for signal <IFG_REACHED>.
    Found 1-bit register for signal <MIN_PKT_LEN_REACHED>.
    Found 1-bit register for signal <MAX_PKT_LEN_REACHED>.
    Found 1-bit register for signal <FRAME_MAX<4>>.
    Found 1-bit register for signal <COF_SEEN>.
    Found 1-bit register for signal <PREAMBLE>.
    Found 1-bit register for signal <REG_PREAMBLE>.
    Found 1-bit register for signal <TRANSMIT>.
    Found 1-bit register for signal <PAD>.
    Found 1-bit register for signal <CRC>.
    Found 1-bit register for signal <CRC_COMPUTE>.
    Found 1-bit register for signal <PAD_PIPE>.
    Found 1-bit register for signal <CR178124_FIX>.
    Found 1-bit register for signal <REG_STATUS_VALID>.
    Found 1-bit register for signal <INT_TX_UNDERRUN2>.
    Found 1-bit register for signal <INT_TX_SUCCESS>.
    Found 1-bit register for signal <DST_ADDR_BYTE0_MATCH>.
    Found 1-bit register for signal <DST_ADDR_BYTE1_MATCH>.
    Found 1-bit register for signal <DST_ADDR_BYTE2_MATCH>.
    Found 1-bit register for signal <DST_ADDR_BYTE3_MATCH>.
    Found 1-bit register for signal <DST_ADDR_BYTE4_MATCH>.
    Found 1-bit register for signal <DST_ADDR_MULTI_MATCH>.
    Found 1-bit register for signal <DST_ADDR_BYTE5_MATCH>.
    Found 1-bit register for signal <REG_TX_CONTROL>.
    Found 1-bit register for signal <REG_TX_VLAN>.
    Found 1-bit register for signal <REG_SCSH>.
    Found 1-bit register for signal <STOP_MAX_PKT>.
    Found 1-bit register for signal <REG_DATA_VALID>.
    Found 1-bit register for signal <STATUS_VALID>.
    Found 1-bit register for signal <REG_TX_EN_IN>.
    Found 1-bit register for signal <REG_TX_ER_IN>.
    Found 1-bit register for signal <INT_CRC_MODE>.
    Found 2-bit register for signal <CRC_COUNT>.
    Found 3-bit register for signal <PRE_COUNT>.
    Found 8-bit register for signal <INT_IFG_DELAY>.
    Found 8-bit register for signal <INT_IFG_DEL_MASKED>.
    Found 8-bit register for signal <IFG_DELAY_HELD>.
    Found 8-bit register for signal <DATA_REG<0>>.
    Found 8-bit register for signal <DATA_REG<1>>.
    Found 8-bit register for signal <DATA_REG<2>>.
    Found 8-bit register for signal <DATA_REG<3>>.
    Found 8-bit register for signal <DATA_REG<4>>.
    Found 9-bit register for signal <IFG_COUNT>.
    Found 2-bit register for signal <TRANSMIT_PIPE>.
    Found 14-bit register for signal <PREAMBLE_PIPE>.
    Found 16-bit register for signal <LEN>.
    Found 15-bit register for signal <BYTE_COUNT<0>>.
    Found 15-bit register for signal <BYTE_COUNT<1>>.
    Found 15-bit register for signal <BYTE_COUNT<2>>.
    Found 30-bit register for signal <STATUS_VECTOR>.
    Found 15-bit register for signal <FRAME_COUNT>.
    Found 9-bit adder for signal <GND_1987_o_GND_1987_o_add_18_OUT> created at line 1114.
    Found 9-bit adder for signal <GND_1987_o_GND_1987_o_add_19_OUT> created at line 1116.
    Found 9-bit adder for signal <GND_1987_o_GND_1987_o_add_20_OUT> created at line 1118.
    Found 9-bit adder for signal <GND_1987_o_GND_1987_o_add_21_OUT> created at line 1120.
    Found 15-bit adder for signal <FRAME_COUNT[14]_GND_1987_o_add_37_OUT> created at line 1315.
    Found 8-bit subtractor for signal <GND_1987_o_GND_1987_o_sub_6_OUT<7:0>> created at line 392.
    Found 3-bit subtractor for signal <GND_1987_o_GND_1987_o_sub_13_OUT<2:0>> created at line 1077.
    Found 9-bit subtractor for signal <GND_1987_o_GND_1987_o_sub_18_OUT<8:0>> created at line 1111.
    Found 2-bit subtractor for signal <GND_1987_o_GND_1987_o_sub_30_OUT<1:0>> created at line 1150.
    Found 8-bit comparator greater for signal <GND_1987_o_INT_IFG_DELAY[7]_LessThan_5_o> created at line 391
    Found 15-bit comparator equal for signal <FRAME_COUNT[14]_FRAME_MAX[14]_equal_44_o> created at line 1390
INFO:Xst:2774 - HDL ADVISOR - ASYNC_REG property attached to signal DEFERRING may hinder XST clustering optimizations.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 258 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  20 Multiplexer(s).
Unit <soft_tx_state_mach> synthesized.

Synthesizing Unit <soft_crc32_8>.
    Related source file is "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_crc32_8.vhd".
    Found 32-bit register for signal <REG>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <soft_crc32_8> synthesized.

Synthesizing Unit <soft_gmii_mii_tx>.
    Related source file is "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_mii_tx.vhd".
        C_HALF_DUPLEX = false
    Set property "ASYNC_REG = TRUE" for signal <COL_REG1>.
WARNING:Xst:647 - Input <GMII_COL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <HALF_DUPLEX> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <TX_EN_REG1>.
    Found 1-bit register for signal <TX_ER_REG1>.
    Found 1-bit register for signal <TX_EN_REG2>.
    Found 1-bit register for signal <TX_ER_REG2>.
    Found 1-bit register for signal <GMII_TX_EN_TO_PHY>.
    Found 1-bit register for signal <GMII_TX_ER_TO_PHY>.
    Found 1-bit register for signal <MUXSEL>.
    Found 8-bit register for signal <TXD_REG2>.
    Found 8-bit register for signal <GMII_TXD_TO_PHY>.
    Found 8-bit register for signal <TXD_REG1>.
    Summary:
	inferred  31 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <soft_gmii_mii_tx> synthesized.

Synthesizing Unit <soft_rx>.
    Related source file is "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_rx.vhd".
        C_HALF_DUPLEX = false
        C_HAS_ENABLES = true
        C_IS_EVAL = false
    Set property "ASYNC_REG = TRUE" for signal <CRC_CE>.
WARNING:Xst:647 - Input <SPEED> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLK_WR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RESET_GMII_MII> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CORE_HAS_SGMII> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_rx.vhd" line 983: Output port <CRC> of the instance <I_FCS_CHECK> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <HALF_DUPLEX_HELD>.
    Found 1-bit register for signal <STATISTICS_VALID>.
    Found 1-bit register for signal <ALIGNMENT_ERROR_REG>.
    Found 1-bit register for signal <ENABLE_REG>.
    Found 1-bit register for signal <JUMBO_FRAMES_HELD>.
    Found 1-bit register for signal <VLAN_ENABLE_HELD>.
    Found 1-bit register for signal <CRC_MODE_HELD>.
    Found 1-bit register for signal <LT_CHECK_HELD>.
    Found 1-bit register for signal <PAUSE_LT_CHECK_HELD>.
    Found 1-bit register for signal <SPEED_IS_10_100_HELD>.
    Found 1-bit register for signal <RX_DV_REG1>.
    Found 1-bit register for signal <RX_DV_REG2>.
    Found 1-bit register for signal <RX_DV_REG6>.
    Found 1-bit register for signal <RX_DV_REG7>.
    Found 1-bit register for signal <RX_ERR_REG1>.
    Found 1-bit register for signal <RX_ERR_REG6>.
    Found 1-bit register for signal <RX_ERR_REG7>.
    Found 1-bit register for signal <SFD_FLAG>.
    Found 1-bit register for signal <EXTENSION_FLAG>.
    Found 1-bit register for signal <IFG_FLAG>.
    Found 1-bit register for signal <FALSE_CARR_FLAG>.
    Found 1-bit register for signal <DATA_VALID_EARLY_INT>.
    Found 1-bit register for signal <DATA_VALID>.
    Found 1-bit register for signal <VALIDATE_REQUIRED>.
    Found 1-bit register for signal <GOOD_FRAME_INT>.
    Found 1-bit register for signal <BAD_FRAME_INT>.
    Found 8-bit register for signal <RXD_REG1>.
    Found 8-bit register for signal <RXD_REG6>.
    Found 8-bit register for signal <RXD_REG7>.
    Found 8-bit register for signal <RXD_REG8>.
    Found 8-bit register for signal <DATA>.
    Found 25-bit register for signal <STATISTICS_VECTOR>.
    Summary:
	inferred  91 D-type flip-flop(s).
Unit <soft_rx> synthesized.

Synthesizing Unit <soft_state_machines>.
    Related source file is "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_state_machines.vhd".
    Found 1-bit register for signal <END_FCS>.
    Found 1-bit register for signal <END_EXT>.
    Found 1-bit register for signal <END_FRAME>.
    Found 1-bit register for signal <PREAMBLE>.
    Found 1-bit register for signal <DEST_ADDRESS_FIELD>.
    Found 1-bit register for signal <SRC_ADDRESS_FIELD>.
    Found 1-bit register for signal <LEN_FIELD>.
    Found 1-bit register for signal <DAT_FIELD>.
    Found 1-bit register for signal <CRC_FIELD>.
    Found 1-bit register for signal <EXT_FIELD>.
    Found 1-bit register for signal <END_DATA>.
    Found 6-bit register for signal <FIELD_CONTROL>.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <soft_state_machines> synthesized.

Synthesizing Unit <soft_decode_frame>.
    Related source file is "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_decode_frame.vhd".
WARNING:Xst:647 - Input <FIELD_COUNTER<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <TYPE_PACKET>.
    Found 1-bit register for signal <DATA_COUNTER<10>>.
    Found 1-bit register for signal <DATA_COUNTER<9>>.
    Found 1-bit register for signal <DATA_COUNTER<8>>.
    Found 1-bit register for signal <DATA_COUNTER<7>>.
    Found 1-bit register for signal <DATA_COUNTER<6>>.
    Found 1-bit register for signal <DATA_COUNTER<5>>.
    Found 1-bit register for signal <DATA_COUNTER<4>>.
    Found 1-bit register for signal <DATA_COUNTER<3>>.
    Found 1-bit register for signal <DATA_COUNTER<2>>.
    Found 1-bit register for signal <DATA_COUNTER<1>>.
    Found 1-bit register for signal <DATA_COUNTER<0>>.
    Found 1-bit register for signal <LENGTH_MATCH>.
    Found 1-bit register for signal <LESS_THAN_256>.
    Found 1-bit register for signal <LENGTH_ZERO>.
    Found 1-bit register for signal <LENGTH_ONE>.
    Found 1-bit register for signal <PADDED_FRAME>.
    Found 1-bit register for signal <DATA_WITH_FCS>.
    Found 1-bit register for signal <DATA_NO_FCS>.
    Found 1-bit register for signal <DATA_VALID>.
    Found 1-bit register for signal <CONTROL_MATCH>.
    Found 1-bit register for signal <ADD_CONTROL_ENABLE>.
    Found 1-bit register for signal <ADD_CONTROL_FRAME_INT>.
    Found 1-bit register for signal <ADD_CONTROL_FRAME>.
    Found 1-bit register for signal <RX_DV_REG>.
    Found 1-bit register for signal <MULTICAST_MATCH>.
    Found 1-bit register for signal <MULTICAST_FRAME>.
    Found 1-bit register for signal <VLAN_FRAME>.
    Found 1-bit register for signal <CONTROL_FRAME_INT>.
    Found 1-bit register for signal <CONTROL_FRAME>.
    Found 1-bit register for signal <CRC_COMPUTE>.
    Found 16-bit register for signal <LENGTH_TYPE>.
    Found 15-bit register for signal <FRAME_COUNTER>.
    Found 14-bit register for signal <STATISTICS_LENGTH>.
    Found 2-bit register for signal <VLAN_MATCH>.
    Found 11-bit adder for signal <DATA_COUNTER[10]_GND_1999_o_add_5_OUT> created at line 229.
    Found 15-bit adder for signal <FRAME_COUNTER[14]_GND_1999_o_add_16_OUT> created at line 401.
    Found 11-bit comparator equal for signal <DATA_COUNTER[10]_LENGTH_TYPE[10]_equal_8_o> created at line 139
    Found 8-bit comparator greater for signal <RXD[7]_GND_1999_o_LessThan_12_o> created at line 279
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  78 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  37 Multiplexer(s).
Unit <soft_decode_frame> synthesized.

Synthesizing Unit <soft_param_check>.
    Related source file is "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_param_check.vhd".
        C_HALF_DUPLEX = false
WARNING:Xst:647 - Input <DATA_LENGTH_CNT<15:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENABLE_HALF_DUPLEX> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DEST_ADD_FIELD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SOURCE_ADD_FIELD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LENGTH_FIELD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IFG> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPEED_IS_10_100> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <MIN_LENGTH_MATCH>.
    Found 1-bit register for signal <EXCEEDED_MIN_LEN>.
    Found 1-bit register for signal <FRAME_LEN_ERROR>.
    Found 1-bit register for signal <MAX_LENGTH_ERROR>.
    Found 1-bit register for signal <CRC_ENGINE_ERROR>.
    Found 1-bit register for signal <FCS_ERROR>.
    Found 1-bit register for signal <ALIGNMENT_ERROR_INT>.
    Found 1-bit register for signal <GOOD_FRAME>.
    Found 1-bit register for signal <BAD_FRAME>.
    Found 1-bit register for signal <STATISTICS_VALID>.
    Found 1-bit register for signal <OUT_OF_BOUNDS_ERROR>.
    Found 1-bit register for signal <CRC_ERROR>.
    Found 1-bit register for signal <LENGTH_TYPE_ERROR>.
    Found 1-bit register for signal <INHIBIT_FRAME>.
    Found 8-bit comparator not equal for signal <RXD_REG[7]_CRC_CODE[7]_equal_4_o> created at line 139
    Summary:
	inferred  14 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <soft_param_check> synthesized.

Synthesizing Unit <soft_gmii_mii_rx>.
    Related source file is "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_mii_rx.vhd".
    Found 1-bit register for signal <RX_DV_REG1>.
    Found 1-bit register for signal <RX_ER_REG1>.
    Found 1-bit register for signal <RX_DV_REG2>.
    Found 1-bit register for signal <RX_ER_REG2>.
    Found 1-bit register for signal <RX_DV_REG3>.
    Found 1-bit register for signal <RX_ER_REG3>.
    Found 1-bit register for signal <RX_ER_REG4>.
    Found 1-bit register for signal <MUXSEL>.
    Found 1-bit register for signal <ALIGNMENT_ERR_REG>.
    Found 1-bit register for signal <SFD_COMB_REG1>.
    Found 1-bit register for signal <SFD_COMB_REG2>.
    Found 1-bit register for signal <NO_ERROR_REG1>.
    Found 1-bit register for signal <NO_ERROR_REG2>.
    Found 1-bit register for signal <SFD_ENABLE>.
    Found 4-bit register for signal <RXD_REG2>.
    Found 4-bit register for signal <RXD_REG3>.
    Found 4-bit register for signal <RXD_REG4>.
    Found 15-bit register for signal <COUNT>.
    Found 8-bit register for signal <RXD_REG1>.
    Found 15-bit adder for signal <COUNT[14]_GND_2004_o_add_6_OUT> created at line 311.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  49 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <soft_gmii_mii_rx> synthesized.

Synthesizing Unit <soft_management>.
    Related source file is "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_management.vhd".
        C_HALF_DUPLEX = false
        C_ADD_FILTER = true
        C_SPEED_10_100 = false
        C_SPEED_1000 = false
        C_TRI_SPEED = true
    Found 1-bit register for signal <MIIM_READY_INT>.
    Found 1-bit register for signal <STATE_VAR>.
    Found 1-bit register for signal <MIIM_CLK_INT>.
    Found 1-bit register for signal <MIIM_REQ_INT>.
    Found 2-bit register for signal <OP_INT>.
    Found 5-bit register for signal <PHY_AD_INT>.
    Found 5-bit register for signal <REG_AD_INT>.
    Found 16-bit register for signal <WR_DATA_INT>.
    Found 32-bit register for signal <RD_DATA>.
    Found 6-bit register for signal <COUNT>.
    Found 6-bit adder for signal <COUNT[5]_GND_2006_o_add_15_OUT> created at line 360.
    Found 32-bit 3-to-1 multiplexer for signal <RD_DATA_INT> created at line 327.
    Found 6-bit comparator equal for signal <COUNT[5]_CLK_DIVIDE[5]_equal_15_o> created at line 357
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  70 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <soft_management> synthesized.

Synthesizing Unit <soft_miim>.
    Related source file is "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_miim.vhd".
    Found 1-bit register for signal <READY_INT>.
    Found 1-bit register for signal <MDIO_TRISTATE>.
    Found 1-bit register for signal <MDIO_IN_REG1>.
    Found 1-bit register for signal <MDIO_IN_REG2>.
    Found 1-bit register for signal <ENABLE_REG>.
    Found 1-bit register for signal <MDIO_OUT>.
    Found 1-bit register for signal <RD_DATA<15>>.
    Found 1-bit register for signal <RD_DATA<14>>.
    Found 1-bit register for signal <RD_DATA<13>>.
    Found 1-bit register for signal <RD_DATA<12>>.
    Found 1-bit register for signal <RD_DATA<11>>.
    Found 1-bit register for signal <RD_DATA<10>>.
    Found 1-bit register for signal <RD_DATA<9>>.
    Found 1-bit register for signal <RD_DATA<8>>.
    Found 1-bit register for signal <RD_DATA<7>>.
    Found 1-bit register for signal <RD_DATA<6>>.
    Found 1-bit register for signal <RD_DATA<5>>.
    Found 1-bit register for signal <RD_DATA<4>>.
    Found 1-bit register for signal <RD_DATA<3>>.
    Found 1-bit register for signal <RD_DATA<2>>.
    Found 1-bit register for signal <RD_DATA<1>>.
    Found 1-bit register for signal <RD_DATA<0>>.
    Found 1-bit register for signal <MDIO_CLK_REG>.
    Found 6-bit register for signal <STATE_COUNT>.
    Found 6-bit adder for signal <STATE_COUNT[5]_GND_2007_o_add_1_OUT> created at line 195.
    Found 64x16-bit Read Only RAM for signal <_n0254>
    Found 6-bit comparator lessequal for signal <n0010> created at line 154
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  29 Multiplexer(s).
Unit <soft_miim> synthesized.

Synthesizing Unit <soft_config>.
    Related source file is "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_config.vhd".
        C_HALF_DUPLEX = false
        C_ADD_FILTER = true
        C_SPEED_10_100 = false
        C_SPEED_1000 = false
        C_TRI_SPEED = true
    Set property "KEEP = TRUE" for signal <CNFG_SPEED_TRI>.
    Set property "KEEP = TRUE" for signal <CNFG_SPEED_10_100>.
WARNING:Xst:647 - Input <ADDR<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INIT_VECTOR<48:48>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INIT_VECTOR<55:55>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INIT_VECTOR<66:64>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <FC_OUT<30>>.
    Found 1-bit register for signal <FC_OUT<29>>.
    Found 1-bit register for signal <INT_PROMISCUOUS_MODE>.
    Found 1-bit register for signal <RX1_OUT<31>>.
    Found 1-bit register for signal <TX_OUT<31>>.
    Found 7-bit register for signal <MA_OUT>.
    Found 32-bit register for signal <RX0_OUT>.
    Found 1-bit register for signal <RX1_OUT<30>>.
    Found 1-bit register for signal <RX1_OUT<29>>.
    Found 1-bit register for signal <RX1_OUT<28>>.
    Found 1-bit register for signal <RX1_OUT<27>>.
    Found 1-bit register for signal <RX1_OUT<25>>.
    Found 1-bit register for signal <RX1_OUT<24>>.
    Found 1-bit register for signal <RX1_OUT<15>>.
    Found 1-bit register for signal <RX1_OUT<14>>.
    Found 1-bit register for signal <RX1_OUT<13>>.
    Found 1-bit register for signal <RX1_OUT<12>>.
    Found 1-bit register for signal <RX1_OUT<11>>.
    Found 1-bit register for signal <RX1_OUT<10>>.
    Found 1-bit register for signal <RX1_OUT<9>>.
    Found 1-bit register for signal <RX1_OUT<8>>.
    Found 1-bit register for signal <RX1_OUT<7>>.
    Found 1-bit register for signal <RX1_OUT<6>>.
    Found 1-bit register for signal <RX1_OUT<5>>.
    Found 1-bit register for signal <RX1_OUT<4>>.
    Found 1-bit register for signal <RX1_OUT<3>>.
    Found 1-bit register for signal <RX1_OUT<2>>.
    Found 1-bit register for signal <RX1_OUT<1>>.
    Found 1-bit register for signal <RX1_OUT<0>>.
    Found 1-bit register for signal <TX_OUT<30>>.
    Found 1-bit register for signal <TX_OUT<29>>.
    Found 1-bit register for signal <TX_OUT<28>>.
    Found 1-bit register for signal <TX_OUT<27>>.
    Found 1-bit register for signal <TX_OUT<25>>.
    Found 2-bit register for signal <CNFG_SPEED_TRI>.
    Summary:
	inferred  73 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <soft_config> synthesized.

Synthesizing Unit <soft_address_filter>.
    Related source file is "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_address_filter.vhd".
        C_HAS_HOST = true
        C_ADD_FILTER = true
        C_HAS_ENABLES = true
        C_AT_ENTRIES = 4
WARNING:Xst:647 - Input <rxcoreclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <soft_address_filter> synthesized.

Synthesizing Unit <soft_address_filter_dynamic_config>.
    Related source file is "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_address_filter_dynamic_config.vhd".
        C_HAS_HOST = true
        C_ADD_FILTER = true
        C_AT_ENTRIES = 4
        C_UNICAST_ADDR = "000000000000000000000000000000000000000000000000"
        C_MAC_ADDR0 = "000000000000000000000000000000000000000000000000"
        C_MAC_ADDR1 = "000000000000000000000000000000000000000000000000"
        C_MAC_ADDR2 = "000000000000000000000000000000000000000000000000"
        C_MAC_ADDR3 = "000000000000000000000000000000000000000000000000"
WARNING:Xst:647 - Input <hostopcode<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hostaddr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <counter>.
    Found 1-bit register for signal <specialpauseaddressmatch>.
    Found 1-bit register for signal <broadcast_match>.
    Found 1-bit register for signal <broadcastaddressmatch>.
    Found 48-bit register for signal <pause_data_shift>.
    Found 1-bit register for signal <pause_match>.
    Found 1-bit register for signal <pauseaddressmatch>.
    Found 48-bit register for signal <unicast_data_shift>.
    Found 1-bit register for signal <unicast_match>.
    Found 1-bit register for signal <host_select_held>.
    Found 1-bit register for signal <unicast_addr<31>>.
    Found 1-bit register for signal <unicast_addr<30>>.
    Found 1-bit register for signal <unicast_addr<29>>.
    Found 1-bit register for signal <unicast_addr<28>>.
    Found 1-bit register for signal <unicast_addr<27>>.
    Found 1-bit register for signal <unicast_addr<26>>.
    Found 1-bit register for signal <unicast_addr<25>>.
    Found 1-bit register for signal <unicast_addr<24>>.
    Found 1-bit register for signal <unicast_addr<23>>.
    Found 1-bit register for signal <unicast_addr<22>>.
    Found 1-bit register for signal <unicast_addr<21>>.
    Found 1-bit register for signal <unicast_addr<20>>.
    Found 1-bit register for signal <unicast_addr<19>>.
    Found 1-bit register for signal <unicast_addr<18>>.
    Found 1-bit register for signal <unicast_addr<17>>.
    Found 1-bit register for signal <unicast_addr<16>>.
    Found 1-bit register for signal <unicast_addr<15>>.
    Found 1-bit register for signal <unicast_addr<14>>.
    Found 1-bit register for signal <unicast_addr<13>>.
    Found 1-bit register for signal <unicast_addr<12>>.
    Found 1-bit register for signal <unicast_addr<11>>.
    Found 1-bit register for signal <unicast_addr<10>>.
    Found 1-bit register for signal <unicast_addr<9>>.
    Found 1-bit register for signal <unicast_addr<8>>.
    Found 1-bit register for signal <unicast_addr<7>>.
    Found 1-bit register for signal <unicast_addr<6>>.
    Found 1-bit register for signal <unicast_addr<5>>.
    Found 1-bit register for signal <unicast_addr<4>>.
    Found 1-bit register for signal <unicast_addr<3>>.
    Found 1-bit register for signal <unicast_addr<2>>.
    Found 1-bit register for signal <unicast_addr<1>>.
    Found 1-bit register for signal <unicast_addr<0>>.
    Found 1-bit register for signal <unicast_addr<47>>.
    Found 1-bit register for signal <unicast_addr<46>>.
    Found 1-bit register for signal <unicast_addr<45>>.
    Found 1-bit register for signal <unicast_addr<44>>.
    Found 1-bit register for signal <unicast_addr<43>>.
    Found 1-bit register for signal <unicast_addr<42>>.
    Found 1-bit register for signal <unicast_addr<41>>.
    Found 1-bit register for signal <unicast_addr<40>>.
    Found 1-bit register for signal <unicast_addr<39>>.
    Found 1-bit register for signal <unicast_addr<38>>.
    Found 1-bit register for signal <unicast_addr<37>>.
    Found 1-bit register for signal <unicast_addr<36>>.
    Found 1-bit register for signal <unicast_addr<35>>.
    Found 1-bit register for signal <unicast_addr<34>>.
    Found 1-bit register for signal <unicast_addr<33>>.
    Found 1-bit register for signal <unicast_addr<32>>.
    Found 2-bit register for signal <add_table_number>.
    Found 1-bit register for signal <add_table_wr>.
    Found 1-bit register for signal <add_table_wr_reg>.
    Found 1-bit register for signal <add_table_rd>.
    Found 1-bit register for signal <add_table_rd_reg>.
    Found 32-bit register for signal <hostwrdata_held>.
    Found 32-bit register for signal <hostwrdata_held_reg>.
    Found 1-bit register for signal <wr_host_server>.
    Found 1-bit register for signal <wr_host_server_reg>.
    Found 3-bit register for signal <hostaddr_reg1>.
    Found 3-bit register for signal <hostaddr_reg2>.
    Found 1-bit register for signal <byte3_addr<1>>.
    Found 1-bit register for signal <byte3_addr<0>>.
    Found 1-bit register for signal <byte2_addr<1>>.
    Found 1-bit register for signal <byte2_addr<0>>.
    Found 1-bit register for signal <byte1_addr<1>>.
    Found 1-bit register for signal <byte1_addr<0>>.
    Found 1-bit register for signal <match3>.
    Found 1-bit register for signal <match0>.
    Found 1-bit register for signal <match1>.
    Found 1-bit register for signal <match2>.
    Found 1-bit register for signal <promiscuousmode_held>.
    Found 1-bit register for signal <address_valid>.
    Found 1-bit register for signal <rxstatsaddressmatch>.
    Found 1-bit register for signal <data_valid_reg>.
    Found 3-bit adder for signal <counter[2]_GND_2012_o_add_1_OUT> created at line 1241.
    Found 32-bit 4-to-1 multiplexer for signal <ram_data> created at line 1114.
    Found 8-bit comparator equal for signal <pause_match_comb> created at line 426
    Found 8-bit comparator equal for signal <unicast_match_comb> created at line 531
    Found 9-bit comparator equal for signal <byte0_match> created at line 1420
    Found 9-bit comparator equal for signal <byte1_match> created at line 1425
    Found 9-bit comparator equal for signal <byte2_match> created at line 1430
    Found 9-bit comparator equal for signal <byte3_match> created at line 1435
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 246 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  65 Multiplexer(s).
Unit <soft_address_filter_dynamic_config> synthesized.

Synthesizing Unit <soft_address_compare>.
    Related source file is "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_address_compare.vhd".
        C_MAC_ADDR = "000000010000000000000000110000101000000000000001"
    Found 1-bit register for signal <match>.
    Found 8-bit comparator equal for signal <match_comb> created at line 236
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <soft_address_compare> synthesized.

Synthesizing Unit <dcr2ghi>.
    Related source file is "/home/shebalin/lom/fpga/dev/system/hdl/xlpp/soft_temac_wrap_v2_03_a/hdl/vhdl/dcr2ghi.vhd".
        C_EMAC1_PRESENT = 0
WARNING:Xst:647 - Input <DcrEmacAbus<0:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DcrEmacEnable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <HostClk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit register for signal <tis0Reg>.
    Found 7-bit register for signal <tie0Reg>.
    Found 16-bit register for signal <miimwdReg>.
    Found 32-bit register for signal <mswReg>.
    Found 32-bit register for signal <lswReg>.
    Found 10-bit register for signal <ctlReg>.
    Found 1-bit register for signal <ctlWrEn>.
    Found 1-bit register for signal <savedEmac1Sel>.
    Found 5-bit register for signal <hi_sm_ps>.
    Found 1-bit register for signal <lclDcrAck>.
INFO:Xst:1799 - State lclop is never reached in FSM <hi_sm_ps>.
    Found finite state machine <FSM_5> for signal <hi_sm_ps>.
    -----------------------------------------------------------------------
    | States             | 20                                             |
    | Transitions        | 36                                             |
    | Inputs             | 12                                             |
    | Outputs            | 20                                             |
    | Clock              | DcrEmacClk (rising_edge)                       |
    | Reset              | Reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | pre_idle                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred 107 D-type flip-flop(s).
	inferred  26 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <dcr2ghi> synthesized.

Synthesizing Unit <plbv46_slave_single>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd".
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000111000000000000000000000000","0000000000000000000000000000000010000111000001111111111111111111")
        C_ARD_NUM_CE_ARRAY = (1)
        C_SPLB_P2P = 0
        C_BUS2CORE_CLK_RATIO = 1
        C_INCLUDE_DPHASE_TIMER = 1
        C_SPLB_MID_WIDTH = 1
        C_SPLB_NUM_MASTERS = 2
        C_SPLB_AWIDTH = 32
        C_SPLB_DWIDTH = 32
        C_SIPIF_DWIDTH = 32
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <plbv46_slave_single> synthesized.

Synthesizing Unit <plb_slave_attachment>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd".
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000111000000000000000000000000","0000000000000000000000000000000010000111000001111111111111111111")
        C_ARD_NUM_CE_ARRAY = (1)
        C_PLB_NUM_MASTERS = 2
        C_PLB_MID_WIDTH = 1
        C_SPLB_P2P = 0
        C_BUS2CORE_CLK_RATIO = 1
        C_IPIF_ABUS_WIDTH = 32
        C_IPIF_DBUS_WIDTH = 32
        C_DPHASE_TIMEOUT = 128
        C_INCLUDE_DPHASE_TIMER = 1
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" line 1201: Output port <Count_Out> of the instance <INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER> is unconnected or connected to loadless signal.
    Register <sl_rdcomp_i> equivalent to <rd_clear_sl_busy> has been removed
    Register <sl_rddack_i> equivalent to <rd_clear_sl_busy> has been removed
    Register <wr_clear_sl_busy> equivalent to <sl_wrdack_i> has been removed
    Register <sl_wrcomp_i> equivalent to <sl_wrdack_i> has been removed
    Register <set_sl_busy> equivalent to <sl_addrack_i> has been removed
    Found 32-bit register for signal <plb_wrdbus_reg>.
    Found 1-bit register for signal <plb_masterid_reg>.
    Found 1-bit register for signal <plb_rnw_reg>.
    Found 4-bit register for signal <plb_size_reg>.
    Found 3-bit register for signal <plb_type_reg>.
    Found 1-bit register for signal <plb_pavalid_reg>.
    Found 32-bit register for signal <plb_abus_reg>.
    Found 1-bit register for signal <GEN_FOR_SHARED.addr_cntl_cs>.
    Found 1-bit register for signal <sl_addrack_i>.
    Found 1-bit register for signal <sl_rearbitrate_i>.
    Found 1-bit register for signal <addr_cycle_flush>.
    Found 32-bit register for signal <master_id>.
    Found 1-bit register for signal <sl_busy>.
    Found 2-bit register for signal <sl_mbusy_i>.
    Found 1-bit register for signal <sl_wrdack_i>.
    Found 1-bit register for signal <rd_clear_sl_busy>.
    Found 32-bit register for signal <sl_rddbus_i>.
    Found 1-bit register for signal <bus2ip_rnw_i>.
    Found 4-bit register for signal <bus2ip_be_i>.
    Found 32-bit register for signal <bus2ip_addr_i>.
    Found 1-bit register for signal <data_timeout>.
    Found 4-bit register for signal <plb_be_reg>.
    WARNING:Xst:2404 -  FFs/Latches <sl_mwrerr_i<1:0>> (without init value) have a constant value of 0 in block <plb_slave_attachment>.
    WARNING:Xst:2404 -  FFs/Latches <sl_mrderr_i<0:1>> (without init value) have a constant value of 0 in block <plb_slave_attachment>.
    Summary:
	inferred 189 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <plb_slave_attachment> synthesized.

Synthesizing Unit <plb_address_decoder>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd".
        C_BUS_AWIDTH = 32
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000111000000000000000000000000","0000000000000000000000000000000010000111000001111111111111111111")
        C_ARD_NUM_CE_ARRAY = (1)
        C_SPLB_P2P = 0
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <Address_In_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Address_Valid_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus_RNW_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <MEM_DECODE_GEN[0].GEN_PLB_SHARED.cs_out_s_h>.
    Found 1-bit register for signal <cs_out_i>.
    Found 1-bit register for signal <decode_hit_reg>.
    Found 1-bit register for signal <rdce_out_i>.
    Found 1-bit register for signal <wrce_out_i>.
    Found 1-bit register for signal <rnw_s_h>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <plb_address_decoder> synthesized.

Synthesizing Unit <pselect_f>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 13
        C_AW = 32
        C_BAR = "10000111000000000000000000000000"
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <A<13:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f> synthesized.

Synthesizing Unit <or_gate128>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd".
        C_OR_WIDTH = 1
        C_BUS_WIDTH = 1
        C_USE_LUT_OR = false
    Summary:
	no macro.
Unit <or_gate128> synthesized.

Synthesizing Unit <or_muxcy>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd".
        C_NUM_BITS = 1
    Summary:
	no macro.
Unit <or_muxcy> synthesized.

Synthesizing Unit <counter_f>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd".
        C_NUM_BITS = 8
        C_FAMILY = "nofamily"
    Found 9-bit register for signal <INFERRED_GEN.icount_out>.
    Found 9-bit subtractor for signal <INFERRED_GEN.icount_out[8]_GND_2042_o_mux_5_OUT> created at line 292.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
Unit <counter_f> synthesized.

Synthesizing Unit <addr_response_shim>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/addr_response_shim.vhd".
        C_BUS2CORE_CLK_RATIO = 1
        C_SPLB_AWIDTH = 32
        C_SPLB_DWIDTH = 32
        C_SIPIF_DWIDTH = 32
        C_NUM_CS = 10
        C_NUM_CE = 41
        C_FAMILY = "spartan6"
    Found 1-bit register for signal <bus2Shim_CS_reg>.
    Found 1-bit register for signal <shim2IP_RNW_int>.
    Found 1-bit register for signal <bus2Shim_RdCE_reg>.
    Found 1-bit register for signal <bus2Shim_WrCE_reg>.
    Found 11-bit register for signal <Shim2IP_CS>.
    Found 42-bit register for signal <Shim2IP_RdCE>.
    Found 42-bit register for signal <Shim2IP_WrCE>.
    Found 1-bit register for signal <Shim2IP_RNW>.
    Found 32-bit register for signal <Shim2IP_Addr>.
    Found 1-bit register for signal <invalidAddrRspns_reg>.
    Found 1-bit register for signal <invalidRdReq>.
    Found 1-bit register for signal <invalidWrReq>.
    Found 32-bit register for signal <bus2Shim_Addr_reg>.
    Found 42-bit 32-to-1 multiplexer for signal <_n0506> created at line 281.
    Found 42-bit 32-to-1 multiplexer for signal <_n0509> created at line 281.
    Summary:
	inferred 167 D-type flip-flop(s).
	inferred  43 Multiplexer(s).
Unit <addr_response_shim> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x2-bit single-port Read Only RAM                    : 1
 4x1-bit single-port Read Only RAM                     : 1
 64x16-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 28
 10-bit adder                                          : 2
 10-bit addsub                                         : 1
 10-bit subtractor                                     : 4
 11-bit adder                                          : 1
 15-bit adder                                          : 3
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 2-bit adder                                           : 1
 2-bit subtractor                                      : 1
 3-bit adder                                           : 2
 3-bit subtractor                                      : 1
 32-bit adder                                          : 1
 5-bit adder                                           : 3
 6-bit adder                                           : 3
 8-bit subtractor                                      : 1
 9-bit addsub                                          : 1
 9-bit subtractor                                      : 1
# Registers                                            : 652
 1-bit register                                        : 508
 10-bit register                                       : 15
 11-bit register                                       : 1
 14-bit register                                       : 4
 15-bit register                                       : 6
 16-bit register                                       : 13
 2-bit register                                        : 8
 25-bit register                                       : 1
 3-bit register                                        : 6
 30-bit register                                       : 1
 32-bit register                                       : 30
 36-bit register                                       : 3
 4-bit register                                        : 8
 42-bit register                                       : 2
 48-bit register                                       : 3
 5-bit register                                        : 5
 6-bit register                                        : 4
 7-bit register                                        : 3
 8-bit register                                        : 29
 9-bit register                                        : 2
# Comparators                                          : 26
 10-bit comparator equal                               : 5
 10-bit comparator lessequal                           : 2
 10-bit comparator not equal                           : 1
 11-bit comparator equal                               : 1
 11-bit comparator greater                             : 1
 15-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 1
 6-bit comparator lessequal                            : 1
 8-bit comparator equal                                : 3
 8-bit comparator greater                              : 2
 8-bit comparator not equal                            : 1
 9-bit comparator equal                                : 4
# Multiplexers                                         : 675
 1-bit 2-to-1 multiplexer                              : 481
 1-bit 3-to-1 multiplexer                              : 2
 1-bit 4-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 28
 11-bit 2-to-1 multiplexer                             : 10
 14-bit 2-to-1 multiplexer                             : 1
 15-bit 2-to-1 multiplexer                             : 3
 16-bit 2-to-1 multiplexer                             : 8
 2-bit 2-to-1 multiplexer                              : 9
 3-bit 2-to-1 multiplexer                              : 3
 32-bit 2-to-1 multiplexer                             : 34
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 1
 36-bit 2-to-1 multiplexer                             : 9
 36-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 17
 42-bit 2-to-1 multiplexer                             : 20
 42-bit 32-to-1 multiplexer                            : 2
 48-bit 2-to-1 multiplexer                             : 2
 5-bit 2-to-1 multiplexer                              : 3
 6-bit 2-to-1 multiplexer                              : 3
 7-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 28
 9-bit 2-to-1 multiplexer                              : 5
# FSMs                                                 : 6
# Xors                                                 : 126
 1-bit xor2                                            : 82
 1-bit xor3                                            : 34
 1-bit xor4                                            : 8
 1-bit xor5                                            : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
Release 14.7 - generatecore $Revision: 1.69 $ (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:coreutil:1006 - Xilinx repository path
   '/opt/Xilinx/14.7/ISE_DS/EDK/coregen' is not a valid directory
INFO:encore:403 - Generating cell
   'system_soft_temac_wrapper_fifo_generator_v9_3_1' of component
   'system_soft_temac_wrapper_fifo_generator_v9_3_1' using IPEngine generatecore
   flow.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/aartix7/data/aartix7.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/aartix7/data/aartix7.acd>
INFO:sim:172 - Generating IP...
Delivering EJava files for 'system_soft_temac_wrapper_fifo_generator_v9_3_1'...
Generating implementation netlist for
'system_soft_temac_wrapper_fifo_generator_v9_3_1'...
INFO:sim - Pre-processing HDL files for
   'system_soft_temac_wrapper_fifo_generator_v9_3_1'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'system_soft_temac_wrapper_fifo_generator_v9_3_1'
Running ngcbuild...
Moving files to output directory...
Finished moving files to output directory
Successfully generated unit 'system_soft_temac_wrapper_fifo_generator_v9_3_1'.

End of process call...
Release 14.7 - generatecore $Revision: 1.69 $ (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:coreutil:1006 - Xilinx repository path
   '/opt/Xilinx/14.7/ISE_DS/EDK/coregen' is not a valid directory
INFO:encore:403 - Generating cell
   'system_soft_temac_wrapper_fifo_generator_v9_3_2' of component
   'system_soft_temac_wrapper_fifo_generator_v9_3_2' using IPEngine generatecore
   flow.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/aartix7/data/aartix7.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/aartix7/data/aartix7.acd>
INFO:sim:172 - Generating IP...
Delivering EJava files for 'system_soft_temac_wrapper_fifo_generator_v9_3_2'...
Generating implementation netlist for
'system_soft_temac_wrapper_fifo_generator_v9_3_2'...
INFO:sim - Pre-processing HDL files for
   'system_soft_temac_wrapper_fifo_generator_v9_3_2'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'system_soft_temac_wrapper_fifo_generator_v9_3_2'
Running ngcbuild...
Moving files to output directory...
Finished moving files to output directory
Successfully generated unit 'system_soft_temac_wrapper_fifo_generator_v9_3_2'.

End of process call...
Release 14.7 - generatecore $Revision: 1.69 $ (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:coreutil:1006 - Xilinx repository path
   '/opt/Xilinx/14.7/ISE_DS/EDK/coregen' is not a valid directory
INFO:encore:403 - Generating cell
   'system_soft_temac_wrapper_fifo_generator_v9_3_3' of component
   'system_soft_temac_wrapper_fifo_generator_v9_3_3' using IPEngine generatecore
   flow.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/aartix7/data/aartix7.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/aartix7/data/aartix7.acd>
INFO:sim:172 - Generating IP...
Delivering EJava files for 'system_soft_temac_wrapper_fifo_generator_v9_3_3'...
Generating implementation netlist for
'system_soft_temac_wrapper_fifo_generator_v9_3_3'...
INFO:sim - Pre-processing HDL files for
   'system_soft_temac_wrapper_fifo_generator_v9_3_3'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'system_soft_temac_wrapper_fifo_generator_v9_3_3'
Running ngcbuild...
Moving files to output directory...
Finished moving files to output directory
Successfully generated unit 'system_soft_temac_wrapper_fifo_generator_v9_3_3'.

End of process call...
Release 14.7 - generatecore $Revision: 1.69 $ (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:coreutil:1006 - Xilinx repository path
   '/opt/Xilinx/14.7/ISE_DS/EDK/coregen' is not a valid directory
INFO:encore:403 - Generating cell 'system_soft_temac_wrapper_blk_mem_gen_v7_3'
   of component 'system_soft_temac_wrapper_blk_mem_gen_v7_3' using IPEngine
   generatecore flow.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/aartix7/data/aartix7.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/aartix7/data/aartix7.acd>
INFO:sim:172 - Generating IP...
Delivering EJava files for 'system_soft_temac_wrapper_blk_mem_gen_v7_3'...
Generating implementation netlist for
'system_soft_temac_wrapper_blk_mem_gen_v7_3'...
INFO:sim - Pre-processing HDL files for
   'system_soft_temac_wrapper_blk_mem_gen_v7_3'...
Running synthesis for 'system_soft_temac_wrapper_blk_mem_gen_v7_3'
Running ngcbuild...
Moving files to output directory...
Finished moving files to output directory
Successfully generated unit 'system_soft_temac_wrapper_blk_mem_gen_v7_3'.

End of process call...
Release 14.7 - generatecore $Revision: 1.69 $ (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:coreutil:1006 - Xilinx repository path
   '/opt/Xilinx/14.7/ISE_DS/EDK/coregen' is not a valid directory
INFO:encore:404 - Generating cell
   'system_soft_temac_wrapper_fifo_generator_v6_1' of component
   'system_soft_temac_wrapper_fifo_generator_v6_1' using Java generatecore flow.
WARNING:coreutil - Warning: EDIF Netlist being generated
XSTHandler: XST: HDL Parsing
XSTHandler: XST: HDL Elaboration
XSTHandler: XST: HDL Synthesis
XSTHandler: XST: Advanced HDL Synthesis
XSTHandler: XST: Low Level Synthesis
Successfully generated unit 'system_soft_temac_wrapper_fifo_generator_v6_1'.

End of process call...

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/system_soft_temac_wrapper_fifo_generator_v9_3_1.ngc>.
Reading core <../implementation/system_soft_temac_wrapper_fifo_generator_v9_3_2.ngc>.
Reading core <../implementation/system_soft_temac_wrapper_fifo_generator_v9_3_3.ngc>.
Reading core <../implementation/system_soft_temac_wrapper_blk_mem_gen_v7_3.ngc>.
Launcher: Executing edif2ngd -noa "/home/shebalin/lom/fpga/dev/system/implementation/system_soft_temac_wrapper_fifo_generator_v6_1.edn" "/home/shebalin/lom/fpga/dev/system/implementation/system_soft_temac_wrapper_fifo_generator_v6_1.ngo"
Release 14.7 - edif2ngd P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 14.7 edif2ngd P.20131013 (lin64)
INFO:NgdBuild - Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.7/ISE_DS/EDK/data/edif2ngd.pfd>
with local file </opt/Xilinx/14.7/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to
"/home/shebalin/lom/fpga/dev/system/implementation/system_soft_temac_wrapper_fif
o_generator_v6_1.ngo"...
Reading core <../implementation/system_soft_temac_wrapper_fifo_generator_v6_1_fifo_generator_v6_1_xst_1.ngc>.
Loading core <system_soft_temac_wrapper_fifo_generator_v9_3_1> for timing and area information for instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM>.
Loading core <system_soft_temac_wrapper_fifo_generator_v9_3_2> for timing and area information for instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM>.
Loading core <system_soft_temac_wrapper_fifo_generator_v9_3_3> for timing and area information for instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM>.
Loading core <system_soft_temac_wrapper_blk_mem_gen_v7_3> for timing and area information for instance <V6_S6_AND_LATER.I_TRUE_DUAL_PORT_BLK_MEM_GEN>.
Loading core <system_soft_temac_wrapper_fifo_generator_v6_1_fifo_generator_v6_1_xst_1> for timing and area information for instance <BU3>.
Loading core <system_soft_temac_wrapper_fifo_generator_v6_1> for timing and area information for instance <YES_V6_OR_S6.ELASTIC_FIFO>.
WARNING:Xst:2404 -  FFs/Latches <STATUS_VECTOR<29:20>> (without init value) have a constant value of 0 in block <soft_tx_state_mach>.
WARNING:Xst:2404 -  FFs/Latches <DCR_ABus<0:1>> (without init value) have a constant value of 0 in block <registers>.
WARNING:Xst:2404 -  FFs/Latches <reg_data<18:12>> (without init value) have a constant value of 0 in block <reg_cr>.

Synthesizing (advanced) Unit <reg_cr>.
The following registers are absorbed into counter <resetCnt_1>: 1 register on signal <resetCnt_1>.
Unit <reg_cr> synthesized (advanced).

Synthesizing (advanced) Unit <rx_cl_if>.
The following registers are absorbed into counter <rxClClkFrameLengthBytesTrue>: 1 register on signal <rxClClkFrameLengthBytesTrue>.
Unit <rx_cl_if> synthesized (advanced).

Synthesizing (advanced) Unit <rx_ll_if>.
The following registers are absorbed into counter <rxLlClkLastProcessed_d2_clean>: 1 register on signal <rxLlClkLastProcessed_d2_clean>.
The following registers are absorbed into counter <rxLlClkWordsReadCnt>: 1 register on signal <rxLlClkWordsReadCnt>.
Unit <rx_ll_if> synthesized (advanced).

Synthesizing (advanced) Unit <soft_config>.
Unit <soft_config> synthesized (advanced).

Synthesizing (advanced) Unit <soft_decode_frame>.
The following registers are absorbed into counter <FRAME_COUNTER>: 1 register on signal <FRAME_COUNTER>.
Unit <soft_decode_frame> synthesized (advanced).

Synthesizing (advanced) Unit <soft_gmii_mii_rx>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <soft_gmii_mii_rx> synthesized (advanced).

Synthesizing (advanced) Unit <soft_management>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <soft_management> synthesized (advanced).

Synthesizing (advanced) Unit <soft_miim>.
The following registers are absorbed into counter <STATE_COUNT>: 1 register on signal <STATE_COUNT>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0254> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 16-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <STATE_COUNT>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <soft_miim> synthesized (advanced).

Synthesizing (advanced) Unit <soft_rx_control>.
The following registers are absorbed into counter <DATA_COUNT>: 1 register on signal <DATA_COUNT>.
Unit <soft_rx_control> synthesized (advanced).

Synthesizing (advanced) Unit <soft_trimac_gen>.
INFO:Xst:3231 - The small RAM <Mram_SPEED_IS_100_INT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <INT_SPEED_MANI> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <SPEED_IS_100_INT> |          |
    -----------------------------------------------------------------------
Unit <soft_trimac_gen> synthesized (advanced).

Synthesizing (advanced) Unit <soft_tx_control>.
The following registers are absorbed into counter <DATA_COUNT>: 1 register on signal <DATA_COUNT>.
Unit <soft_tx_control> synthesized (advanced).

Synthesizing (advanced) Unit <soft_tx_pause_control>.
The following registers are absorbed into counter <PAUSE_COUNT>: 1 register on signal <PAUSE_COUNT>.
The following registers are absorbed into counter <PAUSE_QUANTA>: 1 register on signal <PAUSE_QUANTA>.
Unit <soft_tx_pause_control> synthesized (advanced).

Synthesizing (advanced) Unit <soft_tx_state_mach>.
The following registers are absorbed into counter <PRE_COUNT>: 1 register on signal <PRE_COUNT>.
The following registers are absorbed into counter <CRC_COUNT>: 1 register on signal <CRC_COUNT>.
The following registers are absorbed into counter <FRAME_COUNT>: 1 register on signal <FRAME_COUNT>.
Unit <soft_tx_state_mach> synthesized (advanced).

Synthesizing (advanced) Unit <tx_ll_if>.
INFO:Xst:3231 - The small RAM <Mram_LLTemac_REM_dly[0]_GND_25_o_wide_mux_41_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 2-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <GEN_WIRES_FOR_CSUM.LLTemac_REM_dly_csum> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <tx_ll_if> synthesized (advanced).
WARNING:Xst:2677 - Node <BYTE_COUNT_1_14> of sequential type is unconnected in block <soft_tx_state_mach>.
WARNING:Xst:2677 - Node <BYTE_COUNT_2_14> of sequential type is unconnected in block <soft_tx_state_mach>.
WARNING:Xst:2677 - Node <footWord5_28> of sequential type is unconnected in block <rx_ll_if>.
WARNING:Xst:2677 - Node <footWord5_27> of sequential type is unconnected in block <rx_ll_if>.
WARNING:Xst:2677 - Node <footWord5_26> of sequential type is unconnected in block <rx_ll_if>.
WARNING:Xst:2677 - Node <footWord5_25> of sequential type is unconnected in block <rx_ll_if>.
WARNING:Xst:2677 - Node <footWord5_24> of sequential type is unconnected in block <rx_ll_if>.
WARNING:Xst:2677 - Node <footWord5_23> of sequential type is unconnected in block <rx_ll_if>.
WARNING:Xst:2677 - Node <footWord5_22> of sequential type is unconnected in block <rx_ll_if>.
WARNING:Xst:2677 - Node <footWord5_21> of sequential type is unconnected in block <rx_ll_if>.
WARNING:Xst:2677 - Node <footWord5_20> of sequential type is unconnected in block <rx_ll_if>.
WARNING:Xst:2677 - Node <footWord5_19> of sequential type is unconnected in block <rx_ll_if>.
WARNING:Xst:2677 - Node <footWord5_18> of sequential type is unconnected in block <rx_ll_if>.
WARNING:Xst:2677 - Node <footWord5_17> of sequential type is unconnected in block <rx_ll_if>.
WARNING:Xst:2677 - Node <footWord5_16> of sequential type is unconnected in block <rx_ll_if>.
WARNING:Xst:2677 - Node <footWord5_15> of sequential type is unconnected in block <rx_ll_if>.
WARNING:Xst:2677 - Node <footWord7_17> of sequential type is unconnected in block <rx_ll_if>.
WARNING:Xst:2677 - Node <footWord7_16> of sequential type is unconnected in block <rx_ll_if>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x2-bit single-port distributed Read Only RAM        : 1
 4x1-bit single-port distributed Read Only RAM         : 1
 64x16-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 13
 10-bit adder                                          : 1
 10-bit addsub                                         : 1
 10-bit subtractor                                     : 4
 11-bit adder                                          : 1
 2-bit adder                                           : 1
 3-bit adder                                           : 1
 32-bit adder                                          : 1
 8-bit subtractor                                      : 1
 9-bit addsub                                          : 1
 9-bit subtractor                                      : 1
# Counters                                             : 15
 10-bit up counter                                     : 1
 15-bit up counter                                     : 3
 16-bit down counter                                   : 1
 16-bit up counter                                     : 1
 2-bit down counter                                    : 1
 3-bit down counter                                    : 1
 3-bit up counter                                      : 1
 5-bit up counter                                      : 3
 6-bit up counter                                      : 3
# Registers                                            : 2613
 Flip-Flops                                            : 2613
# Comparators                                          : 26
 10-bit comparator equal                               : 5
 10-bit comparator lessequal                           : 2
 10-bit comparator not equal                           : 1
 11-bit comparator equal                               : 1
 11-bit comparator greater                             : 1
 15-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 1
 6-bit comparator lessequal                            : 1
 8-bit comparator equal                                : 3
 8-bit comparator greater                              : 2
 8-bit comparator not equal                            : 1
 9-bit comparator equal                                : 4
# Multiplexers                                         : 719
 1-bit 2-to-1 multiplexer                              : 541
 1-bit 3-to-1 multiplexer                              : 2
 1-bit 4-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 28
 11-bit 2-to-1 multiplexer                             : 10
 15-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 6
 2-bit 2-to-1 multiplexer                              : 7
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 34
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 1
 36-bit 2-to-1 multiplexer                             : 8
 36-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 17
 42-bit 2-to-1 multiplexer                             : 20
 42-bit 32-to-1 multiplexer                            : 2
 48-bit 2-to-1 multiplexer                             : 2
 5-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 27
 9-bit 2-to-1 multiplexer                              : 5
# FSMs                                                 : 6
# Xors                                                 : 126
 1-bit xor2                                            : 82
 1-bit xor3                                            : 34
 1-bit xor4                                            : 8
 1-bit xor5                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch master_id_31 hinder the constant cleaning in the block plb_slave_attachment.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <master_id_30> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_29> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_28> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_27> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_26> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_25> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_24> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_23> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_22> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_21> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_20> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_19> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_18> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_17> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_16> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_15> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_14> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_13> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_12> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_11> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_10> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_9> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_8> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_7> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_6> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_5> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_4> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_3> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_2> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_1> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_data_30> (without init value) has a constant value of 0 in block <reg_cr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx2ClientUnd_d> (without init value) has a constant value of 0 in block <tx_cl_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clientEmacTxUnd_i> (without init value) has a constant value of 0 in block <tx_cl_if>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <GEN_FOR_SHARED.addr_cntl_cs> in Unit <plb_slave_attachment> is equivalent to the following FF/Latch, which will be removed : <addr_cycle_flush> 
INFO:Xst:2261 - The FF/Latch <FRAME_MAX_3> in Unit <soft_tx_state_mach> is equivalent to the following FF/Latch, which will be removed : <FRAME_MAX_2> 
INFO:Xst:2261 - The FF/Latch <REG_PREAMBLE> in Unit <soft_tx_state_mach> is equivalent to the following FF/Latch, which will be removed : <PREAMBLE_PIPE_0> 
INFO:Xst:2261 - The FF/Latch <emacClientRxdVld_d1> in Unit <rx_cl_if> is equivalent to the following FF/Latch, which will be removed : <rxClClkRxdVld_d1> 
WARNING:Xst:1303 - From in and out of unit GMII0.I_RXSPEEDIS10100GEN_0, both signals data_in and GMII0.I_TXSPEEDIS10100GEN_0/data_in have a KEEP attribute, signal data_in will be lost.
WARNING:Xst:2677 - Node <TPID01_I/TPReq> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <TPID01_I/wrCE_d> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <TPID00_I/TPReq> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <TPID00_I/wrCE_d> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <UAWL0_I/TPReq> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <UAWL0_I/wrCE_d> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <RTAG0_I/TPReq> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <RTAG0_I/wrCE_d> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <TTAG0_I/TPReq> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <TTAG0_I/wrCE_d> of sequential type is unconnected in block <registers>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_FLOW/I_TX/FSM_4> on signal <STATE_COUNT[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/FSM_5> on signal <hi_sm_ps[1:5]> with user encoding.
------------------------
 State      | Encoding
------------------------
 pre_idle   | 00000
 idle       | 00001
 cfg_wr     | 00010
 cfg_rd_0   | 00011
 cfg_rd_1   | 00100
 maw1rd_0   | 00101
 maw1rd_1   | 00110
 maw1rd_2   | 00111
 miimwdwr   | 01000
 miimwdrd   | 01001
 tiewr      | 01010
 tierd      | 01011
 tiswr      | 01100
 tisrd      | 01101
 miimwrop_0 | 01110
 miimwrop_1 | 01111
 miimrdop_0 | 10000
 miimrdop_1 | 10001
 miimrdop_2 | 10010
 lclop      | unreached
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Soft_TEMAC/I_TX0/I_TX_TEMAC_IF/I_TX_TEMAC_IF_SM/FSM_0> on signal <tx_sm_ps[1:3]> with gray encoding.
------------------------------------
 State                  | Encoding
------------------------------------
 idle                   | 000
 rd_csfifo              | 001
 rd_txfifo              | 011
 wr_clfifo_00           | 010
 rd_txfifo_wr_clfifo_01 | 110
 tx_done                | 111
------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Soft_TEMAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/FSM_1> on signal <cl_cs[1:2]> with user encoding.
---------------------
 State   | Encoding
---------------------
 idle    | 00
 rd_wait | 01
 hbyte   | 10
 lbyte   | 11
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Soft_TEMAC/I_RX0/I_RX_CL_IF/FSM_2> on signal <rxClWrSm_Cs[1:3]> with user encoding.
-----------------------------------------
 State                       | Encoding
-----------------------------------------
 pwr_up_init_last_proc       | 000
 pwr_up_init_next_avail      | 001
 wait_for_strt_of_frame      | 010
 rcving_a_frame              | 011
 end_of_frame_check_good_bad | 100
 write_frame_length          | 101
 update_next_avail           | 110
 write_next_avail            | 111
-----------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/FSM_3> on signal <rxLlRdSm_Cs[1:26]> with one-hot encoding.
-----------------------------------------------------
 State                 | Encoding
-----------------------------------------------------
 pwr_up_init_last_proc | 00000000000000000000000001
 pwr_up_wait_init_done | 00000000000000000000000010
 read_next_avail_ptr   | 00000000000000000100000000
 read_next_avail_ptr2  | 00000000000000000000001000
 read_next_avail_ptr3  | 00000000000000000000010000
 wait_for_frame_avail  | 00000000000000000000000100
 wait_for_fifo_empty   | 00000000000000000000100000
 wait_for_fifo_empty2  | 00000000000000000010000000
 sof                   | 00000000000000000001000000
 sop                   | 00000000000000001000000000
 rd_frame_from_mem     | 00000000000000010000000000
 almost_full_wait1     | 00000000000000100000000000
 almost_full_wait2     | 00000000000100000000000000
 almost_full_wait3     | 00000000001000000000000000
 almost_full_wait4     | 00000000010000000000000000
 special_eop           | 00000000000001000000000000
 eop                   | 00000000000010000000000000
 foot_0                | 00000000100000000000000000
 foot_1                | 00000001000000000000000000
 foot_2                | 00000010000000000000000000
 foot_3                | 00000100000000000000000000
 foot_4                | 00001000000000000000000000
 foot_5                | 00010000000000000000000000
 foot_6                | 00100000000000000000000000
 eof                   | 01000000000000000000000000
 write_last_proc       | 10000000000000000000000000
-----------------------------------------------------
WARNING:Xst:2677 - Node <COUNT_1> of sequential type is unconnected in block <soft_gmii_mii_rx>.
WARNING:Xst:2677 - Node <COUNT_2> of sequential type is unconnected in block <soft_gmii_mii_rx>.
WARNING:Xst:2677 - Node <COUNT_3> of sequential type is unconnected in block <soft_gmii_mii_rx>.
WARNING:Xst:2677 - Node <COUNT_4> of sequential type is unconnected in block <soft_gmii_mii_rx>.
WARNING:Xst:2677 - Node <COUNT_5> of sequential type is unconnected in block <soft_gmii_mii_rx>.
WARNING:Xst:2677 - Node <COUNT_6> of sequential type is unconnected in block <soft_gmii_mii_rx>.
WARNING:Xst:2677 - Node <COUNT_7> of sequential type is unconnected in block <soft_gmii_mii_rx>.
WARNING:Xst:2677 - Node <COUNT_8> of sequential type is unconnected in block <soft_gmii_mii_rx>.
WARNING:Xst:2677 - Node <COUNT_9> of sequential type is unconnected in block <soft_gmii_mii_rx>.
WARNING:Xst:2677 - Node <COUNT_10> of sequential type is unconnected in block <soft_gmii_mii_rx>.
WARNING:Xst:2677 - Node <COUNT_11> of sequential type is unconnected in block <soft_gmii_mii_rx>.
WARNING:Xst:2677 - Node <COUNT_12> of sequential type is unconnected in block <soft_gmii_mii_rx>.
WARNING:Xst:2677 - Node <COUNT_13> of sequential type is unconnected in block <soft_gmii_mii_rx>.
WARNING:Xst:2677 - Node <COUNT_14> of sequential type is unconnected in block <soft_gmii_mii_rx>.
WARNING:Xst:2677 - Node <LENGTH_TYPE_11> of sequential type is unconnected in block <soft_decode_frame>.
WARNING:Xst:2677 - Node <LENGTH_TYPE_12> of sequential type is unconnected in block <soft_decode_frame>.
WARNING:Xst:2677 - Node <LENGTH_TYPE_13> of sequential type is unconnected in block <soft_decode_frame>.
WARNING:Xst:2677 - Node <LENGTH_TYPE_14> of sequential type is unconnected in block <soft_decode_frame>.
WARNING:Xst:2677 - Node <LENGTH_TYPE_15> of sequential type is unconnected in block <soft_decode_frame>.
WARNING:Xst:1710 - FF/Latch <reg_data_30> (without init value) has a constant value of 0 in block <reg_is>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch offset_31 hinder the constant cleaning in the block tx_csum_mux.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <offset_30> has a constant value of 0 in block <tx_csum_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <offset_29> has a constant value of 0 in block <tx_csum_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <offset_28> has a constant value of 0 in block <tx_csum_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <offset_27> has a constant value of 0 in block <tx_csum_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <offset_26> has a constant value of 0 in block <tx_csum_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <offset_25> has a constant value of 0 in block <tx_csum_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <offset_24> has a constant value of 0 in block <tx_csum_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <offset_23> has a constant value of 0 in block <tx_csum_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <offset_22> has a constant value of 0 in block <tx_csum_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <offset_21> has a constant value of 0 in block <tx_csum_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <offset_20> has a constant value of 0 in block <tx_csum_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <offset_19> has a constant value of 0 in block <tx_csum_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <offset_18> has a constant value of 0 in block <tx_csum_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <offset_17> has a constant value of 0 in block <tx_csum_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <offset_16> has a constant value of 0 in block <tx_csum_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <offset_15> has a constant value of 0 in block <tx_csum_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <offset_14> has a constant value of 0 in block <tx_csum_mux>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <IFG_DELAY_HELD_1> in Unit <soft_tx_state_mach> is equivalent to the following FF/Latch, which will be removed : <INT_IFG_DEL_MASKED_1> 
INFO:Xst:2261 - The FF/Latch <IFG_DELAY_HELD_0> in Unit <soft_tx_state_mach> is equivalent to the following FF/Latch, which will be removed : <INT_IFG_DEL_MASKED_0> 

Optimizing unit <system_soft_temac_wrapper> ...

Optimizing unit <soft_gmii_if> ...

Optimizing unit <xps_ll_temac> ...

Optimizing unit <plb_slave_attachment> ...

Optimizing unit <plb_address_decoder> ...

Optimizing unit <counter_f> ...

Optimizing unit <soft_temac_wrap> ...

Optimizing unit <soft_trimac_gen> ...

Optimizing unit <soft_control> ...

Optimizing unit <soft_rx_control> ...

Optimizing unit <soft_tx_control> ...

Optimizing unit <soft_rx_pause_control> ...

Optimizing unit <soft_tx_pause_control> ...

Optimizing unit <soft_tx> ...

Optimizing unit <soft_tx_state_mach> ...
INFO:Xst:2261 - The FF/Latch <FRAME_MAX_4> in Unit <soft_tx_state_mach> is equivalent to the following FF/Latch, which will be removed : <REG_TX_VLAN> 

Optimizing unit <soft_crc32_8> ...

Optimizing unit <soft_gmii_mii_rx> ...

Optimizing unit <soft_management> ...

Optimizing unit <soft_config> ...

Optimizing unit <soft_miim> ...

Optimizing unit <soft_address_filter_dynamic_config> ...

Optimizing unit <soft_address_compare> ...

Optimizing unit <soft_rx> ...

Optimizing unit <soft_state_machines> ...

Optimizing unit <soft_decode_frame> ...

Optimizing unit <soft_param_check> ...

Optimizing unit <soft_gmii_mii_tx> ...

Optimizing unit <dcr2ghi> ...

Optimizing unit <registers> ...

Optimizing unit <reg_is> ...

Optimizing unit <reg_cr> ...

Optimizing unit <reg_tp> ...

Optimizing unit <reg_ifgp> ...

Optimizing unit <reg_ip> ...

Optimizing unit <reg_ie> ...

Optimizing unit <reg_16bl> ...

Optimizing unit <addr_response_shim> ...

Optimizing unit <tx_llink_top> ...

Optimizing unit <tx_ll_if> ...

Optimizing unit <tx_temac_if> ...

Optimizing unit <tx_temac_if_sm> ...

Optimizing unit <tx_csum_mux> ...

Optimizing unit <tx_cl_if> ...

Optimizing unit <rx_top> ...

Optimizing unit <rx_cl_if> ...

Optimizing unit <rx_ll_if> ...
WARNING:Xst:2716 - In unit system_soft_temac_wrapper, both signals Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_FLOW/I_SYNC_RX_DUPLEX/data_in and Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_FLOW/I_SYNC_TX_DUPLEX/data_in have a KEEP attribute, signal Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_FLOW/I_SYNC_TX_DUPLEX/data_in will be lost.
WARNING:Xst:1303 - From in and out of unit Soft_TEMAC/I_TX0, both signals Tx_Cl_Clk and Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.tx_gmii_mii_clk_int_0 have a KEEP attribute, signal Tx_Cl_Clk will be lost.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_0> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_1> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_2> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_3> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_4> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_5> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_6> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_7> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_8> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_9> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_10> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_11> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_12> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_30> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_31> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_be_i_0> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_be_i_1> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_be_i_2> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_be_i_3> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/plb_be_reg_0> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/plb_be_reg_1> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/plb_be_reg_2> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/plb_be_reg_3> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/plb_abus_reg_30> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/plb_abus_reg_31> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/SPEED_IS_100> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_FLOW/PAUSE_VECTOR_0> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/NUMBER_OF_BYTES> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/DST_ADDR_MULTI_MATCH> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/DATA_REG_4_7> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/DATA_REG_4_6> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/DATA_REG_4_5> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/DATA_REG_4_4> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/DATA_REG_4_3> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/DATA_REG_4_2> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/DATA_REG_4_1> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/DATA_REG_4_0> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/STATUS_VECTOR_19> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/STATUS_VECTOR_18> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/STATUS_VECTOR_17> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/STATUS_VECTOR_16> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/STATUS_VECTOR_15> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/STATUS_VECTOR_14> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/STATUS_VECTOR_13> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/STATUS_VECTOR_12> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/STATUS_VECTOR_11> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/STATUS_VECTOR_10> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/STATUS_VECTOR_9> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/STATUS_VECTOR_8> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/STATUS_VECTOR_7> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/STATUS_VECTOR_6> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/STATUS_VECTOR_5> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/STATUS_VECTOR_4> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/STATUS_VECTOR_3> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/STATUS_VECTOR_2> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/STATUS_VECTOR_1> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/STATUS_VECTOR_0> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/BYTE_COUNT_2_13> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/BYTE_COUNT_2_12> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/BYTE_COUNT_2_11> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/BYTE_COUNT_2_10> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/BYTE_COUNT_2_9> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/BYTE_COUNT_2_8> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/BYTE_COUNT_2_7> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/BYTE_COUNT_2_6> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/BYTE_COUNT_2_5> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/BYTE_COUNT_2_4> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/BYTE_COUNT_2_3> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/BYTE_COUNT_2_2> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/BYTE_COUNT_2_1> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/BYTE_COUNT_2_0> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/BYTE_COUNT_1_13> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/BYTE_COUNT_1_12> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/BYTE_COUNT_1_11> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/BYTE_COUNT_1_10> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/BYTE_COUNT_1_9> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/BYTE_COUNT_1_8> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/BYTE_COUNT_1_7> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/BYTE_COUNT_1_6> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/BYTE_COUNT_1_5> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/BYTE_COUNT_1_4> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/BYTE_COUNT_1_3> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/BYTE_COUNT_1_2> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/BYTE_COUNT_1_1> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/BYTE_COUNT_1_0> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/IFG_DELAY_HELD_7> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/IFG_DELAY_HELD_6> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/IFG_DELAY_HELD_5> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/IFG_DELAY_HELD_4> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/IFG_DELAY_HELD_3> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/IFG_DELAY_HELD_2> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/BYTE_COUNT_0_14> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/BYTE_COUNT_0_13> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/BYTE_COUNT_0_12> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/BYTE_COUNT_0_11> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/BYTE_COUNT_0_10> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/BYTE_COUNT_0_9> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/BYTE_COUNT_0_8> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/BYTE_COUNT_0_7> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/BYTE_COUNT_0_6> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/BYTE_COUNT_0_5> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/BYTE_COUNT_0_4> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/BYTE_COUNT_0_3> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/BYTE_COUNT_0_2> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/BYTE_COUNT_0_1> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/BYTE_COUNT_0_0> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/STOP_MAX_PKT> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/REG_SCSH> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/REG_TX_VLAN> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/REG_TX_CONTROL> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/DST_ADDR_BYTE5_MATCH> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/DST_ADDR_BYTE3_MATCH> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/DST_ADDR_BYTE2_MATCH> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/DST_ADDR_BYTE4_MATCH> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/DST_ADDR_BYTE0_MATCH> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/INT_TX_SUCCESS> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/DST_ADDR_BYTE1_MATCH> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/INT_TX_UNDERRUN2> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/INT_TX_DA> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_GMII_MII_RX_GEN/ALIGNMENT_ERR_REG> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/STATISTICS_VECTOR_24> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/STATISTICS_VECTOR_23> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/STATISTICS_VECTOR_22> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/STATISTICS_VECTOR_21> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/STATISTICS_VECTOR_20> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/STATISTICS_VECTOR_19> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/STATISTICS_VECTOR_18> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/STATISTICS_VECTOR_17> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/STATISTICS_VECTOR_16> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/STATISTICS_VECTOR_15> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/STATISTICS_VECTOR_14> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/STATISTICS_VECTOR_13> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/STATISTICS_VECTOR_12> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/STATISTICS_VECTOR_11> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/STATISTICS_VECTOR_10> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/STATISTICS_VECTOR_9> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/STATISTICS_VECTOR_8> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/STATISTICS_VECTOR_7> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/STATISTICS_VECTOR_6> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/STATISTICS_VECTOR_5> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/STATISTICS_VECTOR_2> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/STATISTICS_VECTOR_1> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/STATISTICS_VECTOR_0> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/ALIGNMENT_ERROR_REG> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/HALF_DUPLEX_HELD> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/I_FRAME_DECODER/FRAME_COUNTER_14> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/I_FRAME_DECODER/FRAME_COUNTER_13> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/I_FRAME_DECODER/FRAME_COUNTER_12> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/I_FRAME_DECODER/FRAME_COUNTER_11> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/I_FRAME_DECODER/FRAME_COUNTER_10> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/I_FRAME_DECODER/FRAME_COUNTER_9> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/I_FRAME_DECODER/FRAME_COUNTER_8> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/I_FRAME_DECODER/FRAME_COUNTER_7> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/I_FRAME_DECODER/FRAME_COUNTER_6> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/I_FRAME_DECODER/FRAME_COUNTER_5> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/I_FRAME_DECODER/FRAME_COUNTER_4> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/I_FRAME_DECODER/FRAME_COUNTER_3> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/I_FRAME_DECODER/FRAME_COUNTER_2> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/I_FRAME_DECODER/FRAME_COUNTER_1> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/I_FRAME_DECODER/FRAME_COUNTER_0> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/I_FRAME_DECODER/STATISTICS_LENGTH_13> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/I_FRAME_DECODER/STATISTICS_LENGTH_12> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/I_FRAME_DECODER/STATISTICS_LENGTH_11> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/I_FRAME_DECODER/STATISTICS_LENGTH_10> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/I_FRAME_DECODER/STATISTICS_LENGTH_9> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/I_FRAME_DECODER/STATISTICS_LENGTH_8> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/I_FRAME_DECODER/STATISTICS_LENGTH_7> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/I_FRAME_DECODER/STATISTICS_LENGTH_6> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/I_FRAME_DECODER/STATISTICS_LENGTH_5> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/I_FRAME_DECODER/STATISTICS_LENGTH_4> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/I_FRAME_DECODER/STATISTICS_LENGTH_3> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/I_FRAME_DECODER/STATISTICS_LENGTH_2> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/I_FRAME_DECODER/STATISTICS_LENGTH_1> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/I_FRAME_DECODER/STATISTICS_LENGTH_0> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/I_FRAME_DECODER/RX_DV_REG> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/I_FRAME_CHECKER/OUT_OF_BOUNDS_ERROR> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/I_FRAME_CHECKER/LENGTH_TYPE_ERROR> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/I_FRAME_CHECKER/CRC_ERROR> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/I_FRAME_CHECKER/ALIGNMENT_ERROR_INT> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_REGISTERS/CR0_I/statRstRxClClkDomain> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_REGISTERS/CR0_I/statRstHostClkDomain> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_REGISTERS/CR0_I/statRstRefClkDomain> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_REGISTERS/CR0_I/statRstTxClClkDomain> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_REGISTERS/CR0_I/intPlbClkStatRstDetected2Host> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_REGISTERS/CR0_I/intPlbClkStatRstDetected2Rx> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_REGISTERS/CR0_I/intPlbClkStatRstDetected2Ref> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_REGISTERS/CR0_I/reset_2_i> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_REGISTERS/CR0_I/intPlbClkStatRstDetected2Tx> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_REGISTERS/UAWU0_I/TPReq> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_REGISTERS/UAWU0_I/wrCE_d> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_CS_0> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_CS_1> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_CS_2> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_CS_3> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_CS_4> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_CS_5> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_CS_6> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_CS_7> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_CS_8> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_CS_9> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_CS_10> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_WrCE_16> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_WrCE_17> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_WrCE_18> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_WrCE_19> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_WrCE_20> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_WrCE_21> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_WrCE_22> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_WrCE_23> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_WrCE_24> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_WrCE_25> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_WrCE_26> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_WrCE_27> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_WrCE_28> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_WrCE_29> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_WrCE_30> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_WrCE_31> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_WrCE_32> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_WrCE_37> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_WrCE_38> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_WrCE_39> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_WrCE_40> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_WrCE_41> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_RdCE_16> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_RdCE_17> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_RdCE_18> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_RdCE_19> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_RdCE_20> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_RdCE_21> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_RdCE_22> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_RdCE_23> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_RdCE_24> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_RdCE_25> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_RdCE_26> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_RdCE_27> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_RdCE_28> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_RdCE_29> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_RdCE_30> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_RdCE_31> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_RdCE_32> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_RdCE_37> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_RdCE_38> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_RdCE_39> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_RdCE_40> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_RdCE_41> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_RNW> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_Addr_0> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_Addr_1> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_Addr_2> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_Addr_3> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_Addr_4> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_Addr_5> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_Addr_6> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_Addr_7> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_Addr_8> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_Addr_9> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_Addr_10> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_Addr_11> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_Addr_12> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_Addr_13> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_Addr_14> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_Addr_15> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_Addr_16> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_Addr_17> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_Addr_18> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_Addr_19> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_Addr_20> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_Addr_21> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_Addr_22> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_Addr_23> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_Addr_24> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_Addr_25> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_Addr_26> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_Addr_27> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_Addr_30> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/Shim2IP_Addr_31> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/shim2IP_RNW_int> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/bus2Shim_Addr_reg_0> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/bus2Shim_Addr_reg_1> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/bus2Shim_Addr_reg_2> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/bus2Shim_Addr_reg_3> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/bus2Shim_Addr_reg_4> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/bus2Shim_Addr_reg_5> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/bus2Shim_Addr_reg_6> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/bus2Shim_Addr_reg_7> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/bus2Shim_Addr_reg_8> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/bus2Shim_Addr_reg_9> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/bus2Shim_Addr_reg_10> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/bus2Shim_Addr_reg_11> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/bus2Shim_Addr_reg_12> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/bus2Shim_Addr_reg_30> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_ADDR_SHIM/bus2Shim_Addr_reg_31> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/client2TxRetran_i> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/client2TxColl_i> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/emacClientTxRetran_d> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/emacClientTxColl_d> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:2677 - Node <Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLLinkRdMemPtrErr> of sequential type is unconnected in block <system_soft_temac_wrapper>.
WARNING:Xst:1710 - FF/Latch <Soft_TEMAC/I_REGISTERS/IP0_I/reg_data_30> (without init value) has a constant value of 0 in block <system_soft_temac_wrapper>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_FLOW/TX_UNDERRUN_INT> in Unit <system_soft_temac_wrapper> is equivalent to the following FF/Latch, which will be removed : <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/INT_HALF_DUPLEX> 
INFO:Xst:2261 - The FF/Latch <Soft_TEMAC/I_TX0/I_TX_TEMAC_IF/eop_i> in Unit <system_soft_temac_wrapper> is equivalent to the following FF/Latch, which will be removed : <Soft_TEMAC/I_TX0/I_TX_TEMAC_IF/I_TX_TEMAC_IF_SM/eop_i> 
INFO:Xst:3203 - The FF/Latch <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/FRAME_MAX_4> in Unit <system_soft_temac_wrapper> is the opposite to the following FF/Latch, which will be removed : <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/FRAME_MAX_3> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system_soft_temac_wrapper, actual ratio is 4.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <Soft_TEMAC/I_TX0/I_TX_CSUM_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <Soft_TEMAC/I_TX0/I_TX_CSUM_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <Soft_TEMAC/I_TX0/I_TX_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <Soft_TEMAC/I_TX0/I_TX_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Soft_TEMAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Soft_TEMAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Soft_TEMAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Soft_TEMAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/wpntr/gcc0.gc1.count_d2_0> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/wpntr/gcc0.gc1.count_d2_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> <U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_2> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1_1> <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1_2> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2_1> <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2_2> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_4> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_4_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid_1> <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <Soft_TEMAC/I_TX0/I_TX_CSUM_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <Soft_TEMAC/I_TX0/I_TX_CSUM_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <Soft_TEMAC/I_TX0/I_TX_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <Soft_TEMAC/I_TX0/I_TX_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Soft_TEMAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Soft_TEMAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Soft_TEMAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Soft_TEMAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> <U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_2> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1_1> <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1_2> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2_1> <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2_2> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_4> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_4_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid_1> <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid_2> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/wpntr/gcc0.gc1.count_d2_0> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/wpntr/gcc0.gc1.count_d2_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> <U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_2> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1_1> <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1_2> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2_1> <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2_2> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_4> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_4_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid_1> <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid_2> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/wpntr/gcc0.gc1.count_d2_0> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/wpntr/gcc0.gc1.count_d2_0_1> 
FlipFlop Soft_TEMAC/I_RX0/I_RX_CL_IF/rxClWrSm_Cs_FSM_FFd1 has been replicated 1 time(s)
FlipFlop Soft_TEMAC/I_RX0/I_RX_CL_IF/rxClWrSm_Cs_FSM_FFd2 has been replicated 1 time(s)
FlipFlop Soft_TEMAC/I_RX0/I_RX_CL_IF/rxClWrSm_Cs_FSM_FFd3 has been replicated 1 time(s)
FlipFlop Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/hi_sm_ps_FSM_FFd1 has been replicated 2 time(s)
FlipFlop Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/hi_sm_ps_FSM_FFd2 has been replicated 3 time(s)
FlipFlop Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/hi_sm_ps_FSM_FFd3 has been replicated 3 time(s)
FlipFlop Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/hi_sm_ps_FSM_FFd4 has been replicated 3 time(s)
FlipFlop Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/hi_sm_ps_FSM_FFd5 has been replicated 2 time(s)
FlipFlop Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/savedEmac1Sel has been replicated 1 time(s)
FlipFlop Soft_TEMAC/llinkTemac0_RST_d4 has been replicated 1 time(s)
FlipFlop Soft_TEMAC/plbRstLL0Domain has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <system_soft_temac_wrapper> :
	Found 11-bit shift register for signal <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/PREAMBLE_PIPE_13>.
	Found 2-bit shift register for signal <Soft_TEMAC/I_TX0/I_TX_TEMAC_IF/ClientEmacTxdVld_d1>.
INFO:Xst:741 - HDL ADVISOR - A 7-bit shift register was found for signal <Soft_TEMAC/sPLB_Rst_d7> and currently occupies 7 logic cells (3 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <system_soft_temac_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2401
 Flip-Flops                                            : 2401
# Shift Registers                                      : 2
 11-bit shift register                                 : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system_soft_temac_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3191
#      GND                         : 9
#      INV                         : 22
#      LUT1                        : 58
#      LUT2                        : 333
#      LUT3                        : 338
#      LUT4                        : 554
#      LUT5                        : 543
#      LUT6                        : 988
#      MUXCY                       : 188
#      MUXF5                       : 1
#      MUXF7                       : 25
#      VCC                         : 3
#      XORCY                       : 129
# FlipFlops/Latches                : 2706
#      FD                          : 169
#      FDC                         : 214
#      FDCE                        : 457
#      FDE                         : 346
#      FDP                         : 32
#      FDPE                        : 29
#      FDR                         : 523
#      FDRE                        : 852
#      FDS                         : 40
#      FDSE                        : 43
#      ODDR2                       : 1
# RAMS                             : 76
#      RAM16X1D                    : 64
#      RAM32M                      : 6
#      RAMB16BWER                  : 4
#      RAMB8BWER                   : 2
# Shift Registers                  : 15
#      SRL16E                      : 13
#      SRLC16E                     : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGMUX                     : 1
# IO Buffers                       : 1
#      BUFIO2                      : 1
# Others                           : 10
#      IODELAY2                    : 10

Device utilization summary:
---------------------------

Selected Device : 6slx150tfgg900-3 


Slice Logic Utilization: 
 Number of Slice Registers:            2706  out of  184304     1%  
 Number of Slice LUTs:                 3003  out of  92152     3%  
    Number used as Logic:              2836  out of  92152     3%  
    Number used as Memory:              167  out of  21680     0%  
       Number used as RAM:              152
       Number used as SRL:               15

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4124
   Number with an unused Flip Flop:    1418  out of   4124    34%  
   Number with an unused LUT:          1121  out of   4124    27%  
   Number of fully used LUT-FF pairs:  1585  out of   4124    38%  
   Number of unique control sets:       140

IO Utilization: 
 Number of IOs:                         664
 Number of bonded IOBs:                   3  out of    540     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                5  out of    268     1%  
    Number using Block RAM only:          5
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)           | Load  |
-----------------------------------+---------------------------------+-------+
SPLB_Clk                           | NONE(Soft_TEMAC/sPLB_Rst_d10)   | 1014  |
LlinkTemac0_CLK                    | NONE(Soft_TEMAC/plbRstLL0Domain)| 757   |
GMII_RX_CLK_0                      | BUFIO2                          | 613   |
GTX_CLK_0                          | BUFGMUX                         | 417   |
-----------------------------------+---------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.388ns (Maximum Frequency: 156.552MHz)
   Minimum input arrival time before clock: 4.382ns
   Maximum output required time after clock: 1.908ns
   Maximum combinational path delay: 0.206ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SPLB_Clk'
  Clock period: 6.388ns (frequency: 156.552MHz)
  Total number of paths / destination ports: 24810 / 2635
-------------------------------------------------------------------------
Delay:               6.388ns (Levels of Logic = 5)
  Source:            Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/ctlReg_25 (FF)
  Destination:       Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_ADDR_FILTER_TOP/dynamic_af_gen.I_DYNAMIC_CONFIG/unicast_addr_31 (FF)
  Source Clock:      SPLB_Clk rising
  Destination Clock: SPLB_Clk rising

  Data Path: Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/ctlReg_25 to Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_ADDR_FILTER_TOP/dynamic_af_gen.I_DYNAMIC_CONFIG/unicast_addr_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.447   1.028  Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/ctlReg_25 (Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/ctlReg_25)
     LUT6:I1->O            1   0.203   0.827  Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_ADDR_FILTER_TOP/dynamic_af_gen.I_DYNAMIC_CONFIG/mac_table_access_hostmiimsel_AND_816_o<2>11_SW1 (N464)
     LUT6:I2->O            1   0.203   0.000  Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_ADDR_FILTER_TOP/dynamic_af_gen.I_DYNAMIC_CONFIG/mac_table_access_hostmiimsel_AND_816_o<2>11_F (N794)
     MUXF7:I0->O          12   0.131   0.909  Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_ADDR_FILTER_TOP/dynamic_af_gen.I_DYNAMIC_CONFIG/mac_table_access_hostmiimsel_AND_816_o<2>11 (Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_ADDR_FILTER_TOP/dynamic_af_gen.I_DYNAMIC_CONFIG/mac_table_access_hostmiimsel_AND_816_o<2>1)
     LUT5:I4->O            2   0.205   0.617  Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_ADDR_FILTER_TOP/dynamic_af_gen.I_DYNAMIC_CONFIG/unicast_access<9>1_1 (Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_ADDR_FILTER_TOP/dynamic_af_gen.I_DYNAMIC_CONFIG/unicast_access<9>1)
     LUT5:I4->O           32   0.205   1.291  Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_ADDR_FILTER_TOP/dynamic_af_gen.I_DYNAMIC_CONFIG/_n0443_inv1 (Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_ADDR_FILTER_TOP/dynamic_af_gen.I_DYNAMIC_CONFIG/_n0443_inv)
     FDE:CE                    0.322          Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_ADDR_FILTER_TOP/dynamic_af_gen.I_DYNAMIC_CONFIG/unicast_addr_0
    ----------------------------------------
    Total                      6.388ns (1.716ns logic, 4.672ns route)
                                       (26.9% logic, 73.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'LlinkTemac0_CLK'
  Clock period: 6.171ns (frequency: 162.043MHz)
  Total number of paths / destination ports: 15552 / 1922
-------------------------------------------------------------------------
Delay:               6.171ns (Levels of Logic = 6)
  Source:            Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/gl0.rd/gr1.gdcf.dc/dc/count_4 (FF)
  Destination:       Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/rxLlClkRdAddrCntr_7 (FF)
  Source Clock:      LlinkTemac0_CLK rising
  Destination Clock: LlinkTemac0_CLK rising

  Data Path: Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/gl0.rd/gr1.gdcf.dc/dc/count_4 to Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/rxLlClkRdAddrCntr_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.447   1.147  U0/grf.rf/gl0.rd/gr1.gdcf.dc/dc/count_4 (data_count(4))
     end scope: 'Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELASTIC_FIFO/BU3:data_count(4)'
     end scope: 'Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELASTIC_FIFO:DATA_COUNT<4>'
     LUT6:I1->O           13   0.203   0.933  Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/rxLlRdSm_Cs_FSM_FFd11-In11 (Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/rxLlRdSm_Cs_FSM_FFd11-In1)
     LUT6:I5->O           17   0.205   1.028  Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/rxLlRdSm_Cs_Mmux_rxLlClkRdAddrCntr[9]_oneMask[9]_mux_103_OUT_rs_AS (Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/Mmux_rxLlClkRdAddrCntr[9]_oneMask[9]_mux_103_OUT_rs_AS)
     LUT5:I4->O            4   0.205   0.912  Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/Mmux_rxLlClkRdAddrCntr[9]_oneMask[9]_mux_103_OUT_rs_cy<3>11_SW3 (N520)
     LUT6:I3->O            1   0.205   0.580  Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/Mmux_rxLlClkRdAddrCntr[9]_twoMask[9]_mux_104_OUT81_SW0 (N536)
     LUT6:I5->O            1   0.205   0.000  Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/Mmux_rxLlClkRdAddrCntr[9]_twoMask[9]_mux_104_OUT81 (Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/rxLlClkRdAddrCntr[9]_twoMask[9]_mux_104_OUT<7>)
     FDSE:D                    0.102          Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/rxLlClkRdAddrCntr_7
    ----------------------------------------
    Total                      6.171ns (1.572ns logic, 4.599ns route)
                                       (25.5% logic, 74.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GMII_RX_CLK_0'
  Clock period: 5.948ns (frequency: 168.114MHz)
  Total number of paths / destination ports: 5795 / 1538
-------------------------------------------------------------------------
Delay:               5.948ns (Levels of Logic = 5)
  Source:            Soft_TEMAC/I_RX0/I_RX_CL_IF/rxClWrSm_Cs_FSM_FFd2 (FF)
  Destination:       Soft_TEMAC/I_RX0/I_RX_CL_IF/rxClClkMemFullBeforeStart (FF)
  Source Clock:      GMII_RX_CLK_0 rising
  Destination Clock: GMII_RX_CLK_0 rising

  Data Path: Soft_TEMAC/I_RX0/I_RX_CL_IF/rxClWrSm_Cs_FSM_FFd2 to Soft_TEMAC/I_RX0/I_RX_CL_IF/rxClClkMemFullBeforeStart
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             66   0.447   1.654  Soft_TEMAC/I_RX0/I_RX_CL_IF/rxClWrSm_Cs_FSM_FFd2 (Soft_TEMAC/I_RX0/I_RX_CL_IF/rxClWrSm_Cs_FSM_FFd2)
     LUT5:I4->O            3   0.205   0.755  Soft_TEMAC/I_RX0/I_RX_CL_IF/Mmux_rxClClkNextAvailable31 (Soft_TEMAC/I_RX0/I_RX_CL_IF/rxClClkNextAvailable<2>)
     LUT6:I4->O            1   0.203   0.808  Soft_TEMAC/I_RX0/I_RX_CL_IF/rxClClkMemFullBeforeStart_PWR_36_o_MUX_558_o2 (Soft_TEMAC/I_RX0/I_RX_CL_IF/rxClClkMemFullBeforeStart_PWR_36_o_MUX_558_o2)
     LUT5:I2->O            1   0.205   0.580  Soft_TEMAC/I_RX0/I_RX_CL_IF/rxClClkMemFullBeforeStart_glue_set_SW0 (N698)
     LUT6:I5->O            1   0.205   0.580  Soft_TEMAC/I_RX0/I_RX_CL_IF/rxClClkMemFullBeforeStart_glue_set_SW1 (N756)
     LUT6:I5->O            1   0.205   0.000  Soft_TEMAC/I_RX0/I_RX_CL_IF/rxClClkMemFullBeforeStart_glue_set (Soft_TEMAC/I_RX0/I_RX_CL_IF/rxClClkMemFullBeforeStart_glue_set)
     FDR:D                     0.102          Soft_TEMAC/I_RX0/I_RX_CL_IF/rxClClkMemFullBeforeStart
    ----------------------------------------
    Total                      5.948ns (1.572ns logic, 4.376ns route)
                                       (26.4% logic, 73.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GTX_CLK_0'
  Clock period: 4.881ns (frequency: 204.861MHz)
  Total number of paths / destination ports: 5003 / 1013
-------------------------------------------------------------------------
Delay:               4.881ns (Levels of Logic = 3)
  Source:            Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/MIFG (FF)
  Destination:       Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/IFG_COUNT_8 (FF)
  Source Clock:      GTX_CLK_0 rising
  Destination Clock: GTX_CLK_0 rising

  Data Path: Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/MIFG to Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/IFG_COUNT_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             15   0.447   0.982  Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/MIFG (Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/MIFG)
     LUT3:I2->O            1   0.205   0.684  Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/MIFG_TX_FAIL_DELAY_AND_417_o1 (Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/MIFG_TX_FAIL_DELAY_AND_417_o1)
     LUT6:I4->O           16   0.203   1.005  Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/MIFG_TX_FAIL_DELAY_AND_417_o3 (Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/MIFG_TX_FAIL_DELAY_AND_417_o)
     LUT3:I2->O            9   0.205   0.829  Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/_n0991_inv1 (Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/_n0991_inv)
     FDPE:CE                   0.322          Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_TXGEN/I_TX_SM1/IFG_COUNT_0
    ----------------------------------------
    Total                      4.881ns (1.382ns logic, 3.499ns route)
                                       (28.3% logic, 71.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 418 / 418
-------------------------------------------------------------------------
Offset:              4.107ns (Levels of Logic = 2)
  Source:            SPLB_Rst (PAD)
  Destination:       Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/miimwdReg_16 (FF)
  Destination Clock: SPLB_Clk rising

  Data Path: SPLB_Rst to Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/miimwdReg_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O           88   0.203   2.163  Soft_TEMAC/hRst1 (Soft_TEMAC/hRst)
     LUT6:I0->O           16   0.203   1.004  Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/Reset_OR_DriverANDClockEnable321 (Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/Reset_OR_DriverANDClockEnable32)
     FDRE:R                    0.430          Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/miimwdReg_31
    ----------------------------------------
    Total                      4.107ns (0.941ns logic, 3.166ns route)
                                       (22.9% logic, 77.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'LlinkTemac0_CLK'
  Total number of paths / destination ports: 168 / 166
-------------------------------------------------------------------------
Offset:              4.382ns (Levels of Logic = 5)
  Source:            LlinkTemac0_DST_RDY_n (PAD)
  Destination:       Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i (FF)
  Destination Clock: LlinkTemac0_CLK rising

  Data Path: LlinkTemac0_DST_RDY_n to Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I0->O           52   0.205   1.808  Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/fifoRdEnMod1 (Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/fifoRdEnMod)
     begin scope: 'Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELASTIC_FIFO:RD_EN'
     begin scope: 'Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELASTIC_FIFO/BU3:rd_en'
     LUT4:I0->O            2   0.203   0.845  U0/grf.rf/gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11_1 (U0/grf.rf/gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11)
     LUT6:I3->O            1   0.205   0.580  U0/grf.rf/gl0.rd/grss.rsts/Mmux_going_empty_PWR_18_o_MUX_43_o13 (U0/grf.rf/gl0.rd/grss.rsts/Mmux_going_empty_PWR_18_o_MUX_43_o12)
     LUT6:I5->O            1   0.205   0.000  U0/grf.rf/gl0.rd/grss.rsts/Mmux_going_empty_PWR_18_o_MUX_43_o18 (U0/grf.rf/gl0.rd/grss.rsts/going_empty_PWR_18_o_MUX_43_o)
     FD:D                      0.102          U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i
    ----------------------------------------
    Total                      4.382ns (1.149ns logic, 3.233ns route)
                                       (26.2% logic, 73.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GMII_RX_CLK_0'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              2.536ns (Levels of Logic = 1)
  Source:            SPLB_Rst (PAD)
  Destination:       Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_RX_GMII_RESET_GEN_0/reset_sync1 (FF)
  Destination Clock: GMII_RX_CLK_0 rising

  Data Path: SPLB_Rst to Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_RX_GMII_RESET_GEN_0/reset_sync1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O           88   0.203   1.798  Soft_TEMAC/hRst1 (Soft_TEMAC/hRst)
     FDC:CLR                   0.430          Soft_TEMAC/SOFT_SYS.I_TEMAC/rx_enable_int_0
    ----------------------------------------
    Total                      2.536ns (0.738ns logic, 1.798ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GTX_CLK_0'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              2.536ns (Levels of Logic = 1)
  Source:            SPLB_Rst (PAD)
  Destination:       Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TX_GMII_RESET_GEN_0/reset_sync1 (FF)
  Destination Clock: GTX_CLK_0 rising

  Data Path: SPLB_Rst to Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TX_GMII_RESET_GEN_0/reset_sync1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O           88   0.203   1.798  Soft_TEMAC/hRst1 (Soft_TEMAC/hRst)
     FDC:CLR                   0.430          Soft_TEMAC/SOFT_SYS.I_TEMAC/tx_enable_int_0
    ----------------------------------------
    Total                      2.536ns (0.738ns logic, 1.798ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 46 / 45
-------------------------------------------------------------------------
Offset:              1.908ns (Levels of Logic = 1)
  Source:            Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/MANIFGEN.I_MANAGEN/MIIM_CLK_INT (FF)
  Destination:       MDC_0 (PAD)
  Source Clock:      SPLB_Clk rising

  Data Path: Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/MANIFGEN.I_MANAGEN/MIIM_CLK_INT to MDC_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             23   0.447   1.258  Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/MANIFGEN.I_MANAGEN/MIIM_CLK_INT (Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/MANIFGEN.I_MANAGEN/MIIM_CLK_INT)
     LUT2:I0->O            0   0.203   0.000  Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/MANIFGEN.I_MANAGEN/I_PHY/MDC1 (MDC_0)
    ----------------------------------------
    Total                      1.908ns (0.650ns logic, 1.258ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'LlinkTemac0_CLK'
  Total number of paths / destination ports: 69 / 41
-------------------------------------------------------------------------
Offset:              1.879ns (Levels of Logic = 2)
  Source:            Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:       Temac0Llink_REM<3> (PAD)
  Source Clock:      LlinkTemac0_CLK rising

  Data Path: Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i to Temac0Llink_REM<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              15   0.447   1.229  U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i (empty)
     end scope: 'Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELASTIC_FIFO/BU3:empty'
     end scope: 'Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELASTIC_FIFO:EMPTY'
     LUT5:I1->O            0   0.203   0.000  Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/Mmux_TemacLL_REM31 (Temac0Llink_REM<3>)
    ----------------------------------------
    Total                      1.879ns (0.650ns logic, 1.229ns route)
                                       (34.6% logic, 65.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GTX_CLK_0'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              0.447ns (Levels of Logic = 0)
  Source:            Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_GMII_INTERFACE_0/gmii_txd_7 (FF)
  Destination:       GMII_TXD_0<7> (PAD)
  Source Clock:      GTX_CLK_0 rising

  Data Path: Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_GMII_INTERFACE_0/gmii_txd_7 to GMII_TXD_0<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              0   0.447   0.000  Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_GMII_INTERFACE_0/gmii_txd_7 (Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_GMII_INTERFACE_0/gmii_txd_7)
    ----------------------------------------
    Total                      0.447ns (0.447ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GMII_RX_CLK_0'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.447ns (Levels of Logic = 0)
  Source:            Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/STATISTICS_VALID (FF)
  Destination:       ClientRxStatsVld_0 (PAD)
  Source Clock:      GMII_RX_CLK_0 rising

  Data Path: Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/STATISTICS_VALID to ClientRxStatsVld_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   0.000  Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/STATISTICS_VALID (Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_RXGEN/STATISTICS_VALID)
    ----------------------------------------
    Total                      0.447ns (0.447ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Delay:               0.206ns (Levels of Logic = 1)
  Source:            SPLB_Rst (PAD)
  Destination:       TemacPhy_RST_n (PAD)

  Data Path: SPLB_Rst to TemacPhy_RST_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     INV:I->O              0   0.206   0.000  Soft_TEMAC/TemacPhy_RST_n1_INV_0 (TemacPhy_RST_n)
    ----------------------------------------
    Total                      0.206ns (0.206ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock GMII_RX_CLK_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
GMII_RX_CLK_0  |    5.948|         |         |         |
LlinkTemac0_CLK|    1.334|         |         |         |
SPLB_Clk       |    3.531|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GTX_CLK_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
GMII_RX_CLK_0  |    4.088|         |         |         |
GTX_CLK_0      |    4.881|         |         |         |
LlinkTemac0_CLK|    3.915|         |         |         |
SPLB_Clk       |    3.531|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock LlinkTemac0_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
GMII_RX_CLK_0  |    3.007|         |         |         |
GTX_CLK_0      |    2.931|         |         |         |
LlinkTemac0_CLK|    6.171|         |         |         |
SPLB_Clk       |    1.601|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SPLB_Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
GMII_RX_CLK_0  |    1.923|         |         |         |
LlinkTemac0_CLK|    2.674|         |         |         |
SPLB_Clk       |    6.388|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 431.00 secs
Total CPU time to Xst completion: 336.60 secs
 
--> 


Total memory usage is 581744 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  690 (   0 filtered)
Number of infos    :  558 (   0 filtered)

