.. _virtex4-clock:

Clock interconnect
##################

.. todo:: describe this madness


``CLK_HROW``
============

.. raw:: html
   :file: ../gen-xilinx-tile-xc4v-CLK_HROW.html


``HCLK``
========

.. raw:: html
   :file: ../gen-xilinx-tile-xc4v-HCLK.html


Spine clock terminators
=======================


``CLK_TERM_B``
--------------

.. raw:: html
   :file: ../gen-xilinx-tile-xc4v-CLK_TERM_B.html


``CLK_TERM_T``
--------------

.. raw:: html
   :file: ../gen-xilinx-tile-xc4v-CLK_TERM_T.html


Spine muxes — IOB
=================


``CLK_IOB_B``
-------------

.. raw:: html
   :file: ../gen-xilinx-tile-xc4v-CLK_IOB_B.html


``CLK_IOB_T``
-------------

.. raw:: html
   :file: ../gen-xilinx-tile-xc4v-CLK_IOB_T.html


Spine muxes — DCM
=================


``CLK_DCM_B``
-------------

.. raw:: html
   :file: ../gen-xilinx-tile-xc4v-CLK_DCM_B.html


``CLK_DCM_T``
-------------

.. raw:: html
   :file: ../gen-xilinx-tile-xc4v-CLK_DCM_T.html


MGT clock repeater
==================

.. raw:: html
   :file: ../gen-xilinx-tile-xc4v-HCLK_MGT_REPEATER.html


Row clock terminators
=====================


``HCLK_TERM_L``
---------------

.. raw:: html
   :file: ../gen-xilinx-tile-xc4v-HCLK_TERM_L.html


``HCLK_TERM_R``
---------------

.. raw:: html
   :file: ../gen-xilinx-tile-xc4v-HCLK_TERM_R.html


IO clock nodes
==============


``HCLK_IOIS_LVDS``
------------------

.. raw:: html
   :file: ../gen-xilinx-tile-xc4v-HCLK_IOIS_LVDS.html


``HCLK_IOIS_DCI``
-----------------

.. raw:: html
   :file: ../gen-xilinx-tile-xc4v-HCLK_IOIS_DCI.html


``HCLK_CENTER``
---------------

.. raw:: html
   :file: ../gen-xilinx-tile-xc4v-HCLK_CENTER.html


``HCLK_CENTER_ABOVE_CFG``
-------------------------

.. raw:: html
   :file: ../gen-xilinx-tile-xc4v-HCLK_CENTER_ABOVE_CFG.html


``HCLK_IOBDCM``
---------------

.. raw:: html
   :file: ../gen-xilinx-tile-xc4v-HCLK_IOBDCM.html


``HCLK_DCMIOB``
---------------

.. raw:: html
   :file: ../gen-xilinx-tile-xc4v-HCLK_DCMIOB.html


``HCLK_DCM``
------------

.. raw:: html
   :file: ../gen-xilinx-tile-xc4v-HCLK_DCM.html
