<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_46F5E08E-4745-451D-9D8A-7A2EE9A014DC"><title>eSPI 1-Load (Device Down) Topology</title><body><section id="SECTION_562C49F8-D054-4DBF-89E1-922F7A8EC4DD"><fig id="FIG_espi_1-load_device_down_topology_diagram_1"><title>eSPI 1-Load (Device Down) Topology Diagram</title><image href="FIG_espi 1-load (device down) topology diagram_1.jpg" scalefit="yes" id="IMG_espi_1-load_device_down_topology_diagram_1_jpg" /></fig><table id="TABLE_562C49F8-D054-4DBF-89E1-922F7A8EC4DD_1"><title>eSPI 1-Load (Device Down) Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>Reference plane</p></entry><entry><p>Continuous ground only.</p></entry></row><row><entry><p>Max frequency</p></entry><entry><p>50 MHz</p></entry></row><row><entry><p>Device assumption</p></entry><entry><p>Compliant to Intel ESPI base specification 1.0 (66 MHz and above).</p></entry></row><row><entry><p>R1</p></entry><entry><p>[1] DATA: 16 Ω ± 5%. For max total length &gt; 152.4mm</p><p>[2] DATA: 22 Ω ± 5%. For max total length &lt;= 152.4mm</p><p>To be placed 25.4 mm from the CPU on ESPI_IO[0:3].</p><p /><p>[3] CLK: 12 Ω ± 5%. For max total length &gt; 152.4mm</p><p>[4] CLK: 22 Ω ± 5%. For max total length &lt;= 152.4mm</p><p>To be placed 25.4 mm from the CPU on ESPI_CLK.</p></entry></row><row><entry><p>Minimum length, total</p></entry><entry><p>BO + M1 + M2 &gt; 25.4 mm</p></entry></row><row><entry><p>Length matching between CLK and DATA signals</p></entry><entry><p>12.7 mm</p></entry></row><row><entry><p>Trace spacing between DATA and DATA signals</p></entry><entry><p>0.250 mm</p></entry></row><row><entry><p>Trace spacing between CLK and DATA/ other signals</p></entry><entry><p>0.375 mm</p></entry></row><row><entry><p>Signal name/ list</p></entry><entry><p>ESPI_CLK, ESPI_IO[0:3], ESPI_CS0#, ESPI_RESET#, ESPI_ALERT0#.</p></entry></row></tbody></tgroup></table><table id="TABLE_562C49F8-D054-4DBF-89E1-922F7A8EC4DD_2"><title>Max Number of vias</title><tgroup cols="3"><thead><row><entry>Signal Group</entry><entry>Max Number of Vias Allowed</entry><entry>Via Placement</entry></row></thead><tbody><row><entry><p>Rx, Tx</p></entry><entry><p>7</p></entry><entry><p>Total Channel</p></entry></row><row><entry><p>Tx</p></entry><entry><p>7</p></entry><entry><p>Total Channel</p></entry></row><row><entry><p>Rx</p></entry><entry><p>7</p></entry><entry><p>Total Channel</p></entry></row></tbody></tgroup></table></section><section id="SECTION_17DC1F45-D5B1-40E7-BD24-08016FD5773C"><title>Segment Lengths</title><table id="TABLE_17DC1F45-D5B1-40E7-BD24-08016FD5773C_1"><title>eSPI 1-Load (Device Down) Topology Segment Lengths Routing Guidelines</title><tgroup cols="3"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>12.7</p></entry></row><row><entry><p>M1</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>12.7</p></entry></row><row><entry><p>M2</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>190.5</p></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 215.9</p></section></body></topic>