\hypertarget{structspi__ioc__transfer}{}\section{spi\+\_\+ioc\+\_\+transfer Struct Reference}
\label{structspi__ioc__transfer}\index{spi\_ioc\_transfer@{spi\_ioc\_transfer}}


S\+PI transfer message.  




{\ttfamily \#include $<$spidev.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
void $\ast$ \mbox{\hyperlink{group__SPILinux_ga598f15883066b4a097ea5d62e04cfc78}{rx\+\_\+buf}}
\begin{DoxyCompactList}\small\item\em Buffer for receive data. \end{DoxyCompactList}\item 
const void $\ast$ \mbox{\hyperlink{group__SPILinux_gafc9ba3d61346406344752100c42244c5}{tx\+\_\+buf}}
\begin{DoxyCompactList}\small\item\em Buffer for transmit data. \end{DoxyCompactList}\item 
size\+\_\+t \mbox{\hyperlink{group__SPILinux_gaeffdeb47a920abe43882e32be721f7af}{len}}
\begin{DoxyCompactList}\small\item\em Length of receive and transmit buffers in bytes. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group__SPILinux_ga54a0d2d693971f1443bdc4b76915df52}{speed\+\_\+hz}}
\begin{DoxyCompactList}\small\item\em Sets the bit-\/rate of the device. \end{DoxyCompactList}\item 
uint16\+\_\+t \mbox{\hyperlink{group__SPILinux_ga8cdb8c28a3607def74af35fefbe72a74}{delay\+\_\+usecs}}
\begin{DoxyCompactList}\small\item\em Sets the delay after a transfer before the chip select status is changed and the next transfer is triggered. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{group__SPILinux_ga7f3032fc0e3fcf7b7631ef651bb79317}{bits\+\_\+per\+\_\+word}}
\begin{DoxyCompactList}\small\item\em Sets the device wordsize. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{group__SPILinux_ga4bf035a0c6fdf0f478e6d005b56fdc38}{cs\+\_\+change}}
\begin{DoxyCompactList}\small\item\em If true, device is deselected after transfer ended and before a new transfer is started. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{group__SPILinux_ga638652ff3eca7e5f30c5c09619ec4bce}{rx\+\_\+nbits}}
\begin{DoxyCompactList}\small\item\em Amount of bits that are used for reading. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{group__SPILinux_gab6c226c9b46e6b4aaf9e7ddb325dcf24}{tx\+\_\+nbits}}
\begin{DoxyCompactList}\small\item\em Amount of bits that are used for writing. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group__SPILinux_gaff60beee4311201da16eb1c65c1ad580}{mode}}
\begin{DoxyCompactList}\small\item\em Sets one of the possible modes that can be used for S\+PI transfers (dependent on clock phase and polarity). \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{group__SPILinux_gae99061821e81f8f774f2db7ff813be7c}{cs}}
\begin{DoxyCompactList}\small\item\em Indicates which device is currently used. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+PI transfer message. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cpukit/include/linux/spi/\mbox{\hyperlink{spidev_8h}{spidev.\+h}}\end{DoxyCompactItemize}
