-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_ce : IN STD_LOGIC;
    data_0_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_1_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_2_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_3_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_4_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_5_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_6_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_7_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_8_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_9_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_10_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_11_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_12_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_13_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_14_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_15_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_16_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_17_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_18_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_19_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_20_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_21_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_22_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_23_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_24_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_25_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_26_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_27_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_28_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_29_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_30_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_31_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_32_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_33_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_34_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_35_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_36_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_37_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_38_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_39_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_40_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_41_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_42_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_43_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_44_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_45_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_46_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_47_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_48_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_49_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_50_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_51_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_52_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_53_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_54_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_55_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_56_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_57_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_58_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_59_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_60_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_61_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_62_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_63_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_64_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_65_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_66_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_67_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_68_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_69_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_70_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_71_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_72_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_73_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_74_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_75_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_76_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_77_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_78_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_79_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_80_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_81_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_82_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_83_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_84_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_85_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_86_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_87_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_88_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_89_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_90_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_91_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_92_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_93_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_94_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_95_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_96_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_97_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_98_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_99_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_100_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_101_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_102_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_103_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_104_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_105_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_106_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_107_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_108_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_109_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_110_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_111_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_112_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_113_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_114_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_115_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_116_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_117_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_118_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_119_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_120_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_121_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_122_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_123_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_124_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_125_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_126_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_127_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_128_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_129_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_130_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_131_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_132_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_133_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_134_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_135_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_136_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_137_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_138_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_139_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_140_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_141_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_142_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_143_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_144_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_145_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_146_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_147_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_148_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_149_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_150_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_151_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_152_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_153_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_154_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_155_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_156_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_157_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_158_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_159_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_160_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_161_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_162_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_163_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_164_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_165_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_166_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_167_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_168_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_169_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_170_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_171_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_172_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_173_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_174_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_175_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_176_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_177_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_178_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_179_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_180_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_181_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_182_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_183_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_184_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_185_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_186_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_187_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_188_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_189_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_190_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_191_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_192_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_193_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_194_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_195_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_196_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_197_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_198_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_199_val : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_20 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_21 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_23 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_24 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_25 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_26 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_27 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_28 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_29 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_30 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_31 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_32 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_33 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_34 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_35 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_36 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_37 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_38 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_39 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_40 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_41 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_42 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_43 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_44 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_45 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_46 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_47 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_48 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_49 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_50 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_51 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_52 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_53 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_54 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_55 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_56 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_57 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_58 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_59 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_60 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_61 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_62 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_63 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_64 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_65 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_66 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_67 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_68 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_69 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_70 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_71 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_72 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_73 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_74 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_75 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_76 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_77 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_78 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_79 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_80 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_81 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_82 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_83 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_84 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_85 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_86 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_87 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_88 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_89 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_90 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_91 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_92 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_93 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_94 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_95 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_96 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_97 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_98 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_99 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_100 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_101 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_102 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_103 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_104 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_105 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_106 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_107 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_108 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_109 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_110 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_111 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_112 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_113 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_114 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_115 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_116 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_117 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_118 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_119 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_120 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_121 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_122 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_123 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_124 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_125 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_126 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_127 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_128 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_129 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_130 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_131 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_132 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_133 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_134 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_135 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_136 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_137 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_138 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_139 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_140 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_141 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_142 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_143 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_144 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_145 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_146 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_147 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_148 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_149 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_150 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_151 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_152 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_153 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_154 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_155 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_156 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_157 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_158 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_159 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_160 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_161 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_162 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_163 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_164 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_165 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_166 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_167 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_168 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_169 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_170 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_171 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_172 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_173 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_174 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_175 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_176 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_177 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_178 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_179 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_180 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_181 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_182 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_183 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_184 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_185 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_186 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_187 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_188 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_189 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_190 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_191 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_192 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_193 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_194 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_195 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_196 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_197 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_198 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_199 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of myproject_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1608_ap_start : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1608_ap_done : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1608_ap_idle : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1608_ap_ready : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1608_ap_ce : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1608_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1608_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1608_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1608_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1608_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1608_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1608_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1608_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1608_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1608_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_11001_ignoreCallOp207 : BOOLEAN;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1634_ap_start : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1634_ap_done : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1634_ap_idle : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1634_ap_ready : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1634_ap_ce : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1634_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1634_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1634_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1634_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1634_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1634_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1634_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1634_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1634_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1634_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_11001_ignoreCallOp208 : BOOLEAN;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1660_ap_start : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1660_ap_done : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1660_ap_idle : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1660_ap_ready : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1660_ap_ce : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1660_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1660_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1660_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1660_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1660_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1660_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1660_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1660_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1660_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1660_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_11001_ignoreCallOp209 : BOOLEAN;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1686_ap_start : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1686_ap_done : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1686_ap_idle : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1686_ap_ready : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1686_ap_ce : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1686_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1686_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1686_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1686_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1686_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1686_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1686_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1686_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1686_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1686_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_11001_ignoreCallOp210 : BOOLEAN;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1712_ap_start : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1712_ap_done : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1712_ap_idle : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1712_ap_ready : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1712_ap_ce : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1712_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1712_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1712_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1712_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1712_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1712_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1712_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1712_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1712_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1712_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_11001_ignoreCallOp211 : BOOLEAN;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1738_ap_start : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1738_ap_done : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1738_ap_idle : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1738_ap_ready : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1738_ap_ce : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1738_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1738_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1738_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1738_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1738_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1738_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1738_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1738_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1738_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1738_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_11001_ignoreCallOp212 : BOOLEAN;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1764_ap_start : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1764_ap_done : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1764_ap_idle : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1764_ap_ready : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1764_ap_ce : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1764_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1764_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1764_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1764_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1764_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1764_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1764_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1764_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1764_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1764_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_11001_ignoreCallOp213 : BOOLEAN;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1790_ap_start : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1790_ap_done : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1790_ap_idle : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1790_ap_ready : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1790_ap_ce : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1790_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1790_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1790_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1790_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1790_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1790_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1790_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1790_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1790_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1790_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_11001_ignoreCallOp214 : BOOLEAN;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1816_ap_start : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1816_ap_done : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1816_ap_idle : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1816_ap_ready : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1816_ap_ce : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1816_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1816_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1816_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1816_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1816_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1816_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1816_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1816_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1816_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1816_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_11001_ignoreCallOp215 : BOOLEAN;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1842_ap_start : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1842_ap_done : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1842_ap_idle : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1842_ap_ready : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1842_ap_ce : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1842_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1842_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1842_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1842_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1842_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1842_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1842_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1842_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1842_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1842_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_11001_ignoreCallOp216 : BOOLEAN;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1868_ap_start : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1868_ap_done : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1868_ap_idle : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1868_ap_ready : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1868_ap_ce : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1868_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1868_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1868_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1868_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1868_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1868_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1868_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1868_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1868_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1868_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_11001_ignoreCallOp217 : BOOLEAN;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1894_ap_start : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1894_ap_done : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1894_ap_idle : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1894_ap_ready : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1894_ap_ce : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1894_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1894_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1894_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1894_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1894_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1894_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1894_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1894_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1894_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1894_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_11001_ignoreCallOp218 : BOOLEAN;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1920_ap_start : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1920_ap_done : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1920_ap_idle : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1920_ap_ready : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1920_ap_ce : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1920_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1920_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1920_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1920_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1920_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1920_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1920_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1920_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1920_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1920_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_11001_ignoreCallOp219 : BOOLEAN;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1946_ap_start : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1946_ap_done : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1946_ap_idle : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1946_ap_ready : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1946_ap_ce : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1946_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1946_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1946_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1946_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1946_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1946_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1946_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1946_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1946_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1946_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_11001_ignoreCallOp220 : BOOLEAN;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1972_ap_start : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1972_ap_done : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1972_ap_idle : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1972_ap_ready : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1972_ap_ce : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1972_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1972_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1972_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1972_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1972_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1972_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1972_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1972_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1972_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1972_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_11001_ignoreCallOp221 : BOOLEAN;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1998_ap_start : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1998_ap_done : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1998_ap_idle : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1998_ap_ready : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1998_ap_ce : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1998_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1998_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1998_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1998_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1998_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1998_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1998_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1998_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1998_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1998_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_11001_ignoreCallOp222 : BOOLEAN;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2024_ap_start : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2024_ap_done : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2024_ap_idle : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2024_ap_ready : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2024_ap_ce : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2024_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2024_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2024_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2024_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2024_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2024_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2024_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2024_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2024_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2024_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_11001_ignoreCallOp223 : BOOLEAN;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2050_ap_start : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2050_ap_done : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2050_ap_idle : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2050_ap_ready : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2050_ap_ce : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2050_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2050_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2050_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2050_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2050_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2050_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2050_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2050_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2050_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2050_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_11001_ignoreCallOp224 : BOOLEAN;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2076_ap_start : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2076_ap_done : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2076_ap_idle : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2076_ap_ready : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2076_ap_ce : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2076_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2076_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2076_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2076_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2076_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2076_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2076_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2076_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2076_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2076_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_11001_ignoreCallOp225 : BOOLEAN;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2102_ap_start : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2102_ap_done : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2102_ap_idle : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2102_ap_ready : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2102_ap_ce : STD_LOGIC;
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2102_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2102_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2102_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2102_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2102_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2102_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2102_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2102_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2102_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2102_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_11001_ignoreCallOp226 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to4 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        data_0_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_1_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_2_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_3_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_4_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_5_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_6_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_7_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_8_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_9_val : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1608 : component myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1608_ap_start,
        ap_done => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1608_ap_done,
        ap_idle => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1608_ap_idle,
        ap_ready => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1608_ap_ready,
        ap_ce => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1608_ap_ce,
        data_0_val => data_0_val,
        data_1_val => data_1_val,
        data_2_val => data_2_val,
        data_3_val => data_3_val,
        data_4_val => data_4_val,
        data_5_val => data_5_val,
        data_6_val => data_6_val,
        data_7_val => data_7_val,
        data_8_val => data_8_val,
        data_9_val => data_9_val,
        ap_return_0 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1608_ap_return_0,
        ap_return_1 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1608_ap_return_1,
        ap_return_2 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1608_ap_return_2,
        ap_return_3 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1608_ap_return_3,
        ap_return_4 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1608_ap_return_4,
        ap_return_5 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1608_ap_return_5,
        ap_return_6 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1608_ap_return_6,
        ap_return_7 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1608_ap_return_7,
        ap_return_8 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1608_ap_return_8,
        ap_return_9 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1608_ap_return_9);

    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1634 : component myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1634_ap_start,
        ap_done => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1634_ap_done,
        ap_idle => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1634_ap_idle,
        ap_ready => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1634_ap_ready,
        ap_ce => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1634_ap_ce,
        data_0_val => data_10_val,
        data_1_val => data_11_val,
        data_2_val => data_12_val,
        data_3_val => data_13_val,
        data_4_val => data_14_val,
        data_5_val => data_15_val,
        data_6_val => data_16_val,
        data_7_val => data_17_val,
        data_8_val => data_18_val,
        data_9_val => data_19_val,
        ap_return_0 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1634_ap_return_0,
        ap_return_1 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1634_ap_return_1,
        ap_return_2 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1634_ap_return_2,
        ap_return_3 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1634_ap_return_3,
        ap_return_4 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1634_ap_return_4,
        ap_return_5 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1634_ap_return_5,
        ap_return_6 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1634_ap_return_6,
        ap_return_7 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1634_ap_return_7,
        ap_return_8 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1634_ap_return_8,
        ap_return_9 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1634_ap_return_9);

    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1660 : component myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1660_ap_start,
        ap_done => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1660_ap_done,
        ap_idle => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1660_ap_idle,
        ap_ready => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1660_ap_ready,
        ap_ce => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1660_ap_ce,
        data_0_val => data_20_val,
        data_1_val => data_21_val,
        data_2_val => data_22_val,
        data_3_val => data_23_val,
        data_4_val => data_24_val,
        data_5_val => data_25_val,
        data_6_val => data_26_val,
        data_7_val => data_27_val,
        data_8_val => data_28_val,
        data_9_val => data_29_val,
        ap_return_0 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1660_ap_return_0,
        ap_return_1 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1660_ap_return_1,
        ap_return_2 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1660_ap_return_2,
        ap_return_3 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1660_ap_return_3,
        ap_return_4 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1660_ap_return_4,
        ap_return_5 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1660_ap_return_5,
        ap_return_6 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1660_ap_return_6,
        ap_return_7 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1660_ap_return_7,
        ap_return_8 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1660_ap_return_8,
        ap_return_9 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1660_ap_return_9);

    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1686 : component myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1686_ap_start,
        ap_done => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1686_ap_done,
        ap_idle => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1686_ap_idle,
        ap_ready => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1686_ap_ready,
        ap_ce => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1686_ap_ce,
        data_0_val => data_30_val,
        data_1_val => data_31_val,
        data_2_val => data_32_val,
        data_3_val => data_33_val,
        data_4_val => data_34_val,
        data_5_val => data_35_val,
        data_6_val => data_36_val,
        data_7_val => data_37_val,
        data_8_val => data_38_val,
        data_9_val => data_39_val,
        ap_return_0 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1686_ap_return_0,
        ap_return_1 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1686_ap_return_1,
        ap_return_2 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1686_ap_return_2,
        ap_return_3 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1686_ap_return_3,
        ap_return_4 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1686_ap_return_4,
        ap_return_5 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1686_ap_return_5,
        ap_return_6 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1686_ap_return_6,
        ap_return_7 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1686_ap_return_7,
        ap_return_8 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1686_ap_return_8,
        ap_return_9 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1686_ap_return_9);

    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1712 : component myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1712_ap_start,
        ap_done => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1712_ap_done,
        ap_idle => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1712_ap_idle,
        ap_ready => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1712_ap_ready,
        ap_ce => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1712_ap_ce,
        data_0_val => data_40_val,
        data_1_val => data_41_val,
        data_2_val => data_42_val,
        data_3_val => data_43_val,
        data_4_val => data_44_val,
        data_5_val => data_45_val,
        data_6_val => data_46_val,
        data_7_val => data_47_val,
        data_8_val => data_48_val,
        data_9_val => data_49_val,
        ap_return_0 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1712_ap_return_0,
        ap_return_1 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1712_ap_return_1,
        ap_return_2 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1712_ap_return_2,
        ap_return_3 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1712_ap_return_3,
        ap_return_4 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1712_ap_return_4,
        ap_return_5 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1712_ap_return_5,
        ap_return_6 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1712_ap_return_6,
        ap_return_7 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1712_ap_return_7,
        ap_return_8 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1712_ap_return_8,
        ap_return_9 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1712_ap_return_9);

    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1738 : component myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1738_ap_start,
        ap_done => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1738_ap_done,
        ap_idle => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1738_ap_idle,
        ap_ready => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1738_ap_ready,
        ap_ce => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1738_ap_ce,
        data_0_val => data_50_val,
        data_1_val => data_51_val,
        data_2_val => data_52_val,
        data_3_val => data_53_val,
        data_4_val => data_54_val,
        data_5_val => data_55_val,
        data_6_val => data_56_val,
        data_7_val => data_57_val,
        data_8_val => data_58_val,
        data_9_val => data_59_val,
        ap_return_0 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1738_ap_return_0,
        ap_return_1 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1738_ap_return_1,
        ap_return_2 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1738_ap_return_2,
        ap_return_3 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1738_ap_return_3,
        ap_return_4 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1738_ap_return_4,
        ap_return_5 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1738_ap_return_5,
        ap_return_6 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1738_ap_return_6,
        ap_return_7 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1738_ap_return_7,
        ap_return_8 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1738_ap_return_8,
        ap_return_9 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1738_ap_return_9);

    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1764 : component myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1764_ap_start,
        ap_done => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1764_ap_done,
        ap_idle => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1764_ap_idle,
        ap_ready => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1764_ap_ready,
        ap_ce => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1764_ap_ce,
        data_0_val => data_60_val,
        data_1_val => data_61_val,
        data_2_val => data_62_val,
        data_3_val => data_63_val,
        data_4_val => data_64_val,
        data_5_val => data_65_val,
        data_6_val => data_66_val,
        data_7_val => data_67_val,
        data_8_val => data_68_val,
        data_9_val => data_69_val,
        ap_return_0 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1764_ap_return_0,
        ap_return_1 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1764_ap_return_1,
        ap_return_2 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1764_ap_return_2,
        ap_return_3 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1764_ap_return_3,
        ap_return_4 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1764_ap_return_4,
        ap_return_5 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1764_ap_return_5,
        ap_return_6 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1764_ap_return_6,
        ap_return_7 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1764_ap_return_7,
        ap_return_8 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1764_ap_return_8,
        ap_return_9 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1764_ap_return_9);

    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1790 : component myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1790_ap_start,
        ap_done => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1790_ap_done,
        ap_idle => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1790_ap_idle,
        ap_ready => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1790_ap_ready,
        ap_ce => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1790_ap_ce,
        data_0_val => data_70_val,
        data_1_val => data_71_val,
        data_2_val => data_72_val,
        data_3_val => data_73_val,
        data_4_val => data_74_val,
        data_5_val => data_75_val,
        data_6_val => data_76_val,
        data_7_val => data_77_val,
        data_8_val => data_78_val,
        data_9_val => data_79_val,
        ap_return_0 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1790_ap_return_0,
        ap_return_1 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1790_ap_return_1,
        ap_return_2 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1790_ap_return_2,
        ap_return_3 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1790_ap_return_3,
        ap_return_4 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1790_ap_return_4,
        ap_return_5 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1790_ap_return_5,
        ap_return_6 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1790_ap_return_6,
        ap_return_7 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1790_ap_return_7,
        ap_return_8 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1790_ap_return_8,
        ap_return_9 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1790_ap_return_9);

    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1816 : component myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1816_ap_start,
        ap_done => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1816_ap_done,
        ap_idle => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1816_ap_idle,
        ap_ready => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1816_ap_ready,
        ap_ce => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1816_ap_ce,
        data_0_val => data_80_val,
        data_1_val => data_81_val,
        data_2_val => data_82_val,
        data_3_val => data_83_val,
        data_4_val => data_84_val,
        data_5_val => data_85_val,
        data_6_val => data_86_val,
        data_7_val => data_87_val,
        data_8_val => data_88_val,
        data_9_val => data_89_val,
        ap_return_0 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1816_ap_return_0,
        ap_return_1 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1816_ap_return_1,
        ap_return_2 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1816_ap_return_2,
        ap_return_3 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1816_ap_return_3,
        ap_return_4 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1816_ap_return_4,
        ap_return_5 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1816_ap_return_5,
        ap_return_6 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1816_ap_return_6,
        ap_return_7 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1816_ap_return_7,
        ap_return_8 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1816_ap_return_8,
        ap_return_9 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1816_ap_return_9);

    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1842 : component myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1842_ap_start,
        ap_done => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1842_ap_done,
        ap_idle => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1842_ap_idle,
        ap_ready => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1842_ap_ready,
        ap_ce => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1842_ap_ce,
        data_0_val => data_90_val,
        data_1_val => data_91_val,
        data_2_val => data_92_val,
        data_3_val => data_93_val,
        data_4_val => data_94_val,
        data_5_val => data_95_val,
        data_6_val => data_96_val,
        data_7_val => data_97_val,
        data_8_val => data_98_val,
        data_9_val => data_99_val,
        ap_return_0 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1842_ap_return_0,
        ap_return_1 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1842_ap_return_1,
        ap_return_2 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1842_ap_return_2,
        ap_return_3 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1842_ap_return_3,
        ap_return_4 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1842_ap_return_4,
        ap_return_5 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1842_ap_return_5,
        ap_return_6 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1842_ap_return_6,
        ap_return_7 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1842_ap_return_7,
        ap_return_8 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1842_ap_return_8,
        ap_return_9 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1842_ap_return_9);

    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1868 : component myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1868_ap_start,
        ap_done => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1868_ap_done,
        ap_idle => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1868_ap_idle,
        ap_ready => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1868_ap_ready,
        ap_ce => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1868_ap_ce,
        data_0_val => data_100_val,
        data_1_val => data_101_val,
        data_2_val => data_102_val,
        data_3_val => data_103_val,
        data_4_val => data_104_val,
        data_5_val => data_105_val,
        data_6_val => data_106_val,
        data_7_val => data_107_val,
        data_8_val => data_108_val,
        data_9_val => data_109_val,
        ap_return_0 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1868_ap_return_0,
        ap_return_1 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1868_ap_return_1,
        ap_return_2 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1868_ap_return_2,
        ap_return_3 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1868_ap_return_3,
        ap_return_4 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1868_ap_return_4,
        ap_return_5 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1868_ap_return_5,
        ap_return_6 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1868_ap_return_6,
        ap_return_7 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1868_ap_return_7,
        ap_return_8 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1868_ap_return_8,
        ap_return_9 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1868_ap_return_9);

    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1894 : component myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1894_ap_start,
        ap_done => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1894_ap_done,
        ap_idle => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1894_ap_idle,
        ap_ready => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1894_ap_ready,
        ap_ce => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1894_ap_ce,
        data_0_val => data_110_val,
        data_1_val => data_111_val,
        data_2_val => data_112_val,
        data_3_val => data_113_val,
        data_4_val => data_114_val,
        data_5_val => data_115_val,
        data_6_val => data_116_val,
        data_7_val => data_117_val,
        data_8_val => data_118_val,
        data_9_val => data_119_val,
        ap_return_0 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1894_ap_return_0,
        ap_return_1 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1894_ap_return_1,
        ap_return_2 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1894_ap_return_2,
        ap_return_3 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1894_ap_return_3,
        ap_return_4 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1894_ap_return_4,
        ap_return_5 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1894_ap_return_5,
        ap_return_6 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1894_ap_return_6,
        ap_return_7 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1894_ap_return_7,
        ap_return_8 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1894_ap_return_8,
        ap_return_9 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1894_ap_return_9);

    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1920 : component myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1920_ap_start,
        ap_done => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1920_ap_done,
        ap_idle => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1920_ap_idle,
        ap_ready => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1920_ap_ready,
        ap_ce => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1920_ap_ce,
        data_0_val => data_120_val,
        data_1_val => data_121_val,
        data_2_val => data_122_val,
        data_3_val => data_123_val,
        data_4_val => data_124_val,
        data_5_val => data_125_val,
        data_6_val => data_126_val,
        data_7_val => data_127_val,
        data_8_val => data_128_val,
        data_9_val => data_129_val,
        ap_return_0 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1920_ap_return_0,
        ap_return_1 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1920_ap_return_1,
        ap_return_2 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1920_ap_return_2,
        ap_return_3 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1920_ap_return_3,
        ap_return_4 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1920_ap_return_4,
        ap_return_5 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1920_ap_return_5,
        ap_return_6 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1920_ap_return_6,
        ap_return_7 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1920_ap_return_7,
        ap_return_8 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1920_ap_return_8,
        ap_return_9 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1920_ap_return_9);

    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1946 : component myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1946_ap_start,
        ap_done => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1946_ap_done,
        ap_idle => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1946_ap_idle,
        ap_ready => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1946_ap_ready,
        ap_ce => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1946_ap_ce,
        data_0_val => data_130_val,
        data_1_val => data_131_val,
        data_2_val => data_132_val,
        data_3_val => data_133_val,
        data_4_val => data_134_val,
        data_5_val => data_135_val,
        data_6_val => data_136_val,
        data_7_val => data_137_val,
        data_8_val => data_138_val,
        data_9_val => data_139_val,
        ap_return_0 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1946_ap_return_0,
        ap_return_1 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1946_ap_return_1,
        ap_return_2 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1946_ap_return_2,
        ap_return_3 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1946_ap_return_3,
        ap_return_4 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1946_ap_return_4,
        ap_return_5 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1946_ap_return_5,
        ap_return_6 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1946_ap_return_6,
        ap_return_7 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1946_ap_return_7,
        ap_return_8 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1946_ap_return_8,
        ap_return_9 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1946_ap_return_9);

    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1972 : component myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1972_ap_start,
        ap_done => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1972_ap_done,
        ap_idle => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1972_ap_idle,
        ap_ready => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1972_ap_ready,
        ap_ce => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1972_ap_ce,
        data_0_val => data_140_val,
        data_1_val => data_141_val,
        data_2_val => data_142_val,
        data_3_val => data_143_val,
        data_4_val => data_144_val,
        data_5_val => data_145_val,
        data_6_val => data_146_val,
        data_7_val => data_147_val,
        data_8_val => data_148_val,
        data_9_val => data_149_val,
        ap_return_0 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1972_ap_return_0,
        ap_return_1 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1972_ap_return_1,
        ap_return_2 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1972_ap_return_2,
        ap_return_3 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1972_ap_return_3,
        ap_return_4 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1972_ap_return_4,
        ap_return_5 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1972_ap_return_5,
        ap_return_6 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1972_ap_return_6,
        ap_return_7 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1972_ap_return_7,
        ap_return_8 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1972_ap_return_8,
        ap_return_9 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1972_ap_return_9);

    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1998 : component myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1998_ap_start,
        ap_done => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1998_ap_done,
        ap_idle => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1998_ap_idle,
        ap_ready => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1998_ap_ready,
        ap_ce => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1998_ap_ce,
        data_0_val => data_150_val,
        data_1_val => data_151_val,
        data_2_val => data_152_val,
        data_3_val => data_153_val,
        data_4_val => data_154_val,
        data_5_val => data_155_val,
        data_6_val => data_156_val,
        data_7_val => data_157_val,
        data_8_val => data_158_val,
        data_9_val => data_159_val,
        ap_return_0 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1998_ap_return_0,
        ap_return_1 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1998_ap_return_1,
        ap_return_2 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1998_ap_return_2,
        ap_return_3 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1998_ap_return_3,
        ap_return_4 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1998_ap_return_4,
        ap_return_5 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1998_ap_return_5,
        ap_return_6 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1998_ap_return_6,
        ap_return_7 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1998_ap_return_7,
        ap_return_8 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1998_ap_return_8,
        ap_return_9 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1998_ap_return_9);

    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2024 : component myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2024_ap_start,
        ap_done => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2024_ap_done,
        ap_idle => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2024_ap_idle,
        ap_ready => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2024_ap_ready,
        ap_ce => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2024_ap_ce,
        data_0_val => data_160_val,
        data_1_val => data_161_val,
        data_2_val => data_162_val,
        data_3_val => data_163_val,
        data_4_val => data_164_val,
        data_5_val => data_165_val,
        data_6_val => data_166_val,
        data_7_val => data_167_val,
        data_8_val => data_168_val,
        data_9_val => data_169_val,
        ap_return_0 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2024_ap_return_0,
        ap_return_1 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2024_ap_return_1,
        ap_return_2 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2024_ap_return_2,
        ap_return_3 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2024_ap_return_3,
        ap_return_4 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2024_ap_return_4,
        ap_return_5 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2024_ap_return_5,
        ap_return_6 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2024_ap_return_6,
        ap_return_7 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2024_ap_return_7,
        ap_return_8 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2024_ap_return_8,
        ap_return_9 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2024_ap_return_9);

    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2050 : component myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2050_ap_start,
        ap_done => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2050_ap_done,
        ap_idle => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2050_ap_idle,
        ap_ready => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2050_ap_ready,
        ap_ce => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2050_ap_ce,
        data_0_val => data_170_val,
        data_1_val => data_171_val,
        data_2_val => data_172_val,
        data_3_val => data_173_val,
        data_4_val => data_174_val,
        data_5_val => data_175_val,
        data_6_val => data_176_val,
        data_7_val => data_177_val,
        data_8_val => data_178_val,
        data_9_val => data_179_val,
        ap_return_0 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2050_ap_return_0,
        ap_return_1 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2050_ap_return_1,
        ap_return_2 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2050_ap_return_2,
        ap_return_3 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2050_ap_return_3,
        ap_return_4 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2050_ap_return_4,
        ap_return_5 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2050_ap_return_5,
        ap_return_6 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2050_ap_return_6,
        ap_return_7 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2050_ap_return_7,
        ap_return_8 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2050_ap_return_8,
        ap_return_9 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2050_ap_return_9);

    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2076 : component myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2076_ap_start,
        ap_done => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2076_ap_done,
        ap_idle => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2076_ap_idle,
        ap_ready => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2076_ap_ready,
        ap_ce => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2076_ap_ce,
        data_0_val => data_180_val,
        data_1_val => data_181_val,
        data_2_val => data_182_val,
        data_3_val => data_183_val,
        data_4_val => data_184_val,
        data_5_val => data_185_val,
        data_6_val => data_186_val,
        data_7_val => data_187_val,
        data_8_val => data_188_val,
        data_9_val => data_189_val,
        ap_return_0 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2076_ap_return_0,
        ap_return_1 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2076_ap_return_1,
        ap_return_2 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2076_ap_return_2,
        ap_return_3 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2076_ap_return_3,
        ap_return_4 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2076_ap_return_4,
        ap_return_5 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2076_ap_return_5,
        ap_return_6 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2076_ap_return_6,
        ap_return_7 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2076_ap_return_7,
        ap_return_8 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2076_ap_return_8,
        ap_return_9 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2076_ap_return_9);

    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2102 : component myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2102_ap_start,
        ap_done => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2102_ap_done,
        ap_idle => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2102_ap_idle,
        ap_ready => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2102_ap_ready,
        ap_ce => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2102_ap_ce,
        data_0_val => data_190_val,
        data_1_val => data_191_val,
        data_2_val => data_192_val,
        data_3_val => data_193_val,
        data_4_val => data_194_val,
        data_5_val => data_195_val,
        data_6_val => data_196_val,
        data_7_val => data_197_val,
        data_8_val => data_198_val,
        data_9_val => data_199_val,
        ap_return_0 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2102_ap_return_0,
        ap_return_1 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2102_ap_return_1,
        ap_return_2 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2102_ap_return_2,
        ap_return_3 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2102_ap_return_3,
        ap_return_4 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2102_ap_return_4,
        ap_return_5 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2102_ap_return_5,
        ap_return_6 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2102_ap_return_6,
        ap_return_7 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2102_ap_return_7,
        ap_return_8 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2102_ap_return_8,
        ap_return_9 => grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2102_ap_return_9);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp207 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp208 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp209 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp210 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp211 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp212 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp213 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp214 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp215 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp216 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp217 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp218 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp219 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp220 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp221 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp222 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp223 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp224 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp225 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp226 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage0_subdone <= (ap_const_logic_0 = ap_ce);
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to4_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to4 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to4)
    begin
        if (((ap_idle_pp0_0to4 = ap_const_logic_1) and (ap_start = ap_const_logic_0))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1608_ap_return_0;
    ap_return_1 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1608_ap_return_1;
    ap_return_10 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1634_ap_return_0;
    ap_return_100 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1868_ap_return_0;
    ap_return_101 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1868_ap_return_1;
    ap_return_102 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1868_ap_return_2;
    ap_return_103 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1868_ap_return_3;
    ap_return_104 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1868_ap_return_4;
    ap_return_105 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1868_ap_return_5;
    ap_return_106 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1868_ap_return_6;
    ap_return_107 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1868_ap_return_7;
    ap_return_108 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1868_ap_return_8;
    ap_return_109 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1868_ap_return_9;
    ap_return_11 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1634_ap_return_1;
    ap_return_110 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1894_ap_return_0;
    ap_return_111 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1894_ap_return_1;
    ap_return_112 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1894_ap_return_2;
    ap_return_113 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1894_ap_return_3;
    ap_return_114 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1894_ap_return_4;
    ap_return_115 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1894_ap_return_5;
    ap_return_116 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1894_ap_return_6;
    ap_return_117 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1894_ap_return_7;
    ap_return_118 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1894_ap_return_8;
    ap_return_119 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1894_ap_return_9;
    ap_return_12 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1634_ap_return_2;
    ap_return_120 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1920_ap_return_0;
    ap_return_121 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1920_ap_return_1;
    ap_return_122 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1920_ap_return_2;
    ap_return_123 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1920_ap_return_3;
    ap_return_124 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1920_ap_return_4;
    ap_return_125 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1920_ap_return_5;
    ap_return_126 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1920_ap_return_6;
    ap_return_127 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1920_ap_return_7;
    ap_return_128 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1920_ap_return_8;
    ap_return_129 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1920_ap_return_9;
    ap_return_13 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1634_ap_return_3;
    ap_return_130 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1946_ap_return_0;
    ap_return_131 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1946_ap_return_1;
    ap_return_132 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1946_ap_return_2;
    ap_return_133 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1946_ap_return_3;
    ap_return_134 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1946_ap_return_4;
    ap_return_135 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1946_ap_return_5;
    ap_return_136 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1946_ap_return_6;
    ap_return_137 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1946_ap_return_7;
    ap_return_138 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1946_ap_return_8;
    ap_return_139 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1946_ap_return_9;
    ap_return_14 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1634_ap_return_4;
    ap_return_140 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1972_ap_return_0;
    ap_return_141 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1972_ap_return_1;
    ap_return_142 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1972_ap_return_2;
    ap_return_143 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1972_ap_return_3;
    ap_return_144 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1972_ap_return_4;
    ap_return_145 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1972_ap_return_5;
    ap_return_146 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1972_ap_return_6;
    ap_return_147 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1972_ap_return_7;
    ap_return_148 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1972_ap_return_8;
    ap_return_149 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1972_ap_return_9;
    ap_return_15 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1634_ap_return_5;
    ap_return_150 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1998_ap_return_0;
    ap_return_151 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1998_ap_return_1;
    ap_return_152 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1998_ap_return_2;
    ap_return_153 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1998_ap_return_3;
    ap_return_154 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1998_ap_return_4;
    ap_return_155 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1998_ap_return_5;
    ap_return_156 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1998_ap_return_6;
    ap_return_157 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1998_ap_return_7;
    ap_return_158 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1998_ap_return_8;
    ap_return_159 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1998_ap_return_9;
    ap_return_16 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1634_ap_return_6;
    ap_return_160 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2024_ap_return_0;
    ap_return_161 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2024_ap_return_1;
    ap_return_162 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2024_ap_return_2;
    ap_return_163 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2024_ap_return_3;
    ap_return_164 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2024_ap_return_4;
    ap_return_165 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2024_ap_return_5;
    ap_return_166 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2024_ap_return_6;
    ap_return_167 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2024_ap_return_7;
    ap_return_168 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2024_ap_return_8;
    ap_return_169 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2024_ap_return_9;
    ap_return_17 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1634_ap_return_7;
    ap_return_170 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2050_ap_return_0;
    ap_return_171 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2050_ap_return_1;
    ap_return_172 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2050_ap_return_2;
    ap_return_173 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2050_ap_return_3;
    ap_return_174 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2050_ap_return_4;
    ap_return_175 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2050_ap_return_5;
    ap_return_176 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2050_ap_return_6;
    ap_return_177 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2050_ap_return_7;
    ap_return_178 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2050_ap_return_8;
    ap_return_179 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2050_ap_return_9;
    ap_return_18 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1634_ap_return_8;
    ap_return_180 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2076_ap_return_0;
    ap_return_181 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2076_ap_return_1;
    ap_return_182 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2076_ap_return_2;
    ap_return_183 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2076_ap_return_3;
    ap_return_184 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2076_ap_return_4;
    ap_return_185 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2076_ap_return_5;
    ap_return_186 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2076_ap_return_6;
    ap_return_187 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2076_ap_return_7;
    ap_return_188 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2076_ap_return_8;
    ap_return_189 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2076_ap_return_9;
    ap_return_19 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1634_ap_return_9;
    ap_return_190 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2102_ap_return_0;
    ap_return_191 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2102_ap_return_1;
    ap_return_192 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2102_ap_return_2;
    ap_return_193 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2102_ap_return_3;
    ap_return_194 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2102_ap_return_4;
    ap_return_195 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2102_ap_return_5;
    ap_return_196 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2102_ap_return_6;
    ap_return_197 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2102_ap_return_7;
    ap_return_198 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2102_ap_return_8;
    ap_return_199 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2102_ap_return_9;
    ap_return_2 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1608_ap_return_2;
    ap_return_20 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1660_ap_return_0;
    ap_return_21 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1660_ap_return_1;
    ap_return_22 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1660_ap_return_2;
    ap_return_23 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1660_ap_return_3;
    ap_return_24 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1660_ap_return_4;
    ap_return_25 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1660_ap_return_5;
    ap_return_26 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1660_ap_return_6;
    ap_return_27 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1660_ap_return_7;
    ap_return_28 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1660_ap_return_8;
    ap_return_29 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1660_ap_return_9;
    ap_return_3 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1608_ap_return_3;
    ap_return_30 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1686_ap_return_0;
    ap_return_31 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1686_ap_return_1;
    ap_return_32 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1686_ap_return_2;
    ap_return_33 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1686_ap_return_3;
    ap_return_34 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1686_ap_return_4;
    ap_return_35 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1686_ap_return_5;
    ap_return_36 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1686_ap_return_6;
    ap_return_37 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1686_ap_return_7;
    ap_return_38 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1686_ap_return_8;
    ap_return_39 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1686_ap_return_9;
    ap_return_4 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1608_ap_return_4;
    ap_return_40 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1712_ap_return_0;
    ap_return_41 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1712_ap_return_1;
    ap_return_42 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1712_ap_return_2;
    ap_return_43 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1712_ap_return_3;
    ap_return_44 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1712_ap_return_4;
    ap_return_45 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1712_ap_return_5;
    ap_return_46 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1712_ap_return_6;
    ap_return_47 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1712_ap_return_7;
    ap_return_48 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1712_ap_return_8;
    ap_return_49 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1712_ap_return_9;
    ap_return_5 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1608_ap_return_5;
    ap_return_50 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1738_ap_return_0;
    ap_return_51 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1738_ap_return_1;
    ap_return_52 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1738_ap_return_2;
    ap_return_53 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1738_ap_return_3;
    ap_return_54 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1738_ap_return_4;
    ap_return_55 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1738_ap_return_5;
    ap_return_56 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1738_ap_return_6;
    ap_return_57 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1738_ap_return_7;
    ap_return_58 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1738_ap_return_8;
    ap_return_59 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1738_ap_return_9;
    ap_return_6 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1608_ap_return_6;
    ap_return_60 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1764_ap_return_0;
    ap_return_61 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1764_ap_return_1;
    ap_return_62 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1764_ap_return_2;
    ap_return_63 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1764_ap_return_3;
    ap_return_64 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1764_ap_return_4;
    ap_return_65 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1764_ap_return_5;
    ap_return_66 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1764_ap_return_6;
    ap_return_67 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1764_ap_return_7;
    ap_return_68 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1764_ap_return_8;
    ap_return_69 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1764_ap_return_9;
    ap_return_7 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1608_ap_return_7;
    ap_return_70 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1790_ap_return_0;
    ap_return_71 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1790_ap_return_1;
    ap_return_72 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1790_ap_return_2;
    ap_return_73 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1790_ap_return_3;
    ap_return_74 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1790_ap_return_4;
    ap_return_75 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1790_ap_return_5;
    ap_return_76 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1790_ap_return_6;
    ap_return_77 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1790_ap_return_7;
    ap_return_78 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1790_ap_return_8;
    ap_return_79 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1790_ap_return_9;
    ap_return_8 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1608_ap_return_8;
    ap_return_80 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1816_ap_return_0;
    ap_return_81 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1816_ap_return_1;
    ap_return_82 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1816_ap_return_2;
    ap_return_83 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1816_ap_return_3;
    ap_return_84 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1816_ap_return_4;
    ap_return_85 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1816_ap_return_5;
    ap_return_86 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1816_ap_return_6;
    ap_return_87 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1816_ap_return_7;
    ap_return_88 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1816_ap_return_8;
    ap_return_89 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1816_ap_return_9;
    ap_return_9 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1608_ap_return_9;
    ap_return_90 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1842_ap_return_0;
    ap_return_91 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1842_ap_return_1;
    ap_return_92 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1842_ap_return_2;
    ap_return_93 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1842_ap_return_3;
    ap_return_94 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1842_ap_return_4;
    ap_return_95 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1842_ap_return_5;
    ap_return_96 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1842_ap_return_6;
    ap_return_97 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1842_ap_return_7;
    ap_return_98 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1842_ap_return_8;
    ap_return_99 <= grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1842_ap_return_9;

    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1608_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001_ignoreCallOp207)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp207) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1608_ap_ce <= ap_const_logic_1;
        else 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1608_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1608_ap_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1608_ap_start <= ap_const_logic_1;
        else 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1608_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1634_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001_ignoreCallOp208)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp208) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1634_ap_ce <= ap_const_logic_1;
        else 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1634_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1634_ap_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1634_ap_start <= ap_const_logic_1;
        else 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1634_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1660_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001_ignoreCallOp209)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp209) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1660_ap_ce <= ap_const_logic_1;
        else 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1660_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1660_ap_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1660_ap_start <= ap_const_logic_1;
        else 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1660_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1686_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001_ignoreCallOp210)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp210) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1686_ap_ce <= ap_const_logic_1;
        else 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1686_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1686_ap_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1686_ap_start <= ap_const_logic_1;
        else 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1686_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1712_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001_ignoreCallOp211)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp211) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1712_ap_ce <= ap_const_logic_1;
        else 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1712_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1712_ap_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1712_ap_start <= ap_const_logic_1;
        else 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1712_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1738_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001_ignoreCallOp212)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp212) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1738_ap_ce <= ap_const_logic_1;
        else 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1738_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1738_ap_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1738_ap_start <= ap_const_logic_1;
        else 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1738_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1764_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001_ignoreCallOp213)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp213) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1764_ap_ce <= ap_const_logic_1;
        else 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1764_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1764_ap_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1764_ap_start <= ap_const_logic_1;
        else 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1764_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1790_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001_ignoreCallOp214)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp214) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1790_ap_ce <= ap_const_logic_1;
        else 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1790_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1790_ap_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1790_ap_start <= ap_const_logic_1;
        else 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1790_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1816_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001_ignoreCallOp215)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp215) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1816_ap_ce <= ap_const_logic_1;
        else 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1816_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1816_ap_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1816_ap_start <= ap_const_logic_1;
        else 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1816_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1842_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001_ignoreCallOp216)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp216) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1842_ap_ce <= ap_const_logic_1;
        else 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1842_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1842_ap_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1842_ap_start <= ap_const_logic_1;
        else 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1842_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1868_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001_ignoreCallOp217)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp217) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1868_ap_ce <= ap_const_logic_1;
        else 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1868_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1868_ap_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1868_ap_start <= ap_const_logic_1;
        else 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1868_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1894_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001_ignoreCallOp218)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp218) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1894_ap_ce <= ap_const_logic_1;
        else 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1894_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1894_ap_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1894_ap_start <= ap_const_logic_1;
        else 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1894_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1920_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001_ignoreCallOp219)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp219) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1920_ap_ce <= ap_const_logic_1;
        else 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1920_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1920_ap_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1920_ap_start <= ap_const_logic_1;
        else 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1920_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1946_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001_ignoreCallOp220)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp220) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1946_ap_ce <= ap_const_logic_1;
        else 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1946_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1946_ap_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1946_ap_start <= ap_const_logic_1;
        else 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1946_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1972_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001_ignoreCallOp221)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp221) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1972_ap_ce <= ap_const_logic_1;
        else 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1972_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1972_ap_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1972_ap_start <= ap_const_logic_1;
        else 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1972_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1998_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001_ignoreCallOp222)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp222) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1998_ap_ce <= ap_const_logic_1;
        else 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1998_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1998_ap_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1998_ap_start <= ap_const_logic_1;
        else 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1998_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2024_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001_ignoreCallOp223)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp223) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2024_ap_ce <= ap_const_logic_1;
        else 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2024_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2024_ap_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2024_ap_start <= ap_const_logic_1;
        else 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2024_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2050_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001_ignoreCallOp224)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp224) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2050_ap_ce <= ap_const_logic_1;
        else 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2050_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2050_ap_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2050_ap_start <= ap_const_logic_1;
        else 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2050_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2076_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001_ignoreCallOp225)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp225) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2076_ap_ce <= ap_const_logic_1;
        else 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2076_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2076_ap_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2076_ap_start <= ap_const_logic_1;
        else 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2076_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2102_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001_ignoreCallOp226)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp226) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2102_ap_ce <= ap_const_logic_1;
        else 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2102_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2102_ap_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2102_ap_start <= ap_const_logic_1;
        else 
            grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2102_ap_start <= ap_const_logic_0;
        end if; 
    end process;

end behav;
