/*
 * Copyright 2012-2016 Freescale Semiconductor, Inc.
 * Copyright 2011 Linaro Ltd.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>

/ {
	aliases {
		mxcfb0 = &mxcfb1;
		mxcfb1 = &mxcfb2;
		mxcfb2 = &mxcfb3;
		mxcfb3 = &mxcfb4;
	};

/*
	hannstar_cabc {
		compatible = "hannstar,cabc";
		lvds0 {
			gpios = <&gpio6 15 GPIO_ACTIVE_HIGH>;
		};
	};
*/

	chosen {
		stdout-path = &uart1;
	};

	leds {
                /*
		compatible = "gpio-leds";

		cpu-user-led {
			gpios = <&gpio1 19 0>;
			linux,default-trigger = "heartbeat";
			retain-state-suspended;
		};

		sd-activity-led {
			gpios = <&gpio1 6 0>;
			linux,default-trigger = "mmc1";  *//*SD activity LED*//*
		};

		user-led-1 {
			gpios = <&gpio2 0 1>;
		};
                */
	};

	memory: memory {
		reg = <0x10000000 0x80000000>;
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

                reg_2p5v: regulator@0 {
                        compatible = "regulator-fixed";
                        reg = <0>;
                        regulator-name = "2P5V";
                        regulator-min-microvolt = <2500000>;
                        regulator-max-microvolt = <2500000>;
                        regulator-always-on;
                };

                reg_3p3v: regulator@1 {
                        compatible = "regulator-fixed";
                        reg = <1>;
                        regulator-name = "3P3V";
                        regulator-min-microvolt = <3300000>;
                        regulator-max-microvolt = <3300000>;
                        regulator-always-on;
                };

                reg_1p8v: regulator@2 {
                        compatible = "regulator-fixed";
                        reg = <2>;
                        regulator-name = "1P8V";
                        regulator-min-microvolt = <1800000>;
                        regulator-max-microvolt = <1800000>;
                        regulator-always-on;
                };
                reg_usb_h1_vbus: regulator@3 {
                        compatible = "regulator-fixed";
                        reg = <3>;
                        pinctrl-names = "default";
                        regulator-name = "usb_h1_vbus";
                        regulator-min-microvolt = <5000000>;
                        regulator-max-microvolt = <5000000>;
                        gpio = <&gpio3 31 GPIO_ACTIVE_HIGH>;
                        enable-active-high;
                };

                reg_usb_otg_vbus: regulator@4 {
                        compatible = "regulator-fixed";
                        reg = <4>;
                        regulator-name = "usb_otg_vbus";
                        regulator-min-microvolt = <5000000>;
                        regulator-max-microvolt = <5000000>;
                        gpio = <&gpio3 22 1>;
                        enable-active-high;
                };

	};

	gpio-keys {
		compatible = "gpio-keys";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_gpio_keys>;

		power {
			label = "Power Button";
			gpios = <&gpio3 29 GPIO_ACTIVE_LOW>;
			gpio-key,wakeup;
			linux,code = <KEY_POWER>;
		};
/*

		volume-up {
			label = "Volume Up";
			gpios = <&gpio1 4 GPIO_ACTIVE_LOW>;
			gpio-key,wakeup;
			linux,code = <KEY_VOLUMEUP>;
		};

		volume-down {
			label = "Volume Down";
			gpios = <&gpio1 5 GPIO_ACTIVE_LOW>;
			gpio-key,wakeup;
			linux,code = <KEY_VOLUMEDOWN>;
		};
*/
	};

        sound {
                compatible = "fsl,imx-audio-sgtl5000";
                model = "sgtl5000-audio";
                ssi-controller = <&ssi2>;
                audio-codec = <&codec>;
                audio-routing =
                        "MIC_IN", "Mic Jack",
                        "Mic Jack", "Mic Bias",
                        "Headphone Jack", "HP_OUT";
                mux-int-port = <1>;
                mux-ext-port = <3>;
        };

	sound-hdmi {
		compatible = "fsl,imx6q-audio-hdmi",
			     "fsl,imx-audio-hdmi";
		model = "imx-audio-hdmi";
		hdmi-controller = <&hdmi_audio>;
	};

	mxcfb1: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "hdmi";
		interface_pix_fmt = "RGB24";
		mode_str ="1920x1080M@60";
		default_bpp = <24>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb2: fb@1 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb3: fb@2 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "lcd";
		interface_pix_fmt = "RGB565";
		mode_str ="CLAA-WVGA";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb4: fb@3 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};
	backlight {
		compatible = "pwm-backlight";
		pwms = <&pwm1 0 5000000>;
		power-supply = <&reg_3p3v>;
		brightness-levels = <0 4 8 16 32 64 128 255>;
		default-brightness-level = <7>;
		enable-gpios = <&gpio6 15 GPIO_ACTIVE_HIGH>;
		status = "okay";
	};

	v4l2_cap_0 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <0>;
		mclk_source = <0>;
		mipi_camera = <1>;
		default_input = <1>;
		status = "okay";
	};

/*
	v4l2_cap_1 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <1>;
		mclk_source = <0>;
		status = "okay";
	};
*/

	v4l2_out {
		compatible = "fsl,mxc_v4l2_output";
		status = "okay";
	};

};

&audmux {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audmux>;
	status = "okay";
};
/*
&cpu0 {
	arm-supply = <&sw1a_reg>;
	soc-supply = <&sw1c_reg>;
};
*/

&ecspi1 {

        fsl,spi-num-chipselects = <1>;
        cs-gpios = <&gpio2 30 0>; 
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_ecspi1 &pinctrl_ecspi1_cs>;
        status = "okay";

        flash: 25fl016ki@0 {
                #address-cells = <1>;
                #size-cells = <1>;
                compatible = "spansion,s25fl016k";
                spi-max-frequency = <20000000>;
                reg = <0>;
        };


};

&ecspi3 {

        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_ecspi3>;
        status = "disabled";

};


&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet>;
	phy-mode = "rgmii";
	/*phy-reset-gpios = <&gpio1 25 0>;*/
	/*fsl,magic-packet;*/
	status = "okay";
        txen-skew-ps = <0>;
        txc-skew-ps = <3000>;
        rxdv-skew-ps = <0>;
        rxc-skew-ps = <3000>;
        rxd0-skew-ps = <0>;
        rxd1-skew-ps = <0>;
        rxd2-skew-ps = <0>;
        rxd3-skew-ps = <0>;
        txd0-skew-ps = <0>;
        txd1-skew-ps = <0>;
        txd2-skew-ps = <0>;
        txd3-skew-ps = <0>;
/*
	phy-handle = <&ethphy0>;
        mdio {
                #address-cells = <1>;
                #size-cells = <0>;
                ethphy0: ethernet-phy@3 {
                        compatible = "micrel,ksz9031";
                        device_type = "ethernet-phy";
                        reg = <3>;
                };
        };
*/
};

&gpc {
	fsl,ldo-bypass = <1>;
};

&dcic1 {
	dcic_id = <0>;
	dcic_mux = "dcic-hdmi";
	status = "okay";
};

&dcic2 {
	dcic_id = <1>;
	dcic_mux = "dcic-lvds1";
	status = "okay";
};

&hdmi_audio {
	status = "okay";
};

&hdmi_cec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hdmi_cec>;
	status = "okay";
};

&hdmi_core {
	ipu_id = <0>;
	disp_id = <0>;
	status = "okay";
};

&hdmi_video {
	fsl,phy_reg_vlev = <0x0294>;
	fsl,phy_reg_cksymtx = <0x800d>;
	/*HDMI-supply = <&reg_hdmi>;*/
	status = "okay";
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";

};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";

	hdmi: edid@50 {
		compatible = "fsl,imx6-hdmi-i2c";
		reg = <0x50>;
	};

};
&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	status = "okay";

        pmic: pfuze100@08 {
                compatible = "fsl,pfuze100";
                reg = <0x08>;

                regulators {
                        sw1a_reg: sw1ab {
                                regulator-min-microvolt = <300000>;
                                regulator-max-microvolt = <1875000>;
                                regulator-boot-on;
                                regulator-always-on;
                                regulator-ramp-delay = <6250>;
                        };

                        sw1c_reg: sw1c {
                                regulator-min-microvolt = <300000>;
                                regulator-max-microvolt = <1875000>;
                                regulator-boot-on;
                                regulator-always-on;
                                regulator-ramp-delay = <6250>;
                        };

                        sw2_reg: sw2 {
                                regulator-min-microvolt = <800000>;
                                regulator-max-microvolt = <3300000>;
                                regulator-boot-on;
                                regulator-always-on;
                                regulator-ramp-delay = <6250>;
                        };

                        sw3a_reg: sw3a {
                                regulator-min-microvolt = <400000>;
                                regulator-max-microvolt = <1975000>;
                                regulator-boot-on;
                                regulator-always-on;
                        };

                        sw3b_reg: sw3b {
                                regulator-min-microvolt = <400000>;
                                regulator-max-microvolt = <1975000>;
                                regulator-boot-on;
                                regulator-always-on;
                        };

                        sw4_reg: sw4 {
                                regulator-min-microvolt = <800000>;
                                regulator-max-microvolt = <3300000>;
                        };

                        swbst_reg: swbst {
                                regulator-min-microvolt = <5000000>;
                                regulator-max-microvolt = <5150000>;
                        };

                        snvs_reg: vsnvs {
                                regulator-min-microvolt = <1000000>;
                                regulator-max-microvolt = <3000000>;
                                regulator-boot-on;
                                regulator-always-on;
                        };
                        vref_reg: vrefddr {
                                regulator-boot-on;
                                regulator-always-on;
                        };

                        vgen1_reg: vgen1 {
                                regulator-min-microvolt = <800000>;
                                regulator-max-microvolt = <1550000>;
                        };

                        vgen2_reg: vgen2 {
                                regulator-min-microvolt = <800000>;
                                regulator-max-microvolt = <1550000>;
                        };

                        vgen3_reg: vgen3 {
                                regulator-min-microvolt = <1800000>;
                                regulator-max-microvolt = <3300000>;
                        };

                        vgen4_reg: vgen4 {
                                regulator-min-microvolt = <1800000>;
                                regulator-max-microvolt = <3300000>;
                                regulator-always-on;
                        };

                        vgen5_reg: vgen5 {
                                regulator-min-microvolt = <1800000>;
                                regulator-max-microvolt = <3300000>;
                                regulator-always-on;
                        };

                        vgen6_reg: vgen6 {
                                regulator-min-microvolt = <1800000>;
                                regulator-max-microvolt = <3300000>;
                                regulator-always-on;
                        };
                };
        };

        codec: sgtl5000@0a {
                compatible = "fsl,sgtl5000";
                reg = <0x0a>;
                clocks = <&clks 201>;
                VDDA-supply = <&reg_3p3v>;
                VDDIO-supply = <&reg_3p3v>;
        };

        fxos8700@1c {
                compatible = "fsl,fxos8700";
                reg = <0x1c>;
        };

        ov5647_mipi@36 {
                compatible = "ovti,ov5647_mipi";
                reg = <0x36>;
                clocks = <&clks 0>;
                clock-names = "csi_mclk";
                pinctrl-names = "default";
                pinctrl-0 = <&pinctrl_cam>;
                DOVDD-supply = <&reg_3p3v>;
                AVDD-supply = <&reg_3p3v>;
                DVDD-supply = <&reg_3p3v>;
                pwn-gpios = <&gpio7 6 GPIO_ACTIVE_HIGH>;
                led-gpios = <&gpio7 7 GPIO_ACTIVE_HIGH>;
		ipu_id = <0>;
                csi_id = <0>;
                mclk = <25000000>;
                mclk_source = <0>;
                /*extended-buffer;*/
        };
};

&clks {
	fsl,ldb-di0-parent = <&clks IMX6QDL_CLK_PLL2_PFD0_352M>;
	fsl,ldb-di1-parent = <&clks IMX6QDL_CLK_PLL2_PFD0_352M>;
};

&can1 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_flexcan1>;
        status = "okay";
};

&can2 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_flexcan2>;
        status = "okay";
};


&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;
	
	imx6qdl-tetra {
		pinctrl_hog: hoggrp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_0__CCM_CLKO1               0x0001B0B0
                                MX6QDL_PAD_CSI0_PIXCLK__ARM_EVENTO         0x0001B0B0
                                MX6QDL_PAD_GPIO_3__XTALOSC_REF_CLK_24M     0x0001B0B0
                                MX6QDL_PAD_GPIO_8__XTALOSC_REF_CLK_32K     0x0001B0B0
/*
                                MX6QDL_PAD_NANDF_CS0__GPIO6_IO11 0x80000000
                                MX6QDL_PAD_NANDF_CS1__GPIO6_IO14 0x80000000
                                MX6QDL_PAD_NANDF_CS2__GPIO6_IO15 0x80000000
                                MX6QDL_PAD_NANDF_CS3__GPIO6_IO16 0x80000000
				MX6QDL_PAD_NANDF_CLE__GPIO6_IO07           0x80000000
*/
			>;
		};

		pinctrl_cam: camgrp {
                        fsl,pins = <
                                MX6QDL_PAD_SD3_DAT2__GPIO7_IO06            0x0001B0B0
                                MX6QDL_PAD_SD3_DAT3__GPIO7_IO07            0x000120B0
                        >;
                };

		pinctrl_flexcan1: flexcan1grp {
			fsl,pins = <
				MX6QDL_PAD_SD3_CLK__FLEXCAN1_RX            0x0001B0B0
				MX6QDL_PAD_SD3_CMD__FLEXCAN1_TX            0x0001B0B0
			>;
		};

                pinctrl_flexcan2: flexcan2grp {
                        fsl,pins = <

				MX6QDL_PAD_SD3_DAT0__FLEXCAN2_TX           0x0001B0B0
				MX6QDL_PAD_SD3_DAT1__FLEXCAN2_RX           0x0001B0B0
			>;
		};

		pinctrl_weim_cs0: weimcs0grp {
                        fsl,pins = <
				MX6QDL_PAD_EIM_CS0__EIM_CS0_B              0x0000B0B1                        
                        >;
                };


                pinctrl_weim_nor: weimnorgrp {
                        fsl,pins = <
				MX6QDL_PAD_CSI0_DAT4__EIM_DATA02           0x0001B0B0
				MX6QDL_PAD_CSI0_DAT5__EIM_DATA03           0x0001B0B0
				MX6QDL_PAD_CSI0_DAT6__EIM_DATA04           0x0001B0B0
				MX6QDL_PAD_CSI0_DAT7__EIM_DATA05           0x0001B0B0
				MX6QDL_PAD_CSI0_DAT8__EIM_DATA06           0x0001B0B0
				MX6QDL_PAD_CSI0_DAT9__EIM_DATA07           0x0001B0B0
				MX6QDL_PAD_CSI0_DAT12__EIM_DATA08          0x0001B0B0
				MX6QDL_PAD_CSI0_DAT13__EIM_DATA09          0x0001B0B0
				MX6QDL_PAD_CSI0_DAT14__EIM_DATA10          0x0001B0B0
				MX6QDL_PAD_CSI0_DAT15__EIM_DATA11          0x0001B0B0
				MX6QDL_PAD_CSI0_DAT16__EIM_DATA12          0x0001B0B0
				MX6QDL_PAD_CSI0_DAT17__EIM_DATA13          0x0001B0B0
				MX6QDL_PAD_CSI0_DAT18__EIM_DATA14          0x0001B0B0
				MX6QDL_PAD_CSI0_DAT19__EIM_DATA15          0x0001B0B0
				MX6QDL_PAD_CSI0_DATA_EN__EIM_DATA00        0x0001B0B0
				MX6QDL_PAD_CSI0_VSYNC__EIM_DATA01          0x0001B0B0
				MX6QDL_PAD_EIM_DA0__EIM_AD00               0x0000B0B1
				MX6QDL_PAD_EIM_DA1__EIM_AD01               0x0000B0B1
				MX6QDL_PAD_EIM_DA2__EIM_AD02               0x0000B0B1
				MX6QDL_PAD_EIM_DA3__EIM_AD03               0x0000B0B1
				MX6QDL_PAD_EIM_DA4__EIM_AD04               0x0000B0B1
				MX6QDL_PAD_EIM_DA5__EIM_AD05               0x0000B0B1
				MX6QDL_PAD_EIM_DA6__EIM_AD06               0x0000B0B1
				MX6QDL_PAD_EIM_DA7__EIM_AD07               0x0000B0B1
				MX6QDL_PAD_EIM_DA8__EIM_AD08               0x0000B0B1
				MX6QDL_PAD_EIM_DA9__EIM_AD09               0x0000B0B1
				MX6QDL_PAD_EIM_DA10__EIM_AD10              0x0000B0B1
				MX6QDL_PAD_EIM_DA11__EIM_AD11              0x0000B0B1
				MX6QDL_PAD_EIM_DA12__EIM_AD12              0x0000B0B1
				MX6QDL_PAD_EIM_DA13__EIM_AD13              0x0000B0B1
				MX6QDL_PAD_EIM_DA14__EIM_AD14              0x0000B0B1
				MX6QDL_PAD_EIM_DA15__EIM_AD15              0x0000B0B1
				MX6QDL_PAD_EIM_EB0__EIM_EB0_B              0x0000B0B1
				MX6QDL_PAD_EIM_EB1__EIM_EB1_B              0x0000B0B1
				MX6QDL_PAD_EIM_OE__EIM_OE_B                0x0000B0B1
				MX6QDL_PAD_EIM_RW__EIM_RW                  0x0000B0B1
			>;
		};		

		pinctrl_audmux: audmuxgrp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL0__AUD5_TXC              0x0001B0B0
				MX6QDL_PAD_KEY_COL1__AUD5_TXFS             0x0001B0B0
				MX6QDL_PAD_KEY_ROW0__AUD5_TXD              0x0001B0B0
				MX6QDL_PAD_KEY_ROW1__AUD5_RXD              0x0001B0B0
			>;
		};

		pinctrl_ecspi1: ecspi1grp {
			fsl,pins = <
				/*MX6QDL_PAD_DISP0_DAT15__ECSPI1_SS1         0x0001B0B0*/
				MX6QDL_PAD_EIM_D16__ECSPI1_SCLK            0x0001B0B0
				MX6QDL_PAD_EIM_D17__ECSPI1_MISO            0x0001B0B0
				MX6QDL_PAD_EIM_D18__ECSPI1_MOSI            0x0001B0B0
				MX6QDL_PAD_GPIO_19__ECSPI1_RDY             0x0001B0B0
			>;
		};
		pinctrl_ecspi1_cs: ecspi1cs {
                        fsl,pins = <
				MX6QDL_PAD_EIM_EB2__GPIO2_IO30		   0x80000000
                        >;
                };


                pinctrl_ecspi3: ecspi3grp {
                        fsl,pins = <
                                MX6QDL_PAD_DISP0_DAT0__ECSPI3_SCLK         0x0001B0B0
                                MX6QDL_PAD_DISP0_DAT1__ECSPI3_MOSI         0x0001B0B0
                                MX6QDL_PAD_DISP0_DAT2__ECSPI3_MISO         0x0001B0B0
                                MX6QDL_PAD_DISP0_DAT3__ECSPI3_SS0          0x0001B0B0
                                MX6QDL_PAD_DISP0_DAT4__ECSPI3_SS1          0x0001B0B0
                                MX6QDL_PAD_DISP0_DAT5__ECSPI3_SS2          0x0001B0B0
                                MX6QDL_PAD_DISP0_DAT7__ECSPI3_RDY          0x0001B0B0
                        >;
                };


		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D21__I2C1_SCL               0x4001b8b1
				MX6QDL_PAD_EIM_D28__I2C1_SDA               0x4001b8b1			
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__I2C2_SCL              0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__I2C2_SDA              0x4001b8b1
			 >;
		};

                pinctrl_i2c3: i2c3grp {
                        fsl,pins = <
                                MX6QDL_PAD_GPIO_5__I2C3_SCL                0x4001b8b1
                                MX6QDL_PAD_GPIO_16__I2C3_SDA               0x4001b8b1
                        >;
                };

		pinctrl_enet: enetgrp {
			fsl,pins = <
				MX6QDL_PAD_ENET_MDC__ENET_MDC              0x0001B0B0
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO            0x0001B0B0
				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK       0x0001B0B0
				MX6QDL_PAD_RGMII_RD0__RGMII_RD0            0x0001B030
				MX6QDL_PAD_RGMII_RD1__RGMII_RD1            0x0001B030
				MX6QDL_PAD_RGMII_RD2__RGMII_RD2            0x0001B030
				MX6QDL_PAD_RGMII_RD3__RGMII_RD3            0x0001B030
				MX6QDL_PAD_RGMII_RXC__RGMII_RXC            0x00013030
				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL      0x00013030
				MX6QDL_PAD_RGMII_TD0__RGMII_TD0            0x0001B030
				MX6QDL_PAD_RGMII_TD1__RGMII_TD1            0x0001B030
				MX6QDL_PAD_RGMII_TD2__RGMII_TD2            0x0001B030
				MX6QDL_PAD_RGMII_TD3__RGMII_TD3            0x0001B030
				MX6QDL_PAD_RGMII_TXC__RGMII_TXC            0x00013030
				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL      0x00013030
				MX6QDL_PAD_ENET_CRS_DV__GPIO1_IO25          0x000b0
			>;
		};

		pinctrl_gpio_keys: gpio_keysgrp {
			fsl,pins = <
				MX6QDL_PAD_DI0_PIN2__GPIO4_IO18            0x000130B0
				MX6QDL_PAD_DISP0_DAT8__GPIO4_IO29          0x0001B0B0
				MX6QDL_PAD_DISP0_DAT9__GPIO4_IO30          0x0001B0B0
				MX6QDL_PAD_DISP0_DAT10__GPIO4_IO31         0x0001B0B0
				MX6QDL_PAD_DISP0_DAT12__GPIO5_IO06         0x0001B0B0
				MX6QDL_PAD_DISP0_DAT22__GPIO5_IO16         0x0001B0B0
				MX6QDL_PAD_EIM_A25__GPIO5_IO02             0x0000B0B1
				MX6QDL_PAD_EIM_D26__GPIO3_IO26             0x0001B0B0
				MX6QDL_PAD_GPIO_17__GPIO7_IO12             0x0001B0B0
				MX6QDL_PAD_KEY_ROW4__GPIO4_IO15            0x0001B0B0
				MX6QDL_PAD_NANDF_CLE__GPIO6_IO07           0x000130B0
/*
				MX6QDL_PAD_NANDF_CS2__GPIO6_IO15           0x000130B0
*/
				MX6QDL_PAD_NANDF_CS3__GPIO6_IO16           0x000130B0
				MX6QDL_PAD_NANDF_D0__GPIO2_IO00            0x0001B0B0
				MX6QDL_PAD_NANDF_D1__GPIO2_IO01            0x0001B0B0
				MX6QDL_PAD_NANDF_D2__GPIO2_IO02            0x000130B0
				MX6QDL_PAD_NANDF_D4__GPIO2_IO04            0x000130B0
				MX6QDL_PAD_NANDF_D5__GPIO2_IO05            0x0001B0B0
				MX6QDL_PAD_NANDF_D6__GPIO2_IO06            0x000130B0
				MX6QDL_PAD_NANDF_D7__GPIO2_IO07            0x0001B0B0
				MX6QDL_PAD_NANDF_RB0__GPIO6_IO10           0x0001B0B0
				MX6QDL_PAD_SD1_CLK__GPIO1_IO20             0x0001B0B0
				MX6QDL_PAD_SD1_CMD__GPIO1_IO18             0x0001B0B0
				MX6QDL_PAD_SD1_DAT0__GPIO1_IO16            0x0001B0B0
				MX6QDL_PAD_SD1_DAT1__GPIO1_IO17            0x0001B0B0
				MX6QDL_PAD_SD1_DAT2__GPIO1_IO19            0x0001B0B0
				MX6QDL_PAD_SD3_DAT4__GPIO7_IO01            0x0001B0B0
				MX6QDL_PAD_SD3_RST__GPIO7_IO08             0x0001B0B0
			>;
		};

		pinctrl_hdmi_cec: hdmicecgrp {
			fsl,pins = <
				MX6QDL_PAD_KEY_ROW2__HDMI_TX_CEC_LINE      0x0001B0B0
			>;
		};

                pinctrl_pcie: pciegrp {
                        fsl,pins = <
                                MX6QDL_PAD_GPIO_17__GPIO7_IO12  0x1b0b0
                        >;
                };

		pinctrl_pwm1: pwm1grp {
			fsl,pins = <
				MX6QDL_PAD_SD1_DAT3__PWM1_OUT              0x0001b0b1 /* 0x0001e0B0 */
				MX6QDL_PAD_NANDF_CS2__GPIO6_IO15           0x000130B0
			>;
		};

		pinctrl_usbotg: usbotggrp {
			fsl,pins = <
/*				MX6QDL_PAD_EIM_D22__USB_OTG_PWR            0x000130B0*/
                                MX6QDL_PAD_EIM_D22__GPIO3_IO22  0x010b0
				MX6QDL_PAD_GPIO_1__USB_OTG_ID              0x10759 /*0x0001B0B0*/
				MX6QDL_PAD_KEY_COL4__USB_OTG_OC            0x0001B0B0
			>;
		};

                pinctrl_usbh1: usbh1grp {
                        fsl,pins = <
                                MX6QDL_PAD_EIM_D30__USB_H1_OC              0x0001B0B0
                               /* MX6QDL_PAD_EIM_D31__USB_H1_PWR             0x0001B0B0*/
				MX6QDL_PAD_EIM_D31__GPIO3_IO31  0x010b0
                        >;
                };
		
		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA       0x0001B0B0
				MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA       0x0001B0B0
                                MX6QDL_PAD_EIM_D20__UART1_CTS_B            0x0001B0B0
                                MX6QDL_PAD_EIM_D19__UART1_RTS_B            0x0001B0B0

			>;
		};

		pinctrl_uart3: uart3grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D24__UART3_TX_DATA          0x0001B0B0
				MX6QDL_PAD_EIM_D25__UART3_RX_DATA          0x0001B0B0
                                MX6QDL_PAD_EIM_EB3__UART3_CTS_B            0x0001B0B0
                                MX6QDL_PAD_EIM_D23__UART3_RTS_B            0x0001B0B0

			>;
		};
		
		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_2__SD2_WP                  0x0001B0B0
				MX6QDL_PAD_GPIO_4__SD2_CD_B                0x0001B0B0
				MX6QDL_PAD_GPIO_6__SD2_LCTL                0x0001B0B0
				MX6QDL_PAD_SD2_CLK__SD2_CLK                0x0001B0B0
				MX6QDL_PAD_SD2_CMD__SD2_CMD                0x0001B0B0
				MX6QDL_PAD_SD2_DAT0__SD2_DATA0             0x0001B0B0
				MX6QDL_PAD_SD2_DAT1__SD2_DATA1             0x0001B0B0
				MX6QDL_PAD_SD2_DAT2__SD2_DATA2             0x0001B0B0
				MX6QDL_PAD_SD2_DAT3__SD2_DATA3             0x0001B0B0
			>;
		};

		pinctrl_usdhc4: usdhc4grp {
			fsl,pins = <
				MX6QDL_PAD_NANDF_ALE__SD4_RESET            0x0001B0B0
				MX6QDL_PAD_SD4_CLK__SD4_CLK                0x0001B0B0
				MX6QDL_PAD_SD4_CMD__SD4_CMD                0x0001B0B0
				MX6QDL_PAD_SD4_DAT0__SD4_DATA0             0x0001B0B0
				MX6QDL_PAD_SD4_DAT1__SD4_DATA1             0x0001B0B0
				MX6QDL_PAD_SD4_DAT2__SD4_DATA2             0x0001B0B0
				MX6QDL_PAD_SD4_DAT3__SD4_DATA3             0x0001B0B0
				MX6QDL_PAD_SD4_DAT4__SD4_DATA4             0x0001B0B0
				MX6QDL_PAD_SD4_DAT5__SD4_DATA5             0x0001B0B0
				MX6QDL_PAD_SD4_DAT6__SD4_DATA6             0x0001B0B0
				MX6QDL_PAD_SD4_DAT7__SD4_DATA7             0x0001B0B0
 			>;
		};

		pinctrl_wdog: wdoggrp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_9__WDOG1_B                 0x0001B0B0
			>;
		};
	};

};
&ldb {
	status = "okay";

	lvds-channel@0 {
                crtc = "ipu2-di0";
		fsl,data-mapping = "spwg";
		fsl,data-width = <18>; /* change for panel type */
                primary;
		status = "okay";

		display-timings {
			native-mode = <&timing0>;
			timing0: hsd100pxn1 {
				clock-frequency = <65000000>;
				hactive = <1024>;
				vactive = <768>;
				hback-porch = <220>;
				hfront-porch = <40>;
				vback-porch = <21>;
				vfront-porch = <7>;
				hsync-len = <60>;
				vsync-len = <10>;
			};
		};
	};
};

&mipi_csi {
	status = "okay";
	ipu_id = <0>;
	csi_id = <0>;
	v_channel = <0>;
	lanes = <2>;
	mipi_dphy_clk = <0x28>;
};

&pcie {
        pinctrl-names = "default";
        /*pinctrl-0 = <&pinctrl_pcie>;
        reset-gpio = <&gpio7 12 0>;*/
	reset-gpio = <&gpio4 15 0>;
        status = "okay";
};


&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1>;
	status = "okay";
};

&snvs_poweroff {
	status = "okay";
};


&ssi2 {
        fsl,mode = "i2s-master";
        status = "okay";
};
/*
&ssi2 {
	fsl,mode = "i2s-slave";
	status = "okay";
};
*/

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	status = "okay";
};

&usbh1 {
	vbus-supply = <&reg_usb_h1_vbus>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_usbh1>;
	status = "okay";
};

&usbotg {
	vbus-supply = <&reg_usb_otg_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg>;
	disable-over-current;
	srp-disable;
	hnp-disable;
	adp-disable;
	status = "okay";
};
/*
&usbphy1 {
	tx-d-cal = <0x5>;
};

&usbphy2 {
	tx-d-cal = <0x5>;
};
*/

&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2>;
	bus-width = <8>;
	cd-gpios = <&gpio1 4 GPIO_ACTIVE_LOW>;
	wp-gpios = <&gpio1 2 GPIO_ACTIVE_HIGH>;
	no-1-8-v;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	status = "okay";
};

&usdhc4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc4>;
	bus-width = <8>;
	non-removable;
	no-1-8-v;
	keep-power-in-suspend;
	status = "okay";
};

&wdog1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_wdog>;
	fsl,wdog_b;
	status = "okay";
};

&wdog2 {
	status = "disabled";
};

&weim {
	compatible = "fsl,imx6q-weim";
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_weim_nor &pinctrl_weim_cs0>;
        #address-cells = <2>;
        #size-cells = <1>;
        ranges = <0 0 0x08000000 0x08000000>;
        status = "okay"; /* pin conflict with SPI NOR */
	fsl,weim-cs-gpr = <&gpr>;

	mram@0,0 {
	    compatible = "mtd-ram";
	    reg = <0 0 1000000>;
	    /*#address-cells = <1>;
	    #size-cells = <1>;*/
	    bank-width = <2>;
	    /* EIM_CSnGCR1, EIM_CSnGCR2, EIM_CSnRCR1, EIM_CSnRCR2, EIM_CSnWCR1, EIM_CSnWCR2 */
	    /*fsl,weim-cs-timing = <0x000100B1 0x00000000 0x04080000 0x00000000 0x8400208 0x00000000>;*/
	    fsl,weim-cs-timing = <0x00B100B1 0x00000000 0x07081100 0x00000019 0x87009240 0x00000000>;
	};

};

