xup_xor2.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/7bd1/xup_xor2.srcs/sources_1/new/xup_xor2.v,
design_1_xup_xor2_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xup_xor2_0_0/sim/design_1_xup_xor2_0_0.v,
xup_and2.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v,
design_1_xup_and2_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xup_and2_0_0/sim/design_1_xup_and2_0_0.v,
design_1_xup_xor2_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xup_xor2_0_1/sim/design_1_xup_xor2_0_1.v,
design_1_xup_and2_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xup_and2_1_0/sim/design_1_xup_and2_1_0.v,
xup_or2.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v,
design_1_xup_or2_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xup_or2_0_0/sim/design_1_xup_or2_0_0.v,
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
