<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 10:13</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/Sparc/SparcInstrInfo.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L40'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===-- SparcInstrInfo.cpp - Sparc Instruction Information ----------------===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This file contains the Sparc implementation of the TargetInstrInfo class.</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;SparcInstrInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;Sparc.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;SparcMachineFunctionInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;SparcSubtarget.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/STLExtras.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/SmallVector.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFrameInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineInstrBuilder.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineMemOperand.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/TargetRegistry.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/ErrorHandling.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_INSTRINFO_CTOR_DTOR</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;SparcGenInstrInfo.inc&quot;</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;unsigned&gt; BPccDisplacementBits(</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    &quot;sparc-bpcc-offset-bits&quot;, cl::Hidden, cl::init(19),</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    cl::desc(&quot;Restrict range of BPcc/FBPfcc instructions (DEBUG)&quot;));</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;unsigned&gt;</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    BPrDisplacementBits(&quot;sparc-bpr-offset-bits&quot;, cl::Hidden, cl::init(16),</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        cl::desc(&quot;Restrict range of BPr instructions (DEBUG)&quot;));</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Pin the vtable to this file.</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>void SparcInstrInfo::anchor() <span class='red'>{}</span></pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>SparcInstrInfo::SparcInstrInfo(SparcSubtarget &amp;ST)</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='covered-line'><pre>248</pre></td><td class='code'><pre>    : SparcGenInstrInfo(SP::ADJCALLSTACKDOWN, SP::ADJCALLSTACKUP), RI(),</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='covered-line'><pre>248</pre></td><td class='code'><pre>      Subtarget(ST) {}</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// isLoadFromStackSlot - If the specified machine instruction is a direct</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// load from a stack slot, return the virtual or physical register number of</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// the destination along with the FrameIndex of the loaded stack slot.  If</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// not, return 0.  This predicate must return 0 if the instruction has</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// any side effects other than loading from the stack slot.</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>Register SparcInstrInfo::isLoadFromStackSlot(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='covered-line'><pre>6.46k</pre></td><td class='code'><pre>                                             int &amp;FrameIndex) const {</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='covered-line'><pre>6.46k</pre></td><td class='code'><pre>  if (MI.getOpcode() == SP::LDri || <div class='tooltip'>MI.getOpcode() == SP::LDXri<span class='tooltip-content'>6.39k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L53' href='#L53'><span>53:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>69</span>, <span class='None'>False</span>: <span class='covered-line'>6.39k</span>]
  Branch (<span class='line-number'><a name='L53' href='#L53'><span>53:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>6.39k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='covered-line'><pre>6.46k</pre></td><td class='code'><pre>      <div class='tooltip'>MI.getOpcode() == SP::LDFri<span class='tooltip-content'>6.39k</span></div> || <div class='tooltip'>MI.getOpcode() == SP::LDDFri<span class='tooltip-content'>6.39k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L54' href='#L54'><span>54:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>6.39k</span>]
  Branch (<span class='line-number'><a name='L54' href='#L54'><span>54:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.02k</span>, <span class='None'>False</span>: <span class='covered-line'>4.36k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>6.46k</pre></td><td class='code'><pre>      <div class='tooltip'>MI.getOpcode() == SP::LDQFri<span class='tooltip-content'>4.36k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L55' href='#L55'><span>55:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4.36k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L53'><span>53:7</span></a></span>) to (<span class='line-number'><a href='#L53'><span>55:35</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (53:7)
     Condition C2 --> (53:37)
     Condition C3 --> (54:7)
     Condition C4 --> (54:38)
     Condition C5 --> (55:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { F,  F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -,  -  = T      }
  3 { F,  F,  F,  T,  -  = T      }
  4 { F,  F,  T,  -,  -  = T      }
  5 { F,  T,  -,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,5)
  C3-Pair: covered: (1,4)
  C4-Pair: covered: (1,3)
  C5-Pair: not covered
  MC/DC Coverage for Expression: 80.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='covered-line'><pre>2.09k</pre></td><td class='code'><pre>    if (MI.getOperand(1).isFI() &amp;&amp; <div class='tooltip'>MI.getOperand(2).isImm()<span class='tooltip-content'>10</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L56' href='#L56'><span>56:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>2.08k</span>]
  Branch (<span class='line-number'><a name='L56' href='#L56'><span>56:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='covered-line'><pre>2.09k</pre></td><td class='code'><pre>        <div class='tooltip'>MI.getOperand(2).getImm() == 0<span class='tooltip-content'>10</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L57' href='#L57'><span>57:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L56'><span>56:9</span></a></span>) to (<span class='line-number'><a href='#L56'><span>57:39</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (56:9)
     Condition C2 --> (56:36)
     Condition C3 --> (57:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  F  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: not covered
  C3-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      FrameIndex = MI.getOperand(1).getIndex();</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      return MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='covered-line'><pre>2.09k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>6.45k</pre></td><td class='code'><pre>  return 0;</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>6.46k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// isStoreToStackSlot - If the specified machine instruction is a direct</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// store to a stack slot, return the virtual or physical register number of</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// the source reg along with the FrameIndex of the loaded stack slot.  If</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// not, return 0.  This predicate must return 0 if the instruction has</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// any side effects other than storing to the stack slot.</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>Register SparcInstrInfo::isStoreToStackSlot(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='covered-line'><pre>9.47k</pre></td><td class='code'><pre>                                            int &amp;FrameIndex) const {</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='covered-line'><pre>9.47k</pre></td><td class='code'><pre>  if (MI.getOpcode() == SP::STri || <div class='tooltip'>MI.getOpcode() == SP::STXri<span class='tooltip-content'>9.39k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L72' href='#L72'><span>72:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>74</span>, <span class='None'>False</span>: <span class='covered-line'>9.39k</span>]
  Branch (<span class='line-number'><a name='L72' href='#L72'><span>72:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>9.39k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='covered-line'><pre>9.47k</pre></td><td class='code'><pre>      <div class='tooltip'>MI.getOpcode() == SP::STFri<span class='tooltip-content'>9.39k</span></div> || <div class='tooltip'>MI.getOpcode() == SP::STDFri<span class='tooltip-content'>9.39k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L73' href='#L73'><span>73:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>9.39k</span>]
  Branch (<span class='line-number'><a name='L73' href='#L73'><span>73:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.05k</span>, <span class='None'>False</span>: <span class='covered-line'>5.33k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='covered-line'><pre>9.47k</pre></td><td class='code'><pre>      <div class='tooltip'>MI.getOpcode() == SP::STQFri<span class='tooltip-content'>5.33k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L74' href='#L74'><span>74:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.33k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L72'><span>72:7</span></a></span>) to (<span class='line-number'><a href='#L72'><span>74:35</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (72:7)
     Condition C2 --> (72:37)
     Condition C3 --> (73:7)
     Condition C4 --> (73:38)
     Condition C5 --> (74:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { F,  F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -,  -  = T      }
  3 { F,  F,  F,  T,  -  = T      }
  4 { F,  F,  T,  -,  -  = T      }
  5 { F,  T,  -,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,5)
  C3-Pair: covered: (1,4)
  C4-Pair: covered: (1,3)
  C5-Pair: not covered
  MC/DC Coverage for Expression: 80.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='covered-line'><pre>4.13k</pre></td><td class='code'><pre>    if (MI.getOperand(0).isFI() &amp;&amp; <div class='tooltip'>MI.getOperand(1).isImm()<span class='tooltip-content'>40</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L75' href='#L75'><span>75:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='None'>False</span>: <span class='covered-line'>4.09k</span>]
  Branch (<span class='line-number'><a name='L75' href='#L75'><span>75:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>4.13k</pre></td><td class='code'><pre>        <div class='tooltip'>MI.getOperand(1).getImm() == 0<span class='tooltip-content'>40</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L76' href='#L76'><span>76:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L75'><span>75:9</span></a></span>) to (<span class='line-number'><a href='#L75'><span>76:39</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (75:9)
     Condition C2 --> (75:36)
     Condition C3 --> (76:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  F  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: not covered
  C3-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>      FrameIndex = MI.getOperand(0).getIndex();</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>      return MI.getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>4.13k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='covered-line'><pre>9.45k</pre></td><td class='code'><pre>  return 0;</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>9.47k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static SPCC::CondCodes GetOppositeBranchCondition(SPCC::CondCodes CC)</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>241</pre></td><td class='code'><pre>{</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>241</pre></td><td class='code'><pre>  switch(CC) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L86' href='#L86'><span>86:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>241</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case SPCC::ICC_A:    return SPCC::ICC_N</span><span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L87' href='#L87'><span>87:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>241</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case SPCC::ICC_N:    return SPCC::ICC_A</span><span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L88' href='#L88'><span>88:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>241</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='covered-line'><pre>85</pre></td><td class='code'><pre>  case SPCC::ICC_NE:   return SPCC::ICC_E;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L89' href='#L89'><span>89:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>85</span>, <span class='None'>False</span>: <span class='covered-line'>156</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>  case SPCC::ICC_E:    return SPCC::ICC_NE;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L90' href='#L90'><span>90:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>80</span>, <span class='None'>False</span>: <span class='covered-line'>161</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  case SPCC::ICC_G:    return SPCC::ICC_LE;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L91' href='#L91'><span>91:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>240</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case SPCC::ICC_LE:   return SPCC::ICC_G</span><span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L92' href='#L92'><span>92:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>241</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  case SPCC::ICC_GE:   return SPCC::ICC_L;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L93' href='#L93'><span>93:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>238</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  case SPCC::ICC_L:    return SPCC::ICC_GE;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L94' href='#L94'><span>94:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>238</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  case SPCC::ICC_GU:   return SPCC::ICC_LEU;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L95' href='#L95'><span>95:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>234</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  case SPCC::ICC_LEU:  return SPCC::ICC_GU;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L96' href='#L96'><span>96:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>236</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  case SPCC::ICC_CC:   return SPCC::ICC_CS;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L97' href='#L97'><span>97:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>233</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  case SPCC::ICC_CS:   return SPCC::ICC_CC;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L98' href='#L98'><span>98:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>233</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case SPCC::ICC_POS:  return SPCC::ICC_NEG</span><span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L99' href='#L99'><span>99:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>241</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case SPCC::ICC_NEG:  return SPCC::ICC_POS</span><span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L100' href='#L100'><span>100:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>241</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case SPCC::ICC_VC:   return SPCC::ICC_VS</span><span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L101' href='#L101'><span>101:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>241</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case SPCC::ICC_VS:   return SPCC::ICC_VC</span><span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L102' href='#L102'><span>102:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>241</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case SPCC::FCC_A:    return SPCC::FCC_N</span><span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L104' href='#L104'><span>104:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>241</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case SPCC::FCC_N:    return SPCC::FCC_A</span><span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L105' href='#L105'><span>105:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>241</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case SPCC::FCC_U:    return SPCC::FCC_O</span><span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L106' href='#L106'><span>106:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>241</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case SPCC::FCC_O:    return SPCC::FCC_U</span><span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L107' href='#L107'><span>107:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>241</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  case SPCC::FCC_G:    return SPCC::FCC_ULE;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L108' href='#L108'><span>108:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>235</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case SPCC::FCC_LE:   return SPCC::FCC_UG</span><span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L109' href='#L109'><span>109:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>241</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case SPCC::FCC_UG:   return SPCC::FCC_LE</span><span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L110' href='#L110'><span>110:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>241</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  case SPCC::FCC_ULE:  return SPCC::FCC_G;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L111' href='#L111'><span>111:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>238</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  case SPCC::FCC_L:    return SPCC::FCC_UGE;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L112' href='#L112'><span>112:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>230</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case SPCC::FCC_GE:   return SPCC::FCC_UL;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L113' href='#L113'><span>113:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>239</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case SPCC::FCC_UL:   return SPCC::FCC_GE;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L114' href='#L114'><span>114:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>239</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  case SPCC::FCC_UGE:  return SPCC::FCC_L;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L115' href='#L115'><span>115:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>233</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case SPCC::FCC_LG:   return SPCC::FCC_UE</span><span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L116' href='#L116'><span>116:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>241</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case SPCC::FCC_UE:   return SPCC::FCC_LG</span><span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L117' href='#L117'><span>117:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>241</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  case SPCC::FCC_NE:   return SPCC::FCC_E;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L118' href='#L118'><span>118:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>237</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  case SPCC::FCC_E:    return SPCC::FCC_NE;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L119' href='#L119'><span>119:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>238</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case SPCC::CPCC_A:   return SPCC::CPCC_N</span><span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L121' href='#L121'><span>121:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>241</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case SPCC::CPCC_N:   return SPCC::CPCC_A</span><span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L122' href='#L122'><span>122:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>241</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case SPCC::CPCC_3:   [[fallthrough]];</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L123' href='#L123'><span>123:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>241</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case SPCC::CPCC_2:   [[fallthrough]];</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L124' href='#L124'><span>124:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>241</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case SPCC::CPCC_23:  [[fallthrough]];</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L125' href='#L125'><span>125:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>241</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case SPCC::CPCC_1:   [[fallthrough]];</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L126' href='#L126'><span>126:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>241</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case SPCC::CPCC_13:  [[fallthrough]];</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L127' href='#L127'><span>127:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>241</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case SPCC::CPCC_12:  [[fallthrough]];</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L128' href='#L128'><span>128:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>241</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case SPCC::CPCC_123: [[fallthrough]];</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L129' href='#L129'><span>129:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>241</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case SPCC::CPCC_0:   [[fallthrough]];</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L130' href='#L130'><span>130:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>241</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case SPCC::CPCC_03:  [[fallthrough]];</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L131' href='#L131'><span>131:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>241</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case SPCC::CPCC_02:  [[fallthrough]];</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L132' href='#L132'><span>132:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>241</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case SPCC::CPCC_023: [[fallthrough]];</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L133' href='#L133'><span>133:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>241</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case SPCC::CPCC_01:  [[fallthrough]];</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L134' href='#L134'><span>134:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>241</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case SPCC::CPCC_013: [[fallthrough]];</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L135' href='#L135'><span>135:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>241</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case SPCC::CPCC_012:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L136' href='#L136'><span>136:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>241</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // &quot;Opposite&quot; code is not meaningful, as we don&apos;t know</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // what the CoProc condition means here. The cond-code will</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // only be used in inline assembler, so this code should</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // not be reached in a normal compilation pass.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;Meaningless inversion of co-processor cond code&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case SPCC::REG_BEGIN:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L143' href='#L143'><span>143:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>241</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;Use of reserved cond code&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre><span class='red'>  </span>case SPCC::REG_Z:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L145' href='#L145'><span>145:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>240</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      return SPCC::REG_NZ<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case SPCC::REG_LEZ:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L147' href='#L147'><span>147:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>241</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      return SPCC::REG_GZ</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case SPCC::REG_LZ:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L149' href='#L149'><span>149:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>241</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      return SPCC::REG_GEZ</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre><span class='red'>  </span>case SPCC::REG_NZ:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L151' href='#L151'><span>151:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>240</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      return SPCC::REG_Z<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case SPCC::REG_GZ:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L153' href='#L153'><span>153:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>241</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      return SPCC::REG_LEZ</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case SPCC::REG_GEZ:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L155' href='#L155'><span>155:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>241</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      return SPCC::REG_LZ</span>;</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='covered-line'><pre>241</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>llvm_unreachable</span><span class='red'>(&quot;Invalid cond code&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>14.5k</pre></td><td class='code'><pre>static bool isUncondBranchOpcode(int Opc) { return Opc == SP::BA; }</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='covered-line'><pre>13.6k</pre></td><td class='code'><pre>static bool isI32CondBranchOpcode(int Opc) {</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='covered-line'><pre>13.6k</pre></td><td class='code'><pre>  return Opc == SP::BCOND || <div class='tooltip'>Opc == SP::BPICC<span class='tooltip-content'>11.8k</span></div> || <div class='tooltip'>Opc == SP::BPICCA<span class='tooltip-content'>9.30k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L164' href='#L164'><span>164:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.78k</span>, <span class='None'>False</span>: <span class='covered-line'>11.8k</span>]
  Branch (<span class='line-number'><a name='L164' href='#L164'><span>164:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.58k</span>, <span class='None'>False</span>: <span class='covered-line'>9.30k</span>]
  Branch (<span class='line-number'><a name='L164' href='#L164'><span>164:50</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>9.30k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='covered-line'><pre>13.6k</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == SP::BPICCNT<span class='tooltip-content'>9.30k</span></div> || <div class='tooltip'>Opc == SP::BPICCANT<span class='tooltip-content'>9.30k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L165' href='#L165'><span>165:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>9.30k</span>]
  Branch (<span class='line-number'><a name='L165' href='#L165'><span>165:32</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>9.30k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L164'><span>164:10</span></a></span>) to (<span class='line-number'><a href='#L164'><span>165:51</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (164:10)
     Condition C2 --> (164:30)
     Condition C3 --> (164:50)
     Condition C4 --> (165:10)
     Condition C5 --> (165:32)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { F,  F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -,  -  = T      }
  3 { F,  T,  -,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  C3-Pair: not covered
  C4-Pair: not covered
  C5-Pair: not covered
  MC/DC Coverage for Expression: 40.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='covered-line'><pre>13.6k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>9.30k</pre></td><td class='code'><pre>static bool isI64CondBranchOpcode(int Opc) {</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>9.30k</pre></td><td class='code'><pre>  return Opc == SP::BPXCC || <div class='tooltip'>Opc == SP::BPXCCA<span class='tooltip-content'>9.15k</span></div> || <div class='tooltip'>Opc == SP::BPXCCNT<span class='tooltip-content'>9.15k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L169' href='#L169'><span>169:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>149</span>, <span class='None'>False</span>: <span class='covered-line'>9.15k</span>]
  Branch (<span class='line-number'><a name='L169' href='#L169'><span>169:30</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>9.15k</span>]
  Branch (<span class='line-number'><a name='L169' href='#L169'><span>169:51</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>9.15k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='covered-line'><pre>9.30k</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == SP::BPXCCANT<span class='tooltip-content'>9.15k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L170' href='#L170'><span>170:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>9.15k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L169'><span>169:10</span></a></span>) to (<span class='line-number'><a href='#L169'><span>170:29</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (169:10)
     Condition C2 --> (169:30)
     Condition C3 --> (169:51)
     Condition C4 --> (170:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 25.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='covered-line'><pre>9.30k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>14.1k</pre></td><td class='code'><pre>static bool isRegCondBranchOpcode(int Opc) {</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>14.1k</pre></td><td class='code'><pre>  return Opc == SP::BPR || <div class='tooltip'>Opc == SP::BPRA<span class='tooltip-content'>13.9k</span></div> || <div class='tooltip'>Opc == SP::BPRNT<span class='tooltip-content'>13.9k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L174' href='#L174'><span>174:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>188</span>, <span class='None'>False</span>: <span class='covered-line'>13.9k</span>]
  Branch (<span class='line-number'><a name='L174' href='#L174'><span>174:28</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>13.9k</span>]
  Branch (<span class='line-number'><a name='L174' href='#L174'><span>174:47</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>13.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='covered-line'><pre>14.1k</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == SP::BPRANT<span class='tooltip-content'>13.9k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L175' href='#L175'><span>175:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>13.9k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L174'><span>174:10</span></a></span>) to (<span class='line-number'><a href='#L174'><span>175:27</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (174:10)
     Condition C2 --> (174:28)
     Condition C3 --> (174:47)
     Condition C4 --> (175:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 25.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='covered-line'><pre>14.1k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='covered-line'><pre>9.06k</pre></td><td class='code'><pre>static bool isFCondBranchOpcode(int Opc) {</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='covered-line'><pre>9.06k</pre></td><td class='code'><pre>  return Opc == SP::FBCOND || <div class='tooltip'>Opc == SP::FBCONDA<span class='tooltip-content'>8.81k</span></div> || <div class='tooltip'>Opc == SP::FBCOND_V9<span class='tooltip-content'>8.81k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L179' href='#L179'><span>179:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>246</span>, <span class='None'>False</span>: <span class='covered-line'>8.81k</span>]
  Branch (<span class='line-number'><a name='L179' href='#L179'><span>179:31</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8.81k</span>]
  Branch (<span class='line-number'><a name='L179' href='#L179'><span>179:53</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>117</span>, <span class='None'>False</span>: <span class='covered-line'>8.69k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>9.06k</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == SP::FBCONDA_V9<span class='tooltip-content'>8.69k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L180' href='#L180'><span>180:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8.69k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L179'><span>179:10</span></a></span>) to (<span class='line-number'><a href='#L179'><span>180:31</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (179:10)
     Condition C2 --> (179:31)
     Condition C3 --> (179:53)
     Condition C4 --> (180:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -  = T      }
  3 { F,  F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: covered: (1,3)
  C4-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>9.06k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>13.6k</pre></td><td class='code'><pre>static bool isCondBranchOpcode(int Opc) {</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='covered-line'><pre>13.6k</pre></td><td class='code'><pre>  return isI32CondBranchOpcode(Opc) || <div class='tooltip'>isI64CondBranchOpcode(Opc)<span class='tooltip-content'>9.30k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L184' href='#L184'><span>184:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.36k</span>, <span class='None'>False</span>: <span class='covered-line'>9.30k</span>]
  Branch (<span class='line-number'><a name='L184' href='#L184'><span>184:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>149</span>, <span class='None'>False</span>: <span class='covered-line'>9.15k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='covered-line'><pre>13.6k</pre></td><td class='code'><pre>         <div class='tooltip'>isRegCondBranchOpcode(Opc)<span class='tooltip-content'>9.15k</span></div> || <div class='tooltip'>isFCondBranchOpcode(Opc)<span class='tooltip-content'>9.06k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L185' href='#L185'><span>185:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>94</span>, <span class='None'>False</span>: <span class='covered-line'>9.06k</span>]
  Branch (<span class='line-number'><a name='L185' href='#L185'><span>185:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>363</span>, <span class='None'>False</span>: <span class='covered-line'>8.69k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L184'><span>184:10</span></a></span>) to (<span class='line-number'><a href='#L184'><span>185:64</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (184:10)
     Condition C2 --> (184:40)
     Condition C3 --> (185:10)
     Condition C4 --> (185:40)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -  = T      }
  3 { F,  F,  F,  T  = T      }
  4 { F,  F,  T,  -  = T      }
  5 { F,  T,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,5)
  C3-Pair: covered: (1,4)
  C4-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='covered-line'><pre>13.6k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>static bool isIndirectBranchOpcode(int Opc) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  return </span><span class='red'>Opc == SP::BINDrr</span><span class='red'> || </span><span class='red'>Opc == SP::BINDri</span><span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L189' href='#L189'><span>189:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L189' href='#L189'><span>189:31</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L189'><span>189:10</span></a></span>) to (<span class='line-number'><a href='#L189'><span>189:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (189:10)
     Condition C2 --> (189:31)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void parseCondBranch(MachineInstr *LastInst, MachineBasicBlock *&amp;Target,</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='covered-line'><pre>4.64k</pre></td><td class='code'><pre>                            SmallVectorImpl&lt;MachineOperand&gt; &amp;Cond) {</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='covered-line'><pre>4.64k</pre></td><td class='code'><pre>  unsigned Opc = LastInst-&gt;getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='covered-line'><pre>4.64k</pre></td><td class='code'><pre>  int64_t CC = LastInst-&gt;getOperand(1).getImm();</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Push the branch opcode into Cond too so later in insertBranch</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // it can use the information to emit the correct SPARC branch opcode.</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>4.64k</pre></td><td class='code'><pre>  Cond.push_back(MachineOperand::CreateImm(Opc));</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>4.64k</pre></td><td class='code'><pre>  Cond.push_back(MachineOperand::CreateImm(CC));</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Branch on register contents need another argument to indicate</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the register it branches on.</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='covered-line'><pre>4.64k</pre></td><td class='code'><pre>  if (isRegCondBranchOpcode(Opc)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L204' href='#L204'><span>204:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>89</span>, <span class='None'>False</span>: <span class='covered-line'>4.55k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>      Register Reg = LastInst-&gt;getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>      Cond.push_back(MachineOperand::CreateReg(Reg, false));</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>4.64k</pre></td><td class='code'><pre>  Target = LastInst-&gt;getOperand(0).getMBB();</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='covered-line'><pre>4.64k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MachineBasicBlock *</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>450</pre></td><td class='code'><pre>SparcInstrInfo::getBranchDestBlock(const MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='covered-line'><pre>450</pre></td><td class='code'><pre>  switch (MI.getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L215' href='#L215'><span>215:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>450</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;unexpected opcode!&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre><span class='red'>  </span>case SP::BA:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L217' href='#L217'><span>217:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>82</span>, <span class='None'>False</span>: <span class='covered-line'>368</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>266</pre></td><td class='code'><pre>  case SP::BCOND:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L218' href='#L218'><span>218:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>184</span>, <span class='None'>False</span>: <span class='covered-line'>266</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>266</pre></td><td class='code'><pre>  case SP::BCONDA:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L219' href='#L219'><span>219:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>450</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='covered-line'><pre>304</pre></td><td class='code'><pre>  case SP::FBCOND:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L220' href='#L220'><span>220:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38</span>, <span class='None'>False</span>: <span class='covered-line'>412</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='covered-line'><pre>304</pre></td><td class='code'><pre>  case SP::FBCONDA:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L221' href='#L221'><span>221:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>450</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='covered-line'><pre>418</pre></td><td class='code'><pre>  case SP::BPICC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L222' href='#L222'><span>222:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>114</span>, <span class='None'>False</span>: <span class='covered-line'>336</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='covered-line'><pre>418</pre></td><td class='code'><pre>  case SP::BPICCA:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L223' href='#L223'><span>223:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>450</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='covered-line'><pre>418</pre></td><td class='code'><pre>  case SP::BPICCNT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L224' href='#L224'><span>224:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>450</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='covered-line'><pre>418</pre></td><td class='code'><pre>  case SP::BPICCANT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L225' href='#L225'><span>225:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>450</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='covered-line'><pre>430</pre></td><td class='code'><pre>  case SP::BPXCC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L226' href='#L226'><span>226:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>438</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='covered-line'><pre>430</pre></td><td class='code'><pre>  case SP::BPXCCA:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L227' href='#L227'><span>227:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>450</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='covered-line'><pre>430</pre></td><td class='code'><pre>  case SP::BPXCCNT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L228' href='#L228'><span>228:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>450</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='covered-line'><pre>430</pre></td><td class='code'><pre>  case SP::BPXCCANT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L229' href='#L229'><span>229:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>450</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='covered-line'><pre>430</pre></td><td class='code'><pre>  case SP::BPFCC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L230' href='#L230'><span>230:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>450</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='covered-line'><pre>430</pre></td><td class='code'><pre>  case SP::BPFCCA:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L231' href='#L231'><span>231:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>450</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='covered-line'><pre>430</pre></td><td class='code'><pre>  case SP::BPFCCNT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L232' href='#L232'><span>232:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>450</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='covered-line'><pre>430</pre></td><td class='code'><pre>  case SP::BPFCCANT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L233' href='#L233'><span>233:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>450</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='covered-line'><pre>442</pre></td><td class='code'><pre>  case SP::FBCOND_V9:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L234' href='#L234'><span>234:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>438</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='covered-line'><pre>442</pre></td><td class='code'><pre>  case SP::FBCONDA_V9:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L235' href='#L235'><span>235:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>450</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='covered-line'><pre>450</pre></td><td class='code'><pre>  case SP::BPR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L236' href='#L236'><span>236:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>442</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='covered-line'><pre>450</pre></td><td class='code'><pre>  case SP::BPRA:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L237' href='#L237'><span>237:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>450</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='covered-line'><pre>450</pre></td><td class='code'><pre>  case SP::BPRNT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L238' href='#L238'><span>238:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>450</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='covered-line'><pre>450</pre></td><td class='code'><pre>  case SP::BPRANT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L239' href='#L239'><span>239:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>450</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='covered-line'><pre>450</pre></td><td class='code'><pre>      return MI.getOperand(0).getMBB();</pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='covered-line'><pre>450</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='covered-line'><pre>450</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SparcInstrInfo::analyzeBranch(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   MachineBasicBlock *&amp;TBB,</pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   MachineBasicBlock *&amp;FBB,</pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   SmallVectorImpl&lt;MachineOperand&gt; &amp;Cond,</pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='covered-line'><pre>17.0k</pre></td><td class='code'><pre>                                   bool AllowModify) const {</pre></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='covered-line'><pre>17.0k</pre></td><td class='code'><pre>  MachineBasicBlock::iterator I = MBB.getLastNonDebugInstr();</pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='covered-line'><pre>17.0k</pre></td><td class='code'><pre>  if (I == MBB.end())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L250' href='#L250'><span>250:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>452</span>, <span class='None'>False</span>: <span class='covered-line'>16.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='covered-line'><pre>452</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='covered-line'><pre>16.6k</pre></td><td class='code'><pre>  if (!isUnpredicatedTerminator(*I))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L253' href='#L253'><span>253:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.21k</span>, <span class='None'>False</span>: <span class='covered-line'>13.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='covered-line'><pre>3.21k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Get the last instruction in the block.</pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='covered-line'><pre>13.3k</pre></td><td class='code'><pre>  MachineInstr *LastInst = &amp;*I;</pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='covered-line'><pre>13.3k</pre></td><td class='code'><pre>  unsigned LastOpc = LastInst-&gt;getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If there is only one terminator instruction, process it.</pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='covered-line'><pre>13.3k</pre></td><td class='code'><pre>  if (I == MBB.begin() || <div class='tooltip'>!isUnpredicatedTerminator(*--I)<span class='tooltip-content'>12.7k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L261' href='#L261'><span>261:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.8k</span>, <span class='None'>False</span>: <span class='covered-line'>1.58k</span>]
  Branch (<span class='line-number'><a name='L261' href='#L261'><span>261:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>615</span>, <span class='None'>False</span>: <span class='covered-line'>12.7k</span>]
  Branch (<span class='line-number'><a name='L261' href='#L261'><span>261:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.1k</span>, <span class='None'>False</span>: <span class='covered-line'>1.58k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L261'><span>261:7</span></a></span>) to (<span class='line-number'><a href='#L261'><span>261:58</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (261:7)
     Condition C2 --> (261:27)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='covered-line'><pre>11.8k</pre></td><td class='code'><pre>    if (isUncondBranchOpcode(LastOpc)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L262' href='#L262'><span>262:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>802</span>, <span class='None'>False</span>: <span class='covered-line'>11.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='covered-line'><pre>802</pre></td><td class='code'><pre>      TBB = LastInst-&gt;getOperand(0).getMBB();</pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='covered-line'><pre>802</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='covered-line'><pre>802</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='covered-line'><pre>11.0k</pre></td><td class='code'><pre>    if (isCondBranchOpcode(LastOpc)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L266' href='#L266'><span>266:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.05k</span>, <span class='None'>False</span>: <span class='covered-line'>7.95k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Block ends with fall-through condbranch.</pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='covered-line'><pre>3.05k</pre></td><td class='code'><pre>      parseCondBranch(LastInst, TBB, Cond);</pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='covered-line'><pre>3.05k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='covered-line'><pre>3.05k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='covered-line'><pre>7.95k</pre></td><td class='code'><pre>    return true; // Can&apos;t handle indirect branch.</pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='covered-line'><pre>11.0k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Get the instruction before it if it is a terminator.</pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='covered-line'><pre>1.58k</pre></td><td class='code'><pre>  MachineInstr *SecondLastInst = &amp;*I;</pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='covered-line'><pre>1.58k</pre></td><td class='code'><pre>  unsigned SecondLastOpc = SecondLastInst-&gt;getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If AllowModify is true and the block ends with two or more unconditional</pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // branches, delete all but the first unconditional branch.</pre></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='covered-line'><pre>1.58k</pre></td><td class='code'><pre>  if (AllowModify &amp;&amp; <div class='tooltip'>isUncondBranchOpcode(LastOpc)<span class='tooltip-content'>186</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L280' href='#L280'><span>280:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>186</span>, <span class='None'>False</span>: <span class='covered-line'>1.39k</span>]
  Branch (<span class='line-number'><a name='L280' href='#L280'><span>280:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>186</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L280'><span>280:7</span></a></span>) to (<span class='line-number'><a href='#L280'><span>280:51</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (280:7)
     Condition C2 --> (280:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>    while (isUncondBranchOpcode(SecondLastOpc)) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L281' href='#L281'><span>281:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>186</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      LastInst-&gt;eraseFromParent();</span></pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      LastInst = SecondLastInst;</span></pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      LastOpc = LastInst-&gt;getOpcode();</span></pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>I == MBB.begin()</span><span class='red'> || </span><span class='red'>!isUnpredicatedTerminator(*--I)</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L285' href='#L285'><span>285:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L285' href='#L285'><span>285:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L285' href='#L285'><span>285:31</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L285'><span>285:11</span></a></span>) to (<span class='line-number'><a href='#L285'><span>285:62</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (285:11)
     Condition C2 --> (285:31)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Return now the only terminator is an unconditional branch.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        TBB = LastInst-&gt;getOperand(0).getMBB();</span></pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        return false;</span></pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      } else </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        SecondLastInst = &amp;*I;</span></pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        SecondLastOpc = SecondLastInst-&gt;getOpcode();</span></pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If there are three terminators, we don&apos;t know what sort of block this is.</pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='covered-line'><pre>1.58k</pre></td><td class='code'><pre>  if (SecondLastInst &amp;&amp; I != MBB.begin() &amp;&amp; <div class='tooltip'>isUnpredicatedTerminator(*--I)<span class='tooltip-content'>1.56k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L297' href='#L297'><span>297:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.58k</span>]
  Branch (<span class='line-number'><a name='L297' href='#L297'><span>297:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.58k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L297' href='#L297'><span>297:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.56k</span>, <span class='None'>False</span>: <span class='covered-line'>23</span>]
  Branch (<span class='line-number'><a name='L297' href='#L297'><span>297:45</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.56k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L297'><span>297:7</span></a></span>) to (<span class='line-number'><a href='#L297'><span>297:75</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (297:7)
     Condition C2 --> (297:25)
     Condition C3 --> (297:45)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { T,  F,  -  = F      }
  2 { T,  T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return true</span>;</pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the block ends with a B and a Bcc, handle it.</pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='covered-line'><pre>1.58k</pre></td><td class='code'><pre>  if (isCondBranchOpcode(SecondLastOpc) &amp;&amp; isUncondBranchOpcode(LastOpc)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L301' href='#L301'><span>301:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.58k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L301' href='#L301'><span>301:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.58k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L301'><span>301:7</span></a></span>) to (<span class='line-number'><a href='#L301'><span>301:73</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (301:7)
     Condition C2 --> (301:44)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='covered-line'><pre>1.58k</pre></td><td class='code'><pre>    parseCondBranch(SecondLastInst, TBB, Cond);</pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='covered-line'><pre>1.58k</pre></td><td class='code'><pre>    FBB = LastInst-&gt;getOperand(0).getMBB();</pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='covered-line'><pre>1.58k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='covered-line'><pre>1.58k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the block ends with two unconditional branches, handle it.  The second</pre></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // one is not executed.</pre></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>if (</span><span class='red'>isUncondBranchOpcode(SecondLastOpc)</span><span class='red'> &amp;&amp; </span><span class='red'>isUncondBranchOpcode(LastOpc)</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L309' href='#L309'><span>309:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L309' href='#L309'><span>309:46</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L309'><span>309:7</span></a></span>) to (<span class='line-number'><a href='#L309'><span>309:75</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (309:7)
     Condition C2 --> (309:46)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    TBB = SecondLastInst-&gt;getOperand(0).getMBB();</span></pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return false;</span></pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // ...likewise if it ends with an indirect branch followed by an unconditional</pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // branch.</pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>if (</span><span class='red'>isIndirectBranchOpcode(SecondLastOpc)</span><span class='red'> &amp;&amp; </span><span class='red'>isUncondBranchOpcode(LastOpc)</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L316' href='#L316'><span>316:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L316' href='#L316'><span>316:48</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L316'><span>316:7</span></a></span>) to (<span class='line-number'><a href='#L316'><span>316:77</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (316:7)
     Condition C2 --> (316:48)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    I = LastInst;</span></pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>AllowModify</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L318' href='#L318'><span>318:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>I-&gt;eraseFromParent()</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return true;</span></pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Otherwise, can&apos;t handle this.</pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return true</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned SparcInstrInfo::insertBranch(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                      MachineBasicBlock *TBB,</pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                      MachineBasicBlock *FBB,</pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                      ArrayRef&lt;MachineOperand&gt; Cond,</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                      const DebugLoc &amp;DL,</pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='covered-line'><pre>465</pre></td><td class='code'><pre>                                      int *BytesAdded) const {</pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='covered-line'><pre>465</pre></td><td class='code'><pre>  assert(TBB &amp;&amp; &quot;insertBranch must not be told to insert a fallthrough&quot;);</pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='covered-line'><pre>465</pre></td><td class='code'><pre>  assert((Cond.size() &lt;= 3) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='covered-line'><pre>465</pre></td><td class='code'><pre>         &quot;Sparc branch conditions should have at most three components!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='covered-line'><pre>465</pre></td><td class='code'><pre>  if (Cond.empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L337' href='#L337'><span>337:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>135</span>, <span class='None'>False</span>: <span class='covered-line'>330</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>    assert(!FBB &amp;&amp; &quot;Unconditional branch with multiple successors!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>    BuildMI(&amp;MBB, DL, get(SP::BA)).addMBB(TBB);</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>    if (BytesAdded)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L340' href='#L340'><span>340:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>135</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>*BytesAdded = 8</span>;</pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>    return 1;</pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Conditional branch</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='covered-line'><pre>330</pre></td><td class='code'><pre>  unsigned Opc = Cond[0].getImm();</pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='covered-line'><pre>330</pre></td><td class='code'><pre>  unsigned CC = Cond[1].getImm();</pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='covered-line'><pre>330</pre></td><td class='code'><pre>  if (isRegCondBranchOpcode(Opc)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L348' href='#L348'><span>348:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>325</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    Register Reg = Cond[2].getReg();</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    BuildMI(&amp;MBB, DL, get(Opc)).addMBB(TBB).addImm(CC).addReg(Reg);</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='covered-line'><pre>325</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='covered-line'><pre>325</pre></td><td class='code'><pre>    BuildMI(&amp;MBB, DL, get(Opc)).addMBB(TBB).addImm(CC);</pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='covered-line'><pre>325</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='covered-line'><pre>330</pre></td><td class='code'><pre>  if (!FBB) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L355' href='#L355'><span>355:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>319</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='covered-line'><pre>319</pre></td><td class='code'><pre>    if (BytesAdded)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L356' href='#L356'><span>356:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>319</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>*BytesAdded = 8</span>;</pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='covered-line'><pre>319</pre></td><td class='code'><pre>    return 1;</pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='covered-line'><pre>319</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  BuildMI(&amp;MBB, DL, get(SP::BA)).addMBB(FBB);</pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  if (BytesAdded)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L362' href='#L362'><span>362:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    *BytesAdded = 16;</pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  return 2;</pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='covered-line'><pre>330</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned SparcInstrInfo::removeBranch(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='covered-line'><pre>496</pre></td><td class='code'><pre>                                      int *BytesRemoved) const {</pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='covered-line'><pre>496</pre></td><td class='code'><pre>  MachineBasicBlock::iterator I = MBB.end();</pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='covered-line'><pre>496</pre></td><td class='code'><pre>  unsigned Count = 0;</pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='covered-line'><pre>496</pre></td><td class='code'><pre>  int Removed = 0;</pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='covered-line'><pre>1.08k</pre></td><td class='code'><pre>  while (I != MBB.begin()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L372' href='#L372'><span>372:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.07k</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='covered-line'><pre>1.07k</pre></td><td class='code'><pre>    --I;</pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='covered-line'><pre>1.07k</pre></td><td class='code'><pre>    if (I-&gt;isDebugInstr())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L375' href='#L375'><span>375:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.07k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>continue</span>;</pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='covered-line'><pre>1.07k</pre></td><td class='code'><pre>    if (!isCondBranchOpcode(I-&gt;getOpcode()) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L378' href='#L378'><span>378:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>746</span>, <span class='None'>False</span>: <span class='covered-line'>331</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='covered-line'><pre>1.07k</pre></td><td class='code'><pre>        <div class='tooltip'>!isUncondBranchOpcode(I-&gt;getOpcode())<span class='tooltip-content'>746</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L379' href='#L379'><span>379:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>493</span>, <span class='None'>False</span>: <span class='covered-line'>253</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L378'><span>378:9</span></a></span>) to (<span class='line-number'><a href='#L378'><span>379:46</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (378:9)
     Condition C2 --> (379:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='covered-line'><pre>493</pre></td><td class='code'><pre>      break; // Not a branch</pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='covered-line'><pre>584</pre></td><td class='code'><pre>    Removed += getInstSizeInBytes(*I);</pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='covered-line'><pre>584</pre></td><td class='code'><pre>    I-&gt;eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='covered-line'><pre>584</pre></td><td class='code'><pre>    I = MBB.end();</pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='covered-line'><pre>584</pre></td><td class='code'><pre>    ++Count;</pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='covered-line'><pre>584</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='covered-line'><pre>496</pre></td><td class='code'><pre>  if (BytesRemoved)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L388' href='#L388'><span>388:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>493</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    *BytesRemoved = Removed;</pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='covered-line'><pre>496</pre></td><td class='code'><pre>  return Count;</pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='covered-line'><pre>496</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SparcInstrInfo::reverseBranchCondition(</pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='covered-line'><pre>241</pre></td><td class='code'><pre>    SmallVectorImpl&lt;MachineOperand&gt; &amp;Cond) const {</pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='covered-line'><pre>241</pre></td><td class='code'><pre>  assert(Cond.size() &lt;= 3);</pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='covered-line'><pre>241</pre></td><td class='code'><pre>  SPCC::CondCodes CC = static_cast&lt;SPCC::CondCodes&gt;(Cond[1].getImm());</pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='covered-line'><pre>241</pre></td><td class='code'><pre>  Cond[1].setImm(GetOppositeBranchCondition(CC));</pre></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='covered-line'><pre>241</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='covered-line'><pre>241</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SparcInstrInfo::isBranchOffsetInRange(unsigned BranchOpc,</pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='covered-line'><pre>450</pre></td><td class='code'><pre>                                           int64_t Offset) const {</pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='covered-line'><pre>450</pre></td><td class='code'><pre>  assert((Offset &amp; 0b11) == 0 &amp;&amp; &quot;Malformed branch offset&quot;);</pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='covered-line'><pre>450</pre></td><td class='code'><pre>  switch (BranchOpc) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L404' href='#L404'><span>404:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>450</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  case SP::BA:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L405' href='#L405'><span>405:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>82</span>, <span class='None'>False</span>: <span class='covered-line'>368</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='covered-line'><pre>266</pre></td><td class='code'><pre>  case SP::BCOND:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L406' href='#L406'><span>406:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>184</span>, <span class='None'>False</span>: <span class='covered-line'>266</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='covered-line'><pre>266</pre></td><td class='code'><pre>  case SP::BCONDA:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L407' href='#L407'><span>407:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>450</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='covered-line'><pre>304</pre></td><td class='code'><pre>  case SP::FBCOND:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L408' href='#L408'><span>408:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38</span>, <span class='None'>False</span>: <span class='covered-line'>412</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='covered-line'><pre>304</pre></td><td class='code'><pre>  case SP::FBCONDA:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L409' href='#L409'><span>409:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>450</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='covered-line'><pre>304</pre></td><td class='code'><pre>    return isIntN(22, Offset &gt;&gt; 2);</pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='covered-line'><pre>114</pre></td><td class='code'><pre>  case SP::BPICC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L412' href='#L412'><span>412:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>114</span>, <span class='None'>False</span>: <span class='covered-line'>336</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='covered-line'><pre>114</pre></td><td class='code'><pre>  case SP::BPICCA:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L413' href='#L413'><span>413:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>450</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='covered-line'><pre>114</pre></td><td class='code'><pre>  case SP::BPICCNT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L414' href='#L414'><span>414:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>450</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='covered-line'><pre>114</pre></td><td class='code'><pre>  case SP::BPICCANT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L415' href='#L415'><span>415:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>450</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='covered-line'><pre>126</pre></td><td class='code'><pre>  case SP::BPXCC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L416' href='#L416'><span>416:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>438</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='covered-line'><pre>126</pre></td><td class='code'><pre>  case SP::BPXCCA:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L417' href='#L417'><span>417:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>450</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='covered-line'><pre>126</pre></td><td class='code'><pre>  case SP::BPXCCNT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L418' href='#L418'><span>418:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>450</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='covered-line'><pre>126</pre></td><td class='code'><pre>  case SP::BPXCCANT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L419' href='#L419'><span>419:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>450</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='covered-line'><pre>126</pre></td><td class='code'><pre>  case SP::BPFCC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L420' href='#L420'><span>420:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>450</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='covered-line'><pre>126</pre></td><td class='code'><pre>  case SP::BPFCCA:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L421' href='#L421'><span>421:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>450</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='covered-line'><pre>126</pre></td><td class='code'><pre>  case SP::BPFCCNT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L422' href='#L422'><span>422:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>450</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='covered-line'><pre>126</pre></td><td class='code'><pre>  case SP::BPFCCANT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L423' href='#L423'><span>423:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>450</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='covered-line'><pre>138</pre></td><td class='code'><pre>  case SP::FBCOND_V9:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L424' href='#L424'><span>424:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>438</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='covered-line'><pre>138</pre></td><td class='code'><pre>  case SP::FBCONDA_V9:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L425' href='#L425'><span>425:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>450</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='covered-line'><pre>138</pre></td><td class='code'><pre>    return isIntN(BPccDisplacementBits, Offset &gt;&gt; 2);</pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  case SP::BPR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L428' href='#L428'><span>428:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>442</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  case SP::BPRA:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L429' href='#L429'><span>429:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>450</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  case SP::BPRNT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L430' href='#L430'><span>430:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>450</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  case SP::BPRANT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L431' href='#L431'><span>431:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>450</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    return isIntN(BPrDisplacementBits, Offset &gt;&gt; 2);</pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='covered-line'><pre>450</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>llvm_unreachable</span><span class='red'>(&quot;Unknown branch instruction!&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void SparcInstrInfo::copyPhysReg(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                 MachineBasicBlock::iterator I,</pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                 const DebugLoc &amp;DL, MCRegister DestReg,</pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='covered-line'><pre>1.12k</pre></td><td class='code'><pre>                                 MCRegister SrcReg, bool KillSrc) const {</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='covered-line'><pre>1.12k</pre></td><td class='code'><pre>  unsigned numSubRegs = 0;</pre></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='covered-line'><pre>1.12k</pre></td><td class='code'><pre>  unsigned movOpc     = 0;</pre></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='covered-line'><pre>1.12k</pre></td><td class='code'><pre>  const unsigned *subRegIdx = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='covered-line'><pre>1.12k</pre></td><td class='code'><pre>  bool ExtraG0 = false;</pre></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='covered-line'><pre>1.12k</pre></td><td class='code'><pre>  const unsigned DW_SubRegsIdx[]  = { SP::sub_even, SP::sub_odd };</pre></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='covered-line'><pre>1.12k</pre></td><td class='code'><pre>  const unsigned DFP_FP_SubRegsIdx[]  = { SP::sub_even, SP::sub_odd };</pre></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='covered-line'><pre>1.12k</pre></td><td class='code'><pre>  const unsigned QFP_DFP_SubRegsIdx[] = { SP::sub_even64, SP::sub_odd64 };</pre></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='covered-line'><pre>1.12k</pre></td><td class='code'><pre>  const unsigned QFP_FP_SubRegsIdx[]  = { SP::sub_even, SP::sub_odd,</pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='covered-line'><pre>1.12k</pre></td><td class='code'><pre>                                          SP::sub_odd64_then_sub_even,</pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='covered-line'><pre>1.12k</pre></td><td class='code'><pre>                                          SP::sub_odd64_then_sub_odd };</pre></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='covered-line'><pre>1.12k</pre></td><td class='code'><pre>  if (SP::IntRegsRegClass.contains(DestReg, SrcReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L454' href='#L454'><span>454:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.00k</span>, <span class='None'>False</span>: <span class='covered-line'>127</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='covered-line'><pre>1.00k</pre></td><td class='code'><pre>    BuildMI(MBB, I, DL, get(SP::ORrr), DestReg).addReg(SP::G0)</pre></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='covered-line'><pre>1.00k</pre></td><td class='code'><pre>      .addReg(SrcReg, getKillRegState(KillSrc));</pre></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>  else if (SP::IntPairRegClass.contains(DestReg, SrcReg)) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L457' href='#L457'><span>457:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>127</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    subRegIdx  = DW_SubRegsIdx;</span></pre></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    numSubRegs = 2;</span></pre></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    movOpc     = SP::ORrr;</span></pre></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    ExtraG0 = true;</span></pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre><span class='red'>  }</span> else if (SP::FPRegsRegClass.contains(DestReg, SrcReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L462' href='#L462'><span>462:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>95</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>    BuildMI(MBB, I, DL, get(SP::FMOVS), DestReg)</pre></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>      .addReg(SrcReg, getKillRegState(KillSrc));</pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='covered-line'><pre>95</pre></td><td class='code'><pre>  else if (SP::DFPRegsRegClass.contains(DestReg, SrcReg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L465' href='#L465'><span>465:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23</span>, <span class='None'>False</span>: <span class='covered-line'>72</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>    if (Subtarget.isV9()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L466' href='#L466'><span>466:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>      BuildMI(MBB, I, DL, get(SP::FMOVD), DestReg)</pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>        .addReg(SrcReg, getKillRegState(KillSrc));</pre></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Use two FMOVS instructions.</pre></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      subRegIdx  = DFP_FP_SubRegsIdx;</pre></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      numSubRegs = 2;</pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      movOpc     = SP::FMOVS;</pre></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>  } else if (SP::QFPRegsRegClass.contains(DestReg, SrcReg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L475' href='#L475'><span>475:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>69</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    if (Subtarget.isV9()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L476' href='#L476'><span>476:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      if (Subtarget.hasHardQuad()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L477' href='#L477'><span>477:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        BuildMI(MBB, I, DL, get(SP::FMOVQ), DestReg)</pre></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>          .addReg(SrcReg, getKillRegState(KillSrc));</pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Use two FMOVD instructions.</pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        subRegIdx  = QFP_DFP_SubRegsIdx;</pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        numSubRegs = 2;</pre></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        movOpc     = SP::FMOVD;</pre></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    } else <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Use four FMOVS instructions.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      subRegIdx  = QFP_FP_SubRegsIdx;</span></pre></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      numSubRegs = 4;</span></pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      movOpc     = SP::FMOVS;</span></pre></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>  } else if (SP::ASRRegsRegClass.contains(DestReg) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L492' href='#L492'><span>492:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>63</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>             <div class='tooltip'>SP::IntRegsRegClass.contains(SrcReg)<span class='tooltip-content'>6</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L493' href='#L493'><span>493:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L492'><span>492:14</span></a></span>) to (<span class='line-number'><a href='#L492'><span>493:50</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (492:14)
     Condition C2 --> (493:14)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    BuildMI(MBB, I, DL, get(SP::WRASRrr), DestReg)</pre></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>        .addReg(SP::G0)</pre></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>        .addReg(SrcReg, getKillRegState(KillSrc));</pre></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>  } else if (SP::IntRegsRegClass.contains(DestReg) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L497' href='#L497'><span>497:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>63</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>             SP::ASRRegsRegClass.contains(SrcReg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L498' href='#L498'><span>498:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>63</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L497'><span>497:14</span></a></span>) to (<span class='line-number'><a href='#L497'><span>498:50</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (497:14)
     Condition C2 --> (498:14)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>    BuildMI(MBB, I, DL, get(SP::RDASR), DestReg)</pre></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>        .addReg(SrcReg, getKillRegState(KillSrc));</pre></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>  } else</pre></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>llvm_unreachable</span>(&quot;Impossible reg-to-reg copy&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='covered-line'><pre>1.12k</pre></td><td class='code'><pre>  if (numSubRegs == 0 || <div class='tooltip'>subRegIdx == nullptr<span class='tooltip-content'>12</span></div> || <div class='tooltip'>movOpc == 0<span class='tooltip-content'>12</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L504' href='#L504'><span>504:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.11k</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
  Branch (<span class='line-number'><a name='L504' href='#L504'><span>504:26</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
  Branch (<span class='line-number'><a name='L504' href='#L504'><span>504:50</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L504'><span>504:7</span></a></span>) to (<span class='line-number'><a href='#L504'><span>504:61</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (504:7)
     Condition C2 --> (504:26)
     Condition C3 --> (504:50)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='covered-line'><pre>1.11k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  const TargetRegisterInfo *TRI = &amp;getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  MachineInstr *MovMI = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  for (unsigned i = 0; i != numSubRegs; <div class='tooltip'>++i<span class='tooltip-content'>24</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L510' href='#L510'><span>510:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    Register Dst = TRI-&gt;getSubReg(DestReg, subRegIdx[i]);</pre></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    Register Src = TRI-&gt;getSubReg(SrcReg, subRegIdx[i]);</pre></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    assert(Dst &amp;&amp; Src &amp;&amp; &quot;Bad sub-register&quot;);</pre></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    MachineInstrBuilder MIB = BuildMI(MBB, I, DL, get(movOpc), Dst);</pre></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    if (ExtraG0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L516' href='#L516'><span>516:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>MIB.addReg(SP::G0)</span>;</pre></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    MIB.addReg(Src);</pre></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    MovMI = MIB.getInstr();</pre></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Add implicit super-register defs and kills to the last MovMI.</pre></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  MovMI-&gt;addRegisterDefined(DestReg, TRI);</pre></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  if (KillSrc)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L523' href='#L523'><span>523:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    MovMI-&gt;addRegisterKilled(SrcReg, TRI);</pre></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void SparcInstrInfo::storeRegToStackSlot(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         MachineBasicBlock::iterator I,</pre></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         Register SrcReg, bool isKill, int FI,</pre></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         const TargetRegisterClass *RC,</pre></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         const TargetRegisterInfo *TRI,</pre></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>                                         Register VReg) const {</pre></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>  DebugLoc DL;</pre></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>  if (I != MBB.end()) <div class='tooltip'>DL = I-&gt;getDebugLoc()<span class='tooltip-content'>1.20k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L534' href='#L534'><span>534:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.20k</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>  MachineFunction *MF = MBB.getParent();</pre></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>  const MachineFrameInfo &amp;MFI = MF-&gt;getFrameInfo();</pre></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>  MachineMemOperand *MMO = MF-&gt;getMachineMemOperand(</pre></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>      MachinePointerInfo::getFixedStack(*MF, FI), MachineMemOperand::MOStore,</pre></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>      MFI.getObjectSize(FI), MFI.getObjectAlign(FI));</pre></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // On the order of operands here: think &quot;[FrameIdx + 0] = SrcReg&quot;.</pre></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>  if (RC == &amp;SP::I64RegsRegClass)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L543' href='#L543'><span>543:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>1.21k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    BuildMI(MBB, I, DL, get(SP::STXri)).addFrameIndex(FI).addImm(0)</pre></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      .addReg(SrcReg, getKillRegState(isKill)).addMemOperand(MMO);</pre></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  else if (RC == &amp;SP::IntRegsRegClass)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L546' href='#L546'><span>546:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>164</span>, <span class='None'>False</span>: <span class='covered-line'>1.04k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>    BuildMI(MBB, I, DL, get(SP::STri)).addFrameIndex(FI).addImm(0)</pre></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>      .addReg(SrcReg, getKillRegState(isKill)).addMemOperand(MMO);</pre></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='covered-line'><pre>1.04k</pre></td><td class='code'><pre>  else if (RC == &amp;SP::IntPairRegClass)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L549' href='#L549'><span>549:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>1.03k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    BuildMI(MBB, I, DL, get(SP::STDri)).addFrameIndex(FI).addImm(0)</pre></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      .addReg(SrcReg, getKillRegState(isKill)).addMemOperand(MMO);</pre></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>  else if (RC == &amp;SP::FPRegsRegClass)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L552' href='#L552'><span>552:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>1.02k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    BuildMI(MBB, I, DL, get(SP::STFri)).addFrameIndex(FI).addImm(0)</pre></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>      .addReg(SrcReg,  getKillRegState(isKill)).addMemOperand(MMO);</pre></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='covered-line'><pre>1.02k</pre></td><td class='code'><pre>  else if (SP::DFPRegsRegClass.hasSubClassEq(RC))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L555' href='#L555'><span>555:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>1.01k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    BuildMI(MBB, I, DL, get(SP::STDFri)).addFrameIndex(FI).addImm(0)</pre></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      .addReg(SrcReg,  getKillRegState(isKill)).addMemOperand(MMO);</pre></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>  else if (SP::QFPRegsRegClass.hasSubClassEq(RC))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L558' href='#L558'><span>558:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.01k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Use STQFri irrespective of its legality. If STQ is not legal, it will be</pre></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // lowered into two STDs in eliminateFrameIndex.</pre></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>    BuildMI(MBB, I, DL, get(SP::STQFri)).addFrameIndex(FI).addImm(0)</pre></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>      .addReg(SrcReg,  getKillRegState(isKill)).addMemOperand(MMO);</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>llvm_unreachable</span>(&quot;Can&apos;t store this register to stack slot&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void SparcInstrInfo::loadRegFromStackSlot(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                          MachineBasicBlock::iterator I,</pre></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                          Register DestReg, int FI,</pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                          const TargetRegisterClass *RC,</pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                          const TargetRegisterInfo *TRI,</pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>                                          Register VReg) const {</pre></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  DebugLoc DL;</pre></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  if (I != MBB.end()) DL = I-&gt;getDebugLoc();</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L574' href='#L574'><span>574:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.21k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  MachineFunction *MF = MBB.getParent();</pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  const MachineFrameInfo &amp;MFI = MF-&gt;getFrameInfo();</pre></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  MachineMemOperand *MMO = MF-&gt;getMachineMemOperand(</pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>      MachinePointerInfo::getFixedStack(*MF, FI), MachineMemOperand::MOLoad,</pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>      MFI.getObjectSize(FI), MFI.getObjectAlign(FI));</pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  if (RC == &amp;SP::I64RegsRegClass)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L582' href='#L582'><span>582:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>1.18k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    BuildMI(MBB, I, DL, get(SP::LDXri), DestReg).addFrameIndex(FI).addImm(0)</pre></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      .addMemOperand(MMO);</pre></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='covered-line'><pre>1.18k</pre></td><td class='code'><pre>  else if (RC == &amp;SP::IntRegsRegClass)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L585' href='#L585'><span>585:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>138</span>, <span class='None'>False</span>: <span class='covered-line'>1.04k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='covered-line'><pre>138</pre></td><td class='code'><pre>    BuildMI(MBB, I, DL, get(SP::LDri), DestReg).addFrameIndex(FI).addImm(0)</pre></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='covered-line'><pre>138</pre></td><td class='code'><pre>      .addMemOperand(MMO);</pre></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='covered-line'><pre>1.04k</pre></td><td class='code'><pre>  else if (RC == &amp;SP::IntPairRegClass)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L588' href='#L588'><span>588:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>1.03k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    BuildMI(MBB, I, DL, get(SP::LDDri), DestReg).addFrameIndex(FI).addImm(0)</pre></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      .addMemOperand(MMO);</pre></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>  else if (RC == &amp;SP::FPRegsRegClass)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L591' href='#L591'><span>591:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>1.02k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    BuildMI(MBB, I, DL, get(SP::LDFri), DestReg).addFrameIndex(FI).addImm(0)</pre></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>      .addMemOperand(MMO);</pre></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='covered-line'><pre>1.02k</pre></td><td class='code'><pre>  else if (SP::DFPRegsRegClass.hasSubClassEq(RC))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L594' href='#L594'><span>594:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>1.01k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    BuildMI(MBB, I, DL, get(SP::LDDFri), DestReg).addFrameIndex(FI).addImm(0)</pre></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      .addMemOperand(MMO);</pre></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>  else if (SP::QFPRegsRegClass.hasSubClassEq(RC))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L597' href='#L597'><span>597:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.01k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Use LDQFri irrespective of its legality. If LDQ is not legal, it will be</pre></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // lowered into two LDDs in eliminateFrameIndex.</pre></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>    BuildMI(MBB, I, DL, get(SP::LDQFri), DestReg).addFrameIndex(FI).addImm(0)</pre></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>      .addMemOperand(MMO);</pre></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>llvm_unreachable</span>(&quot;Can&apos;t load this register from stack slot&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>Register SparcInstrInfo::getGlobalBaseReg(MachineFunction *MF) const {</pre></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  SparcMachineFunctionInfo *SparcFI = MF-&gt;getInfo&lt;SparcMachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  Register GlobalBaseReg = SparcFI-&gt;getGlobalBaseReg();</pre></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  if (GlobalBaseReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L609' href='#L609'><span>609:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>36</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    return GlobalBaseReg;</pre></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Insert the set of GlobalBaseReg into the first MBB of the function</pre></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  MachineBasicBlock &amp;FirstMBB = MF-&gt;front();</pre></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  MachineBasicBlock::iterator MBBI = FirstMBB.begin();</pre></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;RegInfo = MF-&gt;getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  const TargetRegisterClass *PtrRC =</pre></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>    Subtarget.is64Bit() ? <div class='tooltip'>&amp;SP::I64RegsRegClass<span class='tooltip-content'>18</span></div> : <div class='tooltip'>&amp;SP::IntRegsRegClass<span class='tooltip-content'>18</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L618' href='#L618'><span>618:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  GlobalBaseReg = RegInfo.createVirtualRegister(PtrRC);</pre></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  DebugLoc dl;</pre></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  BuildMI(FirstMBB, MBBI, dl, get(SP::GETPCX), GlobalBaseReg);</pre></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  SparcFI-&gt;setGlobalBaseReg(GlobalBaseReg);</pre></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  return GlobalBaseReg;</pre></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='covered-line'><pre>47.6k</pre></td><td class='code'><pre>unsigned SparcInstrInfo::getInstSizeInBytes(const MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='covered-line'><pre>47.6k</pre></td><td class='code'><pre>  unsigned Opcode = MI.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='covered-line'><pre>47.6k</pre></td><td class='code'><pre>  if (MI.isInlineAsm()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L631' href='#L631'><span>631:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>256</span>, <span class='None'>False</span>: <span class='covered-line'>47.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='covered-line'><pre>256</pre></td><td class='code'><pre>    const MachineFunction *MF = MI.getParent()-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='covered-line'><pre>256</pre></td><td class='code'><pre>    const char *AsmStr = MI.getOperand(0).getSymbolName();</pre></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='covered-line'><pre>256</pre></td><td class='code'><pre>    return getInlineAsmLength(AsmStr, *MF-&gt;getTarget().getMCAsmInfo());</pre></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='covered-line'><pre>256</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the instruction has a delay slot, be conservative and also include</pre></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // it for sizing purposes. This is done so that the BranchRelaxation pass</pre></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // will not mistakenly mark out-of-range branches as in-range.</pre></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='covered-line'><pre>47.3k</pre></td><td class='code'><pre>  if (MI.hasDelaySlot())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L640' href='#L640'><span>640:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.94k</span>, <span class='None'>False</span>: <span class='covered-line'>43.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='covered-line'><pre>3.94k</pre></td><td class='code'><pre>    return get(Opcode).getSize() * 2;</pre></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='covered-line'><pre>43.4k</pre></td><td class='code'><pre>  return get(Opcode).getSize();</pre></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='covered-line'><pre>47.3k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='covered-line'><pre>3.42k</pre></td><td class='code'><pre>bool SparcInstrInfo::expandPostRAPseudo(MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='covered-line'><pre>3.42k</pre></td><td class='code'><pre>  switch (MI.getOpcode()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L646' href='#L646'><span>646:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.42k</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  case TargetOpcode::LOAD_STACK_GUARD: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L647' href='#L647'><span>647:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>3.42k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L648' href='#L648'><pre>648</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    assert(Subtarget.isTargetLinux() &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L649' href='#L649'><pre>649</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>           &quot;Only Linux target is expected to contain LOAD_STACK_GUARD&quot;);</pre></td></tr><tr><td class='line-number'><a name='L650' href='#L650'><pre>650</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // offsetof(tcbhead_t, stack_guard) from sysdeps/sparc/nptl/tls.h in glibc.</pre></td></tr><tr><td class='line-number'><a name='L651' href='#L651'><pre>651</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    const int64_t Offset = Subtarget.is64Bit() ? <div class='tooltip'>0x28<span class='tooltip-content'>2</span></div> : <div class='tooltip'>0x14<span class='tooltip-content'>2</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L651' href='#L651'><span>651:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L652' href='#L652'><pre>652</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    MI.setDesc(get(Subtarget.is64Bit() ? <div class='tooltip'>SP::LDXri<span class='tooltip-content'>2</span></div> : <div class='tooltip'>SP::LDri<span class='tooltip-content'>2</span></div>));</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L652' href='#L652'><span>652:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L653' href='#L653'><pre>653</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    MachineInstrBuilder(*MI.getParent()-&gt;getParent(), MI)</pre></td></tr><tr><td class='line-number'><a name='L654' href='#L654'><pre>654</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        .addReg(SP::G7)</pre></td></tr><tr><td class='line-number'><a name='L655' href='#L655'><pre>655</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        .addImm(Offset);</pre></td></tr><tr><td class='line-number'><a name='L656' href='#L656'><pre>656</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L657' href='#L657'><pre>657</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L658' href='#L658'><pre>658</pre></a></td><td class='covered-line'><pre>3.42k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L659' href='#L659'><pre>659</pre></a></td><td class='covered-line'><pre>3.42k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L660' href='#L660'><pre>660</pre></a></td><td class='covered-line'><pre>3.42k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>