verilog xil_defaultlib --include "../../../../project_4.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_4.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../project_4.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../../project_4.srcs/sources_1/bd/design_1/ipshared/96df/hdl/verilog/fir_AXILiteS_s_axi.v" \
"../../../../project_4.srcs/sources_1/bd/design_1/ipshared/96df/hdl/verilog/fir_shift_reg.v" \
"../../../../project_4.srcs/sources_1/bd/design_1/ipshared/96df/hdl/verilog/fir.v" \
"../../../bd/design_1/ip/design_1_fir_0_0/sim/design_1_fir_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
