// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
// Date        : Sat Nov  9 23:11:27 2024
// Host        : fengwuyu running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_7_0/finn_design_MVAU_hls_7_0_sim_netlist.v
// Design      : finn_design_MVAU_hls_7_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "finn_design_MVAU_hls_7_0,MVAU_hls_7,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "MVAU_hls_7,Vivado 2022.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module finn_design_MVAU_hls_7_0
   (ap_clk,
    ap_rst_n,
    in0_V_TVALID,
    in0_V_TREADY,
    in0_V_TDATA,
    weights_V_TVALID,
    weights_V_TREADY,
    weights_V_TDATA,
    out_V_TVALID,
    out_V_TREADY,
    out_V_TDATA);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in0_V:weights_V:out_V, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN finn_design_ap_clk_0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in0_V TVALID" *) input in0_V_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in0_V TREADY" *) output in0_V_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in0_V TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in0_V, TDATA_NUM_BYTES 4, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN finn_design_ap_clk_0, INSERT_VIP 0" *) input [31:0]in0_V_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 weights_V TVALID" *) input weights_V_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 weights_V TREADY" *) output weights_V_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 weights_V TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME weights_V, TDATA_NUM_BYTES 36, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN finn_design_ap_clk_0, INSERT_VIP 0" *) input [287:0]weights_V_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_V TVALID" *) output out_V_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_V TREADY" *) input out_V_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_V TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME out_V, TDATA_NUM_BYTES 2, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN finn_design_ap_clk_0, INSERT_VIP 0" *) output [15:0]out_V_TDATA;

  wire \<const0> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:0]in0_V_TDATA;
  wire in0_V_TREADY;
  wire in0_V_TVALID;
  wire [11:0]\^out_V_TDATA ;
  wire out_V_TREADY;
  wire out_V_TVALID;
  wire [287:0]weights_V_TDATA;
  wire weights_V_TREADY;
  wire weights_V_TVALID;
  wire [15:12]NLW_inst_out_V_TDATA_UNCONNECTED;

  assign out_V_TDATA[15] = \<const0> ;
  assign out_V_TDATA[14] = \<const0> ;
  assign out_V_TDATA[13] = \<const0> ;
  assign out_V_TDATA[12] = \<const0> ;
  assign out_V_TDATA[11:0] = \^out_V_TDATA [11:0];
  GND GND
       (.G(\<const0> ));
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "4'b0001" *) 
  (* ap_ST_fsm_state2 = "4'b0010" *) 
  (* ap_ST_fsm_state3 = "4'b0100" *) 
  (* ap_ST_fsm_state4 = "4'b1000" *) 
  finn_design_MVAU_hls_7_0_MVAU_hls_7 inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in0_V_TDATA({1'b0,1'b0,1'b0,1'b0,1'b0,in0_V_TDATA[26:0]}),
        .in0_V_TREADY(in0_V_TREADY),
        .in0_V_TVALID(in0_V_TVALID),
        .out_V_TDATA({NLW_inst_out_V_TDATA_UNCONNECTED[15:12],\^out_V_TDATA }),
        .out_V_TREADY(out_V_TREADY),
        .out_V_TVALID(out_V_TVALID),
        .weights_V_TDATA(weights_V_TDATA),
        .weights_V_TREADY(weights_V_TREADY),
        .weights_V_TVALID(weights_V_TVALID));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7" *) (* ap_ST_fsm_state1 = "4'b0001" *) (* ap_ST_fsm_state2 = "4'b0010" *) 
(* ap_ST_fsm_state3 = "4'b0100" *) (* ap_ST_fsm_state4 = "4'b1000" *) (* hls_module = "yes" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7
   (ap_clk,
    ap_rst_n,
    in0_V_TDATA,
    in0_V_TVALID,
    in0_V_TREADY,
    weights_V_TDATA,
    weights_V_TVALID,
    weights_V_TREADY,
    out_V_TDATA,
    out_V_TVALID,
    out_V_TREADY);
  input ap_clk;
  input ap_rst_n;
  input [31:0]in0_V_TDATA;
  input in0_V_TVALID;
  output in0_V_TREADY;
  input [287:0]weights_V_TDATA;
  input weights_V_TVALID;
  output weights_V_TREADY;
  output [15:0]out_V_TDATA;
  output out_V_TVALID;
  input out_V_TREADY;

  wire \<const0> ;
  wire B_V_data_1_sel_wr;
  wire \ap_CS_fsm_reg_n_3_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm10_out;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_10;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_11;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_12;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_13;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_14;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_15;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_6;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_7;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID;
  wire i_fu_390;
  wire [31:0]in0_V_TDATA;
  wire [26:0]in0_V_TDATA_int_regslice;
  wire in0_V_TREADY;
  wire in0_V_TVALID;
  wire in0_V_TVALID_int_regslice;
  wire [11:2]\^out_V_TDATA ;
  wire out_V_TREADY;
  wire out_V_TREADY_int_regslice;
  wire out_V_TVALID;
  wire regslice_both_in0_V_U_n_10;
  wire regslice_both_in0_V_U_n_11;
  wire regslice_both_in0_V_U_n_12;
  wire regslice_both_in0_V_U_n_13;
  wire regslice_both_in0_V_U_n_14;
  wire regslice_both_in0_V_U_n_15;
  wire regslice_both_in0_V_U_n_16;
  wire regslice_both_in0_V_U_n_17;
  wire regslice_both_in0_V_U_n_18;
  wire regslice_both_in0_V_U_n_19;
  wire regslice_both_in0_V_U_n_20;
  wire regslice_both_in0_V_U_n_21;
  wire regslice_both_in0_V_U_n_22;
  wire regslice_both_in0_V_U_n_23;
  wire regslice_both_in0_V_U_n_24;
  wire regslice_both_in0_V_U_n_25;
  wire regslice_both_in0_V_U_n_26;
  wire regslice_both_in0_V_U_n_27;
  wire regslice_both_in0_V_U_n_28;
  wire regslice_both_in0_V_U_n_29;
  wire regslice_both_in0_V_U_n_30;
  wire regslice_both_in0_V_U_n_31;
  wire regslice_both_in0_V_U_n_5;
  wire regslice_both_in0_V_U_n_6;
  wire regslice_both_in0_V_U_n_7;
  wire regslice_both_in0_V_U_n_8;
  wire regslice_both_in0_V_U_n_9;
  wire [26:0]tmp_fu_1354_p58;
  wire [287:0]weights_V_TDATA;
  wire [287:0]weights_V_TDATA_int_regslice;
  wire weights_V_TREADY;
  wire weights_V_TVALID;
  wire weights_V_TVALID_int_regslice;

  assign out_V_TDATA[15] = \<const0> ;
  assign out_V_TDATA[14] = \<const0> ;
  assign out_V_TDATA[13] = \<const0> ;
  assign out_V_TDATA[12] = \<const0> ;
  assign out_V_TDATA[11] = \^out_V_TDATA [11];
  assign out_V_TDATA[10] = \^out_V_TDATA [11];
  assign out_V_TDATA[9] = \^out_V_TDATA [11];
  assign out_V_TDATA[8] = \^out_V_TDATA [8];
  assign out_V_TDATA[7] = \^out_V_TDATA [8];
  assign out_V_TDATA[6] = \^out_V_TDATA [8];
  assign out_V_TDATA[5] = \^out_V_TDATA [5];
  assign out_V_TDATA[4] = \^out_V_TDATA [5];
  assign out_V_TDATA[3] = \^out_V_TDATA [5];
  assign out_V_TDATA[2] = \^out_V_TDATA [2];
  assign out_V_TDATA[1] = \^out_V_TDATA [2];
  assign out_V_TDATA[0] = \^out_V_TDATA [2];
  GND GND
       (.G(\<const0> ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state2),
        .I2(ap_CS_fsm_state4),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  finn_design_MVAU_hls_7_0_MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch grp_Matrix_Vector_Activate_Stream_Batch_fu_86
       (.A({regslice_both_in0_V_U_n_8,regslice_both_in0_V_U_n_9,regslice_both_in0_V_U_n_10}),
        .B({regslice_both_in0_V_U_n_5,regslice_both_in0_V_U_n_6,regslice_both_in0_V_U_n_7}),
        .B_V_data_1_sel_wr(B_V_data_1_sel_wr),
        .\B_V_data_1_state_reg[0] (grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_6),
        .D(ap_NS_fsm[3:2]),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_3_[0] }),
        .\accu_V_11_reg_4873_reg[17]_0 ({grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_12,grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_13,grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_14,grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_15}),
        .\ap_CS_fsm_reg[1] (grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_11),
        .\ap_CS_fsm_reg[2] (grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_10),
        .ap_NS_fsm10_out(ap_NS_fsm10_out),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0 ({regslice_both_in0_V_U_n_14,regslice_both_in0_V_U_n_15,regslice_both_in0_V_U_n_16,regslice_both_in0_V_U_n_17,regslice_both_in0_V_U_n_18,regslice_both_in0_V_U_n_19,regslice_both_in0_V_U_n_20,regslice_both_in0_V_U_n_21,regslice_both_in0_V_U_n_22,regslice_both_in0_V_U_n_23,regslice_both_in0_V_U_n_24,regslice_both_in0_V_U_n_25,regslice_both_in0_V_U_n_26,regslice_both_in0_V_U_n_27,regslice_both_in0_V_U_n_28,regslice_both_in0_V_U_n_29,regslice_both_in0_V_U_n_30,regslice_both_in0_V_U_n_31}),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID),
        .i_fu_390(i_fu_390),
        .in0_V_TVALID_int_regslice(in0_V_TVALID_int_regslice),
        .\inputBuf_V_54_fu_626_reg[26]_0 (in0_V_TDATA_int_regslice),
        .\nf_1_fu_634_reg[3]_0 (grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_7),
        .out_V_TREADY_int_regslice(out_V_TREADY_int_regslice),
        .p_reg_reg({regslice_both_in0_V_U_n_11,regslice_both_in0_V_U_n_12,regslice_both_in0_V_U_n_13}),
        .tmp_fu_1354_p58(tmp_fu_1354_p58),
        .weights_V_TDATA_int_regslice(weights_V_TDATA_int_regslice),
        .weights_V_TVALID_int_regslice(weights_V_TVALID_int_regslice));
  FDRE #(
    .INIT(1'b0)) 
    grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_11),
        .Q(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .R(ap_rst_n_inv));
  finn_design_MVAU_hls_7_0_MVAU_hls_7_regslice_both regslice_both_in0_V_U
       (.A({regslice_both_in0_V_U_n_8,regslice_both_in0_V_U_n_9,regslice_both_in0_V_U_n_10}),
        .B({regslice_both_in0_V_U_n_5,regslice_both_in0_V_U_n_6,regslice_both_in0_V_U_n_7}),
        .\B_V_data_1_payload_B_reg[23]_0 ({regslice_both_in0_V_U_n_14,regslice_both_in0_V_U_n_15,regslice_both_in0_V_U_n_16,regslice_both_in0_V_U_n_17,regslice_both_in0_V_U_n_18,regslice_both_in0_V_U_n_19,regslice_both_in0_V_U_n_20,regslice_both_in0_V_U_n_21,regslice_both_in0_V_U_n_22,regslice_both_in0_V_U_n_23,regslice_both_in0_V_U_n_24,regslice_both_in0_V_U_n_25,regslice_both_in0_V_U_n_26,regslice_both_in0_V_U_n_27,regslice_both_in0_V_U_n_28,regslice_both_in0_V_U_n_29,regslice_both_in0_V_U_n_30,regslice_both_in0_V_U_n_31}),
        .\B_V_data_1_payload_B_reg[26]_0 ({regslice_both_in0_V_U_n_11,regslice_both_in0_V_U_n_12,regslice_both_in0_V_U_n_13}),
        .\B_V_data_1_payload_B_reg[26]_1 (in0_V_TDATA_int_regslice),
        .\B_V_data_1_state_reg[1]_0 (in0_V_TREADY),
        .\B_V_data_1_state_reg[1]_1 (grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_6),
        .Q(ap_CS_fsm_state3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .i_fu_390(i_fu_390),
        .in0_V_TDATA(in0_V_TDATA[26:0]),
        .in0_V_TVALID(in0_V_TVALID),
        .in0_V_TVALID_int_regslice(in0_V_TVALID_int_regslice),
        .p_reg_reg(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_7),
        .tmp_fu_1354_p58(tmp_fu_1354_p58));
  finn_design_MVAU_hls_7_0_MVAU_hls_7_regslice_both__parameterized1 regslice_both_out_V_U
       (.\B_V_data_1_payload_B_reg[11]_0 ({grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_12,grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_13,grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_14,grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_15}),
        .B_V_data_1_sel_wr(B_V_data_1_sel_wr),
        .B_V_data_1_sel_wr_reg_0(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_10),
        .\B_V_data_1_state_reg[0]_0 (out_V_TVALID),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state4),
        .ap_NS_fsm10_out(ap_NS_fsm10_out),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID),
        .out_V_TDATA({\^out_V_TDATA [11],\^out_V_TDATA [8],\^out_V_TDATA [5],\^out_V_TDATA [2]}),
        .out_V_TREADY(out_V_TREADY),
        .out_V_TREADY_int_regslice(out_V_TREADY_int_regslice));
  finn_design_MVAU_hls_7_0_MVAU_hls_7_regslice_both__parameterized0 regslice_both_weights_V_U
       (.\B_V_data_1_state_reg[1]_0 (weights_V_TREADY),
        .Q(ap_CS_fsm_state3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .i_fu_390(i_fu_390),
        .weights_V_TDATA(weights_V_TDATA),
        .weights_V_TDATA_int_regslice(weights_V_TDATA_int_regslice),
        .weights_V_TVALID(weights_V_TVALID),
        .weights_V_TVALID_int_regslice(weights_V_TVALID_int_regslice));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch
   (ap_rst_n_inv,
    i_fu_390,
    grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID,
    \B_V_data_1_state_reg[0] ,
    \nf_1_fu_634_reg[3]_0 ,
    D,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[1] ,
    \accu_V_11_reg_4873_reg[17]_0 ,
    tmp_fu_1354_p58,
    ap_clk,
    weights_V_TDATA_int_regslice,
    A,
    B,
    p_reg_reg,
    Q,
    out_V_TREADY_int_regslice,
    grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
    ap_rst_n,
    ap_NS_fsm10_out,
    B_V_data_1_sel_wr,
    in0_V_TVALID_int_regslice,
    weights_V_TVALID_int_regslice,
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0 ,
    \inputBuf_V_54_fu_626_reg[26]_0 );
  output ap_rst_n_inv;
  output i_fu_390;
  output grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID;
  output \B_V_data_1_state_reg[0] ;
  output \nf_1_fu_634_reg[3]_0 ;
  output [1:0]D;
  output \ap_CS_fsm_reg[2] ;
  output \ap_CS_fsm_reg[1] ;
  output [3:0]\accu_V_11_reg_4873_reg[17]_0 ;
  output [26:0]tmp_fu_1354_p58;
  input ap_clk;
  input [287:0]weights_V_TDATA_int_regslice;
  input [2:0]A;
  input [2:0]B;
  input [2:0]p_reg_reg;
  input [2:0]Q;
  input out_V_TREADY_int_regslice;
  input grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg;
  input ap_rst_n;
  input ap_NS_fsm10_out;
  input B_V_data_1_sel_wr;
  input in0_V_TVALID_int_regslice;
  input weights_V_TVALID_int_regslice;
  input [17:0]\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0 ;
  input [26:0]\inputBuf_V_54_fu_626_reg[26]_0 ;

  wire [2:0]A;
  wire [2:0]B;
  wire B_V_data_1_sel_wr;
  wire \B_V_data_1_state_reg[0] ;
  wire [1:0]D;
  wire [2:0]Q;
  wire [17:0]accu_V_10_fu_2702_p2;
  wire accu_V_10_reg_48620;
  wire [17:0]accu_V_11_fu_2719_p2;
  wire [3:0]\accu_V_11_reg_4873_reg[17]_0 ;
  wire [17:0]accu_V_2_fu_402;
  wire [17:0]accu_V_3_fu_406;
  wire [17:0]accu_V_8_fu_2668_p2;
  wire \accu_V_8_reg_4840[17]_i_3_n_3 ;
  wire [17:0]accu_V_9_fu_2685_p2;
  wire [17:0]accu_V_9_reg_4851;
  wire [17:0]accu_V_fu_394;
  wire [12:0]add_ln840_11_reg_4670;
  wire add_ln840_11_reg_46700;
  wire [11:0]add_ln840_13_reg_4600;
  wire add_ln840_13_reg_46000;
  wire [13:0]add_ln840_16_fu_2596_p2;
  wire [13:0]add_ln840_16_reg_4675;
  wire \add_ln840_16_reg_4675[11]_i_2_n_3 ;
  wire \add_ln840_16_reg_4675[11]_i_3_n_3 ;
  wire \add_ln840_16_reg_4675[11]_i_4_n_3 ;
  wire \add_ln840_16_reg_4675[11]_i_5_n_3 ;
  wire \add_ln840_16_reg_4675[13]_i_2_n_3 ;
  wire \add_ln840_16_reg_4675[3]_i_2_n_3 ;
  wire \add_ln840_16_reg_4675[3]_i_3_n_3 ;
  wire \add_ln840_16_reg_4675[3]_i_4_n_3 ;
  wire \add_ln840_16_reg_4675[3]_i_5_n_3 ;
  wire \add_ln840_16_reg_4675[7]_i_2_n_3 ;
  wire \add_ln840_16_reg_4675[7]_i_3_n_3 ;
  wire \add_ln840_16_reg_4675[7]_i_4_n_3 ;
  wire \add_ln840_16_reg_4675[7]_i_5_n_3 ;
  wire \add_ln840_16_reg_4675_reg[11]_i_1_n_3 ;
  wire \add_ln840_16_reg_4675_reg[11]_i_1_n_4 ;
  wire \add_ln840_16_reg_4675_reg[11]_i_1_n_5 ;
  wire \add_ln840_16_reg_4675_reg[11]_i_1_n_6 ;
  wire \add_ln840_16_reg_4675_reg[13]_i_1_n_6 ;
  wire \add_ln840_16_reg_4675_reg[3]_i_1_n_3 ;
  wire \add_ln840_16_reg_4675_reg[3]_i_1_n_4 ;
  wire \add_ln840_16_reg_4675_reg[3]_i_1_n_5 ;
  wire \add_ln840_16_reg_4675_reg[3]_i_1_n_6 ;
  wire \add_ln840_16_reg_4675_reg[7]_i_1_n_3 ;
  wire \add_ln840_16_reg_4675_reg[7]_i_1_n_4 ;
  wire \add_ln840_16_reg_4675_reg[7]_i_1_n_5 ;
  wire \add_ln840_16_reg_4675_reg[7]_i_1_n_6 ;
  wire [12:0]add_ln840_20_reg_4680;
  wire [11:0]add_ln840_22_reg_4615;
  wire [13:0]add_ln840_25_fu_2608_p2;
  wire [13:0]add_ln840_25_reg_4685;
  wire \add_ln840_25_reg_4685[11]_i_2_n_3 ;
  wire \add_ln840_25_reg_4685[11]_i_3_n_3 ;
  wire \add_ln840_25_reg_4685[11]_i_4_n_3 ;
  wire \add_ln840_25_reg_4685[11]_i_5_n_3 ;
  wire \add_ln840_25_reg_4685[13]_i_2_n_3 ;
  wire \add_ln840_25_reg_4685[3]_i_2_n_3 ;
  wire \add_ln840_25_reg_4685[3]_i_3_n_3 ;
  wire \add_ln840_25_reg_4685[3]_i_4_n_3 ;
  wire \add_ln840_25_reg_4685[3]_i_5_n_3 ;
  wire \add_ln840_25_reg_4685[7]_i_2_n_3 ;
  wire \add_ln840_25_reg_4685[7]_i_3_n_3 ;
  wire \add_ln840_25_reg_4685[7]_i_4_n_3 ;
  wire \add_ln840_25_reg_4685[7]_i_5_n_3 ;
  wire \add_ln840_25_reg_4685_reg[11]_i_1_n_3 ;
  wire \add_ln840_25_reg_4685_reg[11]_i_1_n_4 ;
  wire \add_ln840_25_reg_4685_reg[11]_i_1_n_5 ;
  wire \add_ln840_25_reg_4685_reg[11]_i_1_n_6 ;
  wire \add_ln840_25_reg_4685_reg[13]_i_1_n_6 ;
  wire \add_ln840_25_reg_4685_reg[3]_i_1_n_3 ;
  wire \add_ln840_25_reg_4685_reg[3]_i_1_n_4 ;
  wire \add_ln840_25_reg_4685_reg[3]_i_1_n_5 ;
  wire \add_ln840_25_reg_4685_reg[3]_i_1_n_6 ;
  wire \add_ln840_25_reg_4685_reg[7]_i_1_n_3 ;
  wire \add_ln840_25_reg_4685_reg[7]_i_1_n_4 ;
  wire \add_ln840_25_reg_4685_reg[7]_i_1_n_5 ;
  wire \add_ln840_25_reg_4685_reg[7]_i_1_n_6 ;
  wire [12:0]add_ln840_29_reg_4690;
  wire [12:0]add_ln840_2_reg_4660;
  wire [11:0]add_ln840_31_reg_4630;
  wire [13:0]add_ln840_34_fu_2620_p2;
  wire [13:0]add_ln840_34_reg_4695;
  wire \add_ln840_34_reg_4695[11]_i_2_n_3 ;
  wire \add_ln840_34_reg_4695[11]_i_3_n_3 ;
  wire \add_ln840_34_reg_4695[11]_i_4_n_3 ;
  wire \add_ln840_34_reg_4695[11]_i_5_n_3 ;
  wire \add_ln840_34_reg_4695[13]_i_2_n_3 ;
  wire \add_ln840_34_reg_4695[3]_i_2_n_3 ;
  wire \add_ln840_34_reg_4695[3]_i_3_n_3 ;
  wire \add_ln840_34_reg_4695[3]_i_4_n_3 ;
  wire \add_ln840_34_reg_4695[3]_i_5_n_3 ;
  wire \add_ln840_34_reg_4695[7]_i_2_n_3 ;
  wire \add_ln840_34_reg_4695[7]_i_3_n_3 ;
  wire \add_ln840_34_reg_4695[7]_i_4_n_3 ;
  wire \add_ln840_34_reg_4695[7]_i_5_n_3 ;
  wire \add_ln840_34_reg_4695_reg[11]_i_1_n_3 ;
  wire \add_ln840_34_reg_4695_reg[11]_i_1_n_4 ;
  wire \add_ln840_34_reg_4695_reg[11]_i_1_n_5 ;
  wire \add_ln840_34_reg_4695_reg[11]_i_1_n_6 ;
  wire \add_ln840_34_reg_4695_reg[13]_i_1_n_6 ;
  wire \add_ln840_34_reg_4695_reg[3]_i_1_n_3 ;
  wire \add_ln840_34_reg_4695_reg[3]_i_1_n_4 ;
  wire \add_ln840_34_reg_4695_reg[3]_i_1_n_5 ;
  wire \add_ln840_34_reg_4695_reg[3]_i_1_n_6 ;
  wire \add_ln840_34_reg_4695_reg[7]_i_1_n_3 ;
  wire \add_ln840_34_reg_4695_reg[7]_i_1_n_4 ;
  wire \add_ln840_34_reg_4695_reg[7]_i_1_n_5 ;
  wire \add_ln840_34_reg_4695_reg[7]_i_1_n_6 ;
  wire [11:0]add_ln840_4_reg_4585;
  wire [13:0]add_ln840_7_fu_2584_p2;
  wire [13:0]add_ln840_7_reg_4665;
  wire \add_ln840_7_reg_4665[11]_i_2_n_3 ;
  wire \add_ln840_7_reg_4665[11]_i_3_n_3 ;
  wire \add_ln840_7_reg_4665[11]_i_4_n_3 ;
  wire \add_ln840_7_reg_4665[11]_i_5_n_3 ;
  wire \add_ln840_7_reg_4665[13]_i_2_n_3 ;
  wire \add_ln840_7_reg_4665[3]_i_2_n_3 ;
  wire \add_ln840_7_reg_4665[3]_i_3_n_3 ;
  wire \add_ln840_7_reg_4665[3]_i_4_n_3 ;
  wire \add_ln840_7_reg_4665[3]_i_5_n_3 ;
  wire \add_ln840_7_reg_4665[7]_i_2_n_3 ;
  wire \add_ln840_7_reg_4665[7]_i_3_n_3 ;
  wire \add_ln840_7_reg_4665[7]_i_4_n_3 ;
  wire \add_ln840_7_reg_4665[7]_i_5_n_3 ;
  wire \add_ln840_7_reg_4665_reg[11]_i_1_n_3 ;
  wire \add_ln840_7_reg_4665_reg[11]_i_1_n_4 ;
  wire \add_ln840_7_reg_4665_reg[11]_i_1_n_5 ;
  wire \add_ln840_7_reg_4665_reg[11]_i_1_n_6 ;
  wire \add_ln840_7_reg_4665_reg[13]_i_1_n_6 ;
  wire \add_ln840_7_reg_4665_reg[3]_i_1_n_3 ;
  wire \add_ln840_7_reg_4665_reg[3]_i_1_n_4 ;
  wire \add_ln840_7_reg_4665_reg[3]_i_1_n_5 ;
  wire \add_ln840_7_reg_4665_reg[3]_i_1_n_6 ;
  wire \add_ln840_7_reg_4665_reg[7]_i_1_n_3 ;
  wire \add_ln840_7_reg_4665_reg[7]_i_1_n_4 ;
  wire \add_ln840_7_reg_4665_reg[7]_i_1_n_5 ;
  wire \add_ln840_7_reg_4665_reg[7]_i_1_n_6 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_CS_iter1_fsm_state2;
  wire \ap_CS_iter2_fsm[1]_i_1_n_3 ;
  wire ap_CS_iter2_fsm_state3;
  wire ap_CS_iter3_fsm_state4;
  wire ap_CS_iter4_fsm_state5;
  wire ap_CS_iter5_fsm_state6;
  wire ap_CS_iter6_fsm_state7;
  wire ap_CS_iter7_fsm_state8;
  wire ap_NS_fsm10_out;
  wire [1:1]ap_NS_iter1_fsm;
  wire ap_NS_iter2_fsm1153_out;
  wire ap_NS_iter3_fsm1152_out;
  wire ap_NS_iter4_fsm1151_out;
  wire ap_NS_iter5_fsm1150_out;
  wire [1:1]ap_NS_iter7_fsm;
  wire ap_clk;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_loop_exit_ready_pp0_iter4_reg;
  wire ap_loop_exit_ready_pp0_iter5_reg;
  wire ap_loop_exit_ready_pp0_iter6_reg;
  wire ap_loop_exit_ready_pp0_iter6_reg_i_1_n_3;
  wire ap_loop_exit_ready_pp0_iter7_reg;
  wire ap_loop_exit_ready_pp0_iter7_reg_i_1_n_3;
  wire ap_loop_exit_ready_pp0_iter7_reg_i_2_n_3;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_10211;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_102111;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_102112;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_102113;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_102114;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_102115;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_102116;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_102118;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_102120;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_102121;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_102124;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_102125;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_102126;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_102128;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_102129;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_102130;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_102131;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_102132;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_102133;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_102134;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_102136;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_102137;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_102138;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_102139;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_102140;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_102142;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_102143;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_102144;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_102145;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_102146;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_102147;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_102148;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_102154;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_102155;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out;
  wire [17:0]\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0 ;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[10] ;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[11] ;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[15] ;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[16] ;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[17] ;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[21] ;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[22] ;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[23] ;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[3] ;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[4] ;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[5] ;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[6] ;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[7] ;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[8] ;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[9] ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire flow_control_loop_pipe_sequential_init_U_n_136;
  wire flow_control_loop_pipe_sequential_init_U_n_137;
  wire flow_control_loop_pipe_sequential_init_U_n_140;
  wire flow_control_loop_pipe_sequential_init_U_n_141;
  wire flow_control_loop_pipe_sequential_init_U_n_142;
  wire flow_control_loop_pipe_sequential_init_U_n_143;
  wire flow_control_loop_pipe_sequential_init_U_n_144;
  wire flow_control_loop_pipe_sequential_init_U_n_145;
  wire flow_control_loop_pipe_sequential_init_U_n_146;
  wire flow_control_loop_pipe_sequential_init_U_n_147;
  wire flow_control_loop_pipe_sequential_init_U_n_148;
  wire flow_control_loop_pipe_sequential_init_U_n_149;
  wire flow_control_loop_pipe_sequential_init_U_n_150;
  wire flow_control_loop_pipe_sequential_init_U_n_151;
  wire flow_control_loop_pipe_sequential_init_U_n_152;
  wire flow_control_loop_pipe_sequential_init_U_n_153;
  wire flow_control_loop_pipe_sequential_init_U_n_155;
  wire flow_control_loop_pipe_sequential_init_U_n_156;
  wire flow_control_loop_pipe_sequential_init_U_n_86;
  wire flow_control_loop_pipe_sequential_init_U_n_88;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID;
  wire grp_fu_3458_ce;
  wire grp_fu_3562_ce;
  wire grp_fu_3630_ce;
  wire [17:1]i_2_fu_1170_p2;
  wire i_fu_390;
  wire \i_fu_390_reg_n_3_[0] ;
  wire \i_fu_390_reg_n_3_[10] ;
  wire \i_fu_390_reg_n_3_[11] ;
  wire \i_fu_390_reg_n_3_[12] ;
  wire \i_fu_390_reg_n_3_[13] ;
  wire \i_fu_390_reg_n_3_[14] ;
  wire \i_fu_390_reg_n_3_[15] ;
  wire \i_fu_390_reg_n_3_[16] ;
  wire \i_fu_390_reg_n_3_[17] ;
  wire \i_fu_390_reg_n_3_[1] ;
  wire \i_fu_390_reg_n_3_[2] ;
  wire \i_fu_390_reg_n_3_[3] ;
  wire \i_fu_390_reg_n_3_[4] ;
  wire \i_fu_390_reg_n_3_[5] ;
  wire \i_fu_390_reg_n_3_[6] ;
  wire \i_fu_390_reg_n_3_[7] ;
  wire \i_fu_390_reg_n_3_[8] ;
  wire \i_fu_390_reg_n_3_[9] ;
  wire icmp_ln249_reg_4053;
  wire icmp_ln249_reg_4053_pp0_iter1_reg;
  wire icmp_ln249_reg_4053_pp0_iter2_reg;
  wire icmp_ln249_reg_4053_pp0_iter3_reg;
  wire icmp_ln249_reg_4053_pp0_iter4_reg;
  wire \icmp_ln249_reg_4053_pp0_iter5_reg[0]_i_1_n_3 ;
  wire \icmp_ln249_reg_4053_pp0_iter5_reg_reg_n_3_[0] ;
  wire icmp_ln249_reg_4053_pp0_iter6_reg;
  wire \icmp_ln249_reg_4053_pp0_iter6_reg[0]_i_1_n_3 ;
  wire icmp_ln272_reg_4130_pp0_iter1_reg;
  wire icmp_ln272_reg_4130_pp0_iter2_reg;
  wire icmp_ln272_reg_4130_pp0_iter3_reg;
  wire icmp_ln272_reg_4130_pp0_iter4_reg;
  wire \icmp_ln272_reg_4130_reg_n_3_[0] ;
  wire icmp_ln290_fu_2126_p2;
  wire icmp_ln290_reg_4318;
  wire \icmp_ln290_reg_4318[0]_i_17_n_3 ;
  wire \icmp_ln290_reg_4318[0]_i_18_n_3 ;
  wire \icmp_ln290_reg_4318[0]_i_19_n_3 ;
  wire \icmp_ln290_reg_4318[0]_i_20_n_3 ;
  wire \icmp_ln290_reg_4318[0]_i_6_n_3 ;
  wire \icmp_ln290_reg_4318[0]_i_7_n_3 ;
  wire \icmp_ln290_reg_4318[0]_i_8_n_3 ;
  wire icmp_ln290_reg_4318_pp0_iter1_reg;
  wire icmp_ln290_reg_4318_pp0_iter2_reg;
  wire icmp_ln290_reg_4318_pp0_iter3_reg;
  wire icmp_ln290_reg_4318_pp0_iter4_reg;
  wire icmp_ln290_reg_4318_pp0_iter5_reg;
  wire \icmp_ln290_reg_4318_pp0_iter5_reg[0]_i_1_n_3 ;
  wire icmp_ln290_reg_4318_pp0_iter6_reg;
  wire \icmp_ln290_reg_4318_pp0_iter6_reg[0]_i_1_n_3 ;
  wire in0_V_TVALID_int_regslice;
  wire [26:0]inputBuf_V_10_fu_450;
  wire [26:0]inputBuf_V_11_fu_454;
  wire [26:0]inputBuf_V_12_fu_458;
  wire [26:0]inputBuf_V_13_fu_462;
  wire [26:0]inputBuf_V_14_fu_466;
  wire [26:0]inputBuf_V_15_fu_470;
  wire [26:0]inputBuf_V_16_fu_474;
  wire [26:0]inputBuf_V_17_fu_478;
  wire [26:0]inputBuf_V_18_fu_482;
  wire [26:0]inputBuf_V_19_fu_486;
  wire [26:0]inputBuf_V_1_fu_414;
  wire [26:0]inputBuf_V_20_fu_490;
  wire [26:0]inputBuf_V_21_fu_494;
  wire [26:0]inputBuf_V_22_fu_498;
  wire [26:0]inputBuf_V_23_fu_502;
  wire [26:0]inputBuf_V_24_fu_506;
  wire [26:0]inputBuf_V_25_fu_510;
  wire [26:0]inputBuf_V_26_fu_514;
  wire [26:0]inputBuf_V_27_fu_518;
  wire [26:0]inputBuf_V_28_fu_522;
  wire [26:0]inputBuf_V_29_fu_526;
  wire [26:0]inputBuf_V_2_fu_418;
  wire [26:0]inputBuf_V_30_fu_530;
  wire [26:0]inputBuf_V_31_fu_534;
  wire [26:0]inputBuf_V_32_fu_538;
  wire [26:0]inputBuf_V_33_fu_542;
  wire [26:0]inputBuf_V_34_fu_546;
  wire [26:0]inputBuf_V_35_fu_550;
  wire [26:0]inputBuf_V_36_fu_554;
  wire [26:0]inputBuf_V_37_fu_558;
  wire [26:0]inputBuf_V_38_fu_562;
  wire [26:0]inputBuf_V_39_fu_566;
  wire [26:0]inputBuf_V_3_fu_422;
  wire [26:0]inputBuf_V_40_fu_570;
  wire [26:0]inputBuf_V_41_fu_574;
  wire [26:0]inputBuf_V_42_fu_578;
  wire [26:0]inputBuf_V_43_fu_582;
  wire [26:0]inputBuf_V_44_fu_586;
  wire [26:0]inputBuf_V_45_fu_590;
  wire [26:0]inputBuf_V_46_fu_594;
  wire [26:0]inputBuf_V_47_fu_598;
  wire [26:0]inputBuf_V_48_fu_602;
  wire [26:0]inputBuf_V_49_fu_606;
  wire [26:0]inputBuf_V_4_fu_426;
  wire [26:0]inputBuf_V_50_fu_610;
  wire [26:0]inputBuf_V_51_fu_614;
  wire [26:0]inputBuf_V_52_fu_618;
  wire [26:0]inputBuf_V_53_fu_622;
  wire [26:0]inputBuf_V_54_fu_626;
  wire [26:0]\inputBuf_V_54_fu_626_reg[26]_0 ;
  wire [26:0]inputBuf_V_55_fu_630;
  wire [26:0]inputBuf_V_5_fu_430;
  wire [26:0]inputBuf_V_6_fu_434;
  wire [26:0]inputBuf_V_7_fu_438;
  wire [26:0]inputBuf_V_8_fu_442;
  wire [26:0]inputBuf_V_9_fu_446;
  wire [26:0]inputBuf_V_fu_410;
  wire [7:0]local_temp_V_11_reg_4193;
  wire [7:0]local_temp_V_12_reg_4198;
  wire [7:0]local_temp_V_14_reg_4208;
  wire [7:0]local_temp_V_15_reg_4213;
  wire [7:0]local_temp_V_15_reg_4213_pp0_iter1_reg;
  wire [7:0]local_temp_V_16_reg_4218;
  wire [7:0]local_temp_V_19_reg_4233;
  wire [7:0]local_temp_V_20_reg_4238;
  wire [7:0]local_temp_V_21_reg_4243;
  wire [7:0]local_temp_V_23_reg_4253;
  wire [7:0]local_temp_V_24_reg_4258;
  wire [7:0]local_temp_V_24_reg_4258_pp0_iter1_reg;
  wire [7:0]local_temp_V_25_reg_4263;
  wire [7:0]local_temp_V_28_reg_4278;
  wire [7:0]local_temp_V_29_reg_4283;
  wire [7:0]local_temp_V_30_reg_4288;
  wire [7:0]local_temp_V_32_reg_4298;
  wire [7:0]local_temp_V_33_reg_4303;
  wire [7:0]local_temp_V_33_reg_4303_pp0_iter1_reg;
  wire [7:0]local_temp_V_34_reg_4308;
  wire [7:0]local_temp_V_37_reg_4143;
  wire [7:0]local_temp_V_38_reg_4148;
  wire [7:0]local_temp_V_39_reg_4153;
  wire [7:0]local_temp_V_41_reg_4163;
  wire [7:0]local_temp_V_42_reg_4168;
  wire [7:0]local_temp_V_42_reg_4168_pp0_iter1_reg;
  wire [7:0]local_temp_V_43_reg_4173;
  wire [7:0]local_temp_V_9_reg_4188;
  wire mac_muladd_8s_3ns_11s_12_4_1_U14_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U14_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U14_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U14_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U14_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U14_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U14_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U14_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U14_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U14_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U14_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U14_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U15_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U15_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U15_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U15_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U15_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U15_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U15_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U15_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U15_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U15_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U15_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U15_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U16_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U16_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U16_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U16_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U16_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U16_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U16_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U16_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U16_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U16_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U16_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U16_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U17_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U17_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U17_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U17_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U17_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U17_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U17_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U17_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U17_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U17_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U17_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U17_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U18_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U18_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U18_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U18_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U18_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U18_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U18_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U18_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U18_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U18_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U18_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U18_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U19_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U19_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U19_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U19_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U19_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U19_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U19_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U19_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U19_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U19_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U19_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U19_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U20_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U20_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U20_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U20_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U20_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U20_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U20_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U20_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U20_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U20_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U20_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U20_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U21_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U21_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U21_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U21_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U21_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U21_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U21_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U21_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U21_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U21_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U21_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U21_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U22_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U22_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U22_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U22_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U22_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U22_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U22_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U22_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U22_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U22_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U22_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U22_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U23_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U23_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U23_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U23_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U23_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U23_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U23_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U23_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U23_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U23_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U23_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U23_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U24_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U24_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U24_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U24_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U24_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U24_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U24_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U24_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U24_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U24_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U24_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U24_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U25_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U25_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U25_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U25_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U25_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U25_n_16;
  wire mac_muladd_8s_3ns_11s_12_4_1_U25_n_17;
  wire mac_muladd_8s_3ns_11s_12_4_1_U25_n_18;
  wire mac_muladd_8s_3ns_11s_12_4_1_U25_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U25_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U25_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U25_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U25_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U25_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U25_n_9;
  wire mac_muladd_8s_3ns_12s_13_4_1_U26_n_10;
  wire mac_muladd_8s_3ns_12s_13_4_1_U26_n_11;
  wire mac_muladd_8s_3ns_12s_13_4_1_U26_n_12;
  wire mac_muladd_8s_3ns_12s_13_4_1_U26_n_13;
  wire mac_muladd_8s_3ns_12s_13_4_1_U26_n_14;
  wire mac_muladd_8s_3ns_12s_13_4_1_U26_n_15;
  wire mac_muladd_8s_3ns_12s_13_4_1_U26_n_3;
  wire mac_muladd_8s_3ns_12s_13_4_1_U26_n_4;
  wire mac_muladd_8s_3ns_12s_13_4_1_U26_n_5;
  wire mac_muladd_8s_3ns_12s_13_4_1_U26_n_6;
  wire mac_muladd_8s_3ns_12s_13_4_1_U26_n_7;
  wire mac_muladd_8s_3ns_12s_13_4_1_U26_n_8;
  wire mac_muladd_8s_3ns_12s_13_4_1_U26_n_9;
  wire mac_muladd_8s_3ns_12s_13_4_1_U27_n_10;
  wire mac_muladd_8s_3ns_12s_13_4_1_U27_n_11;
  wire mac_muladd_8s_3ns_12s_13_4_1_U27_n_12;
  wire mac_muladd_8s_3ns_12s_13_4_1_U27_n_13;
  wire mac_muladd_8s_3ns_12s_13_4_1_U27_n_14;
  wire mac_muladd_8s_3ns_12s_13_4_1_U27_n_15;
  wire mac_muladd_8s_3ns_12s_13_4_1_U27_n_3;
  wire mac_muladd_8s_3ns_12s_13_4_1_U27_n_4;
  wire mac_muladd_8s_3ns_12s_13_4_1_U27_n_5;
  wire mac_muladd_8s_3ns_12s_13_4_1_U27_n_6;
  wire mac_muladd_8s_3ns_12s_13_4_1_U27_n_7;
  wire mac_muladd_8s_3ns_12s_13_4_1_U27_n_8;
  wire mac_muladd_8s_3ns_12s_13_4_1_U27_n_9;
  wire mac_muladd_8s_3ns_12s_13_4_1_U28_n_10;
  wire mac_muladd_8s_3ns_12s_13_4_1_U28_n_11;
  wire mac_muladd_8s_3ns_12s_13_4_1_U28_n_12;
  wire mac_muladd_8s_3ns_12s_13_4_1_U28_n_13;
  wire mac_muladd_8s_3ns_12s_13_4_1_U28_n_14;
  wire mac_muladd_8s_3ns_12s_13_4_1_U28_n_15;
  wire mac_muladd_8s_3ns_12s_13_4_1_U28_n_3;
  wire mac_muladd_8s_3ns_12s_13_4_1_U28_n_4;
  wire mac_muladd_8s_3ns_12s_13_4_1_U28_n_5;
  wire mac_muladd_8s_3ns_12s_13_4_1_U28_n_6;
  wire mac_muladd_8s_3ns_12s_13_4_1_U28_n_7;
  wire mac_muladd_8s_3ns_12s_13_4_1_U28_n_8;
  wire mac_muladd_8s_3ns_12s_13_4_1_U28_n_9;
  wire mac_muladd_8s_3ns_12s_13_4_1_U29_n_10;
  wire mac_muladd_8s_3ns_12s_13_4_1_U29_n_11;
  wire mac_muladd_8s_3ns_12s_13_4_1_U29_n_12;
  wire mac_muladd_8s_3ns_12s_13_4_1_U29_n_13;
  wire mac_muladd_8s_3ns_12s_13_4_1_U29_n_14;
  wire mac_muladd_8s_3ns_12s_13_4_1_U29_n_15;
  wire mac_muladd_8s_3ns_12s_13_4_1_U29_n_3;
  wire mac_muladd_8s_3ns_12s_13_4_1_U29_n_4;
  wire mac_muladd_8s_3ns_12s_13_4_1_U29_n_5;
  wire mac_muladd_8s_3ns_12s_13_4_1_U29_n_6;
  wire mac_muladd_8s_3ns_12s_13_4_1_U29_n_7;
  wire mac_muladd_8s_3ns_12s_13_4_1_U29_n_8;
  wire mac_muladd_8s_3ns_12s_13_4_1_U29_n_9;
  wire mac_muladd_8s_3ns_12s_13_4_1_U30_n_10;
  wire mac_muladd_8s_3ns_12s_13_4_1_U30_n_11;
  wire mac_muladd_8s_3ns_12s_13_4_1_U30_n_12;
  wire mac_muladd_8s_3ns_12s_13_4_1_U30_n_13;
  wire mac_muladd_8s_3ns_12s_13_4_1_U30_n_14;
  wire mac_muladd_8s_3ns_12s_13_4_1_U30_n_15;
  wire mac_muladd_8s_3ns_12s_13_4_1_U30_n_3;
  wire mac_muladd_8s_3ns_12s_13_4_1_U30_n_4;
  wire mac_muladd_8s_3ns_12s_13_4_1_U30_n_5;
  wire mac_muladd_8s_3ns_12s_13_4_1_U30_n_6;
  wire mac_muladd_8s_3ns_12s_13_4_1_U30_n_7;
  wire mac_muladd_8s_3ns_12s_13_4_1_U30_n_8;
  wire mac_muladd_8s_3ns_12s_13_4_1_U30_n_9;
  wire mac_muladd_8s_3ns_12s_13_4_1_U31_n_10;
  wire mac_muladd_8s_3ns_12s_13_4_1_U31_n_11;
  wire mac_muladd_8s_3ns_12s_13_4_1_U31_n_12;
  wire mac_muladd_8s_3ns_12s_13_4_1_U31_n_13;
  wire mac_muladd_8s_3ns_12s_13_4_1_U31_n_14;
  wire mac_muladd_8s_3ns_12s_13_4_1_U31_n_15;
  wire mac_muladd_8s_3ns_12s_13_4_1_U31_n_3;
  wire mac_muladd_8s_3ns_12s_13_4_1_U31_n_4;
  wire mac_muladd_8s_3ns_12s_13_4_1_U31_n_5;
  wire mac_muladd_8s_3ns_12s_13_4_1_U31_n_6;
  wire mac_muladd_8s_3ns_12s_13_4_1_U31_n_7;
  wire mac_muladd_8s_3ns_12s_13_4_1_U31_n_8;
  wire mac_muladd_8s_3ns_12s_13_4_1_U31_n_9;
  wire mac_muladd_8s_3ns_12s_13_4_1_U32_n_10;
  wire mac_muladd_8s_3ns_12s_13_4_1_U32_n_11;
  wire mac_muladd_8s_3ns_12s_13_4_1_U32_n_12;
  wire mac_muladd_8s_3ns_12s_13_4_1_U32_n_13;
  wire mac_muladd_8s_3ns_12s_13_4_1_U32_n_14;
  wire mac_muladd_8s_3ns_12s_13_4_1_U32_n_18;
  wire mac_muladd_8s_3ns_12s_13_4_1_U32_n_3;
  wire mac_muladd_8s_3ns_12s_13_4_1_U32_n_4;
  wire mac_muladd_8s_3ns_12s_13_4_1_U32_n_5;
  wire mac_muladd_8s_3ns_12s_13_4_1_U32_n_6;
  wire mac_muladd_8s_3ns_12s_13_4_1_U32_n_7;
  wire mac_muladd_8s_3ns_12s_13_4_1_U32_n_8;
  wire mac_muladd_8s_3ns_12s_13_4_1_U32_n_9;
  wire mac_muladd_8s_3ns_12s_13_4_1_U33_n_10;
  wire mac_muladd_8s_3ns_12s_13_4_1_U33_n_11;
  wire mac_muladd_8s_3ns_12s_13_4_1_U33_n_12;
  wire mac_muladd_8s_3ns_12s_13_4_1_U33_n_13;
  wire mac_muladd_8s_3ns_12s_13_4_1_U33_n_14;
  wire mac_muladd_8s_3ns_12s_13_4_1_U33_n_15;
  wire mac_muladd_8s_3ns_12s_13_4_1_U33_n_3;
  wire mac_muladd_8s_3ns_12s_13_4_1_U33_n_4;
  wire mac_muladd_8s_3ns_12s_13_4_1_U33_n_5;
  wire mac_muladd_8s_3ns_12s_13_4_1_U33_n_6;
  wire mac_muladd_8s_3ns_12s_13_4_1_U33_n_7;
  wire mac_muladd_8s_3ns_12s_13_4_1_U33_n_8;
  wire mac_muladd_8s_3ns_12s_13_4_1_U33_n_9;
  wire mac_muladd_8s_3ns_18s_18_4_1_U34_n_3;
  wire mul_8s_3ns_11_1_1_U10_n_10;
  wire mul_8s_3ns_11_1_1_U10_n_11;
  wire mul_8s_3ns_11_1_1_U10_n_12;
  wire mul_8s_3ns_11_1_1_U10_n_13;
  wire mul_8s_3ns_11_1_1_U10_n_3;
  wire mul_8s_3ns_11_1_1_U10_n_4;
  wire mul_8s_3ns_11_1_1_U10_n_5;
  wire mul_8s_3ns_11_1_1_U10_n_6;
  wire mul_8s_3ns_11_1_1_U10_n_7;
  wire mul_8s_3ns_11_1_1_U10_n_8;
  wire mul_8s_3ns_11_1_1_U10_n_9;
  wire mul_8s_3ns_11_1_1_U11_n_10;
  wire mul_8s_3ns_11_1_1_U11_n_11;
  wire mul_8s_3ns_11_1_1_U11_n_12;
  wire mul_8s_3ns_11_1_1_U11_n_13;
  wire mul_8s_3ns_11_1_1_U11_n_3;
  wire mul_8s_3ns_11_1_1_U11_n_4;
  wire mul_8s_3ns_11_1_1_U11_n_5;
  wire mul_8s_3ns_11_1_1_U11_n_6;
  wire mul_8s_3ns_11_1_1_U11_n_7;
  wire mul_8s_3ns_11_1_1_U11_n_8;
  wire mul_8s_3ns_11_1_1_U11_n_9;
  wire mul_8s_3ns_11_1_1_U12_n_10;
  wire mul_8s_3ns_11_1_1_U12_n_11;
  wire mul_8s_3ns_11_1_1_U12_n_12;
  wire mul_8s_3ns_11_1_1_U12_n_13;
  wire mul_8s_3ns_11_1_1_U12_n_3;
  wire mul_8s_3ns_11_1_1_U12_n_4;
  wire mul_8s_3ns_11_1_1_U12_n_5;
  wire mul_8s_3ns_11_1_1_U12_n_6;
  wire mul_8s_3ns_11_1_1_U12_n_7;
  wire mul_8s_3ns_11_1_1_U12_n_8;
  wire mul_8s_3ns_11_1_1_U12_n_9;
  wire mul_8s_3ns_11_1_1_U13_n_10;
  wire mul_8s_3ns_11_1_1_U13_n_11;
  wire mul_8s_3ns_11_1_1_U13_n_12;
  wire mul_8s_3ns_11_1_1_U13_n_13;
  wire mul_8s_3ns_11_1_1_U13_n_3;
  wire mul_8s_3ns_11_1_1_U13_n_4;
  wire mul_8s_3ns_11_1_1_U13_n_5;
  wire mul_8s_3ns_11_1_1_U13_n_6;
  wire mul_8s_3ns_11_1_1_U13_n_7;
  wire mul_8s_3ns_11_1_1_U13_n_8;
  wire mul_8s_3ns_11_1_1_U13_n_9;
  wire mul_8s_3ns_11_1_1_U2_n_10;
  wire mul_8s_3ns_11_1_1_U2_n_11;
  wire mul_8s_3ns_11_1_1_U2_n_12;
  wire mul_8s_3ns_11_1_1_U2_n_13;
  wire mul_8s_3ns_11_1_1_U2_n_3;
  wire mul_8s_3ns_11_1_1_U2_n_4;
  wire mul_8s_3ns_11_1_1_U2_n_5;
  wire mul_8s_3ns_11_1_1_U2_n_6;
  wire mul_8s_3ns_11_1_1_U2_n_7;
  wire mul_8s_3ns_11_1_1_U2_n_8;
  wire mul_8s_3ns_11_1_1_U2_n_9;
  wire mul_8s_3ns_11_1_1_U3_n_10;
  wire mul_8s_3ns_11_1_1_U3_n_11;
  wire mul_8s_3ns_11_1_1_U3_n_12;
  wire mul_8s_3ns_11_1_1_U3_n_13;
  wire mul_8s_3ns_11_1_1_U3_n_3;
  wire mul_8s_3ns_11_1_1_U3_n_4;
  wire mul_8s_3ns_11_1_1_U3_n_5;
  wire mul_8s_3ns_11_1_1_U3_n_6;
  wire mul_8s_3ns_11_1_1_U3_n_7;
  wire mul_8s_3ns_11_1_1_U3_n_8;
  wire mul_8s_3ns_11_1_1_U3_n_9;
  wire mul_8s_3ns_11_1_1_U4_n_10;
  wire mul_8s_3ns_11_1_1_U4_n_11;
  wire mul_8s_3ns_11_1_1_U4_n_12;
  wire mul_8s_3ns_11_1_1_U4_n_13;
  wire mul_8s_3ns_11_1_1_U4_n_3;
  wire mul_8s_3ns_11_1_1_U4_n_4;
  wire mul_8s_3ns_11_1_1_U4_n_5;
  wire mul_8s_3ns_11_1_1_U4_n_6;
  wire mul_8s_3ns_11_1_1_U4_n_7;
  wire mul_8s_3ns_11_1_1_U4_n_8;
  wire mul_8s_3ns_11_1_1_U4_n_9;
  wire mul_8s_3ns_11_1_1_U5_n_10;
  wire mul_8s_3ns_11_1_1_U5_n_11;
  wire mul_8s_3ns_11_1_1_U5_n_12;
  wire mul_8s_3ns_11_1_1_U5_n_13;
  wire mul_8s_3ns_11_1_1_U5_n_3;
  wire mul_8s_3ns_11_1_1_U5_n_4;
  wire mul_8s_3ns_11_1_1_U5_n_5;
  wire mul_8s_3ns_11_1_1_U5_n_6;
  wire mul_8s_3ns_11_1_1_U5_n_7;
  wire mul_8s_3ns_11_1_1_U5_n_8;
  wire mul_8s_3ns_11_1_1_U5_n_9;
  wire mul_8s_3ns_11_1_1_U6_n_10;
  wire mul_8s_3ns_11_1_1_U6_n_11;
  wire mul_8s_3ns_11_1_1_U6_n_12;
  wire mul_8s_3ns_11_1_1_U6_n_13;
  wire mul_8s_3ns_11_1_1_U6_n_3;
  wire mul_8s_3ns_11_1_1_U6_n_4;
  wire mul_8s_3ns_11_1_1_U6_n_5;
  wire mul_8s_3ns_11_1_1_U6_n_6;
  wire mul_8s_3ns_11_1_1_U6_n_7;
  wire mul_8s_3ns_11_1_1_U6_n_8;
  wire mul_8s_3ns_11_1_1_U6_n_9;
  wire mul_8s_3ns_11_1_1_U7_n_10;
  wire mul_8s_3ns_11_1_1_U7_n_11;
  wire mul_8s_3ns_11_1_1_U7_n_12;
  wire mul_8s_3ns_11_1_1_U7_n_13;
  wire mul_8s_3ns_11_1_1_U7_n_3;
  wire mul_8s_3ns_11_1_1_U7_n_4;
  wire mul_8s_3ns_11_1_1_U7_n_5;
  wire mul_8s_3ns_11_1_1_U7_n_6;
  wire mul_8s_3ns_11_1_1_U7_n_7;
  wire mul_8s_3ns_11_1_1_U7_n_8;
  wire mul_8s_3ns_11_1_1_U7_n_9;
  wire mul_8s_3ns_11_1_1_U8_n_10;
  wire mul_8s_3ns_11_1_1_U8_n_11;
  wire mul_8s_3ns_11_1_1_U8_n_12;
  wire mul_8s_3ns_11_1_1_U8_n_13;
  wire mul_8s_3ns_11_1_1_U8_n_3;
  wire mul_8s_3ns_11_1_1_U8_n_4;
  wire mul_8s_3ns_11_1_1_U8_n_5;
  wire mul_8s_3ns_11_1_1_U8_n_6;
  wire mul_8s_3ns_11_1_1_U8_n_7;
  wire mul_8s_3ns_11_1_1_U8_n_8;
  wire mul_8s_3ns_11_1_1_U8_n_9;
  wire mul_8s_3ns_11_1_1_U9_n_10;
  wire mul_8s_3ns_11_1_1_U9_n_11;
  wire mul_8s_3ns_11_1_1_U9_n_12;
  wire mul_8s_3ns_11_1_1_U9_n_13;
  wire mul_8s_3ns_11_1_1_U9_n_3;
  wire mul_8s_3ns_11_1_1_U9_n_4;
  wire mul_8s_3ns_11_1_1_U9_n_5;
  wire mul_8s_3ns_11_1_1_U9_n_6;
  wire mul_8s_3ns_11_1_1_U9_n_7;
  wire mul_8s_3ns_11_1_1_U9_n_8;
  wire mul_8s_3ns_11_1_1_U9_n_9;
  wire nf_1_fu_634;
  wire \nf_1_fu_634[31]_i_11_n_3 ;
  wire \nf_1_fu_634[31]_i_12_n_3 ;
  wire \nf_1_fu_634[31]_i_13_n_3 ;
  wire \nf_1_fu_634[31]_i_14_n_3 ;
  wire \nf_1_fu_634[31]_i_7_n_3 ;
  wire \nf_1_fu_634[31]_i_8_n_3 ;
  wire \nf_1_fu_634[31]_i_9_n_3 ;
  wire \nf_1_fu_634_reg[3]_0 ;
  wire \nf_1_fu_634_reg_n_3_[0] ;
  wire \nf_1_fu_634_reg_n_3_[10] ;
  wire \nf_1_fu_634_reg_n_3_[11] ;
  wire \nf_1_fu_634_reg_n_3_[12] ;
  wire \nf_1_fu_634_reg_n_3_[13] ;
  wire \nf_1_fu_634_reg_n_3_[14] ;
  wire \nf_1_fu_634_reg_n_3_[15] ;
  wire \nf_1_fu_634_reg_n_3_[16] ;
  wire \nf_1_fu_634_reg_n_3_[17] ;
  wire \nf_1_fu_634_reg_n_3_[18] ;
  wire \nf_1_fu_634_reg_n_3_[19] ;
  wire \nf_1_fu_634_reg_n_3_[1] ;
  wire \nf_1_fu_634_reg_n_3_[20] ;
  wire \nf_1_fu_634_reg_n_3_[21] ;
  wire \nf_1_fu_634_reg_n_3_[22] ;
  wire \nf_1_fu_634_reg_n_3_[23] ;
  wire \nf_1_fu_634_reg_n_3_[24] ;
  wire \nf_1_fu_634_reg_n_3_[25] ;
  wire \nf_1_fu_634_reg_n_3_[26] ;
  wire \nf_1_fu_634_reg_n_3_[27] ;
  wire \nf_1_fu_634_reg_n_3_[28] ;
  wire \nf_1_fu_634_reg_n_3_[29] ;
  wire \nf_1_fu_634_reg_n_3_[2] ;
  wire \nf_1_fu_634_reg_n_3_[30] ;
  wire \nf_1_fu_634_reg_n_3_[31] ;
  wire \nf_1_fu_634_reg_n_3_[3] ;
  wire \nf_1_fu_634_reg_n_3_[4] ;
  wire \nf_1_fu_634_reg_n_3_[5] ;
  wire \nf_1_fu_634_reg_n_3_[6] ;
  wire \nf_1_fu_634_reg_n_3_[7] ;
  wire \nf_1_fu_634_reg_n_3_[8] ;
  wire \nf_1_fu_634_reg_n_3_[9] ;
  wire [31:0]nf_fu_2137_p2;
  wire out_V_TREADY_int_regslice;
  wire [2:0]p_0_in;
  wire [2:0]p_reg_reg;
  wire r_V_1_reg_43350;
  wire [2:0]r_V_6_reg_4368;
  wire \r_V_6_reg_4368[0]_i_1_n_3 ;
  wire \r_V_6_reg_4368[1]_i_1_n_3 ;
  wire \r_V_6_reg_4368[2]_i_1_n_3 ;
  wire [31:0]sf_2_fu_2120_p2;
  wire sf_fu_386;
  wire \sf_fu_386_reg_n_3_[0] ;
  wire \sf_fu_386_reg_n_3_[10] ;
  wire \sf_fu_386_reg_n_3_[11] ;
  wire \sf_fu_386_reg_n_3_[12] ;
  wire \sf_fu_386_reg_n_3_[13] ;
  wire \sf_fu_386_reg_n_3_[14] ;
  wire \sf_fu_386_reg_n_3_[15] ;
  wire \sf_fu_386_reg_n_3_[16] ;
  wire \sf_fu_386_reg_n_3_[17] ;
  wire \sf_fu_386_reg_n_3_[18] ;
  wire \sf_fu_386_reg_n_3_[19] ;
  wire \sf_fu_386_reg_n_3_[1] ;
  wire \sf_fu_386_reg_n_3_[20] ;
  wire \sf_fu_386_reg_n_3_[21] ;
  wire \sf_fu_386_reg_n_3_[22] ;
  wire \sf_fu_386_reg_n_3_[23] ;
  wire \sf_fu_386_reg_n_3_[24] ;
  wire \sf_fu_386_reg_n_3_[25] ;
  wire \sf_fu_386_reg_n_3_[26] ;
  wire \sf_fu_386_reg_n_3_[27] ;
  wire \sf_fu_386_reg_n_3_[28] ;
  wire \sf_fu_386_reg_n_3_[29] ;
  wire \sf_fu_386_reg_n_3_[2] ;
  wire \sf_fu_386_reg_n_3_[30] ;
  wire \sf_fu_386_reg_n_3_[31] ;
  wire \sf_fu_386_reg_n_3_[3] ;
  wire \sf_fu_386_reg_n_3_[4] ;
  wire \sf_fu_386_reg_n_3_[5] ;
  wire \sf_fu_386_reg_n_3_[6] ;
  wire \sf_fu_386_reg_n_3_[7] ;
  wire \sf_fu_386_reg_n_3_[8] ;
  wire \sf_fu_386_reg_n_3_[9] ;
  wire [26:0]tmp_fu_1354_p58;
  wire [287:0]weights_V_TDATA_int_regslice;
  wire weights_V_TVALID_int_regslice;
  wire [3:1]\NLW_add_ln840_16_reg_4675_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln840_16_reg_4675_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln840_25_reg_4685_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln840_25_reg_4685_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln840_34_reg_4695_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln840_34_reg_4695_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln840_7_reg_4665_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln840_7_reg_4665_reg[13]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[11]_i_2 
       (.I0(accu_V_3_fu_406[17]),
        .O(\accu_V_11_reg_4873_reg[17]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[2]_i_1 
       (.I0(accu_V_fu_394[17]),
        .O(\accu_V_11_reg_4873_reg[17]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[5]_i_1 
       (.I0(accu_V_9_reg_4851[17]),
        .O(\accu_V_11_reg_4873_reg[17]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[8]_i_1 
       (.I0(accu_V_2_fu_402[17]),
        .O(\accu_V_11_reg_4873_reg[17]_0 [2]));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    B_V_data_1_sel_wr_i_1
       (.I0(Q[2]),
        .I1(out_V_TREADY_int_regslice),
        .I2(icmp_ln290_reg_4318_pp0_iter6_reg),
        .I3(icmp_ln249_reg_4053_pp0_iter6_reg),
        .I4(ap_CS_iter7_fsm_state8),
        .I5(B_V_data_1_sel_wr),
        .O(\ap_CS_fsm_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(Q[2]),
        .I1(out_V_TREADY_int_regslice),
        .I2(icmp_ln290_reg_4318_pp0_iter6_reg),
        .I3(icmp_ln249_reg_4053_pp0_iter6_reg),
        .I4(ap_CS_iter7_fsm_state8),
        .O(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID));
  FDRE \accu_V_10_reg_4862_reg[0] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_10_fu_2702_p2[0]),
        .Q(accu_V_2_fu_402[0]),
        .R(1'b0));
  FDRE \accu_V_10_reg_4862_reg[10] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_10_fu_2702_p2[10]),
        .Q(accu_V_2_fu_402[10]),
        .R(1'b0));
  FDRE \accu_V_10_reg_4862_reg[11] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_10_fu_2702_p2[11]),
        .Q(accu_V_2_fu_402[11]),
        .R(1'b0));
  FDRE \accu_V_10_reg_4862_reg[12] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_10_fu_2702_p2[12]),
        .Q(accu_V_2_fu_402[12]),
        .R(1'b0));
  FDRE \accu_V_10_reg_4862_reg[13] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_10_fu_2702_p2[13]),
        .Q(accu_V_2_fu_402[13]),
        .R(1'b0));
  FDRE \accu_V_10_reg_4862_reg[14] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_10_fu_2702_p2[14]),
        .Q(accu_V_2_fu_402[14]),
        .R(1'b0));
  FDRE \accu_V_10_reg_4862_reg[15] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_10_fu_2702_p2[15]),
        .Q(accu_V_2_fu_402[15]),
        .R(1'b0));
  FDRE \accu_V_10_reg_4862_reg[16] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_10_fu_2702_p2[16]),
        .Q(accu_V_2_fu_402[16]),
        .R(1'b0));
  FDRE \accu_V_10_reg_4862_reg[17] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_10_fu_2702_p2[17]),
        .Q(accu_V_2_fu_402[17]),
        .R(1'b0));
  FDRE \accu_V_10_reg_4862_reg[1] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_10_fu_2702_p2[1]),
        .Q(accu_V_2_fu_402[1]),
        .R(1'b0));
  FDRE \accu_V_10_reg_4862_reg[2] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_10_fu_2702_p2[2]),
        .Q(accu_V_2_fu_402[2]),
        .R(1'b0));
  FDRE \accu_V_10_reg_4862_reg[3] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_10_fu_2702_p2[3]),
        .Q(accu_V_2_fu_402[3]),
        .R(1'b0));
  FDRE \accu_V_10_reg_4862_reg[4] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_10_fu_2702_p2[4]),
        .Q(accu_V_2_fu_402[4]),
        .R(1'b0));
  FDRE \accu_V_10_reg_4862_reg[5] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_10_fu_2702_p2[5]),
        .Q(accu_V_2_fu_402[5]),
        .R(1'b0));
  FDRE \accu_V_10_reg_4862_reg[6] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_10_fu_2702_p2[6]),
        .Q(accu_V_2_fu_402[6]),
        .R(1'b0));
  FDRE \accu_V_10_reg_4862_reg[7] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_10_fu_2702_p2[7]),
        .Q(accu_V_2_fu_402[7]),
        .R(1'b0));
  FDRE \accu_V_10_reg_4862_reg[8] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_10_fu_2702_p2[8]),
        .Q(accu_V_2_fu_402[8]),
        .R(1'b0));
  FDRE \accu_V_10_reg_4862_reg[9] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_10_fu_2702_p2[9]),
        .Q(accu_V_2_fu_402[9]),
        .R(1'b0));
  FDRE \accu_V_11_reg_4873_reg[0] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_11_fu_2719_p2[0]),
        .Q(accu_V_3_fu_406[0]),
        .R(1'b0));
  FDRE \accu_V_11_reg_4873_reg[10] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_11_fu_2719_p2[10]),
        .Q(accu_V_3_fu_406[10]),
        .R(1'b0));
  FDRE \accu_V_11_reg_4873_reg[11] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_11_fu_2719_p2[11]),
        .Q(accu_V_3_fu_406[11]),
        .R(1'b0));
  FDRE \accu_V_11_reg_4873_reg[12] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_11_fu_2719_p2[12]),
        .Q(accu_V_3_fu_406[12]),
        .R(1'b0));
  FDRE \accu_V_11_reg_4873_reg[13] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_11_fu_2719_p2[13]),
        .Q(accu_V_3_fu_406[13]),
        .R(1'b0));
  FDRE \accu_V_11_reg_4873_reg[14] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_11_fu_2719_p2[14]),
        .Q(accu_V_3_fu_406[14]),
        .R(1'b0));
  FDRE \accu_V_11_reg_4873_reg[15] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_11_fu_2719_p2[15]),
        .Q(accu_V_3_fu_406[15]),
        .R(1'b0));
  FDRE \accu_V_11_reg_4873_reg[16] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_11_fu_2719_p2[16]),
        .Q(accu_V_3_fu_406[16]),
        .R(1'b0));
  FDRE \accu_V_11_reg_4873_reg[17] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_11_fu_2719_p2[17]),
        .Q(accu_V_3_fu_406[17]),
        .R(1'b0));
  FDRE \accu_V_11_reg_4873_reg[1] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_11_fu_2719_p2[1]),
        .Q(accu_V_3_fu_406[1]),
        .R(1'b0));
  FDRE \accu_V_11_reg_4873_reg[2] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_11_fu_2719_p2[2]),
        .Q(accu_V_3_fu_406[2]),
        .R(1'b0));
  FDRE \accu_V_11_reg_4873_reg[3] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_11_fu_2719_p2[3]),
        .Q(accu_V_3_fu_406[3]),
        .R(1'b0));
  FDRE \accu_V_11_reg_4873_reg[4] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_11_fu_2719_p2[4]),
        .Q(accu_V_3_fu_406[4]),
        .R(1'b0));
  FDRE \accu_V_11_reg_4873_reg[5] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_11_fu_2719_p2[5]),
        .Q(accu_V_3_fu_406[5]),
        .R(1'b0));
  FDRE \accu_V_11_reg_4873_reg[6] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_11_fu_2719_p2[6]),
        .Q(accu_V_3_fu_406[6]),
        .R(1'b0));
  FDRE \accu_V_11_reg_4873_reg[7] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_11_fu_2719_p2[7]),
        .Q(accu_V_3_fu_406[7]),
        .R(1'b0));
  FDRE \accu_V_11_reg_4873_reg[8] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_11_fu_2719_p2[8]),
        .Q(accu_V_3_fu_406[8]),
        .R(1'b0));
  FDRE \accu_V_11_reg_4873_reg[9] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_11_fu_2719_p2[9]),
        .Q(accu_V_3_fu_406[9]),
        .R(1'b0));
  FDRE \accu_V_1_fu_398_reg[0] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_9_fu_2685_p2[0]),
        .Q(accu_V_9_reg_4851[0]),
        .R(1'b0));
  FDRE \accu_V_1_fu_398_reg[10] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_9_fu_2685_p2[10]),
        .Q(accu_V_9_reg_4851[10]),
        .R(1'b0));
  FDRE \accu_V_1_fu_398_reg[11] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_9_fu_2685_p2[11]),
        .Q(accu_V_9_reg_4851[11]),
        .R(1'b0));
  FDRE \accu_V_1_fu_398_reg[12] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_9_fu_2685_p2[12]),
        .Q(accu_V_9_reg_4851[12]),
        .R(1'b0));
  FDRE \accu_V_1_fu_398_reg[13] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_9_fu_2685_p2[13]),
        .Q(accu_V_9_reg_4851[13]),
        .R(1'b0));
  FDRE \accu_V_1_fu_398_reg[14] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_9_fu_2685_p2[14]),
        .Q(accu_V_9_reg_4851[14]),
        .R(1'b0));
  FDRE \accu_V_1_fu_398_reg[15] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_9_fu_2685_p2[15]),
        .Q(accu_V_9_reg_4851[15]),
        .R(1'b0));
  FDRE \accu_V_1_fu_398_reg[16] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_9_fu_2685_p2[16]),
        .Q(accu_V_9_reg_4851[16]),
        .R(1'b0));
  FDRE \accu_V_1_fu_398_reg[17] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_9_fu_2685_p2[17]),
        .Q(accu_V_9_reg_4851[17]),
        .R(1'b0));
  FDRE \accu_V_1_fu_398_reg[1] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_9_fu_2685_p2[1]),
        .Q(accu_V_9_reg_4851[1]),
        .R(1'b0));
  FDRE \accu_V_1_fu_398_reg[2] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_9_fu_2685_p2[2]),
        .Q(accu_V_9_reg_4851[2]),
        .R(1'b0));
  FDRE \accu_V_1_fu_398_reg[3] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_9_fu_2685_p2[3]),
        .Q(accu_V_9_reg_4851[3]),
        .R(1'b0));
  FDRE \accu_V_1_fu_398_reg[4] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_9_fu_2685_p2[4]),
        .Q(accu_V_9_reg_4851[4]),
        .R(1'b0));
  FDRE \accu_V_1_fu_398_reg[5] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_9_fu_2685_p2[5]),
        .Q(accu_V_9_reg_4851[5]),
        .R(1'b0));
  FDRE \accu_V_1_fu_398_reg[6] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_9_fu_2685_p2[6]),
        .Q(accu_V_9_reg_4851[6]),
        .R(1'b0));
  FDRE \accu_V_1_fu_398_reg[7] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_9_fu_2685_p2[7]),
        .Q(accu_V_9_reg_4851[7]),
        .R(1'b0));
  FDRE \accu_V_1_fu_398_reg[8] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_9_fu_2685_p2[8]),
        .Q(accu_V_9_reg_4851[8]),
        .R(1'b0));
  FDRE \accu_V_1_fu_398_reg[9] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_9_fu_2685_p2[9]),
        .Q(accu_V_9_reg_4851[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FF8FFFFF)) 
    \accu_V_8_reg_4840[17]_i_1 
       (.I0(Q[2]),
        .I1(out_V_TREADY_int_regslice),
        .I2(icmp_ln290_reg_4318_pp0_iter6_reg),
        .I3(icmp_ln249_reg_4053_pp0_iter6_reg),
        .I4(ap_CS_iter7_fsm_state8),
        .I5(\accu_V_8_reg_4840[17]_i_3_n_3 ),
        .O(accu_V_10_reg_48620));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \accu_V_8_reg_4840[17]_i_3 
       (.I0(\icmp_ln249_reg_4053_pp0_iter5_reg_reg_n_3_[0] ),
        .I1(ap_CS_iter6_fsm_state7),
        .O(\accu_V_8_reg_4840[17]_i_3_n_3 ));
  FDRE \accu_V_8_reg_4840_reg[0] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_8_fu_2668_p2[0]),
        .Q(accu_V_fu_394[0]),
        .R(1'b0));
  FDRE \accu_V_8_reg_4840_reg[10] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_8_fu_2668_p2[10]),
        .Q(accu_V_fu_394[10]),
        .R(1'b0));
  FDRE \accu_V_8_reg_4840_reg[11] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_8_fu_2668_p2[11]),
        .Q(accu_V_fu_394[11]),
        .R(1'b0));
  FDRE \accu_V_8_reg_4840_reg[12] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_8_fu_2668_p2[12]),
        .Q(accu_V_fu_394[12]),
        .R(1'b0));
  FDRE \accu_V_8_reg_4840_reg[13] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_8_fu_2668_p2[13]),
        .Q(accu_V_fu_394[13]),
        .R(1'b0));
  FDRE \accu_V_8_reg_4840_reg[14] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_8_fu_2668_p2[14]),
        .Q(accu_V_fu_394[14]),
        .R(1'b0));
  FDRE \accu_V_8_reg_4840_reg[15] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_8_fu_2668_p2[15]),
        .Q(accu_V_fu_394[15]),
        .R(1'b0));
  FDRE \accu_V_8_reg_4840_reg[16] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_8_fu_2668_p2[16]),
        .Q(accu_V_fu_394[16]),
        .R(1'b0));
  FDRE \accu_V_8_reg_4840_reg[17] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_8_fu_2668_p2[17]),
        .Q(accu_V_fu_394[17]),
        .R(1'b0));
  FDRE \accu_V_8_reg_4840_reg[1] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_8_fu_2668_p2[1]),
        .Q(accu_V_fu_394[1]),
        .R(1'b0));
  FDRE \accu_V_8_reg_4840_reg[2] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_8_fu_2668_p2[2]),
        .Q(accu_V_fu_394[2]),
        .R(1'b0));
  FDRE \accu_V_8_reg_4840_reg[3] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_8_fu_2668_p2[3]),
        .Q(accu_V_fu_394[3]),
        .R(1'b0));
  FDRE \accu_V_8_reg_4840_reg[4] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_8_fu_2668_p2[4]),
        .Q(accu_V_fu_394[4]),
        .R(1'b0));
  FDRE \accu_V_8_reg_4840_reg[5] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_8_fu_2668_p2[5]),
        .Q(accu_V_fu_394[5]),
        .R(1'b0));
  FDRE \accu_V_8_reg_4840_reg[6] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_8_fu_2668_p2[6]),
        .Q(accu_V_fu_394[6]),
        .R(1'b0));
  FDRE \accu_V_8_reg_4840_reg[7] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_8_fu_2668_p2[7]),
        .Q(accu_V_fu_394[7]),
        .R(1'b0));
  FDRE \accu_V_8_reg_4840_reg[8] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_8_fu_2668_p2[8]),
        .Q(accu_V_fu_394[8]),
        .R(1'b0));
  FDRE \accu_V_8_reg_4840_reg[9] 
       (.C(ap_clk),
        .CE(accu_V_10_reg_48620),
        .D(accu_V_8_fu_2668_p2[9]),
        .Q(accu_V_fu_394[9]),
        .R(1'b0));
  FDRE \add_ln840_11_reg_4670_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U29_n_15),
        .Q(add_ln840_11_reg_4670[0]),
        .R(1'b0));
  FDRE \add_ln840_11_reg_4670_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U29_n_5),
        .Q(add_ln840_11_reg_4670[10]),
        .R(1'b0));
  FDRE \add_ln840_11_reg_4670_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U29_n_4),
        .Q(add_ln840_11_reg_4670[11]),
        .R(1'b0));
  FDRE \add_ln840_11_reg_4670_reg[12] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U29_n_3),
        .Q(add_ln840_11_reg_4670[12]),
        .R(1'b0));
  FDRE \add_ln840_11_reg_4670_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U29_n_14),
        .Q(add_ln840_11_reg_4670[1]),
        .R(1'b0));
  FDRE \add_ln840_11_reg_4670_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U29_n_13),
        .Q(add_ln840_11_reg_4670[2]),
        .R(1'b0));
  FDRE \add_ln840_11_reg_4670_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U29_n_12),
        .Q(add_ln840_11_reg_4670[3]),
        .R(1'b0));
  FDRE \add_ln840_11_reg_4670_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U29_n_11),
        .Q(add_ln840_11_reg_4670[4]),
        .R(1'b0));
  FDRE \add_ln840_11_reg_4670_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U29_n_10),
        .Q(add_ln840_11_reg_4670[5]),
        .R(1'b0));
  FDRE \add_ln840_11_reg_4670_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U29_n_9),
        .Q(add_ln840_11_reg_4670[6]),
        .R(1'b0));
  FDRE \add_ln840_11_reg_4670_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U29_n_8),
        .Q(add_ln840_11_reg_4670[7]),
        .R(1'b0));
  FDRE \add_ln840_11_reg_4670_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U29_n_7),
        .Q(add_ln840_11_reg_4670[8]),
        .R(1'b0));
  FDRE \add_ln840_11_reg_4670_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U29_n_6),
        .Q(add_ln840_11_reg_4670[9]),
        .R(1'b0));
  FDRE \add_ln840_13_reg_4600_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_46000),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U17_n_14),
        .Q(add_ln840_13_reg_4600[0]),
        .R(1'b0));
  FDRE \add_ln840_13_reg_4600_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_46000),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U17_n_4),
        .Q(add_ln840_13_reg_4600[10]),
        .R(1'b0));
  FDRE \add_ln840_13_reg_4600_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_46000),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U17_n_3),
        .Q(add_ln840_13_reg_4600[11]),
        .R(1'b0));
  FDRE \add_ln840_13_reg_4600_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_46000),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U17_n_13),
        .Q(add_ln840_13_reg_4600[1]),
        .R(1'b0));
  FDRE \add_ln840_13_reg_4600_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_46000),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U17_n_12),
        .Q(add_ln840_13_reg_4600[2]),
        .R(1'b0));
  FDRE \add_ln840_13_reg_4600_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_46000),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U17_n_11),
        .Q(add_ln840_13_reg_4600[3]),
        .R(1'b0));
  FDRE \add_ln840_13_reg_4600_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_46000),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U17_n_10),
        .Q(add_ln840_13_reg_4600[4]),
        .R(1'b0));
  FDRE \add_ln840_13_reg_4600_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_46000),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U17_n_9),
        .Q(add_ln840_13_reg_4600[5]),
        .R(1'b0));
  FDRE \add_ln840_13_reg_4600_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_46000),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U17_n_8),
        .Q(add_ln840_13_reg_4600[6]),
        .R(1'b0));
  FDRE \add_ln840_13_reg_4600_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_46000),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U17_n_7),
        .Q(add_ln840_13_reg_4600[7]),
        .R(1'b0));
  FDRE \add_ln840_13_reg_4600_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_46000),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U17_n_6),
        .Q(add_ln840_13_reg_4600[8]),
        .R(1'b0));
  FDRE \add_ln840_13_reg_4600_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_46000),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U17_n_5),
        .Q(add_ln840_13_reg_4600[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_16_reg_4675[11]_i_2 
       (.I0(add_ln840_13_reg_4600[11]),
        .I1(mac_muladd_8s_3ns_12s_13_4_1_U28_n_3),
        .O(\add_ln840_16_reg_4675[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_16_reg_4675[11]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U28_n_4),
        .I1(add_ln840_13_reg_4600[10]),
        .O(\add_ln840_16_reg_4675[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_16_reg_4675[11]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U28_n_5),
        .I1(add_ln840_13_reg_4600[9]),
        .O(\add_ln840_16_reg_4675[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_16_reg_4675[11]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U28_n_6),
        .I1(add_ln840_13_reg_4600[8]),
        .O(\add_ln840_16_reg_4675[11]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln840_16_reg_4675[13]_i_2 
       (.I0(add_ln840_13_reg_4600[11]),
        .O(\add_ln840_16_reg_4675[13]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_16_reg_4675[3]_i_2 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U28_n_11),
        .I1(add_ln840_13_reg_4600[3]),
        .O(\add_ln840_16_reg_4675[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_16_reg_4675[3]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U28_n_12),
        .I1(add_ln840_13_reg_4600[2]),
        .O(\add_ln840_16_reg_4675[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_16_reg_4675[3]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U28_n_13),
        .I1(add_ln840_13_reg_4600[1]),
        .O(\add_ln840_16_reg_4675[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_16_reg_4675[3]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U28_n_14),
        .I1(add_ln840_13_reg_4600[0]),
        .O(\add_ln840_16_reg_4675[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_16_reg_4675[7]_i_2 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U28_n_7),
        .I1(add_ln840_13_reg_4600[7]),
        .O(\add_ln840_16_reg_4675[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_16_reg_4675[7]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U28_n_8),
        .I1(add_ln840_13_reg_4600[6]),
        .O(\add_ln840_16_reg_4675[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_16_reg_4675[7]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U28_n_9),
        .I1(add_ln840_13_reg_4600[5]),
        .O(\add_ln840_16_reg_4675[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_16_reg_4675[7]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U28_n_10),
        .I1(add_ln840_13_reg_4600[4]),
        .O(\add_ln840_16_reg_4675[7]_i_5_n_3 ));
  FDRE \add_ln840_16_reg_4675_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_16_fu_2596_p2[0]),
        .Q(add_ln840_16_reg_4675[0]),
        .R(1'b0));
  FDRE \add_ln840_16_reg_4675_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_16_fu_2596_p2[10]),
        .Q(add_ln840_16_reg_4675[10]),
        .R(1'b0));
  FDRE \add_ln840_16_reg_4675_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_16_fu_2596_p2[11]),
        .Q(add_ln840_16_reg_4675[11]),
        .R(1'b0));
  CARRY4 \add_ln840_16_reg_4675_reg[11]_i_1 
       (.CI(\add_ln840_16_reg_4675_reg[7]_i_1_n_3 ),
        .CO({\add_ln840_16_reg_4675_reg[11]_i_1_n_3 ,\add_ln840_16_reg_4675_reg[11]_i_1_n_4 ,\add_ln840_16_reg_4675_reg[11]_i_1_n_5 ,\add_ln840_16_reg_4675_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({add_ln840_13_reg_4600[11],mac_muladd_8s_3ns_12s_13_4_1_U28_n_4,mac_muladd_8s_3ns_12s_13_4_1_U28_n_5,mac_muladd_8s_3ns_12s_13_4_1_U28_n_6}),
        .O(add_ln840_16_fu_2596_p2[11:8]),
        .S({\add_ln840_16_reg_4675[11]_i_2_n_3 ,\add_ln840_16_reg_4675[11]_i_3_n_3 ,\add_ln840_16_reg_4675[11]_i_4_n_3 ,\add_ln840_16_reg_4675[11]_i_5_n_3 }));
  FDRE \add_ln840_16_reg_4675_reg[12] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_16_fu_2596_p2[12]),
        .Q(add_ln840_16_reg_4675[12]),
        .R(1'b0));
  FDRE \add_ln840_16_reg_4675_reg[13] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_16_fu_2596_p2[13]),
        .Q(add_ln840_16_reg_4675[13]),
        .R(1'b0));
  CARRY4 \add_ln840_16_reg_4675_reg[13]_i_1 
       (.CI(\add_ln840_16_reg_4675_reg[11]_i_1_n_3 ),
        .CO({\NLW_add_ln840_16_reg_4675_reg[13]_i_1_CO_UNCONNECTED [3:1],\add_ln840_16_reg_4675_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\add_ln840_16_reg_4675[13]_i_2_n_3 }),
        .O({\NLW_add_ln840_16_reg_4675_reg[13]_i_1_O_UNCONNECTED [3:2],add_ln840_16_fu_2596_p2[13:12]}),
        .S({1'b0,1'b0,1'b1,mac_muladd_8s_3ns_12s_13_4_1_U28_n_15}));
  FDRE \add_ln840_16_reg_4675_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_16_fu_2596_p2[1]),
        .Q(add_ln840_16_reg_4675[1]),
        .R(1'b0));
  FDRE \add_ln840_16_reg_4675_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_16_fu_2596_p2[2]),
        .Q(add_ln840_16_reg_4675[2]),
        .R(1'b0));
  FDRE \add_ln840_16_reg_4675_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_16_fu_2596_p2[3]),
        .Q(add_ln840_16_reg_4675[3]),
        .R(1'b0));
  CARRY4 \add_ln840_16_reg_4675_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln840_16_reg_4675_reg[3]_i_1_n_3 ,\add_ln840_16_reg_4675_reg[3]_i_1_n_4 ,\add_ln840_16_reg_4675_reg[3]_i_1_n_5 ,\add_ln840_16_reg_4675_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_3ns_12s_13_4_1_U28_n_11,mac_muladd_8s_3ns_12s_13_4_1_U28_n_12,mac_muladd_8s_3ns_12s_13_4_1_U28_n_13,mac_muladd_8s_3ns_12s_13_4_1_U28_n_14}),
        .O(add_ln840_16_fu_2596_p2[3:0]),
        .S({\add_ln840_16_reg_4675[3]_i_2_n_3 ,\add_ln840_16_reg_4675[3]_i_3_n_3 ,\add_ln840_16_reg_4675[3]_i_4_n_3 ,\add_ln840_16_reg_4675[3]_i_5_n_3 }));
  FDRE \add_ln840_16_reg_4675_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_16_fu_2596_p2[4]),
        .Q(add_ln840_16_reg_4675[4]),
        .R(1'b0));
  FDRE \add_ln840_16_reg_4675_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_16_fu_2596_p2[5]),
        .Q(add_ln840_16_reg_4675[5]),
        .R(1'b0));
  FDRE \add_ln840_16_reg_4675_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_16_fu_2596_p2[6]),
        .Q(add_ln840_16_reg_4675[6]),
        .R(1'b0));
  FDRE \add_ln840_16_reg_4675_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_16_fu_2596_p2[7]),
        .Q(add_ln840_16_reg_4675[7]),
        .R(1'b0));
  CARRY4 \add_ln840_16_reg_4675_reg[7]_i_1 
       (.CI(\add_ln840_16_reg_4675_reg[3]_i_1_n_3 ),
        .CO({\add_ln840_16_reg_4675_reg[7]_i_1_n_3 ,\add_ln840_16_reg_4675_reg[7]_i_1_n_4 ,\add_ln840_16_reg_4675_reg[7]_i_1_n_5 ,\add_ln840_16_reg_4675_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_3ns_12s_13_4_1_U28_n_7,mac_muladd_8s_3ns_12s_13_4_1_U28_n_8,mac_muladd_8s_3ns_12s_13_4_1_U28_n_9,mac_muladd_8s_3ns_12s_13_4_1_U28_n_10}),
        .O(add_ln840_16_fu_2596_p2[7:4]),
        .S({\add_ln840_16_reg_4675[7]_i_2_n_3 ,\add_ln840_16_reg_4675[7]_i_3_n_3 ,\add_ln840_16_reg_4675[7]_i_4_n_3 ,\add_ln840_16_reg_4675[7]_i_5_n_3 }));
  FDRE \add_ln840_16_reg_4675_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_16_fu_2596_p2[8]),
        .Q(add_ln840_16_reg_4675[8]),
        .R(1'b0));
  FDRE \add_ln840_16_reg_4675_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_16_fu_2596_p2[9]),
        .Q(add_ln840_16_reg_4675[9]),
        .R(1'b0));
  FDRE \add_ln840_20_reg_4680_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U31_n_15),
        .Q(add_ln840_20_reg_4680[0]),
        .R(1'b0));
  FDRE \add_ln840_20_reg_4680_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U31_n_5),
        .Q(add_ln840_20_reg_4680[10]),
        .R(1'b0));
  FDRE \add_ln840_20_reg_4680_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U31_n_4),
        .Q(add_ln840_20_reg_4680[11]),
        .R(1'b0));
  FDRE \add_ln840_20_reg_4680_reg[12] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U31_n_3),
        .Q(add_ln840_20_reg_4680[12]),
        .R(1'b0));
  FDRE \add_ln840_20_reg_4680_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U31_n_14),
        .Q(add_ln840_20_reg_4680[1]),
        .R(1'b0));
  FDRE \add_ln840_20_reg_4680_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U31_n_13),
        .Q(add_ln840_20_reg_4680[2]),
        .R(1'b0));
  FDRE \add_ln840_20_reg_4680_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U31_n_12),
        .Q(add_ln840_20_reg_4680[3]),
        .R(1'b0));
  FDRE \add_ln840_20_reg_4680_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U31_n_11),
        .Q(add_ln840_20_reg_4680[4]),
        .R(1'b0));
  FDRE \add_ln840_20_reg_4680_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U31_n_10),
        .Q(add_ln840_20_reg_4680[5]),
        .R(1'b0));
  FDRE \add_ln840_20_reg_4680_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U31_n_9),
        .Q(add_ln840_20_reg_4680[6]),
        .R(1'b0));
  FDRE \add_ln840_20_reg_4680_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U31_n_8),
        .Q(add_ln840_20_reg_4680[7]),
        .R(1'b0));
  FDRE \add_ln840_20_reg_4680_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U31_n_7),
        .Q(add_ln840_20_reg_4680[8]),
        .R(1'b0));
  FDRE \add_ln840_20_reg_4680_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U31_n_6),
        .Q(add_ln840_20_reg_4680[9]),
        .R(1'b0));
  FDRE \add_ln840_22_reg_4615_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_46000),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U20_n_14),
        .Q(add_ln840_22_reg_4615[0]),
        .R(1'b0));
  FDRE \add_ln840_22_reg_4615_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_46000),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U20_n_4),
        .Q(add_ln840_22_reg_4615[10]),
        .R(1'b0));
  FDRE \add_ln840_22_reg_4615_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_46000),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U20_n_3),
        .Q(add_ln840_22_reg_4615[11]),
        .R(1'b0));
  FDRE \add_ln840_22_reg_4615_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_46000),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U20_n_13),
        .Q(add_ln840_22_reg_4615[1]),
        .R(1'b0));
  FDRE \add_ln840_22_reg_4615_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_46000),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U20_n_12),
        .Q(add_ln840_22_reg_4615[2]),
        .R(1'b0));
  FDRE \add_ln840_22_reg_4615_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_46000),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U20_n_11),
        .Q(add_ln840_22_reg_4615[3]),
        .R(1'b0));
  FDRE \add_ln840_22_reg_4615_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_46000),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U20_n_10),
        .Q(add_ln840_22_reg_4615[4]),
        .R(1'b0));
  FDRE \add_ln840_22_reg_4615_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_46000),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U20_n_9),
        .Q(add_ln840_22_reg_4615[5]),
        .R(1'b0));
  FDRE \add_ln840_22_reg_4615_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_46000),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U20_n_8),
        .Q(add_ln840_22_reg_4615[6]),
        .R(1'b0));
  FDRE \add_ln840_22_reg_4615_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_46000),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U20_n_7),
        .Q(add_ln840_22_reg_4615[7]),
        .R(1'b0));
  FDRE \add_ln840_22_reg_4615_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_46000),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U20_n_6),
        .Q(add_ln840_22_reg_4615[8]),
        .R(1'b0));
  FDRE \add_ln840_22_reg_4615_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_46000),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U20_n_5),
        .Q(add_ln840_22_reg_4615[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_25_reg_4685[11]_i_2 
       (.I0(add_ln840_22_reg_4615[11]),
        .I1(mac_muladd_8s_3ns_12s_13_4_1_U30_n_3),
        .O(\add_ln840_25_reg_4685[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_25_reg_4685[11]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U30_n_4),
        .I1(add_ln840_22_reg_4615[10]),
        .O(\add_ln840_25_reg_4685[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_25_reg_4685[11]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U30_n_5),
        .I1(add_ln840_22_reg_4615[9]),
        .O(\add_ln840_25_reg_4685[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_25_reg_4685[11]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U30_n_6),
        .I1(add_ln840_22_reg_4615[8]),
        .O(\add_ln840_25_reg_4685[11]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln840_25_reg_4685[13]_i_2 
       (.I0(add_ln840_22_reg_4615[11]),
        .O(\add_ln840_25_reg_4685[13]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_25_reg_4685[3]_i_2 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U30_n_11),
        .I1(add_ln840_22_reg_4615[3]),
        .O(\add_ln840_25_reg_4685[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_25_reg_4685[3]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U30_n_12),
        .I1(add_ln840_22_reg_4615[2]),
        .O(\add_ln840_25_reg_4685[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_25_reg_4685[3]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U30_n_13),
        .I1(add_ln840_22_reg_4615[1]),
        .O(\add_ln840_25_reg_4685[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_25_reg_4685[3]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U30_n_14),
        .I1(add_ln840_22_reg_4615[0]),
        .O(\add_ln840_25_reg_4685[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_25_reg_4685[7]_i_2 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U30_n_7),
        .I1(add_ln840_22_reg_4615[7]),
        .O(\add_ln840_25_reg_4685[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_25_reg_4685[7]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U30_n_8),
        .I1(add_ln840_22_reg_4615[6]),
        .O(\add_ln840_25_reg_4685[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_25_reg_4685[7]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U30_n_9),
        .I1(add_ln840_22_reg_4615[5]),
        .O(\add_ln840_25_reg_4685[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_25_reg_4685[7]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U30_n_10),
        .I1(add_ln840_22_reg_4615[4]),
        .O(\add_ln840_25_reg_4685[7]_i_5_n_3 ));
  FDRE \add_ln840_25_reg_4685_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_25_fu_2608_p2[0]),
        .Q(add_ln840_25_reg_4685[0]),
        .R(1'b0));
  FDRE \add_ln840_25_reg_4685_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_25_fu_2608_p2[10]),
        .Q(add_ln840_25_reg_4685[10]),
        .R(1'b0));
  FDRE \add_ln840_25_reg_4685_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_25_fu_2608_p2[11]),
        .Q(add_ln840_25_reg_4685[11]),
        .R(1'b0));
  CARRY4 \add_ln840_25_reg_4685_reg[11]_i_1 
       (.CI(\add_ln840_25_reg_4685_reg[7]_i_1_n_3 ),
        .CO({\add_ln840_25_reg_4685_reg[11]_i_1_n_3 ,\add_ln840_25_reg_4685_reg[11]_i_1_n_4 ,\add_ln840_25_reg_4685_reg[11]_i_1_n_5 ,\add_ln840_25_reg_4685_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({add_ln840_22_reg_4615[11],mac_muladd_8s_3ns_12s_13_4_1_U30_n_4,mac_muladd_8s_3ns_12s_13_4_1_U30_n_5,mac_muladd_8s_3ns_12s_13_4_1_U30_n_6}),
        .O(add_ln840_25_fu_2608_p2[11:8]),
        .S({\add_ln840_25_reg_4685[11]_i_2_n_3 ,\add_ln840_25_reg_4685[11]_i_3_n_3 ,\add_ln840_25_reg_4685[11]_i_4_n_3 ,\add_ln840_25_reg_4685[11]_i_5_n_3 }));
  FDRE \add_ln840_25_reg_4685_reg[12] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_25_fu_2608_p2[12]),
        .Q(add_ln840_25_reg_4685[12]),
        .R(1'b0));
  FDRE \add_ln840_25_reg_4685_reg[13] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_25_fu_2608_p2[13]),
        .Q(add_ln840_25_reg_4685[13]),
        .R(1'b0));
  CARRY4 \add_ln840_25_reg_4685_reg[13]_i_1 
       (.CI(\add_ln840_25_reg_4685_reg[11]_i_1_n_3 ),
        .CO({\NLW_add_ln840_25_reg_4685_reg[13]_i_1_CO_UNCONNECTED [3:1],\add_ln840_25_reg_4685_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\add_ln840_25_reg_4685[13]_i_2_n_3 }),
        .O({\NLW_add_ln840_25_reg_4685_reg[13]_i_1_O_UNCONNECTED [3:2],add_ln840_25_fu_2608_p2[13:12]}),
        .S({1'b0,1'b0,1'b1,mac_muladd_8s_3ns_12s_13_4_1_U30_n_15}));
  FDRE \add_ln840_25_reg_4685_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_25_fu_2608_p2[1]),
        .Q(add_ln840_25_reg_4685[1]),
        .R(1'b0));
  FDRE \add_ln840_25_reg_4685_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_25_fu_2608_p2[2]),
        .Q(add_ln840_25_reg_4685[2]),
        .R(1'b0));
  FDRE \add_ln840_25_reg_4685_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_25_fu_2608_p2[3]),
        .Q(add_ln840_25_reg_4685[3]),
        .R(1'b0));
  CARRY4 \add_ln840_25_reg_4685_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln840_25_reg_4685_reg[3]_i_1_n_3 ,\add_ln840_25_reg_4685_reg[3]_i_1_n_4 ,\add_ln840_25_reg_4685_reg[3]_i_1_n_5 ,\add_ln840_25_reg_4685_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_3ns_12s_13_4_1_U30_n_11,mac_muladd_8s_3ns_12s_13_4_1_U30_n_12,mac_muladd_8s_3ns_12s_13_4_1_U30_n_13,mac_muladd_8s_3ns_12s_13_4_1_U30_n_14}),
        .O(add_ln840_25_fu_2608_p2[3:0]),
        .S({\add_ln840_25_reg_4685[3]_i_2_n_3 ,\add_ln840_25_reg_4685[3]_i_3_n_3 ,\add_ln840_25_reg_4685[3]_i_4_n_3 ,\add_ln840_25_reg_4685[3]_i_5_n_3 }));
  FDRE \add_ln840_25_reg_4685_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_25_fu_2608_p2[4]),
        .Q(add_ln840_25_reg_4685[4]),
        .R(1'b0));
  FDRE \add_ln840_25_reg_4685_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_25_fu_2608_p2[5]),
        .Q(add_ln840_25_reg_4685[5]),
        .R(1'b0));
  FDRE \add_ln840_25_reg_4685_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_25_fu_2608_p2[6]),
        .Q(add_ln840_25_reg_4685[6]),
        .R(1'b0));
  FDRE \add_ln840_25_reg_4685_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_25_fu_2608_p2[7]),
        .Q(add_ln840_25_reg_4685[7]),
        .R(1'b0));
  CARRY4 \add_ln840_25_reg_4685_reg[7]_i_1 
       (.CI(\add_ln840_25_reg_4685_reg[3]_i_1_n_3 ),
        .CO({\add_ln840_25_reg_4685_reg[7]_i_1_n_3 ,\add_ln840_25_reg_4685_reg[7]_i_1_n_4 ,\add_ln840_25_reg_4685_reg[7]_i_1_n_5 ,\add_ln840_25_reg_4685_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_3ns_12s_13_4_1_U30_n_7,mac_muladd_8s_3ns_12s_13_4_1_U30_n_8,mac_muladd_8s_3ns_12s_13_4_1_U30_n_9,mac_muladd_8s_3ns_12s_13_4_1_U30_n_10}),
        .O(add_ln840_25_fu_2608_p2[7:4]),
        .S({\add_ln840_25_reg_4685[7]_i_2_n_3 ,\add_ln840_25_reg_4685[7]_i_3_n_3 ,\add_ln840_25_reg_4685[7]_i_4_n_3 ,\add_ln840_25_reg_4685[7]_i_5_n_3 }));
  FDRE \add_ln840_25_reg_4685_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_25_fu_2608_p2[8]),
        .Q(add_ln840_25_reg_4685[8]),
        .R(1'b0));
  FDRE \add_ln840_25_reg_4685_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_25_fu_2608_p2[9]),
        .Q(add_ln840_25_reg_4685[9]),
        .R(1'b0));
  FDRE \add_ln840_29_reg_4690_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U33_n_15),
        .Q(add_ln840_29_reg_4690[0]),
        .R(1'b0));
  FDRE \add_ln840_29_reg_4690_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U33_n_5),
        .Q(add_ln840_29_reg_4690[10]),
        .R(1'b0));
  FDRE \add_ln840_29_reg_4690_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U33_n_4),
        .Q(add_ln840_29_reg_4690[11]),
        .R(1'b0));
  FDRE \add_ln840_29_reg_4690_reg[12] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U33_n_3),
        .Q(add_ln840_29_reg_4690[12]),
        .R(1'b0));
  FDRE \add_ln840_29_reg_4690_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U33_n_14),
        .Q(add_ln840_29_reg_4690[1]),
        .R(1'b0));
  FDRE \add_ln840_29_reg_4690_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U33_n_13),
        .Q(add_ln840_29_reg_4690[2]),
        .R(1'b0));
  FDRE \add_ln840_29_reg_4690_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U33_n_12),
        .Q(add_ln840_29_reg_4690[3]),
        .R(1'b0));
  FDRE \add_ln840_29_reg_4690_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U33_n_11),
        .Q(add_ln840_29_reg_4690[4]),
        .R(1'b0));
  FDRE \add_ln840_29_reg_4690_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U33_n_10),
        .Q(add_ln840_29_reg_4690[5]),
        .R(1'b0));
  FDRE \add_ln840_29_reg_4690_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U33_n_9),
        .Q(add_ln840_29_reg_4690[6]),
        .R(1'b0));
  FDRE \add_ln840_29_reg_4690_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U33_n_8),
        .Q(add_ln840_29_reg_4690[7]),
        .R(1'b0));
  FDRE \add_ln840_29_reg_4690_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U33_n_7),
        .Q(add_ln840_29_reg_4690[8]),
        .R(1'b0));
  FDRE \add_ln840_29_reg_4690_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U33_n_6),
        .Q(add_ln840_29_reg_4690[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \add_ln840_2_reg_4660[12]_i_1 
       (.I0(mac_muladd_8s_3ns_11s_12_4_1_U25_n_16),
        .I1(ap_CS_iter5_fsm_state6),
        .I2(icmp_ln249_reg_4053_pp0_iter4_reg),
        .O(add_ln840_11_reg_46700));
  FDRE \add_ln840_2_reg_4660_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U27_n_15),
        .Q(add_ln840_2_reg_4660[0]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_4660_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U27_n_5),
        .Q(add_ln840_2_reg_4660[10]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_4660_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U27_n_4),
        .Q(add_ln840_2_reg_4660[11]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_4660_reg[12] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U27_n_3),
        .Q(add_ln840_2_reg_4660[12]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_4660_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U27_n_14),
        .Q(add_ln840_2_reg_4660[1]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_4660_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U27_n_13),
        .Q(add_ln840_2_reg_4660[2]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_4660_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U27_n_12),
        .Q(add_ln840_2_reg_4660[3]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_4660_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U27_n_11),
        .Q(add_ln840_2_reg_4660[4]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_4660_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U27_n_10),
        .Q(add_ln840_2_reg_4660[5]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_4660_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U27_n_9),
        .Q(add_ln840_2_reg_4660[6]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_4660_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U27_n_8),
        .Q(add_ln840_2_reg_4660[7]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_4660_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U27_n_7),
        .Q(add_ln840_2_reg_4660[8]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_4660_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U27_n_6),
        .Q(add_ln840_2_reg_4660[9]),
        .R(1'b0));
  FDRE \add_ln840_31_reg_4630_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_46000),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U23_n_14),
        .Q(add_ln840_31_reg_4630[0]),
        .R(1'b0));
  FDRE \add_ln840_31_reg_4630_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_46000),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U23_n_4),
        .Q(add_ln840_31_reg_4630[10]),
        .R(1'b0));
  FDRE \add_ln840_31_reg_4630_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_46000),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U23_n_3),
        .Q(add_ln840_31_reg_4630[11]),
        .R(1'b0));
  FDRE \add_ln840_31_reg_4630_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_46000),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U23_n_13),
        .Q(add_ln840_31_reg_4630[1]),
        .R(1'b0));
  FDRE \add_ln840_31_reg_4630_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_46000),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U23_n_12),
        .Q(add_ln840_31_reg_4630[2]),
        .R(1'b0));
  FDRE \add_ln840_31_reg_4630_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_46000),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U23_n_11),
        .Q(add_ln840_31_reg_4630[3]),
        .R(1'b0));
  FDRE \add_ln840_31_reg_4630_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_46000),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U23_n_10),
        .Q(add_ln840_31_reg_4630[4]),
        .R(1'b0));
  FDRE \add_ln840_31_reg_4630_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_46000),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U23_n_9),
        .Q(add_ln840_31_reg_4630[5]),
        .R(1'b0));
  FDRE \add_ln840_31_reg_4630_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_46000),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U23_n_8),
        .Q(add_ln840_31_reg_4630[6]),
        .R(1'b0));
  FDRE \add_ln840_31_reg_4630_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_46000),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U23_n_7),
        .Q(add_ln840_31_reg_4630[7]),
        .R(1'b0));
  FDRE \add_ln840_31_reg_4630_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_46000),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U23_n_6),
        .Q(add_ln840_31_reg_4630[8]),
        .R(1'b0));
  FDRE \add_ln840_31_reg_4630_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_46000),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U23_n_5),
        .Q(add_ln840_31_reg_4630[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_34_reg_4695[11]_i_2 
       (.I0(add_ln840_31_reg_4630[11]),
        .I1(mac_muladd_8s_3ns_12s_13_4_1_U32_n_3),
        .O(\add_ln840_34_reg_4695[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_34_reg_4695[11]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U32_n_4),
        .I1(add_ln840_31_reg_4630[10]),
        .O(\add_ln840_34_reg_4695[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_34_reg_4695[11]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U32_n_5),
        .I1(add_ln840_31_reg_4630[9]),
        .O(\add_ln840_34_reg_4695[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_34_reg_4695[11]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U32_n_6),
        .I1(add_ln840_31_reg_4630[8]),
        .O(\add_ln840_34_reg_4695[11]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln840_34_reg_4695[13]_i_2 
       (.I0(add_ln840_31_reg_4630[11]),
        .O(\add_ln840_34_reg_4695[13]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_34_reg_4695[3]_i_2 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U32_n_11),
        .I1(add_ln840_31_reg_4630[3]),
        .O(\add_ln840_34_reg_4695[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_34_reg_4695[3]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U32_n_12),
        .I1(add_ln840_31_reg_4630[2]),
        .O(\add_ln840_34_reg_4695[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_34_reg_4695[3]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U32_n_13),
        .I1(add_ln840_31_reg_4630[1]),
        .O(\add_ln840_34_reg_4695[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_34_reg_4695[3]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U32_n_14),
        .I1(add_ln840_31_reg_4630[0]),
        .O(\add_ln840_34_reg_4695[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_34_reg_4695[7]_i_2 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U32_n_7),
        .I1(add_ln840_31_reg_4630[7]),
        .O(\add_ln840_34_reg_4695[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_34_reg_4695[7]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U32_n_8),
        .I1(add_ln840_31_reg_4630[6]),
        .O(\add_ln840_34_reg_4695[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_34_reg_4695[7]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U32_n_9),
        .I1(add_ln840_31_reg_4630[5]),
        .O(\add_ln840_34_reg_4695[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_34_reg_4695[7]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U32_n_10),
        .I1(add_ln840_31_reg_4630[4]),
        .O(\add_ln840_34_reg_4695[7]_i_5_n_3 ));
  FDRE \add_ln840_34_reg_4695_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_34_fu_2620_p2[0]),
        .Q(add_ln840_34_reg_4695[0]),
        .R(1'b0));
  FDRE \add_ln840_34_reg_4695_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_34_fu_2620_p2[10]),
        .Q(add_ln840_34_reg_4695[10]),
        .R(1'b0));
  FDRE \add_ln840_34_reg_4695_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_34_fu_2620_p2[11]),
        .Q(add_ln840_34_reg_4695[11]),
        .R(1'b0));
  CARRY4 \add_ln840_34_reg_4695_reg[11]_i_1 
       (.CI(\add_ln840_34_reg_4695_reg[7]_i_1_n_3 ),
        .CO({\add_ln840_34_reg_4695_reg[11]_i_1_n_3 ,\add_ln840_34_reg_4695_reg[11]_i_1_n_4 ,\add_ln840_34_reg_4695_reg[11]_i_1_n_5 ,\add_ln840_34_reg_4695_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({add_ln840_31_reg_4630[11],mac_muladd_8s_3ns_12s_13_4_1_U32_n_4,mac_muladd_8s_3ns_12s_13_4_1_U32_n_5,mac_muladd_8s_3ns_12s_13_4_1_U32_n_6}),
        .O(add_ln840_34_fu_2620_p2[11:8]),
        .S({\add_ln840_34_reg_4695[11]_i_2_n_3 ,\add_ln840_34_reg_4695[11]_i_3_n_3 ,\add_ln840_34_reg_4695[11]_i_4_n_3 ,\add_ln840_34_reg_4695[11]_i_5_n_3 }));
  FDRE \add_ln840_34_reg_4695_reg[12] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_34_fu_2620_p2[12]),
        .Q(add_ln840_34_reg_4695[12]),
        .R(1'b0));
  FDRE \add_ln840_34_reg_4695_reg[13] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_34_fu_2620_p2[13]),
        .Q(add_ln840_34_reg_4695[13]),
        .R(1'b0));
  CARRY4 \add_ln840_34_reg_4695_reg[13]_i_1 
       (.CI(\add_ln840_34_reg_4695_reg[11]_i_1_n_3 ),
        .CO({\NLW_add_ln840_34_reg_4695_reg[13]_i_1_CO_UNCONNECTED [3:1],\add_ln840_34_reg_4695_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\add_ln840_34_reg_4695[13]_i_2_n_3 }),
        .O({\NLW_add_ln840_34_reg_4695_reg[13]_i_1_O_UNCONNECTED [3:2],add_ln840_34_fu_2620_p2[13:12]}),
        .S({1'b0,1'b0,1'b1,mac_muladd_8s_3ns_12s_13_4_1_U32_n_18}));
  FDRE \add_ln840_34_reg_4695_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_34_fu_2620_p2[1]),
        .Q(add_ln840_34_reg_4695[1]),
        .R(1'b0));
  FDRE \add_ln840_34_reg_4695_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_34_fu_2620_p2[2]),
        .Q(add_ln840_34_reg_4695[2]),
        .R(1'b0));
  FDRE \add_ln840_34_reg_4695_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_34_fu_2620_p2[3]),
        .Q(add_ln840_34_reg_4695[3]),
        .R(1'b0));
  CARRY4 \add_ln840_34_reg_4695_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln840_34_reg_4695_reg[3]_i_1_n_3 ,\add_ln840_34_reg_4695_reg[3]_i_1_n_4 ,\add_ln840_34_reg_4695_reg[3]_i_1_n_5 ,\add_ln840_34_reg_4695_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_3ns_12s_13_4_1_U32_n_11,mac_muladd_8s_3ns_12s_13_4_1_U32_n_12,mac_muladd_8s_3ns_12s_13_4_1_U32_n_13,mac_muladd_8s_3ns_12s_13_4_1_U32_n_14}),
        .O(add_ln840_34_fu_2620_p2[3:0]),
        .S({\add_ln840_34_reg_4695[3]_i_2_n_3 ,\add_ln840_34_reg_4695[3]_i_3_n_3 ,\add_ln840_34_reg_4695[3]_i_4_n_3 ,\add_ln840_34_reg_4695[3]_i_5_n_3 }));
  FDRE \add_ln840_34_reg_4695_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_34_fu_2620_p2[4]),
        .Q(add_ln840_34_reg_4695[4]),
        .R(1'b0));
  FDRE \add_ln840_34_reg_4695_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_34_fu_2620_p2[5]),
        .Q(add_ln840_34_reg_4695[5]),
        .R(1'b0));
  FDRE \add_ln840_34_reg_4695_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_34_fu_2620_p2[6]),
        .Q(add_ln840_34_reg_4695[6]),
        .R(1'b0));
  FDRE \add_ln840_34_reg_4695_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_34_fu_2620_p2[7]),
        .Q(add_ln840_34_reg_4695[7]),
        .R(1'b0));
  CARRY4 \add_ln840_34_reg_4695_reg[7]_i_1 
       (.CI(\add_ln840_34_reg_4695_reg[3]_i_1_n_3 ),
        .CO({\add_ln840_34_reg_4695_reg[7]_i_1_n_3 ,\add_ln840_34_reg_4695_reg[7]_i_1_n_4 ,\add_ln840_34_reg_4695_reg[7]_i_1_n_5 ,\add_ln840_34_reg_4695_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_3ns_12s_13_4_1_U32_n_7,mac_muladd_8s_3ns_12s_13_4_1_U32_n_8,mac_muladd_8s_3ns_12s_13_4_1_U32_n_9,mac_muladd_8s_3ns_12s_13_4_1_U32_n_10}),
        .O(add_ln840_34_fu_2620_p2[7:4]),
        .S({\add_ln840_34_reg_4695[7]_i_2_n_3 ,\add_ln840_34_reg_4695[7]_i_3_n_3 ,\add_ln840_34_reg_4695[7]_i_4_n_3 ,\add_ln840_34_reg_4695[7]_i_5_n_3 }));
  FDRE \add_ln840_34_reg_4695_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_34_fu_2620_p2[8]),
        .Q(add_ln840_34_reg_4695[8]),
        .R(1'b0));
  FDRE \add_ln840_34_reg_4695_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_34_fu_2620_p2[9]),
        .Q(add_ln840_34_reg_4695[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \add_ln840_4_reg_4585[11]_i_1 
       (.I0(mac_muladd_8s_3ns_11s_12_4_1_U25_n_16),
        .I1(ap_CS_iter4_fsm_state5),
        .I2(icmp_ln249_reg_4053_pp0_iter3_reg),
        .O(add_ln840_13_reg_46000));
  FDRE \add_ln840_4_reg_4585_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_46000),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U14_n_14),
        .Q(add_ln840_4_reg_4585[0]),
        .R(1'b0));
  FDRE \add_ln840_4_reg_4585_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_46000),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U14_n_4),
        .Q(add_ln840_4_reg_4585[10]),
        .R(1'b0));
  FDRE \add_ln840_4_reg_4585_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_46000),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U14_n_3),
        .Q(add_ln840_4_reg_4585[11]),
        .R(1'b0));
  FDRE \add_ln840_4_reg_4585_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_46000),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U14_n_13),
        .Q(add_ln840_4_reg_4585[1]),
        .R(1'b0));
  FDRE \add_ln840_4_reg_4585_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_46000),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U14_n_12),
        .Q(add_ln840_4_reg_4585[2]),
        .R(1'b0));
  FDRE \add_ln840_4_reg_4585_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_46000),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U14_n_11),
        .Q(add_ln840_4_reg_4585[3]),
        .R(1'b0));
  FDRE \add_ln840_4_reg_4585_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_46000),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U14_n_10),
        .Q(add_ln840_4_reg_4585[4]),
        .R(1'b0));
  FDRE \add_ln840_4_reg_4585_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_46000),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U14_n_9),
        .Q(add_ln840_4_reg_4585[5]),
        .R(1'b0));
  FDRE \add_ln840_4_reg_4585_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_46000),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U14_n_8),
        .Q(add_ln840_4_reg_4585[6]),
        .R(1'b0));
  FDRE \add_ln840_4_reg_4585_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_46000),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U14_n_7),
        .Q(add_ln840_4_reg_4585[7]),
        .R(1'b0));
  FDRE \add_ln840_4_reg_4585_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_46000),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U14_n_6),
        .Q(add_ln840_4_reg_4585[8]),
        .R(1'b0));
  FDRE \add_ln840_4_reg_4585_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_13_reg_46000),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U14_n_5),
        .Q(add_ln840_4_reg_4585[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_7_reg_4665[11]_i_2 
       (.I0(add_ln840_4_reg_4585[11]),
        .I1(mac_muladd_8s_3ns_12s_13_4_1_U26_n_3),
        .O(\add_ln840_7_reg_4665[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_7_reg_4665[11]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U26_n_4),
        .I1(add_ln840_4_reg_4585[10]),
        .O(\add_ln840_7_reg_4665[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_7_reg_4665[11]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U26_n_5),
        .I1(add_ln840_4_reg_4585[9]),
        .O(\add_ln840_7_reg_4665[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_7_reg_4665[11]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U26_n_6),
        .I1(add_ln840_4_reg_4585[8]),
        .O(\add_ln840_7_reg_4665[11]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln840_7_reg_4665[13]_i_2 
       (.I0(add_ln840_4_reg_4585[11]),
        .O(\add_ln840_7_reg_4665[13]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_7_reg_4665[3]_i_2 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U26_n_11),
        .I1(add_ln840_4_reg_4585[3]),
        .O(\add_ln840_7_reg_4665[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_7_reg_4665[3]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U26_n_12),
        .I1(add_ln840_4_reg_4585[2]),
        .O(\add_ln840_7_reg_4665[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_7_reg_4665[3]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U26_n_13),
        .I1(add_ln840_4_reg_4585[1]),
        .O(\add_ln840_7_reg_4665[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_7_reg_4665[3]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U26_n_14),
        .I1(add_ln840_4_reg_4585[0]),
        .O(\add_ln840_7_reg_4665[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_7_reg_4665[7]_i_2 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U26_n_7),
        .I1(add_ln840_4_reg_4585[7]),
        .O(\add_ln840_7_reg_4665[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_7_reg_4665[7]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U26_n_8),
        .I1(add_ln840_4_reg_4585[6]),
        .O(\add_ln840_7_reg_4665[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_7_reg_4665[7]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U26_n_9),
        .I1(add_ln840_4_reg_4585[5]),
        .O(\add_ln840_7_reg_4665[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_7_reg_4665[7]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U26_n_10),
        .I1(add_ln840_4_reg_4585[4]),
        .O(\add_ln840_7_reg_4665[7]_i_5_n_3 ));
  FDRE \add_ln840_7_reg_4665_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_7_fu_2584_p2[0]),
        .Q(add_ln840_7_reg_4665[0]),
        .R(1'b0));
  FDRE \add_ln840_7_reg_4665_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_7_fu_2584_p2[10]),
        .Q(add_ln840_7_reg_4665[10]),
        .R(1'b0));
  FDRE \add_ln840_7_reg_4665_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_7_fu_2584_p2[11]),
        .Q(add_ln840_7_reg_4665[11]),
        .R(1'b0));
  CARRY4 \add_ln840_7_reg_4665_reg[11]_i_1 
       (.CI(\add_ln840_7_reg_4665_reg[7]_i_1_n_3 ),
        .CO({\add_ln840_7_reg_4665_reg[11]_i_1_n_3 ,\add_ln840_7_reg_4665_reg[11]_i_1_n_4 ,\add_ln840_7_reg_4665_reg[11]_i_1_n_5 ,\add_ln840_7_reg_4665_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({add_ln840_4_reg_4585[11],mac_muladd_8s_3ns_12s_13_4_1_U26_n_4,mac_muladd_8s_3ns_12s_13_4_1_U26_n_5,mac_muladd_8s_3ns_12s_13_4_1_U26_n_6}),
        .O(add_ln840_7_fu_2584_p2[11:8]),
        .S({\add_ln840_7_reg_4665[11]_i_2_n_3 ,\add_ln840_7_reg_4665[11]_i_3_n_3 ,\add_ln840_7_reg_4665[11]_i_4_n_3 ,\add_ln840_7_reg_4665[11]_i_5_n_3 }));
  FDRE \add_ln840_7_reg_4665_reg[12] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_7_fu_2584_p2[12]),
        .Q(add_ln840_7_reg_4665[12]),
        .R(1'b0));
  FDRE \add_ln840_7_reg_4665_reg[13] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_7_fu_2584_p2[13]),
        .Q(add_ln840_7_reg_4665[13]),
        .R(1'b0));
  CARRY4 \add_ln840_7_reg_4665_reg[13]_i_1 
       (.CI(\add_ln840_7_reg_4665_reg[11]_i_1_n_3 ),
        .CO({\NLW_add_ln840_7_reg_4665_reg[13]_i_1_CO_UNCONNECTED [3:1],\add_ln840_7_reg_4665_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\add_ln840_7_reg_4665[13]_i_2_n_3 }),
        .O({\NLW_add_ln840_7_reg_4665_reg[13]_i_1_O_UNCONNECTED [3:2],add_ln840_7_fu_2584_p2[13:12]}),
        .S({1'b0,1'b0,1'b1,mac_muladd_8s_3ns_12s_13_4_1_U26_n_15}));
  FDRE \add_ln840_7_reg_4665_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_7_fu_2584_p2[1]),
        .Q(add_ln840_7_reg_4665[1]),
        .R(1'b0));
  FDRE \add_ln840_7_reg_4665_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_7_fu_2584_p2[2]),
        .Q(add_ln840_7_reg_4665[2]),
        .R(1'b0));
  FDRE \add_ln840_7_reg_4665_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_7_fu_2584_p2[3]),
        .Q(add_ln840_7_reg_4665[3]),
        .R(1'b0));
  CARRY4 \add_ln840_7_reg_4665_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln840_7_reg_4665_reg[3]_i_1_n_3 ,\add_ln840_7_reg_4665_reg[3]_i_1_n_4 ,\add_ln840_7_reg_4665_reg[3]_i_1_n_5 ,\add_ln840_7_reg_4665_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_3ns_12s_13_4_1_U26_n_11,mac_muladd_8s_3ns_12s_13_4_1_U26_n_12,mac_muladd_8s_3ns_12s_13_4_1_U26_n_13,mac_muladd_8s_3ns_12s_13_4_1_U26_n_14}),
        .O(add_ln840_7_fu_2584_p2[3:0]),
        .S({\add_ln840_7_reg_4665[3]_i_2_n_3 ,\add_ln840_7_reg_4665[3]_i_3_n_3 ,\add_ln840_7_reg_4665[3]_i_4_n_3 ,\add_ln840_7_reg_4665[3]_i_5_n_3 }));
  FDRE \add_ln840_7_reg_4665_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_7_fu_2584_p2[4]),
        .Q(add_ln840_7_reg_4665[4]),
        .R(1'b0));
  FDRE \add_ln840_7_reg_4665_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_7_fu_2584_p2[5]),
        .Q(add_ln840_7_reg_4665[5]),
        .R(1'b0));
  FDRE \add_ln840_7_reg_4665_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_7_fu_2584_p2[6]),
        .Q(add_ln840_7_reg_4665[6]),
        .R(1'b0));
  FDRE \add_ln840_7_reg_4665_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_7_fu_2584_p2[7]),
        .Q(add_ln840_7_reg_4665[7]),
        .R(1'b0));
  CARRY4 \add_ln840_7_reg_4665_reg[7]_i_1 
       (.CI(\add_ln840_7_reg_4665_reg[3]_i_1_n_3 ),
        .CO({\add_ln840_7_reg_4665_reg[7]_i_1_n_3 ,\add_ln840_7_reg_4665_reg[7]_i_1_n_4 ,\add_ln840_7_reg_4665_reg[7]_i_1_n_5 ,\add_ln840_7_reg_4665_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_3ns_12s_13_4_1_U26_n_7,mac_muladd_8s_3ns_12s_13_4_1_U26_n_8,mac_muladd_8s_3ns_12s_13_4_1_U26_n_9,mac_muladd_8s_3ns_12s_13_4_1_U26_n_10}),
        .O(add_ln840_7_fu_2584_p2[7:4]),
        .S({\add_ln840_7_reg_4665[7]_i_2_n_3 ,\add_ln840_7_reg_4665[7]_i_3_n_3 ,\add_ln840_7_reg_4665[7]_i_4_n_3 ,\add_ln840_7_reg_4665[7]_i_5_n_3 }));
  FDRE \add_ln840_7_reg_4665_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_7_fu_2584_p2[8]),
        .Q(add_ln840_7_reg_4665[8]),
        .R(1'b0));
  FDRE \add_ln840_7_reg_4665_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_11_reg_46700),
        .D(add_ln840_7_fu_2584_p2[9]),
        .Q(add_ln840_7_reg_4665[9]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "ap_ST_iter1_fsm_state0:01,ap_ST_iter1_fsm_state2:10" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter1_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_iter1_fsm),
        .Q(ap_CS_iter1_fsm_state2),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF8FFFFF)) 
    \ap_CS_iter2_fsm[1]_i_1 
       (.I0(Q[2]),
        .I1(out_V_TREADY_int_regslice),
        .I2(icmp_ln290_reg_4318_pp0_iter6_reg),
        .I3(icmp_ln249_reg_4053_pp0_iter6_reg),
        .I4(ap_CS_iter7_fsm_state8),
        .O(\ap_CS_iter2_fsm[1]_i_1_n_3 ));
  (* FSM_ENCODED_STATES = "ap_ST_iter2_fsm_state0:01,ap_ST_iter2_fsm_state3:10" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter2_fsm_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_iter2_fsm[1]_i_1_n_3 ),
        .D(ap_CS_iter1_fsm_state2),
        .Q(ap_CS_iter2_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter3_fsm_state0:01,ap_ST_iter3_fsm_state4:10" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter3_fsm_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_iter2_fsm[1]_i_1_n_3 ),
        .D(ap_CS_iter2_fsm_state3),
        .Q(ap_CS_iter3_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter4_fsm_state0:01,ap_ST_iter4_fsm_state5:10" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter4_fsm_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_iter2_fsm[1]_i_1_n_3 ),
        .D(ap_CS_iter3_fsm_state4),
        .Q(ap_CS_iter4_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter5_fsm_state0:01,ap_ST_iter5_fsm_state6:10" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter5_fsm_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_iter2_fsm[1]_i_1_n_3 ),
        .D(ap_CS_iter4_fsm_state5),
        .Q(ap_CS_iter5_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter6_fsm_state0:01,ap_ST_iter6_fsm_state7:10" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter6_fsm_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_iter2_fsm[1]_i_1_n_3 ),
        .D(ap_CS_iter5_fsm_state6),
        .Q(ap_CS_iter6_fsm_state7),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAAAABFAAAAAAAAAA)) 
    \ap_CS_iter7_fsm[1]_i_1 
       (.I0(ap_CS_iter6_fsm_state7),
        .I1(Q[2]),
        .I2(out_V_TREADY_int_regslice),
        .I3(icmp_ln290_reg_4318_pp0_iter6_reg),
        .I4(icmp_ln249_reg_4053_pp0_iter6_reg),
        .I5(ap_CS_iter7_fsm_state8),
        .O(ap_NS_iter7_fsm));
  (* FSM_ENCODED_STATES = "ap_ST_iter7_fsm_state0:01,ap_ST_iter7_fsm_state8:10" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter7_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_iter7_fsm),
        .Q(ap_CS_iter7_fsm_state8),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_136),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1153_out),
        .D(ap_loop_exit_ready_pp0_iter1_reg),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter3_reg_reg
       (.C(ap_clk),
        .CE(ap_NS_iter3_fsm1152_out),
        .D(ap_loop_exit_ready_pp0_iter2_reg),
        .Q(ap_loop_exit_ready_pp0_iter3_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter4_reg_reg
       (.C(ap_clk),
        .CE(ap_NS_iter4_fsm1151_out),
        .D(ap_loop_exit_ready_pp0_iter3_reg),
        .Q(ap_loop_exit_ready_pp0_iter4_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter5_reg_reg
       (.C(ap_clk),
        .CE(ap_NS_iter5_fsm1150_out),
        .D(ap_loop_exit_ready_pp0_iter4_reg),
        .Q(ap_loop_exit_ready_pp0_iter5_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    ap_loop_exit_ready_pp0_iter6_reg_i_1
       (.I0(ap_loop_exit_ready_pp0_iter5_reg),
        .I1(ap_CS_iter5_fsm_state6),
        .I2(mac_muladd_8s_3ns_11s_12_4_1_U25_n_16),
        .I3(ap_loop_exit_ready_pp0_iter6_reg),
        .O(ap_loop_exit_ready_pp0_iter6_reg_i_1_n_3));
  FDRE ap_loop_exit_ready_pp0_iter6_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter6_reg_i_1_n_3),
        .Q(ap_loop_exit_ready_pp0_iter6_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBABA8A00)) 
    ap_loop_exit_ready_pp0_iter7_reg_i_1
       (.I0(ap_loop_exit_ready_pp0_iter7_reg),
        .I1(mac_muladd_8s_3ns_11s_12_4_1_U25_n_16),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(ap_loop_exit_ready_pp0_iter7_reg_i_2_n_3),
        .I4(ap_loop_exit_ready_pp0_iter6_reg),
        .O(ap_loop_exit_ready_pp0_iter7_reg_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h55757575)) 
    ap_loop_exit_ready_pp0_iter7_reg_i_2
       (.I0(ap_CS_iter7_fsm_state8),
        .I1(icmp_ln249_reg_4053_pp0_iter6_reg),
        .I2(icmp_ln290_reg_4318_pp0_iter6_reg),
        .I3(out_V_TREADY_int_regslice),
        .I4(Q[2]),
        .O(ap_loop_exit_ready_pp0_iter7_reg_i_2_n_3));
  FDRE ap_loop_exit_ready_pp0_iter7_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter7_reg_i_1_n_3),
        .Q(ap_loop_exit_ready_pp0_iter7_reg),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0 [7]),
        .Q(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0 [8]),
        .Q(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[15] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0 [9]),
        .Q(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[16] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0 [10]),
        .Q(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[17] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0 [11]),
        .Q(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[18] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0 [12]),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[19] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0 [13]),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[20] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0 [14]),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[21] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0 [15]),
        .Q(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[22] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0 [16]),
        .Q(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0 [17]),
        .Q(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0 [0]),
        .Q(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0 [1]),
        .Q(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0 [2]),
        .Q(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0 [3]),
        .Q(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0 [4]),
        .Q(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0 [5]),
        .Q(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_0 [6]),
        .Q(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[9] ),
        .R(1'b0));
  finn_design_MVAU_hls_7_0_MVAU_hls_7_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.\B_V_data_1_state_reg[0] (nf_1_fu_634),
        .\B_V_data_1_state_reg[0]_0 (sf_fu_386),
        .\B_V_data_1_state_reg[0]_1 (\B_V_data_1_state_reg[0] ),
        .\B_V_data_1_state_reg[0]_2 (ap_phi_reg_pp0_iter1_inElem_1_reg_102138),
        .\B_V_data_1_state_reg[0]_3 (ap_phi_reg_pp0_iter1_inElem_1_reg_102146),
        .\B_V_data_1_state_reg[0]_4 (ap_phi_reg_pp0_iter1_inElem_1_reg_102154),
        .D(sf_2_fu_2120_p2),
        .E(i_fu_390),
        .Q({\sf_fu_386_reg_n_3_[31] ,\sf_fu_386_reg_n_3_[30] ,\sf_fu_386_reg_n_3_[29] ,\sf_fu_386_reg_n_3_[28] ,\sf_fu_386_reg_n_3_[27] ,\sf_fu_386_reg_n_3_[26] ,\sf_fu_386_reg_n_3_[25] ,\sf_fu_386_reg_n_3_[24] ,\sf_fu_386_reg_n_3_[23] ,\sf_fu_386_reg_n_3_[22] ,\sf_fu_386_reg_n_3_[21] ,\sf_fu_386_reg_n_3_[20] ,\sf_fu_386_reg_n_3_[19] ,\sf_fu_386_reg_n_3_[18] ,\sf_fu_386_reg_n_3_[17] ,\sf_fu_386_reg_n_3_[16] ,\sf_fu_386_reg_n_3_[15] ,\sf_fu_386_reg_n_3_[14] ,\sf_fu_386_reg_n_3_[13] ,\sf_fu_386_reg_n_3_[12] ,\sf_fu_386_reg_n_3_[11] ,\sf_fu_386_reg_n_3_[10] ,\sf_fu_386_reg_n_3_[9] ,\sf_fu_386_reg_n_3_[8] ,\sf_fu_386_reg_n_3_[7] ,\sf_fu_386_reg_n_3_[6] ,\sf_fu_386_reg_n_3_[5] ,\sf_fu_386_reg_n_3_[4] ,\sf_fu_386_reg_n_3_[3] ,\sf_fu_386_reg_n_3_[2] ,\sf_fu_386_reg_n_3_[1] ,\sf_fu_386_reg_n_3_[0] }),
        .SR(flow_control_loop_pipe_sequential_init_U_n_88),
        .\ap_CS_fsm_reg[0] (D),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[2] (Q),
        .\ap_CS_iter1_fsm_reg[1] (mac_muladd_8s_3ns_11s_12_4_1_U25_n_16),
        .ap_CS_iter1_fsm_state2(ap_CS_iter1_fsm_state2),
        .ap_CS_iter7_fsm_state8(ap_CS_iter7_fsm_state8),
        .ap_NS_fsm10_out(ap_NS_fsm10_out),
        .ap_NS_iter1_fsm(ap_NS_iter1_fsm),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_exit_ready_pp0_iter1_reg_reg(flow_control_loop_pipe_sequential_init_U_n_136),
        .ap_loop_exit_ready_pp0_iter7_reg(ap_loop_exit_ready_pp0_iter7_reg),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_155),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_inv),
        .grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .i_2_fu_1170_p2(i_2_fu_1170_p2),
        .\i_fu_390_reg[0] (\i_fu_390_reg_n_3_[0] ),
        .\i_fu_390_reg[0]_0 (mac_muladd_8s_3ns_11s_12_4_1_U25_n_18),
        .\i_fu_390_reg[12] (\i_fu_390_reg_n_3_[9] ),
        .\i_fu_390_reg[12]_0 (\i_fu_390_reg_n_3_[10] ),
        .\i_fu_390_reg[12]_1 (\i_fu_390_reg_n_3_[11] ),
        .\i_fu_390_reg[12]_2 (\i_fu_390_reg_n_3_[12] ),
        .\i_fu_390_reg[16] (\i_fu_390_reg_n_3_[13] ),
        .\i_fu_390_reg[16]_0 (\i_fu_390_reg_n_3_[14] ),
        .\i_fu_390_reg[16]_1 (\i_fu_390_reg_n_3_[15] ),
        .\i_fu_390_reg[16]_2 (\i_fu_390_reg_n_3_[16] ),
        .\i_fu_390_reg[17] (\i_fu_390_reg_n_3_[17] ),
        .\i_fu_390_reg[4] (\i_fu_390_reg_n_3_[1] ),
        .\i_fu_390_reg[4]_0 (\i_fu_390_reg_n_3_[2] ),
        .\i_fu_390_reg[4]_1 (\i_fu_390_reg_n_3_[3] ),
        .\i_fu_390_reg[4]_2 (\i_fu_390_reg_n_3_[4] ),
        .\i_fu_390_reg[6] (flow_control_loop_pipe_sequential_init_U_n_156),
        .\i_fu_390_reg[8] (\i_fu_390_reg_n_3_[5] ),
        .\i_fu_390_reg[8]_0 (\i_fu_390_reg_n_3_[6] ),
        .\i_fu_390_reg[8]_1 (\i_fu_390_reg_n_3_[7] ),
        .\i_fu_390_reg[8]_2 (\i_fu_390_reg_n_3_[8] ),
        .icmp_ln249_reg_4053(icmp_ln249_reg_4053),
        .icmp_ln249_reg_4053_pp0_iter6_reg(icmp_ln249_reg_4053_pp0_iter6_reg),
        .\icmp_ln249_reg_4053_reg[0] (flow_control_loop_pipe_sequential_init_U_n_137),
        .\icmp_ln272_reg_4130_reg[0] (flow_control_loop_pipe_sequential_init_U_n_86),
        .\icmp_ln272_reg_4130_reg[0]_0 (\icmp_ln272_reg_4130_reg_n_3_[0] ),
        .icmp_ln290_fu_2126_p2(icmp_ln290_fu_2126_p2),
        .\icmp_ln290_reg_4318[0]_i_3_0 (mac_muladd_8s_3ns_11s_12_4_1_U25_n_17),
        .icmp_ln290_reg_4318_pp0_iter6_reg(icmp_ln290_reg_4318_pp0_iter6_reg),
        .\icmp_ln290_reg_4318_reg[0] (\icmp_ln290_reg_4318[0]_i_6_n_3 ),
        .\icmp_ln290_reg_4318_reg[0]_0 (\icmp_ln290_reg_4318[0]_i_7_n_3 ),
        .\icmp_ln290_reg_4318_reg[0]_1 (\icmp_ln290_reg_4318[0]_i_8_n_3 ),
        .\icmp_ln290_reg_4318_reg[0]_2 (\icmp_ln290_reg_4318[0]_i_17_n_3 ),
        .in0_V_TVALID_int_regslice(in0_V_TVALID_int_regslice),
        .\nf_1_fu_634[31]_i_3_0 (\nf_1_fu_634[31]_i_14_n_3 ),
        .\nf_1_fu_634_reg[0] (\nf_1_fu_634[31]_i_7_n_3 ),
        .\nf_1_fu_634_reg[0]_0 (\nf_1_fu_634[31]_i_8_n_3 ),
        .\nf_1_fu_634_reg[0]_1 (\nf_1_fu_634[31]_i_9_n_3 ),
        .\nf_1_fu_634_reg[31] (nf_fu_2137_p2),
        .\nf_1_fu_634_reg[31]_0 ({\nf_1_fu_634_reg_n_3_[31] ,\nf_1_fu_634_reg_n_3_[30] ,\nf_1_fu_634_reg_n_3_[29] ,\nf_1_fu_634_reg_n_3_[28] ,\nf_1_fu_634_reg_n_3_[27] ,\nf_1_fu_634_reg_n_3_[26] ,\nf_1_fu_634_reg_n_3_[25] ,\nf_1_fu_634_reg_n_3_[24] ,\nf_1_fu_634_reg_n_3_[23] ,\nf_1_fu_634_reg_n_3_[22] ,\nf_1_fu_634_reg_n_3_[21] ,\nf_1_fu_634_reg_n_3_[20] ,\nf_1_fu_634_reg_n_3_[19] ,\nf_1_fu_634_reg_n_3_[18] ,\nf_1_fu_634_reg_n_3_[17] ,\nf_1_fu_634_reg_n_3_[16] ,\nf_1_fu_634_reg_n_3_[15] ,\nf_1_fu_634_reg_n_3_[14] ,\nf_1_fu_634_reg_n_3_[13] ,\nf_1_fu_634_reg_n_3_[12] ,\nf_1_fu_634_reg_n_3_[11] ,\nf_1_fu_634_reg_n_3_[10] ,\nf_1_fu_634_reg_n_3_[9] ,\nf_1_fu_634_reg_n_3_[8] ,\nf_1_fu_634_reg_n_3_[7] ,\nf_1_fu_634_reg_n_3_[6] ,\nf_1_fu_634_reg_n_3_[5] ,\nf_1_fu_634_reg_n_3_[4] ,\nf_1_fu_634_reg_n_3_[3] ,\nf_1_fu_634_reg_n_3_[2] ,\nf_1_fu_634_reg_n_3_[1] ,\nf_1_fu_634_reg_n_3_[0] }),
        .\nf_1_fu_634_reg[3] (\nf_1_fu_634_reg[3]_0 ),
        .out_V_TREADY_int_regslice(out_V_TREADY_int_regslice),
        .p_reg_reg_i_15__1_0(inputBuf_V_55_fu_630),
        .p_reg_reg_i_15__1_1(inputBuf_V_54_fu_626),
        .p_reg_reg_i_15__1_2(inputBuf_V_53_fu_622),
        .p_reg_reg_i_15__1_3(inputBuf_V_52_fu_618),
        .p_reg_reg_i_15__1_4(inputBuf_V_51_fu_614),
        .p_reg_reg_i_15__1_5(inputBuf_V_50_fu_610),
        .p_reg_reg_i_15__1_6(inputBuf_V_49_fu_606),
        .p_reg_reg_i_15__1_7(inputBuf_V_48_fu_602),
        .p_reg_reg_i_29__1_0(inputBuf_V_39_fu_566),
        .p_reg_reg_i_29__1_1(inputBuf_V_38_fu_562),
        .p_reg_reg_i_29__1_2(inputBuf_V_37_fu_558),
        .p_reg_reg_i_29__1_3(inputBuf_V_36_fu_554),
        .p_reg_reg_i_29__1_4(inputBuf_V_35_fu_550),
        .p_reg_reg_i_29__1_5(inputBuf_V_34_fu_546),
        .p_reg_reg_i_29__1_6(inputBuf_V_33_fu_542),
        .p_reg_reg_i_29__1_7(inputBuf_V_32_fu_538),
        .p_reg_reg_i_30__0_0(inputBuf_V_43_fu_582),
        .p_reg_reg_i_30__0_1(inputBuf_V_42_fu_578),
        .p_reg_reg_i_30__0_2(inputBuf_V_41_fu_574),
        .p_reg_reg_i_30__0_3(inputBuf_V_40_fu_570),
        .p_reg_reg_i_30__0_4(inputBuf_V_47_fu_598),
        .p_reg_reg_i_30__0_5(inputBuf_V_46_fu_594),
        .p_reg_reg_i_30__0_6(inputBuf_V_45_fu_590),
        .p_reg_reg_i_30__0_7(inputBuf_V_44_fu_586),
        .p_reg_reg_i_31__1_0(inputBuf_V_23_fu_502),
        .p_reg_reg_i_31__1_1(inputBuf_V_22_fu_498),
        .p_reg_reg_i_31__1_2(inputBuf_V_21_fu_494),
        .p_reg_reg_i_31__1_3(inputBuf_V_20_fu_490),
        .p_reg_reg_i_31__1_4(inputBuf_V_19_fu_486),
        .p_reg_reg_i_31__1_5(inputBuf_V_18_fu_482),
        .p_reg_reg_i_31__1_6(inputBuf_V_17_fu_478),
        .p_reg_reg_i_31__1_7(inputBuf_V_16_fu_474),
        .p_reg_reg_i_32__0_0(inputBuf_V_31_fu_534),
        .p_reg_reg_i_32__0_1(inputBuf_V_30_fu_530),
        .p_reg_reg_i_32__0_2(inputBuf_V_29_fu_526),
        .p_reg_reg_i_32__0_3(inputBuf_V_28_fu_522),
        .p_reg_reg_i_32__0_4(inputBuf_V_27_fu_518),
        .p_reg_reg_i_32__0_5(inputBuf_V_26_fu_514),
        .p_reg_reg_i_32__0_6(inputBuf_V_25_fu_510),
        .p_reg_reg_i_32__0_7(inputBuf_V_24_fu_506),
        .p_reg_reg_i_33__1_0(inputBuf_V_7_fu_438),
        .p_reg_reg_i_33__1_1(inputBuf_V_6_fu_434),
        .p_reg_reg_i_33__1_2(inputBuf_V_5_fu_430),
        .p_reg_reg_i_33__1_3(inputBuf_V_4_fu_426),
        .p_reg_reg_i_33__1_4(inputBuf_V_3_fu_422),
        .p_reg_reg_i_33__1_5(inputBuf_V_2_fu_418),
        .p_reg_reg_i_33__1_6(inputBuf_V_1_fu_414),
        .p_reg_reg_i_33__1_7(inputBuf_V_fu_410),
        .p_reg_reg_i_34__0_0(inputBuf_V_15_fu_470),
        .p_reg_reg_i_34__0_1(inputBuf_V_14_fu_466),
        .p_reg_reg_i_34__0_2(inputBuf_V_13_fu_462),
        .p_reg_reg_i_34__0_3(inputBuf_V_12_fu_458),
        .p_reg_reg_i_34__0_4(inputBuf_V_11_fu_454),
        .p_reg_reg_i_34__0_5(inputBuf_V_10_fu_450),
        .p_reg_reg_i_34__0_6(inputBuf_V_9_fu_446),
        .p_reg_reg_i_34__0_7(inputBuf_V_8_fu_442),
        .\sf_fu_386_reg[0] (ap_phi_reg_pp0_iter1_inElem_1_reg_102128),
        .\sf_fu_386_reg[0]_0 (ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out),
        .\sf_fu_386_reg[0]_1 (ap_phi_reg_pp0_iter1_inElem_1_reg_102120),
        .\sf_fu_386_reg[0]_10 (ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out),
        .\sf_fu_386_reg[0]_11 (ap_phi_reg_pp0_iter1_inElem_1_reg_102113),
        .\sf_fu_386_reg[0]_12 (ap_phi_reg_pp0_iter1_inElem_1_reg_102121),
        .\sf_fu_386_reg[0]_13 (ap_phi_reg_pp0_iter1_inElem_1_reg_102137),
        .\sf_fu_386_reg[0]_14 (ap_phi_reg_pp0_iter1_inElem_1_reg_102145),
        .\sf_fu_386_reg[0]_15 (ap_phi_reg_pp0_iter1_inElem_1_reg_102129),
        .\sf_fu_386_reg[0]_16 (flow_control_loop_pipe_sequential_init_U_n_140),
        .\sf_fu_386_reg[0]_17 (flow_control_loop_pipe_sequential_init_U_n_141),
        .\sf_fu_386_reg[0]_18 (flow_control_loop_pipe_sequential_init_U_n_151),
        .\sf_fu_386_reg[0]_2 (ap_phi_reg_pp0_iter1_inElem_1_reg_102112),
        .\sf_fu_386_reg[0]_3 (ap_phi_reg_pp0_iter1_inElem_1_reg_102136),
        .\sf_fu_386_reg[0]_4 (ap_phi_reg_pp0_iter1_inElem_1_reg_102144),
        .\sf_fu_386_reg[0]_5 (ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out),
        .\sf_fu_386_reg[0]_6 (ap_phi_reg_pp0_iter1_inElem_1_reg_102115),
        .\sf_fu_386_reg[0]_7 (ap_phi_reg_pp0_iter1_inElem_1_reg_102139),
        .\sf_fu_386_reg[0]_8 (ap_phi_reg_pp0_iter1_inElem_1_reg_102147),
        .\sf_fu_386_reg[0]_9 (ap_phi_reg_pp0_iter1_inElem_1_reg_102155),
        .\sf_fu_386_reg[1] (ap_phi_reg_pp0_iter1_inElem_1_reg_10211),
        .\sf_fu_386_reg[1]_0 (ap_phi_reg_pp0_iter1_inElem_1_reg_102143),
        .\sf_fu_386_reg[1]_1 (ap_phi_reg_pp0_iter1_inElem_1_reg_102111),
        .\sf_fu_386_reg[1]_10 (ap_phi_reg_pp0_iter1_inElem_1_reg_102134),
        .\sf_fu_386_reg[1]_11 (ap_phi_reg_pp0_iter1_inElem_1_reg_102140),
        .\sf_fu_386_reg[1]_12 (ap_phi_reg_pp0_iter1_inElem_1_reg_102148),
        .\sf_fu_386_reg[1]_13 (ap_phi_reg_pp0_iter1_inElem_1_reg_102124),
        .\sf_fu_386_reg[1]_14 (ap_phi_reg_pp0_iter1_inElem_1_reg_102132),
        .\sf_fu_386_reg[1]_15 (ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out),
        .\sf_fu_386_reg[1]_16 (ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out),
        .\sf_fu_386_reg[1]_17 (ap_phi_reg_pp0_iter1_inElem_1_reg_102114),
        .\sf_fu_386_reg[1]_18 (ap_phi_reg_pp0_iter1_inElem_1_reg_102142),
        .\sf_fu_386_reg[1]_19 (ap_phi_reg_pp0_iter1_inElem_1_reg_102130),
        .\sf_fu_386_reg[1]_2 (ap_phi_reg_pp0_iter1_inElem_1_reg_102133),
        .\sf_fu_386_reg[1]_20 (flow_control_loop_pipe_sequential_init_U_n_142),
        .\sf_fu_386_reg[1]_21 (flow_control_loop_pipe_sequential_init_U_n_143),
        .\sf_fu_386_reg[1]_22 (flow_control_loop_pipe_sequential_init_U_n_144),
        .\sf_fu_386_reg[1]_23 (flow_control_loop_pipe_sequential_init_U_n_145),
        .\sf_fu_386_reg[1]_24 (flow_control_loop_pipe_sequential_init_U_n_146),
        .\sf_fu_386_reg[1]_25 (flow_control_loop_pipe_sequential_init_U_n_147),
        .\sf_fu_386_reg[1]_26 (flow_control_loop_pipe_sequential_init_U_n_148),
        .\sf_fu_386_reg[1]_27 (flow_control_loop_pipe_sequential_init_U_n_149),
        .\sf_fu_386_reg[1]_28 (flow_control_loop_pipe_sequential_init_U_n_150),
        .\sf_fu_386_reg[1]_29 (flow_control_loop_pipe_sequential_init_U_n_152),
        .\sf_fu_386_reg[1]_3 (ap_phi_reg_pp0_iter1_inElem_1_reg_102125),
        .\sf_fu_386_reg[1]_30 (flow_control_loop_pipe_sequential_init_U_n_153),
        .\sf_fu_386_reg[1]_4 (ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out),
        .\sf_fu_386_reg[1]_5 (ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out),
        .\sf_fu_386_reg[1]_6 (ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out),
        .\sf_fu_386_reg[1]_7 (ap_phi_reg_pp0_iter1_inElem_1_reg_102116),
        .\sf_fu_386_reg[1]_8 (ap_phi_reg_pp0_iter1_inElem_1_reg_102118),
        .\sf_fu_386_reg[1]_9 (ap_phi_reg_pp0_iter1_inElem_1_reg_102126),
        .\sf_fu_386_reg[3] (ap_phi_reg_pp0_iter1_inElem_1_reg_102131),
        .tmp_fu_1354_p58(tmp_fu_1354_p58),
        .weights_V_TVALID_int_regslice(weights_V_TVALID_int_regslice));
  FDRE \i_fu_390_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(flow_control_loop_pipe_sequential_init_U_n_155),
        .Q(\i_fu_390_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \i_fu_390_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(i_2_fu_1170_p2[10]),
        .Q(\i_fu_390_reg_n_3_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_156));
  FDRE \i_fu_390_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(i_2_fu_1170_p2[11]),
        .Q(\i_fu_390_reg_n_3_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_156));
  FDRE \i_fu_390_reg[12] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(i_2_fu_1170_p2[12]),
        .Q(\i_fu_390_reg_n_3_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_156));
  FDRE \i_fu_390_reg[13] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(i_2_fu_1170_p2[13]),
        .Q(\i_fu_390_reg_n_3_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_156));
  FDRE \i_fu_390_reg[14] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(i_2_fu_1170_p2[14]),
        .Q(\i_fu_390_reg_n_3_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_156));
  FDRE \i_fu_390_reg[15] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(i_2_fu_1170_p2[15]),
        .Q(\i_fu_390_reg_n_3_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_156));
  FDRE \i_fu_390_reg[16] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(i_2_fu_1170_p2[16]),
        .Q(\i_fu_390_reg_n_3_[16] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_156));
  FDRE \i_fu_390_reg[17] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(i_2_fu_1170_p2[17]),
        .Q(\i_fu_390_reg_n_3_[17] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_156));
  FDRE \i_fu_390_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(i_2_fu_1170_p2[1]),
        .Q(\i_fu_390_reg_n_3_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_156));
  FDRE \i_fu_390_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(i_2_fu_1170_p2[2]),
        .Q(\i_fu_390_reg_n_3_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_156));
  FDRE \i_fu_390_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(i_2_fu_1170_p2[3]),
        .Q(\i_fu_390_reg_n_3_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_156));
  FDRE \i_fu_390_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(i_2_fu_1170_p2[4]),
        .Q(\i_fu_390_reg_n_3_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_156));
  FDRE \i_fu_390_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(i_2_fu_1170_p2[5]),
        .Q(\i_fu_390_reg_n_3_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_156));
  FDRE \i_fu_390_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(i_2_fu_1170_p2[6]),
        .Q(\i_fu_390_reg_n_3_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_156));
  FDRE \i_fu_390_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(i_2_fu_1170_p2[7]),
        .Q(\i_fu_390_reg_n_3_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_156));
  FDRE \i_fu_390_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(i_2_fu_1170_p2[8]),
        .Q(\i_fu_390_reg_n_3_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_156));
  FDRE \i_fu_390_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(i_2_fu_1170_p2[9]),
        .Q(\i_fu_390_reg_n_3_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_156));
  FDRE \icmp_ln249_reg_4053_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1153_out),
        .D(icmp_ln249_reg_4053),
        .Q(icmp_ln249_reg_4053_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln249_reg_4053_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter3_fsm1152_out),
        .D(icmp_ln249_reg_4053_pp0_iter1_reg),
        .Q(icmp_ln249_reg_4053_pp0_iter2_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAA80AAAAAAAAAA)) 
    \icmp_ln249_reg_4053_pp0_iter3_reg[0]_i_1 
       (.I0(ap_CS_iter3_fsm_state4),
        .I1(Q[2]),
        .I2(out_V_TREADY_int_regslice),
        .I3(icmp_ln290_reg_4318_pp0_iter6_reg),
        .I4(icmp_ln249_reg_4053_pp0_iter6_reg),
        .I5(ap_CS_iter7_fsm_state8),
        .O(ap_NS_iter4_fsm1151_out));
  FDRE \icmp_ln249_reg_4053_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter4_fsm1151_out),
        .D(icmp_ln249_reg_4053_pp0_iter2_reg),
        .Q(icmp_ln249_reg_4053_pp0_iter3_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAA80AAAAAAAAAA)) 
    \icmp_ln249_reg_4053_pp0_iter4_reg[0]_i_1 
       (.I0(ap_CS_iter4_fsm_state5),
        .I1(Q[2]),
        .I2(out_V_TREADY_int_regslice),
        .I3(icmp_ln290_reg_4318_pp0_iter6_reg),
        .I4(icmp_ln249_reg_4053_pp0_iter6_reg),
        .I5(ap_CS_iter7_fsm_state8),
        .O(ap_NS_iter5_fsm1150_out));
  FDRE \icmp_ln249_reg_4053_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter5_fsm1150_out),
        .D(icmp_ln249_reg_4053_pp0_iter3_reg),
        .Q(icmp_ln249_reg_4053_pp0_iter4_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln249_reg_4053_pp0_iter5_reg[0]_i_1 
       (.I0(icmp_ln249_reg_4053_pp0_iter4_reg),
        .I1(ap_CS_iter5_fsm_state6),
        .I2(mac_muladd_8s_3ns_11s_12_4_1_U25_n_16),
        .I3(\icmp_ln249_reg_4053_pp0_iter5_reg_reg_n_3_[0] ),
        .O(\icmp_ln249_reg_4053_pp0_iter5_reg[0]_i_1_n_3 ));
  FDRE \icmp_ln249_reg_4053_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln249_reg_4053_pp0_iter5_reg[0]_i_1_n_3 ),
        .Q(\icmp_ln249_reg_4053_pp0_iter5_reg_reg_n_3_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln249_reg_4053_pp0_iter6_reg[0]_i_1 
       (.I0(\icmp_ln249_reg_4053_pp0_iter5_reg_reg_n_3_[0] ),
        .I1(ap_CS_iter6_fsm_state7),
        .I2(mac_muladd_8s_3ns_11s_12_4_1_U25_n_16),
        .I3(icmp_ln249_reg_4053_pp0_iter6_reg),
        .O(\icmp_ln249_reg_4053_pp0_iter6_reg[0]_i_1_n_3 ));
  FDRE \icmp_ln249_reg_4053_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln249_reg_4053_pp0_iter6_reg[0]_i_1_n_3 ),
        .Q(icmp_ln249_reg_4053_pp0_iter6_reg),
        .R(1'b0));
  FDRE \icmp_ln249_reg_4053_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_137),
        .Q(icmp_ln249_reg_4053),
        .R(1'b0));
  FDRE \icmp_ln272_reg_4130_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1153_out),
        .D(\icmp_ln272_reg_4130_reg_n_3_[0] ),
        .Q(icmp_ln272_reg_4130_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln272_reg_4130_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter3_fsm1152_out),
        .D(icmp_ln272_reg_4130_pp0_iter1_reg),
        .Q(icmp_ln272_reg_4130_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln272_reg_4130_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter4_fsm1151_out),
        .D(icmp_ln272_reg_4130_pp0_iter2_reg),
        .Q(icmp_ln272_reg_4130_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln272_reg_4130_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter5_fsm1150_out),
        .D(icmp_ln272_reg_4130_pp0_iter3_reg),
        .Q(icmp_ln272_reg_4130_pp0_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln272_reg_4130_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_86),
        .Q(\icmp_ln272_reg_4130_reg_n_3_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \icmp_ln290_reg_4318[0]_i_17 
       (.I0(sf_2_fu_2120_p2[24]),
        .I1(sf_2_fu_2120_p2[8]),
        .I2(sf_2_fu_2120_p2[5]),
        .I3(sf_2_fu_2120_p2[29]),
        .O(\icmp_ln290_reg_4318[0]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \icmp_ln290_reg_4318[0]_i_18 
       (.I0(sf_2_fu_2120_p2[4]),
        .I1(sf_2_fu_2120_p2[19]),
        .I2(sf_2_fu_2120_p2[20]),
        .I3(sf_2_fu_2120_p2[15]),
        .O(\icmp_ln290_reg_4318[0]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln290_reg_4318[0]_i_19 
       (.I0(sf_2_fu_2120_p2[7]),
        .I1(sf_2_fu_2120_p2[1]),
        .I2(sf_2_fu_2120_p2[18]),
        .I3(sf_2_fu_2120_p2[9]),
        .O(\icmp_ln290_reg_4318[0]_i_19_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln290_reg_4318[0]_i_20 
       (.I0(sf_2_fu_2120_p2[26]),
        .I1(sf_2_fu_2120_p2[22]),
        .I2(sf_2_fu_2120_p2[16]),
        .I3(sf_2_fu_2120_p2[6]),
        .O(\icmp_ln290_reg_4318[0]_i_20_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln290_reg_4318[0]_i_6 
       (.I0(sf_2_fu_2120_p2[23]),
        .I1(sf_2_fu_2120_p2[28]),
        .I2(sf_2_fu_2120_p2[27]),
        .I3(sf_2_fu_2120_p2[25]),
        .I4(\icmp_ln290_reg_4318[0]_i_18_n_3 ),
        .O(\icmp_ln290_reg_4318[0]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln290_reg_4318[0]_i_7 
       (.I0(sf_2_fu_2120_p2[17]),
        .I1(sf_2_fu_2120_p2[30]),
        .I2(sf_2_fu_2120_p2[13]),
        .I3(sf_2_fu_2120_p2[31]),
        .I4(\icmp_ln290_reg_4318[0]_i_19_n_3 ),
        .O(\icmp_ln290_reg_4318[0]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln290_reg_4318[0]_i_8 
       (.I0(sf_2_fu_2120_p2[10]),
        .I1(sf_2_fu_2120_p2[14]),
        .I2(sf_2_fu_2120_p2[12]),
        .I3(sf_2_fu_2120_p2[21]),
        .I4(\icmp_ln290_reg_4318[0]_i_20_n_3 ),
        .O(\icmp_ln290_reg_4318[0]_i_8_n_3 ));
  FDRE \icmp_ln290_reg_4318_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1153_out),
        .D(icmp_ln290_reg_4318),
        .Q(icmp_ln290_reg_4318_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln290_reg_4318_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter3_fsm1152_out),
        .D(icmp_ln290_reg_4318_pp0_iter1_reg),
        .Q(icmp_ln290_reg_4318_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln290_reg_4318_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter4_fsm1151_out),
        .D(icmp_ln290_reg_4318_pp0_iter2_reg),
        .Q(icmp_ln290_reg_4318_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln290_reg_4318_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter5_fsm1150_out),
        .D(icmp_ln290_reg_4318_pp0_iter3_reg),
        .Q(icmp_ln290_reg_4318_pp0_iter4_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln290_reg_4318_pp0_iter5_reg[0]_i_1 
       (.I0(icmp_ln290_reg_4318_pp0_iter4_reg),
        .I1(ap_CS_iter5_fsm_state6),
        .I2(mac_muladd_8s_3ns_11s_12_4_1_U25_n_16),
        .I3(icmp_ln290_reg_4318_pp0_iter5_reg),
        .O(\icmp_ln290_reg_4318_pp0_iter5_reg[0]_i_1_n_3 ));
  FDRE \icmp_ln290_reg_4318_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln290_reg_4318_pp0_iter5_reg[0]_i_1_n_3 ),
        .Q(icmp_ln290_reg_4318_pp0_iter5_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln290_reg_4318_pp0_iter6_reg[0]_i_1 
       (.I0(icmp_ln290_reg_4318_pp0_iter5_reg),
        .I1(ap_CS_iter6_fsm_state7),
        .I2(mac_muladd_8s_3ns_11s_12_4_1_U25_n_16),
        .I3(icmp_ln290_reg_4318_pp0_iter6_reg),
        .O(\icmp_ln290_reg_4318_pp0_iter6_reg[0]_i_1_n_3 ));
  FDRE \icmp_ln290_reg_4318_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln290_reg_4318_pp0_iter6_reg[0]_i_1_n_3 ),
        .Q(icmp_ln290_reg_4318_pp0_iter6_reg),
        .R(1'b0));
  FDRE \icmp_ln290_reg_4318_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(icmp_ln290_fu_2126_p2),
        .Q(icmp_ln290_reg_4318),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_450_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_10_fu_450[0]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_450_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_10_fu_450[10]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_450_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_10_fu_450[11]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_450_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_10_fu_450[12]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_450_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_10_fu_450[13]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_450_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_10_fu_450[14]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_450_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_10_fu_450[15]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_450_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_10_fu_450[16]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_450_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_10_fu_450[17]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_450_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_10_fu_450[18]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_450_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_10_fu_450[19]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_450_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_10_fu_450[1]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_450_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_10_fu_450[20]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_450_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_10_fu_450[21]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_450_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_10_fu_450[22]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_450_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_10_fu_450[23]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_450_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_10_fu_450[24]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_450_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_10_fu_450[25]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_450_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_10_fu_450[26]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_450_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_10_fu_450[2]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_450_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_10_fu_450[3]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_450_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_10_fu_450[4]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_450_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_10_fu_450[5]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_450_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_10_fu_450[6]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_450_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_10_fu_450[7]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_450_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_10_fu_450[8]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_450_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_10_fu_450[9]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_454_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_11_fu_454[0]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_454_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_11_fu_454[10]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_454_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_11_fu_454[11]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_454_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_11_fu_454[12]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_454_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_11_fu_454[13]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_454_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_11_fu_454[14]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_454_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_11_fu_454[15]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_454_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_11_fu_454[16]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_454_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_11_fu_454[17]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_454_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_11_fu_454[18]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_454_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_11_fu_454[19]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_454_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_11_fu_454[1]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_454_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_11_fu_454[20]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_454_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_11_fu_454[21]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_454_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_11_fu_454[22]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_454_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_11_fu_454[23]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_454_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_11_fu_454[24]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_454_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_11_fu_454[25]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_454_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_11_fu_454[26]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_454_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_11_fu_454[2]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_454_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_11_fu_454[3]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_454_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_11_fu_454[4]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_454_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_11_fu_454[5]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_454_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_11_fu_454[6]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_454_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_11_fu_454[7]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_454_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_11_fu_454[8]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_454_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_11_fu_454[9]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_458_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_12_fu_458[0]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_458_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_12_fu_458[10]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_458_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_12_fu_458[11]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_458_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_12_fu_458[12]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_458_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_12_fu_458[13]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_458_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_12_fu_458[14]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_458_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_12_fu_458[15]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_458_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_12_fu_458[16]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_458_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_12_fu_458[17]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_458_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_12_fu_458[18]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_458_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_12_fu_458[19]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_458_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_12_fu_458[1]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_458_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_12_fu_458[20]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_458_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_12_fu_458[21]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_458_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_12_fu_458[22]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_458_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_12_fu_458[23]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_458_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_12_fu_458[24]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_458_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_12_fu_458[25]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_458_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_12_fu_458[26]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_458_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_12_fu_458[2]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_458_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_12_fu_458[3]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_458_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_12_fu_458[4]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_458_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_12_fu_458[5]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_458_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_12_fu_458[6]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_458_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_12_fu_458[7]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_458_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_12_fu_458[8]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_458_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_12_fu_458[9]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_462_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_13_fu_462[0]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_462_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_13_fu_462[10]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_462_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_13_fu_462[11]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_462_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_13_fu_462[12]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_462_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_13_fu_462[13]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_462_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_13_fu_462[14]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_462_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_13_fu_462[15]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_462_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_13_fu_462[16]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_462_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_13_fu_462[17]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_462_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_13_fu_462[18]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_462_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_13_fu_462[19]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_462_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_13_fu_462[1]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_462_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_13_fu_462[20]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_462_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_13_fu_462[21]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_462_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_13_fu_462[22]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_462_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_13_fu_462[23]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_462_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_13_fu_462[24]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_462_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_13_fu_462[25]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_462_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_13_fu_462[26]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_462_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_13_fu_462[2]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_462_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_13_fu_462[3]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_462_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_13_fu_462[4]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_462_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_13_fu_462[5]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_462_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_13_fu_462[6]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_462_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_13_fu_462[7]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_462_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_13_fu_462[8]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_462_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_13_fu_462[9]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_466_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_14_fu_466[0]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_466_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_14_fu_466[10]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_466_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_14_fu_466[11]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_466_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_14_fu_466[12]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_466_reg[13] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_14_fu_466[13]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_466_reg[14] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_14_fu_466[14]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_466_reg[15] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_14_fu_466[15]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_466_reg[16] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_14_fu_466[16]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_466_reg[17] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_14_fu_466[17]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_466_reg[18] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_14_fu_466[18]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_466_reg[19] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_14_fu_466[19]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_466_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_14_fu_466[1]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_466_reg[20] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_14_fu_466[20]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_466_reg[21] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_14_fu_466[21]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_466_reg[22] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_14_fu_466[22]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_466_reg[23] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_14_fu_466[23]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_466_reg[24] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_14_fu_466[24]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_466_reg[25] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_14_fu_466[25]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_466_reg[26] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_14_fu_466[26]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_466_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_14_fu_466[2]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_466_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_14_fu_466[3]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_466_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_14_fu_466[4]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_466_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_14_fu_466[5]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_466_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_14_fu_466[6]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_466_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_14_fu_466[7]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_466_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_14_fu_466[8]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_466_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_14_fu_466[9]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_470_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_15_fu_470[0]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_470_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_15_fu_470[10]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_470_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_15_fu_470[11]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_470_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_15_fu_470[12]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_470_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_15_fu_470[13]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_470_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_15_fu_470[14]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_470_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_15_fu_470[15]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_470_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_15_fu_470[16]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_470_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_15_fu_470[17]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_470_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_15_fu_470[18]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_470_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_15_fu_470[19]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_470_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_15_fu_470[1]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_470_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_15_fu_470[20]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_470_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_15_fu_470[21]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_470_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_15_fu_470[22]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_470_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_15_fu_470[23]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_470_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_15_fu_470[24]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_470_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_15_fu_470[25]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_470_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_15_fu_470[26]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_470_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_15_fu_470[2]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_470_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_15_fu_470[3]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_470_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_15_fu_470[4]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_470_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_15_fu_470[5]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_470_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_15_fu_470[6]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_470_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_15_fu_470[7]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_470_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_15_fu_470[8]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_470_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_15_fu_470[9]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_474_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102139),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_16_fu_474[0]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_474_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102139),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_16_fu_474[10]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_474_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102139),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_16_fu_474[11]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_474_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102139),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_16_fu_474[12]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_474_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102139),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_16_fu_474[13]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_474_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102139),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_16_fu_474[14]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_474_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102139),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_16_fu_474[15]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_474_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102139),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_16_fu_474[16]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_474_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102139),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_16_fu_474[17]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_474_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102139),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_16_fu_474[18]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_474_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102139),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_16_fu_474[19]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_474_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102139),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_16_fu_474[1]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_474_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102139),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_16_fu_474[20]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_474_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102139),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_16_fu_474[21]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_474_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102139),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_16_fu_474[22]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_474_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102139),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_16_fu_474[23]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_474_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102139),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_16_fu_474[24]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_474_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102139),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_16_fu_474[25]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_474_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102139),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_16_fu_474[26]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_474_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102139),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_16_fu_474[2]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_474_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102139),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_16_fu_474[3]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_474_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102139),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_16_fu_474[4]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_474_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102139),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_16_fu_474[5]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_474_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102139),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_16_fu_474[6]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_474_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102139),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_16_fu_474[7]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_474_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102139),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_16_fu_474[8]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_474_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102139),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_16_fu_474[9]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_478_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102138),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_17_fu_478[0]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_478_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102138),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_17_fu_478[10]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_478_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102138),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_17_fu_478[11]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_478_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102138),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_17_fu_478[12]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_478_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102138),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_17_fu_478[13]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_478_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102138),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_17_fu_478[14]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_478_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102138),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_17_fu_478[15]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_478_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102138),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_17_fu_478[16]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_478_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102138),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_17_fu_478[17]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_478_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102138),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_17_fu_478[18]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_478_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102138),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_17_fu_478[19]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_478_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102138),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_17_fu_478[1]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_478_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102138),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_17_fu_478[20]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_478_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102138),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_17_fu_478[21]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_478_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102138),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_17_fu_478[22]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_478_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102138),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_17_fu_478[23]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_478_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102138),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_17_fu_478[24]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_478_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102138),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_17_fu_478[25]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_478_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102138),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_17_fu_478[26]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_478_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102138),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_17_fu_478[2]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_478_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102138),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_17_fu_478[3]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_478_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102138),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_17_fu_478[4]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_478_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102138),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_17_fu_478[5]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_478_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102138),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_17_fu_478[6]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_478_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102138),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_17_fu_478[7]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_478_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102138),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_17_fu_478[8]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_478_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102138),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_17_fu_478[9]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_482_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102137),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_18_fu_482[0]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_482_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102137),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_18_fu_482[10]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_482_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102137),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_18_fu_482[11]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_482_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102137),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_18_fu_482[12]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_482_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102137),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_18_fu_482[13]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_482_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102137),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_18_fu_482[14]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_482_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102137),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_18_fu_482[15]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_482_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102137),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_18_fu_482[16]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_482_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102137),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_18_fu_482[17]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_482_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102137),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_18_fu_482[18]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_482_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102137),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_18_fu_482[19]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_482_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102137),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_18_fu_482[1]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_482_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102137),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_18_fu_482[20]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_482_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102137),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_18_fu_482[21]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_482_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102137),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_18_fu_482[22]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_482_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102137),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_18_fu_482[23]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_482_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102137),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_18_fu_482[24]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_482_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102137),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_18_fu_482[25]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_482_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102137),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_18_fu_482[26]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_482_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102137),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_18_fu_482[2]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_482_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102137),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_18_fu_482[3]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_482_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102137),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_18_fu_482[4]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_482_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102137),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_18_fu_482[5]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_482_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102137),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_18_fu_482[6]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_482_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102137),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_18_fu_482[7]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_482_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102137),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_18_fu_482[8]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_482_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102137),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_18_fu_482[9]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_486_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102136),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_19_fu_486[0]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_486_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102136),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_19_fu_486[10]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_486_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102136),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_19_fu_486[11]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_486_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102136),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_19_fu_486[12]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_486_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102136),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_19_fu_486[13]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_486_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102136),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_19_fu_486[14]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_486_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102136),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_19_fu_486[15]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_486_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102136),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_19_fu_486[16]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_486_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102136),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_19_fu_486[17]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_486_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102136),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_19_fu_486[18]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_486_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102136),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_19_fu_486[19]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_486_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102136),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_19_fu_486[1]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_486_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102136),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_19_fu_486[20]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_486_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102136),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_19_fu_486[21]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_486_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102136),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_19_fu_486[22]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_486_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102136),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_19_fu_486[23]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_486_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102136),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_19_fu_486[24]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_486_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102136),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_19_fu_486[25]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_486_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102136),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_19_fu_486[26]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_486_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102136),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_19_fu_486[2]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_486_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102136),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_19_fu_486[3]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_486_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102136),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_19_fu_486[4]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_486_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102136),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_19_fu_486[5]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_486_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102136),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_19_fu_486[6]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_486_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102136),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_19_fu_486[7]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_486_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102136),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_19_fu_486[8]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_486_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102136),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_19_fu_486[9]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_414_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102154),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_1_fu_414[0]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_414_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102154),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_1_fu_414[10]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_414_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102154),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_1_fu_414[11]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_414_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102154),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_1_fu_414[12]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_414_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102154),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_1_fu_414[13]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_414_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102154),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_1_fu_414[14]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_414_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102154),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_1_fu_414[15]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_414_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102154),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_1_fu_414[16]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_414_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102154),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_1_fu_414[17]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_414_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102154),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_1_fu_414[18]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_414_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102154),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_1_fu_414[19]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_414_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102154),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_1_fu_414[1]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_414_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102154),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_1_fu_414[20]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_414_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102154),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_1_fu_414[21]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_414_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102154),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_1_fu_414[22]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_414_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102154),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_1_fu_414[23]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_414_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102154),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_1_fu_414[24]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_414_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102154),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_1_fu_414[25]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_414_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102154),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_1_fu_414[26]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_414_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102154),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_1_fu_414[2]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_414_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102154),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_1_fu_414[3]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_414_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102154),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_1_fu_414[4]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_414_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102154),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_1_fu_414[5]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_414_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102154),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_1_fu_414[6]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_414_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102154),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_1_fu_414[7]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_414_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102154),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_1_fu_414[8]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_414_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102154),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_1_fu_414[9]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_490_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_20_fu_490[0]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_490_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_20_fu_490[10]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_490_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_20_fu_490[11]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_490_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_20_fu_490[12]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_490_reg[13] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_20_fu_490[13]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_490_reg[14] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_20_fu_490[14]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_490_reg[15] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_20_fu_490[15]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_490_reg[16] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_20_fu_490[16]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_490_reg[17] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_20_fu_490[17]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_490_reg[18] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_20_fu_490[18]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_490_reg[19] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_20_fu_490[19]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_490_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_20_fu_490[1]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_490_reg[20] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_20_fu_490[20]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_490_reg[21] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_20_fu_490[21]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_490_reg[22] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_20_fu_490[22]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_490_reg[23] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_20_fu_490[23]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_490_reg[24] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_20_fu_490[24]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_490_reg[25] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_20_fu_490[25]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_490_reg[26] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_20_fu_490[26]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_490_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_20_fu_490[2]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_490_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_20_fu_490[3]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_490_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_20_fu_490[4]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_490_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_20_fu_490[5]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_490_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_20_fu_490[6]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_490_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_20_fu_490[7]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_490_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_20_fu_490[8]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_490_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_20_fu_490[9]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_494_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102134),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_21_fu_494[0]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_494_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102134),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_21_fu_494[10]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_494_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102134),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_21_fu_494[11]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_494_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102134),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_21_fu_494[12]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_494_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102134),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_21_fu_494[13]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_494_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102134),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_21_fu_494[14]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_494_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102134),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_21_fu_494[15]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_494_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102134),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_21_fu_494[16]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_494_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102134),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_21_fu_494[17]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_494_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102134),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_21_fu_494[18]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_494_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102134),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_21_fu_494[19]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_494_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102134),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_21_fu_494[1]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_494_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102134),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_21_fu_494[20]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_494_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102134),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_21_fu_494[21]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_494_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102134),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_21_fu_494[22]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_494_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102134),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_21_fu_494[23]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_494_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102134),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_21_fu_494[24]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_494_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102134),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_21_fu_494[25]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_494_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102134),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_21_fu_494[26]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_494_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102134),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_21_fu_494[2]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_494_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102134),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_21_fu_494[3]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_494_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102134),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_21_fu_494[4]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_494_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102134),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_21_fu_494[5]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_494_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102134),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_21_fu_494[6]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_494_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102134),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_21_fu_494[7]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_494_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102134),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_21_fu_494[8]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_494_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102134),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_21_fu_494[9]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_498_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102133),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_22_fu_498[0]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_498_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102133),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_22_fu_498[10]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_498_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102133),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_22_fu_498[11]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_498_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102133),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_22_fu_498[12]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_498_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102133),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_22_fu_498[13]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_498_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102133),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_22_fu_498[14]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_498_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102133),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_22_fu_498[15]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_498_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102133),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_22_fu_498[16]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_498_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102133),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_22_fu_498[17]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_498_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102133),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_22_fu_498[18]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_498_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102133),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_22_fu_498[19]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_498_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102133),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_22_fu_498[1]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_498_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102133),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_22_fu_498[20]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_498_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102133),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_22_fu_498[21]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_498_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102133),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_22_fu_498[22]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_498_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102133),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_22_fu_498[23]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_498_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102133),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_22_fu_498[24]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_498_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102133),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_22_fu_498[25]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_498_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102133),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_22_fu_498[26]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_498_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102133),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_22_fu_498[2]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_498_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102133),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_22_fu_498[3]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_498_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102133),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_22_fu_498[4]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_498_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102133),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_22_fu_498[5]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_498_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102133),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_22_fu_498[6]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_498_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102133),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_22_fu_498[7]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_498_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102133),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_22_fu_498[8]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_498_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102133),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_22_fu_498[9]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_502_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102132),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_23_fu_502[0]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_502_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102132),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_23_fu_502[10]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_502_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102132),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_23_fu_502[11]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_502_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102132),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_23_fu_502[12]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_502_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102132),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_23_fu_502[13]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_502_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102132),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_23_fu_502[14]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_502_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102132),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_23_fu_502[15]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_502_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102132),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_23_fu_502[16]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_502_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102132),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_23_fu_502[17]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_502_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102132),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_23_fu_502[18]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_502_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102132),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_23_fu_502[19]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_502_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102132),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_23_fu_502[1]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_502_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102132),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_23_fu_502[20]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_502_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102132),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_23_fu_502[21]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_502_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102132),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_23_fu_502[22]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_502_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102132),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_23_fu_502[23]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_502_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102132),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_23_fu_502[24]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_502_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102132),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_23_fu_502[25]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_502_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102132),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_23_fu_502[26]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_502_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102132),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_23_fu_502[2]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_502_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102132),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_23_fu_502[3]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_502_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102132),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_23_fu_502[4]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_502_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102132),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_23_fu_502[5]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_502_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102132),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_23_fu_502[6]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_502_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102132),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_23_fu_502[7]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_502_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102132),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_23_fu_502[8]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_502_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102132),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_23_fu_502[9]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_506_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102131),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_24_fu_506[0]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_506_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102131),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_24_fu_506[10]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_506_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102131),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_24_fu_506[11]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_506_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102131),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_24_fu_506[12]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_506_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102131),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_24_fu_506[13]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_506_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102131),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_24_fu_506[14]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_506_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102131),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_24_fu_506[15]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_506_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102131),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_24_fu_506[16]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_506_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102131),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_24_fu_506[17]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_506_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102131),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_24_fu_506[18]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_506_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102131),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_24_fu_506[19]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_506_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102131),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_24_fu_506[1]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_506_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102131),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_24_fu_506[20]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_506_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102131),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_24_fu_506[21]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_506_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102131),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_24_fu_506[22]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_506_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102131),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_24_fu_506[23]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_506_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102131),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_24_fu_506[24]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_506_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102131),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_24_fu_506[25]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_506_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102131),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_24_fu_506[26]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_506_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102131),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_24_fu_506[2]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_506_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102131),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_24_fu_506[3]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_506_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102131),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_24_fu_506[4]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_506_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102131),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_24_fu_506[5]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_506_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102131),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_24_fu_506[6]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_506_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102131),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_24_fu_506[7]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_506_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102131),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_24_fu_506[8]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_506_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102131),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_24_fu_506[9]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_510_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102130),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_25_fu_510[0]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_510_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102130),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_25_fu_510[10]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_510_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102130),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_25_fu_510[11]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_510_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102130),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_25_fu_510[12]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_510_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102130),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_25_fu_510[13]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_510_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102130),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_25_fu_510[14]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_510_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102130),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_25_fu_510[15]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_510_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102130),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_25_fu_510[16]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_510_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102130),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_25_fu_510[17]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_510_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102130),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_25_fu_510[18]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_510_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102130),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_25_fu_510[19]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_510_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102130),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_25_fu_510[1]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_510_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102130),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_25_fu_510[20]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_510_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102130),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_25_fu_510[21]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_510_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102130),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_25_fu_510[22]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_510_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102130),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_25_fu_510[23]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_510_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102130),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_25_fu_510[24]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_510_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102130),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_25_fu_510[25]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_510_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102130),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_25_fu_510[26]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_510_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102130),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_25_fu_510[2]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_510_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102130),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_25_fu_510[3]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_510_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102130),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_25_fu_510[4]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_510_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102130),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_25_fu_510[5]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_510_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102130),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_25_fu_510[6]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_510_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102130),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_25_fu_510[7]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_510_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102130),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_25_fu_510[8]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_510_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102130),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_25_fu_510[9]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_514_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102129),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_26_fu_514[0]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_514_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102129),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_26_fu_514[10]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_514_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102129),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_26_fu_514[11]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_514_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102129),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_26_fu_514[12]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_514_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102129),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_26_fu_514[13]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_514_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102129),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_26_fu_514[14]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_514_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102129),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_26_fu_514[15]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_514_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102129),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_26_fu_514[16]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_514_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102129),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_26_fu_514[17]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_514_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102129),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_26_fu_514[18]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_514_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102129),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_26_fu_514[19]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_514_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102129),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_26_fu_514[1]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_514_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102129),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_26_fu_514[20]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_514_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102129),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_26_fu_514[21]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_514_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102129),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_26_fu_514[22]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_514_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102129),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_26_fu_514[23]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_514_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102129),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_26_fu_514[24]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_514_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102129),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_26_fu_514[25]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_514_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102129),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_26_fu_514[26]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_514_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102129),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_26_fu_514[2]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_514_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102129),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_26_fu_514[3]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_514_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102129),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_26_fu_514[4]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_514_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102129),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_26_fu_514[5]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_514_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102129),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_26_fu_514[6]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_514_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102129),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_26_fu_514[7]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_514_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102129),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_26_fu_514[8]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_514_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102129),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_26_fu_514[9]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_518_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102128),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_27_fu_518[0]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_518_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102128),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_27_fu_518[10]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_518_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102128),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_27_fu_518[11]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_518_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102128),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_27_fu_518[12]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_518_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102128),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_27_fu_518[13]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_518_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102128),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_27_fu_518[14]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_518_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102128),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_27_fu_518[15]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_518_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102128),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_27_fu_518[16]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_518_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102128),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_27_fu_518[17]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_518_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102128),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_27_fu_518[18]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_518_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102128),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_27_fu_518[19]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_518_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102128),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_27_fu_518[1]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_518_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102128),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_27_fu_518[20]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_518_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102128),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_27_fu_518[21]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_518_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102128),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_27_fu_518[22]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_518_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102128),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_27_fu_518[23]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_518_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102128),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_27_fu_518[24]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_518_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102128),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_27_fu_518[25]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_518_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102128),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_27_fu_518[26]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_518_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102128),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_27_fu_518[2]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_518_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102128),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_27_fu_518[3]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_518_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102128),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_27_fu_518[4]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_518_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102128),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_27_fu_518[5]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_518_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102128),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_27_fu_518[6]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_518_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102128),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_27_fu_518[7]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_518_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102128),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_27_fu_518[8]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_518_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102128),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_27_fu_518[9]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_522_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_28_fu_522[0]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_522_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_28_fu_522[10]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_522_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_28_fu_522[11]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_522_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_28_fu_522[12]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_522_reg[13] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_28_fu_522[13]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_522_reg[14] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_28_fu_522[14]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_522_reg[15] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_28_fu_522[15]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_522_reg[16] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_28_fu_522[16]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_522_reg[17] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_28_fu_522[17]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_522_reg[18] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_28_fu_522[18]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_522_reg[19] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_28_fu_522[19]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_522_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_28_fu_522[1]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_522_reg[20] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_28_fu_522[20]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_522_reg[21] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_28_fu_522[21]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_522_reg[22] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_28_fu_522[22]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_522_reg[23] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_28_fu_522[23]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_522_reg[24] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_28_fu_522[24]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_522_reg[25] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_28_fu_522[25]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_522_reg[26] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_28_fu_522[26]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_522_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_28_fu_522[2]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_522_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_28_fu_522[3]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_522_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_28_fu_522[4]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_522_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_28_fu_522[5]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_522_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_28_fu_522[6]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_522_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_28_fu_522[7]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_522_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_28_fu_522[8]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_522_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_28_fu_522[9]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_526_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102126),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_29_fu_526[0]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_526_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102126),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_29_fu_526[10]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_526_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102126),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_29_fu_526[11]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_526_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102126),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_29_fu_526[12]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_526_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102126),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_29_fu_526[13]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_526_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102126),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_29_fu_526[14]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_526_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102126),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_29_fu_526[15]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_526_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102126),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_29_fu_526[16]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_526_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102126),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_29_fu_526[17]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_526_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102126),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_29_fu_526[18]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_526_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102126),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_29_fu_526[19]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_526_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102126),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_29_fu_526[1]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_526_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102126),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_29_fu_526[20]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_526_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102126),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_29_fu_526[21]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_526_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102126),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_29_fu_526[22]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_526_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102126),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_29_fu_526[23]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_526_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102126),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_29_fu_526[24]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_526_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102126),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_29_fu_526[25]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_526_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102126),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_29_fu_526[26]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_526_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102126),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_29_fu_526[2]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_526_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102126),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_29_fu_526[3]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_526_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102126),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_29_fu_526[4]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_526_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102126),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_29_fu_526[5]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_526_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102126),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_29_fu_526[6]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_526_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102126),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_29_fu_526[7]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_526_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102126),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_29_fu_526[8]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_526_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102126),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_29_fu_526[9]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_418_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_151),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_2_fu_418[0]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_418_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_151),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_2_fu_418[10]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_418_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_151),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_2_fu_418[11]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_418_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_151),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_2_fu_418[12]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_418_reg[13] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_151),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_2_fu_418[13]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_418_reg[14] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_151),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_2_fu_418[14]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_418_reg[15] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_151),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_2_fu_418[15]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_418_reg[16] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_151),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_2_fu_418[16]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_418_reg[17] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_151),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_2_fu_418[17]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_418_reg[18] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_151),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_2_fu_418[18]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_418_reg[19] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_151),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_2_fu_418[19]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_418_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_151),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_2_fu_418[1]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_418_reg[20] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_151),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_2_fu_418[20]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_418_reg[21] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_151),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_2_fu_418[21]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_418_reg[22] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_151),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_2_fu_418[22]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_418_reg[23] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_151),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_2_fu_418[23]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_418_reg[24] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_151),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_2_fu_418[24]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_418_reg[25] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_151),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_2_fu_418[25]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_418_reg[26] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_151),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_2_fu_418[26]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_418_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_151),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_2_fu_418[2]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_418_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_151),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_2_fu_418[3]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_418_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_151),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_2_fu_418[4]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_418_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_151),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_2_fu_418[5]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_418_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_151),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_2_fu_418[6]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_418_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_151),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_2_fu_418[7]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_418_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_151),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_2_fu_418[8]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_418_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_151),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_2_fu_418[9]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_530_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102125),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_30_fu_530[0]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_530_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102125),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_30_fu_530[10]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_530_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102125),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_30_fu_530[11]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_530_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102125),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_30_fu_530[12]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_530_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102125),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_30_fu_530[13]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_530_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102125),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_30_fu_530[14]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_530_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102125),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_30_fu_530[15]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_530_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102125),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_30_fu_530[16]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_530_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102125),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_30_fu_530[17]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_530_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102125),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_30_fu_530[18]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_530_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102125),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_30_fu_530[19]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_530_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102125),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_30_fu_530[1]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_530_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102125),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_30_fu_530[20]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_530_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102125),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_30_fu_530[21]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_530_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102125),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_30_fu_530[22]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_530_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102125),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_30_fu_530[23]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_530_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102125),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_30_fu_530[24]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_530_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102125),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_30_fu_530[25]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_530_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102125),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_30_fu_530[26]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_530_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102125),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_30_fu_530[2]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_530_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102125),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_30_fu_530[3]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_530_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102125),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_30_fu_530[4]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_530_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102125),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_30_fu_530[5]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_530_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102125),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_30_fu_530[6]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_530_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102125),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_30_fu_530[7]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_530_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102125),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_30_fu_530[8]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_530_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102125),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_30_fu_530[9]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_534_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102124),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_31_fu_534[0]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_534_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102124),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_31_fu_534[10]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_534_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102124),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_31_fu_534[11]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_534_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102124),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_31_fu_534[12]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_534_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102124),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_31_fu_534[13]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_534_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102124),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_31_fu_534[14]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_534_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102124),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_31_fu_534[15]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_534_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102124),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_31_fu_534[16]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_534_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102124),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_31_fu_534[17]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_534_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102124),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_31_fu_534[18]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_534_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102124),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_31_fu_534[19]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_534_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102124),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_31_fu_534[1]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_534_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102124),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_31_fu_534[20]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_534_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102124),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_31_fu_534[21]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_534_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102124),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_31_fu_534[22]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_534_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102124),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_31_fu_534[23]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_534_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102124),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_31_fu_534[24]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_534_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102124),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_31_fu_534[25]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_534_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102124),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_31_fu_534[26]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_534_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102124),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_31_fu_534[2]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_534_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102124),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_31_fu_534[3]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_534_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102124),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_31_fu_534[4]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_534_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102124),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_31_fu_534[5]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_534_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102124),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_31_fu_534[6]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_534_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102124),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_31_fu_534[7]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_534_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102124),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_31_fu_534[8]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_534_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102124),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_31_fu_534[9]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_538_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_141),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_32_fu_538[0]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_538_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_141),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_32_fu_538[10]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_538_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_141),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_32_fu_538[11]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_538_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_141),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_32_fu_538[12]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_538_reg[13] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_141),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_32_fu_538[13]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_538_reg[14] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_141),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_32_fu_538[14]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_538_reg[15] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_141),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_32_fu_538[15]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_538_reg[16] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_141),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_32_fu_538[16]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_538_reg[17] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_141),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_32_fu_538[17]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_538_reg[18] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_141),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_32_fu_538[18]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_538_reg[19] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_141),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_32_fu_538[19]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_538_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_141),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_32_fu_538[1]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_538_reg[20] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_141),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_32_fu_538[20]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_538_reg[21] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_141),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_32_fu_538[21]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_538_reg[22] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_141),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_32_fu_538[22]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_538_reg[23] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_141),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_32_fu_538[23]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_538_reg[24] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_141),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_32_fu_538[24]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_538_reg[25] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_141),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_32_fu_538[25]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_538_reg[26] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_141),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_32_fu_538[26]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_538_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_141),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_32_fu_538[2]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_538_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_141),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_32_fu_538[3]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_538_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_141),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_32_fu_538[4]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_538_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_141),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_32_fu_538[5]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_538_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_141),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_32_fu_538[6]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_538_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_141),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_32_fu_538[7]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_538_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_141),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_32_fu_538[8]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_538_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_141),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_32_fu_538[9]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_542_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_33_fu_542[0]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_542_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_33_fu_542[10]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_542_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_33_fu_542[11]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_542_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_33_fu_542[12]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_542_reg[13] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_33_fu_542[13]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_542_reg[14] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_33_fu_542[14]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_542_reg[15] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_33_fu_542[15]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_542_reg[16] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_33_fu_542[16]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_542_reg[17] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_33_fu_542[17]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_542_reg[18] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_33_fu_542[18]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_542_reg[19] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_33_fu_542[19]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_542_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_33_fu_542[1]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_542_reg[20] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_33_fu_542[20]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_542_reg[21] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_33_fu_542[21]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_542_reg[22] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_33_fu_542[22]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_542_reg[23] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_33_fu_542[23]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_542_reg[24] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_33_fu_542[24]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_542_reg[25] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_33_fu_542[25]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_542_reg[26] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_33_fu_542[26]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_542_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_33_fu_542[2]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_542_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_33_fu_542[3]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_542_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_33_fu_542[4]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_542_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_33_fu_542[5]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_542_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_33_fu_542[6]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_542_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_33_fu_542[7]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_542_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_33_fu_542[8]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_542_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_33_fu_542[9]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_546_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102121),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_34_fu_546[0]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_546_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102121),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_34_fu_546[10]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_546_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102121),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_34_fu_546[11]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_546_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102121),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_34_fu_546[12]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_546_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102121),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_34_fu_546[13]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_546_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102121),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_34_fu_546[14]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_546_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102121),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_34_fu_546[15]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_546_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102121),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_34_fu_546[16]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_546_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102121),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_34_fu_546[17]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_546_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102121),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_34_fu_546[18]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_546_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102121),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_34_fu_546[19]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_546_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102121),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_34_fu_546[1]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_546_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102121),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_34_fu_546[20]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_546_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102121),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_34_fu_546[21]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_546_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102121),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_34_fu_546[22]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_546_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102121),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_34_fu_546[23]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_546_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102121),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_34_fu_546[24]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_546_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102121),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_34_fu_546[25]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_546_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102121),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_34_fu_546[26]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_546_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102121),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_34_fu_546[2]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_546_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102121),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_34_fu_546[3]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_546_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102121),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_34_fu_546[4]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_546_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102121),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_34_fu_546[5]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_546_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102121),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_34_fu_546[6]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_546_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102121),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_34_fu_546[7]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_546_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102121),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_34_fu_546[8]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_546_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102121),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_34_fu_546[9]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_550_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102120),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_35_fu_550[0]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_550_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102120),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_35_fu_550[10]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_550_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102120),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_35_fu_550[11]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_550_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102120),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_35_fu_550[12]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_550_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102120),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_35_fu_550[13]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_550_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102120),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_35_fu_550[14]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_550_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102120),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_35_fu_550[15]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_550_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102120),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_35_fu_550[16]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_550_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102120),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_35_fu_550[17]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_550_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102120),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_35_fu_550[18]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_550_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102120),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_35_fu_550[19]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_550_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102120),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_35_fu_550[1]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_550_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102120),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_35_fu_550[20]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_550_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102120),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_35_fu_550[21]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_550_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102120),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_35_fu_550[22]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_550_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102120),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_35_fu_550[23]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_550_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102120),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_35_fu_550[24]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_550_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102120),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_35_fu_550[25]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_550_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102120),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_35_fu_550[26]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_550_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102120),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_35_fu_550[2]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_550_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102120),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_35_fu_550[3]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_550_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102120),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_35_fu_550[4]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_550_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102120),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_35_fu_550[5]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_550_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102120),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_35_fu_550[6]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_550_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102120),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_35_fu_550[7]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_550_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102120),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_35_fu_550[8]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_550_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102120),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_35_fu_550[9]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_554_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_36_fu_554[0]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_554_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_36_fu_554[10]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_554_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_36_fu_554[11]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_554_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_36_fu_554[12]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_554_reg[13] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_36_fu_554[13]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_554_reg[14] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_36_fu_554[14]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_554_reg[15] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_36_fu_554[15]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_554_reg[16] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_36_fu_554[16]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_554_reg[17] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_36_fu_554[17]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_554_reg[18] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_36_fu_554[18]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_554_reg[19] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_36_fu_554[19]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_554_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_36_fu_554[1]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_554_reg[20] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_36_fu_554[20]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_554_reg[21] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_36_fu_554[21]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_554_reg[22] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_36_fu_554[22]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_554_reg[23] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_36_fu_554[23]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_554_reg[24] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_36_fu_554[24]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_554_reg[25] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_36_fu_554[25]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_554_reg[26] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_36_fu_554[26]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_554_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_36_fu_554[2]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_554_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_36_fu_554[3]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_554_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_36_fu_554[4]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_554_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_36_fu_554[5]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_554_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_36_fu_554[6]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_554_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_36_fu_554[7]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_554_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_36_fu_554[8]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_554_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_145),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_36_fu_554[9]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_558_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102118),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_37_fu_558[0]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_558_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102118),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_37_fu_558[10]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_558_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102118),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_37_fu_558[11]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_558_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102118),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_37_fu_558[12]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_558_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102118),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_37_fu_558[13]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_558_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102118),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_37_fu_558[14]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_558_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102118),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_37_fu_558[15]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_558_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102118),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_37_fu_558[16]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_558_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102118),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_37_fu_558[17]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_558_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102118),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_37_fu_558[18]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_558_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102118),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_37_fu_558[19]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_558_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102118),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_37_fu_558[1]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_558_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102118),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_37_fu_558[20]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_558_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102118),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_37_fu_558[21]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_558_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102118),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_37_fu_558[22]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_558_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102118),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_37_fu_558[23]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_558_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102118),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_37_fu_558[24]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_558_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102118),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_37_fu_558[25]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_558_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102118),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_37_fu_558[26]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_558_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102118),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_37_fu_558[2]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_558_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102118),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_37_fu_558[3]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_558_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102118),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_37_fu_558[4]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_558_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102118),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_37_fu_558[5]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_558_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102118),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_37_fu_558[6]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_558_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102118),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_37_fu_558[7]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_558_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102118),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_37_fu_558[8]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_558_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102118),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_37_fu_558[9]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_562_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_38_fu_562[0]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_562_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_38_fu_562[10]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_562_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_38_fu_562[11]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_562_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_38_fu_562[12]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_562_reg[13] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_38_fu_562[13]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_562_reg[14] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_38_fu_562[14]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_562_reg[15] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_38_fu_562[15]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_562_reg[16] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_38_fu_562[16]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_562_reg[17] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_38_fu_562[17]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_562_reg[18] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_38_fu_562[18]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_562_reg[19] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_38_fu_562[19]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_562_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_38_fu_562[1]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_562_reg[20] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_38_fu_562[20]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_562_reg[21] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_38_fu_562[21]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_562_reg[22] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_38_fu_562[22]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_562_reg[23] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_38_fu_562[23]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_562_reg[24] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_38_fu_562[24]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_562_reg[25] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_38_fu_562[25]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_562_reg[26] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_38_fu_562[26]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_562_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_38_fu_562[2]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_562_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_38_fu_562[3]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_562_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_38_fu_562[4]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_562_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_38_fu_562[5]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_562_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_38_fu_562[6]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_562_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_38_fu_562[7]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_562_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_38_fu_562[8]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_562_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_144),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_38_fu_562[9]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_566_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102116),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_39_fu_566[0]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_566_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102116),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_39_fu_566[10]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_566_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102116),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_39_fu_566[11]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_566_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102116),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_39_fu_566[12]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_566_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102116),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_39_fu_566[13]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_566_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102116),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_39_fu_566[14]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_566_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102116),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_39_fu_566[15]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_566_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102116),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_39_fu_566[16]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_566_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102116),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_39_fu_566[17]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_566_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102116),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_39_fu_566[18]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_566_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102116),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_39_fu_566[19]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_566_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102116),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_39_fu_566[1]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_566_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102116),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_39_fu_566[20]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_566_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102116),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_39_fu_566[21]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_566_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102116),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_39_fu_566[22]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_566_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102116),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_39_fu_566[23]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_566_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102116),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_39_fu_566[24]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_566_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102116),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_39_fu_566[25]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_566_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102116),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_39_fu_566[26]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_566_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102116),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_39_fu_566[2]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_566_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102116),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_39_fu_566[3]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_566_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102116),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_39_fu_566[4]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_566_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102116),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_39_fu_566[5]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_566_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102116),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_39_fu_566[6]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_566_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102116),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_39_fu_566[7]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_566_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102116),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_39_fu_566[8]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_566_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102116),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_39_fu_566[9]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_422_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_3_fu_422[0]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_422_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_3_fu_422[10]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_422_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_3_fu_422[11]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_422_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_3_fu_422[12]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_422_reg[13] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_3_fu_422[13]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_422_reg[14] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_3_fu_422[14]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_422_reg[15] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_3_fu_422[15]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_422_reg[16] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_3_fu_422[16]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_422_reg[17] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_3_fu_422[17]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_422_reg[18] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_3_fu_422[18]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_422_reg[19] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_3_fu_422[19]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_422_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_3_fu_422[1]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_422_reg[20] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_3_fu_422[20]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_422_reg[21] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_3_fu_422[21]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_422_reg[22] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_3_fu_422[22]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_422_reg[23] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_3_fu_422[23]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_422_reg[24] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_3_fu_422[24]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_422_reg[25] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_3_fu_422[25]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_422_reg[26] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_3_fu_422[26]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_422_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_3_fu_422[2]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_422_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_3_fu_422[3]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_422_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_3_fu_422[4]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_422_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_3_fu_422[5]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_422_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_3_fu_422[6]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_422_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_3_fu_422[7]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_422_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_3_fu_422[8]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_422_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_140),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_3_fu_422[9]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_570_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102115),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_40_fu_570[0]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_570_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102115),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_40_fu_570[10]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_570_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102115),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_40_fu_570[11]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_570_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102115),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_40_fu_570[12]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_570_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102115),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_40_fu_570[13]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_570_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102115),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_40_fu_570[14]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_570_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102115),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_40_fu_570[15]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_570_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102115),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_40_fu_570[16]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_570_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102115),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_40_fu_570[17]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_570_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102115),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_40_fu_570[18]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_570_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102115),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_40_fu_570[19]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_570_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102115),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_40_fu_570[1]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_570_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102115),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_40_fu_570[20]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_570_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102115),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_40_fu_570[21]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_570_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102115),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_40_fu_570[22]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_570_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102115),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_40_fu_570[23]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_570_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102115),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_40_fu_570[24]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_570_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102115),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_40_fu_570[25]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_570_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102115),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_40_fu_570[26]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_570_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102115),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_40_fu_570[2]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_570_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102115),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_40_fu_570[3]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_570_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102115),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_40_fu_570[4]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_570_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102115),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_40_fu_570[5]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_570_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102115),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_40_fu_570[6]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_570_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102115),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_40_fu_570[7]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_570_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102115),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_40_fu_570[8]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_570_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102115),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_40_fu_570[9]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_574_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102114),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_41_fu_574[0]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_574_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102114),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_41_fu_574[10]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_574_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102114),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_41_fu_574[11]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_574_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102114),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_41_fu_574[12]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_574_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102114),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_41_fu_574[13]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_574_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102114),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_41_fu_574[14]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_574_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102114),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_41_fu_574[15]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_574_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102114),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_41_fu_574[16]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_574_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102114),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_41_fu_574[17]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_574_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102114),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_41_fu_574[18]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_574_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102114),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_41_fu_574[19]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_574_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102114),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_41_fu_574[1]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_574_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102114),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_41_fu_574[20]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_574_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102114),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_41_fu_574[21]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_574_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102114),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_41_fu_574[22]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_574_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102114),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_41_fu_574[23]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_574_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102114),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_41_fu_574[24]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_574_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102114),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_41_fu_574[25]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_574_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102114),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_41_fu_574[26]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_574_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102114),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_41_fu_574[2]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_574_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102114),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_41_fu_574[3]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_574_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102114),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_41_fu_574[4]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_574_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102114),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_41_fu_574[5]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_574_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102114),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_41_fu_574[6]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_574_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102114),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_41_fu_574[7]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_574_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102114),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_41_fu_574[8]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_574_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102114),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_41_fu_574[9]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_578_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102113),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_42_fu_578[0]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_578_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102113),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_42_fu_578[10]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_578_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102113),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_42_fu_578[11]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_578_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102113),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_42_fu_578[12]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_578_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102113),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_42_fu_578[13]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_578_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102113),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_42_fu_578[14]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_578_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102113),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_42_fu_578[15]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_578_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102113),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_42_fu_578[16]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_578_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102113),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_42_fu_578[17]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_578_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102113),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_42_fu_578[18]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_578_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102113),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_42_fu_578[19]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_578_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102113),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_42_fu_578[1]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_578_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102113),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_42_fu_578[20]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_578_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102113),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_42_fu_578[21]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_578_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102113),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_42_fu_578[22]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_578_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102113),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_42_fu_578[23]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_578_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102113),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_42_fu_578[24]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_578_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102113),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_42_fu_578[25]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_578_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102113),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_42_fu_578[26]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_578_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102113),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_42_fu_578[2]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_578_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102113),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_42_fu_578[3]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_578_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102113),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_42_fu_578[4]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_578_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102113),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_42_fu_578[5]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_578_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102113),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_42_fu_578[6]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_578_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102113),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_42_fu_578[7]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_578_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102113),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_42_fu_578[8]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_578_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102113),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_42_fu_578[9]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_582_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102112),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_43_fu_582[0]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_582_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102112),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_43_fu_582[10]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_582_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102112),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_43_fu_582[11]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_582_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102112),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_43_fu_582[12]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_582_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102112),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_43_fu_582[13]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_582_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102112),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_43_fu_582[14]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_582_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102112),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_43_fu_582[15]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_582_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102112),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_43_fu_582[16]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_582_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102112),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_43_fu_582[17]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_582_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102112),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_43_fu_582[18]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_582_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102112),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_43_fu_582[19]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_582_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102112),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_43_fu_582[1]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_582_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102112),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_43_fu_582[20]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_582_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102112),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_43_fu_582[21]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_582_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102112),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_43_fu_582[22]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_582_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102112),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_43_fu_582[23]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_582_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102112),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_43_fu_582[24]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_582_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102112),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_43_fu_582[25]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_582_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102112),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_43_fu_582[26]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_582_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102112),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_43_fu_582[2]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_582_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102112),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_43_fu_582[3]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_582_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102112),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_43_fu_582[4]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_582_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102112),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_43_fu_582[5]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_582_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102112),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_43_fu_582[6]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_582_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102112),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_43_fu_582[7]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_582_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102112),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_43_fu_582[8]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_582_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102112),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_43_fu_582[9]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_586_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102111),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_44_fu_586[0]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_586_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102111),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_44_fu_586[10]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_586_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102111),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_44_fu_586[11]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_586_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102111),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_44_fu_586[12]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_586_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102111),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_44_fu_586[13]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_586_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102111),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_44_fu_586[14]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_586_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102111),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_44_fu_586[15]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_586_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102111),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_44_fu_586[16]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_586_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102111),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_44_fu_586[17]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_586_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102111),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_44_fu_586[18]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_586_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102111),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_44_fu_586[19]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_586_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102111),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_44_fu_586[1]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_586_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102111),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_44_fu_586[20]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_586_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102111),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_44_fu_586[21]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_586_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102111),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_44_fu_586[22]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_586_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102111),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_44_fu_586[23]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_586_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102111),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_44_fu_586[24]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_586_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102111),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_44_fu_586[25]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_586_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102111),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_44_fu_586[26]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_586_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102111),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_44_fu_586[2]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_586_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102111),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_44_fu_586[3]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_586_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102111),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_44_fu_586[4]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_586_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102111),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_44_fu_586[5]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_586_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102111),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_44_fu_586[6]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_586_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102111),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_44_fu_586[7]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_586_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102111),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_44_fu_586[8]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_586_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102111),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_44_fu_586[9]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_590_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_45_fu_590[0]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_590_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_45_fu_590[10]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_590_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_45_fu_590[11]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_590_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_45_fu_590[12]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_590_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_45_fu_590[13]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_590_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_45_fu_590[14]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_590_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_45_fu_590[15]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_590_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_45_fu_590[16]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_590_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_45_fu_590[17]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_590_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_45_fu_590[18]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_590_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_45_fu_590[19]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_590_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_45_fu_590[1]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_590_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_45_fu_590[20]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_590_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_45_fu_590[21]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_590_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_45_fu_590[22]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_590_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_45_fu_590[23]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_590_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_45_fu_590[24]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_590_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_45_fu_590[25]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_590_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_45_fu_590[26]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_590_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_45_fu_590[2]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_590_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_45_fu_590[3]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_590_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_45_fu_590[4]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_590_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_45_fu_590[5]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_590_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_45_fu_590[6]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_590_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_45_fu_590[7]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_590_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_45_fu_590[8]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_590_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211051_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_45_fu_590[9]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_594_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_46_fu_594[0]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_594_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_46_fu_594[10]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_594_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_46_fu_594[11]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_594_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_46_fu_594[12]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_594_reg[13] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_46_fu_594[13]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_594_reg[14] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_46_fu_594[14]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_594_reg[15] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_46_fu_594[15]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_594_reg[16] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_46_fu_594[16]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_594_reg[17] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_46_fu_594[17]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_594_reg[18] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_46_fu_594[18]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_594_reg[19] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_46_fu_594[19]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_594_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_46_fu_594[1]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_594_reg[20] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_46_fu_594[20]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_594_reg[21] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_46_fu_594[21]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_594_reg[22] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_46_fu_594[22]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_594_reg[23] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_46_fu_594[23]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_594_reg[24] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_46_fu_594[24]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_594_reg[25] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_46_fu_594[25]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_594_reg[26] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_46_fu_594[26]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_594_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_46_fu_594[2]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_594_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_46_fu_594[3]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_594_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_46_fu_594[4]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_594_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_46_fu_594[5]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_594_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_46_fu_594[6]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_594_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_46_fu_594[7]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_594_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_46_fu_594[8]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_594_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_142),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_46_fu_594[9]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_598_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_47_fu_598[0]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_598_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_47_fu_598[10]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_598_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_47_fu_598[11]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_598_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_47_fu_598[12]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_598_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_47_fu_598[13]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_598_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_47_fu_598[14]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_598_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_47_fu_598[15]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_598_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_47_fu_598[16]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_598_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_47_fu_598[17]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_598_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_47_fu_598[18]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_598_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_47_fu_598[19]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_598_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_47_fu_598[1]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_598_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_47_fu_598[20]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_598_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_47_fu_598[21]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_598_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_47_fu_598[22]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_598_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_47_fu_598[23]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_598_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_47_fu_598[24]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_598_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_47_fu_598[25]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_598_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_47_fu_598[26]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_598_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_47_fu_598[2]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_598_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_47_fu_598[3]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_598_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_47_fu_598[4]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_598_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_47_fu_598[5]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_598_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_47_fu_598[6]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_598_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_47_fu_598[7]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_598_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_47_fu_598[8]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_598_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021845_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_47_fu_598[9]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_602_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_48_fu_602[0]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_602_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_48_fu_602[10]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_602_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_48_fu_602[11]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_602_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_48_fu_602[12]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_602_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_48_fu_602[13]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_602_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_48_fu_602[14]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_602_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_48_fu_602[15]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_602_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_48_fu_602[16]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_602_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_48_fu_602[17]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_602_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_48_fu_602[18]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_602_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_48_fu_602[19]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_602_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_48_fu_602[1]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_602_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_48_fu_602[20]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_602_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_48_fu_602[21]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_602_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_48_fu_602[22]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_602_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_48_fu_602[23]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_602_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_48_fu_602[24]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_602_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_48_fu_602[25]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_602_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_48_fu_602[26]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_602_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_48_fu_602[2]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_602_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_48_fu_602[3]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_602_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_48_fu_602[4]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_602_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_48_fu_602[5]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_602_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_48_fu_602[6]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_602_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_48_fu_602[7]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_602_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_48_fu_602[8]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_602_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021742_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_48_fu_602[9]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_606_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_49_fu_606[0]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_606_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_49_fu_606[10]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_606_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_49_fu_606[11]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_606_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_49_fu_606[12]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_606_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_49_fu_606[13]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_606_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_49_fu_606[14]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_606_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_49_fu_606[15]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_606_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_49_fu_606[16]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_606_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_49_fu_606[17]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_606_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_49_fu_606[18]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_606_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_49_fu_606[19]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_606_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_49_fu_606[1]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_606_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_49_fu_606[20]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_606_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_49_fu_606[21]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_606_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_49_fu_606[22]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_606_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_49_fu_606[23]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_606_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_49_fu_606[24]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_606_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_49_fu_606[25]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_606_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_49_fu_606[26]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_606_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_49_fu_606[2]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_606_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_49_fu_606[3]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_606_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_49_fu_606[4]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_606_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_49_fu_606[5]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_606_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_49_fu_606[6]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_606_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_49_fu_606[7]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_606_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_49_fu_606[8]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_606_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021639_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_49_fu_606[9]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_426_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_150),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_4_fu_426[0]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_426_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_150),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_4_fu_426[10]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_426_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_150),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_4_fu_426[11]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_426_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_150),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_4_fu_426[12]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_426_reg[13] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_150),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_4_fu_426[13]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_426_reg[14] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_150),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_4_fu_426[14]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_426_reg[15] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_150),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_4_fu_426[15]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_426_reg[16] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_150),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_4_fu_426[16]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_426_reg[17] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_150),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_4_fu_426[17]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_426_reg[18] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_150),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_4_fu_426[18]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_426_reg[19] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_150),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_4_fu_426[19]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_426_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_150),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_4_fu_426[1]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_426_reg[20] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_150),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_4_fu_426[20]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_426_reg[21] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_150),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_4_fu_426[21]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_426_reg[22] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_150),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_4_fu_426[22]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_426_reg[23] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_150),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_4_fu_426[23]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_426_reg[24] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_150),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_4_fu_426[24]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_426_reg[25] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_150),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_4_fu_426[25]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_426_reg[26] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_150),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_4_fu_426[26]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_426_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_150),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_4_fu_426[2]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_426_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_150),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_4_fu_426[3]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_426_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_150),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_4_fu_426[4]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_426_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_150),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_4_fu_426[5]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_426_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_150),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_4_fu_426[6]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_426_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_150),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_4_fu_426[7]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_426_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_150),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_4_fu_426[8]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_426_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_150),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_4_fu_426[9]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_610_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_50_fu_610[0]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_610_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_50_fu_610[10]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_610_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_50_fu_610[11]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_610_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_50_fu_610[12]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_610_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_50_fu_610[13]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_610_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_50_fu_610[14]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_610_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_50_fu_610[15]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_610_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_50_fu_610[16]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_610_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_50_fu_610[17]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_610_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_50_fu_610[18]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_610_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_50_fu_610[19]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_610_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_50_fu_610[1]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_610_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_50_fu_610[20]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_610_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_50_fu_610[21]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_610_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_50_fu_610[22]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_610_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_50_fu_610[23]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_610_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_50_fu_610[24]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_610_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_50_fu_610[25]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_610_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_50_fu_610[26]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_610_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_50_fu_610[2]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_610_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_50_fu_610[3]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_610_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_50_fu_610[4]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_610_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_50_fu_610[5]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_610_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_50_fu_610[6]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_610_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_50_fu_610[7]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_610_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_50_fu_610[8]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_610_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021536_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_50_fu_610[9]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_614_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_51_fu_614[0]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_614_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_51_fu_614[10]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_614_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_51_fu_614[11]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_614_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_51_fu_614[12]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_614_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_51_fu_614[13]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_614_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_51_fu_614[14]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_614_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_51_fu_614[15]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_614_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_51_fu_614[16]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_614_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_51_fu_614[17]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_614_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_51_fu_614[18]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_614_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_51_fu_614[19]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_614_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_51_fu_614[1]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_614_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_51_fu_614[20]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_614_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_51_fu_614[21]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_614_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_51_fu_614[22]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_614_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_51_fu_614[23]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_614_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_51_fu_614[24]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_614_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_51_fu_614[25]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_614_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_51_fu_614[26]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_614_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_51_fu_614[2]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_614_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_51_fu_614[3]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_614_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_51_fu_614[4]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_614_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_51_fu_614[5]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_614_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_51_fu_614[6]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_614_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_51_fu_614[7]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_614_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_51_fu_614[8]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_614_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021433_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_51_fu_614[9]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_618_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_52_fu_618[0]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_618_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_52_fu_618[10]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_618_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_52_fu_618[11]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_618_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_52_fu_618[12]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_618_reg[13] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_52_fu_618[13]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_618_reg[14] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_52_fu_618[14]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_618_reg[15] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_52_fu_618[15]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_618_reg[16] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_52_fu_618[16]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_618_reg[17] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_52_fu_618[17]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_618_reg[18] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_52_fu_618[18]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_618_reg[19] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_52_fu_618[19]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_618_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_52_fu_618[1]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_618_reg[20] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_52_fu_618[20]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_618_reg[21] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_52_fu_618[21]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_618_reg[22] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_52_fu_618[22]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_618_reg[23] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_52_fu_618[23]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_618_reg[24] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_52_fu_618[24]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_618_reg[25] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_52_fu_618[25]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_618_reg[26] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_52_fu_618[26]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_618_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_52_fu_618[2]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_618_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_52_fu_618[3]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_618_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_52_fu_618[4]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_618_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_52_fu_618[5]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_618_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_52_fu_618[6]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_618_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_52_fu_618[7]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_618_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_52_fu_618[8]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_618_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_143),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_52_fu_618[9]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_622_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_53_fu_622[0]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_622_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_53_fu_622[10]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_622_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_53_fu_622[11]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_622_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_53_fu_622[12]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_622_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_53_fu_622[13]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_622_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_53_fu_622[14]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_622_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_53_fu_622[15]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_622_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_53_fu_622[16]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_622_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_53_fu_622[17]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_622_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_53_fu_622[18]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_622_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_53_fu_622[19]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_622_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_53_fu_622[1]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_622_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_53_fu_622[20]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_622_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_53_fu_622[21]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_622_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_53_fu_622[22]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_622_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_53_fu_622[23]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_622_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_53_fu_622[24]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_622_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_53_fu_622[25]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_622_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_53_fu_622[26]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_622_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_53_fu_622[2]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_622_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_53_fu_622[3]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_622_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_53_fu_622[4]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_622_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_53_fu_622[5]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_622_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_53_fu_622[6]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_622_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_53_fu_622[7]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_622_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_53_fu_622[8]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_622_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_1021227_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_53_fu_622[9]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_626_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_54_fu_626[0]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_626_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_54_fu_626[10]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_626_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_54_fu_626[11]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_626_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_54_fu_626[12]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_626_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_54_fu_626[13]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_626_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_54_fu_626[14]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_626_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_54_fu_626[15]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_626_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_54_fu_626[16]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_626_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_54_fu_626[17]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_626_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_54_fu_626[18]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_626_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_54_fu_626[19]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_626_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_54_fu_626[1]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_626_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_54_fu_626[20]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_626_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_54_fu_626[21]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_626_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_54_fu_626[22]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_626_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_54_fu_626[23]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_626_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_54_fu_626[24]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_626_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_54_fu_626[25]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_626_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_54_fu_626[26]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_626_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_54_fu_626[2]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_626_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_54_fu_626[3]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_626_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_54_fu_626[4]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_626_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_54_fu_626[5]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_626_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_54_fu_626[6]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_626_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_54_fu_626[7]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_626_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_54_fu_626[8]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_626_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155144_out),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_54_fu_626[9]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_630_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_55_fu_630[0]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_630_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_55_fu_630[10]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_630_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_55_fu_630[11]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_630_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_55_fu_630[12]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_630_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_55_fu_630[13]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_630_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_55_fu_630[14]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_630_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_55_fu_630[15]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_630_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_55_fu_630[16]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_630_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_55_fu_630[17]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_630_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_55_fu_630[18]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_630_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_55_fu_630[19]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_630_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_55_fu_630[1]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_630_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_55_fu_630[20]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_630_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_55_fu_630[21]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_630_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_55_fu_630[22]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_630_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_55_fu_630[23]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_630_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_55_fu_630[24]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_630_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_55_fu_630[25]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_630_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_55_fu_630[26]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_630_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_55_fu_630[2]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_630_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_55_fu_630[3]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_630_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_55_fu_630[4]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_630_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_55_fu_630[5]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_630_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_55_fu_630[6]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_630_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_55_fu_630[7]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_630_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_55_fu_630[8]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_630_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_10211),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_55_fu_630[9]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_430_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_5_fu_430[0]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_430_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_5_fu_430[10]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_430_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_5_fu_430[11]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_430_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_5_fu_430[12]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_430_reg[13] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_5_fu_430[13]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_430_reg[14] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_5_fu_430[14]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_430_reg[15] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_5_fu_430[15]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_430_reg[16] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_5_fu_430[16]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_430_reg[17] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_5_fu_430[17]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_430_reg[18] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_5_fu_430[18]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_430_reg[19] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_5_fu_430[19]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_430_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_5_fu_430[1]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_430_reg[20] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_5_fu_430[20]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_430_reg[21] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_5_fu_430[21]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_430_reg[22] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_5_fu_430[22]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_430_reg[23] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_5_fu_430[23]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_430_reg[24] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_5_fu_430[24]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_430_reg[25] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_5_fu_430[25]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_430_reg[26] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_5_fu_430[26]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_430_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_5_fu_430[2]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_430_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_5_fu_430[3]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_430_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_5_fu_430[4]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_430_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_5_fu_430[5]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_430_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_5_fu_430[6]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_430_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_5_fu_430[7]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_430_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_5_fu_430[8]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_430_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_5_fu_430[9]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_434_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_149),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_6_fu_434[0]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_434_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_149),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_6_fu_434[10]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_434_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_149),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_6_fu_434[11]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_434_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_149),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_6_fu_434[12]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_434_reg[13] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_149),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_6_fu_434[13]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_434_reg[14] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_149),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_6_fu_434[14]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_434_reg[15] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_149),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_6_fu_434[15]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_434_reg[16] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_149),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_6_fu_434[16]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_434_reg[17] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_149),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_6_fu_434[17]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_434_reg[18] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_149),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_6_fu_434[18]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_434_reg[19] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_149),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_6_fu_434[19]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_434_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_149),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_6_fu_434[1]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_434_reg[20] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_149),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_6_fu_434[20]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_434_reg[21] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_149),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_6_fu_434[21]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_434_reg[22] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_149),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_6_fu_434[22]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_434_reg[23] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_149),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_6_fu_434[23]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_434_reg[24] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_149),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_6_fu_434[24]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_434_reg[25] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_149),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_6_fu_434[25]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_434_reg[26] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_149),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_6_fu_434[26]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_434_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_149),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_6_fu_434[2]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_434_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_149),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_6_fu_434[3]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_434_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_149),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_6_fu_434[4]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_434_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_149),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_6_fu_434[5]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_434_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_149),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_6_fu_434[6]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_434_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_149),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_6_fu_434[7]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_434_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_149),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_6_fu_434[8]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_434_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_149),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_6_fu_434[9]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_438_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_7_fu_438[0]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_438_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_7_fu_438[10]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_438_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_7_fu_438[11]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_438_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_7_fu_438[12]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_438_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_7_fu_438[13]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_438_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_7_fu_438[14]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_438_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_7_fu_438[15]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_438_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_7_fu_438[16]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_438_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_7_fu_438[17]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_438_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_7_fu_438[18]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_438_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_7_fu_438[19]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_438_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_7_fu_438[1]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_438_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_7_fu_438[20]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_438_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_7_fu_438[21]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_438_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_7_fu_438[22]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_438_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_7_fu_438[23]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_438_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_7_fu_438[24]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_438_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_7_fu_438[25]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_438_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_7_fu_438[26]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_438_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_7_fu_438[2]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_438_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_7_fu_438[3]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_438_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_7_fu_438[4]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_438_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_7_fu_438[5]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_438_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_7_fu_438[6]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_438_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_7_fu_438[7]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_438_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_7_fu_438[8]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_438_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102148),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_7_fu_438[9]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_442_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_8_fu_442[0]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_442_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_8_fu_442[10]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_442_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_8_fu_442[11]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_442_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_8_fu_442[12]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_442_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_8_fu_442[13]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_442_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_8_fu_442[14]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_442_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_8_fu_442[15]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_442_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_8_fu_442[16]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_442_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_8_fu_442[17]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_442_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_8_fu_442[18]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_442_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_8_fu_442[19]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_442_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_8_fu_442[1]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_442_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_8_fu_442[20]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_442_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_8_fu_442[21]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_442_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_8_fu_442[22]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_442_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_8_fu_442[23]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_442_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_8_fu_442[24]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_442_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_8_fu_442[25]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_442_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_8_fu_442[26]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_442_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_8_fu_442[2]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_442_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_8_fu_442[3]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_442_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_8_fu_442[4]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_442_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_8_fu_442[5]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_442_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_8_fu_442[6]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_442_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_8_fu_442[7]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_442_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_8_fu_442[8]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_442_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102147),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_8_fu_442[9]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_446_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_9_fu_446[0]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_446_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_9_fu_446[10]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_446_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_9_fu_446[11]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_446_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_9_fu_446[12]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_446_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_9_fu_446[13]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_446_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_9_fu_446[14]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_446_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_9_fu_446[15]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_446_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_9_fu_446[16]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_446_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_9_fu_446[17]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_446_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_9_fu_446[18]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_446_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_9_fu_446[19]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_446_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_9_fu_446[1]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_446_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_9_fu_446[20]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_446_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_9_fu_446[21]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_446_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_9_fu_446[22]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_446_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_9_fu_446[23]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_446_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_9_fu_446[24]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_446_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_9_fu_446[25]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_446_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_9_fu_446[26]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_446_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_9_fu_446[2]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_446_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_9_fu_446[3]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_446_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_9_fu_446[4]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_446_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_9_fu_446[5]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_446_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_9_fu_446[6]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_446_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_9_fu_446[7]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_446_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_9_fu_446[8]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_446_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102146),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_9_fu_446[9]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_410_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [0]),
        .Q(inputBuf_V_fu_410[0]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_410_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [10]),
        .Q(inputBuf_V_fu_410[10]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_410_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [11]),
        .Q(inputBuf_V_fu_410[11]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_410_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [12]),
        .Q(inputBuf_V_fu_410[12]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_410_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [13]),
        .Q(inputBuf_V_fu_410[13]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_410_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [14]),
        .Q(inputBuf_V_fu_410[14]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_410_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [15]),
        .Q(inputBuf_V_fu_410[15]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_410_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [16]),
        .Q(inputBuf_V_fu_410[16]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_410_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [17]),
        .Q(inputBuf_V_fu_410[17]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_410_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [18]),
        .Q(inputBuf_V_fu_410[18]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_410_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [19]),
        .Q(inputBuf_V_fu_410[19]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_410_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [1]),
        .Q(inputBuf_V_fu_410[1]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_410_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [20]),
        .Q(inputBuf_V_fu_410[20]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_410_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [21]),
        .Q(inputBuf_V_fu_410[21]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_410_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [22]),
        .Q(inputBuf_V_fu_410[22]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_410_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [23]),
        .Q(inputBuf_V_fu_410[23]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_410_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [24]),
        .Q(inputBuf_V_fu_410[24]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_410_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [25]),
        .Q(inputBuf_V_fu_410[25]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_410_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [26]),
        .Q(inputBuf_V_fu_410[26]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_410_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [2]),
        .Q(inputBuf_V_fu_410[2]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_410_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [3]),
        .Q(inputBuf_V_fu_410[3]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_410_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [4]),
        .Q(inputBuf_V_fu_410[4]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_410_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [5]),
        .Q(inputBuf_V_fu_410[5]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_410_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [6]),
        .Q(inputBuf_V_fu_410[6]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_410_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [7]),
        .Q(inputBuf_V_fu_410[7]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_410_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [8]),
        .Q(inputBuf_V_fu_410[8]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_410_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_102155),
        .D(\inputBuf_V_54_fu_626_reg[26]_0 [9]),
        .Q(inputBuf_V_fu_410[9]),
        .R(1'b0));
  FDRE \local_temp_V_11_reg_4193_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[88]),
        .Q(local_temp_V_11_reg_4193[0]),
        .R(1'b0));
  FDRE \local_temp_V_11_reg_4193_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[89]),
        .Q(local_temp_V_11_reg_4193[1]),
        .R(1'b0));
  FDRE \local_temp_V_11_reg_4193_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[90]),
        .Q(local_temp_V_11_reg_4193[2]),
        .R(1'b0));
  FDRE \local_temp_V_11_reg_4193_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[91]),
        .Q(local_temp_V_11_reg_4193[3]),
        .R(1'b0));
  FDRE \local_temp_V_11_reg_4193_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[92]),
        .Q(local_temp_V_11_reg_4193[4]),
        .R(1'b0));
  FDRE \local_temp_V_11_reg_4193_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[93]),
        .Q(local_temp_V_11_reg_4193[5]),
        .R(1'b0));
  FDRE \local_temp_V_11_reg_4193_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[94]),
        .Q(local_temp_V_11_reg_4193[6]),
        .R(1'b0));
  FDRE \local_temp_V_11_reg_4193_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[95]),
        .Q(local_temp_V_11_reg_4193[7]),
        .R(1'b0));
  FDRE \local_temp_V_12_reg_4198_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[96]),
        .Q(local_temp_V_12_reg_4198[0]),
        .R(1'b0));
  FDRE \local_temp_V_12_reg_4198_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[97]),
        .Q(local_temp_V_12_reg_4198[1]),
        .R(1'b0));
  FDRE \local_temp_V_12_reg_4198_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[98]),
        .Q(local_temp_V_12_reg_4198[2]),
        .R(1'b0));
  FDRE \local_temp_V_12_reg_4198_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[99]),
        .Q(local_temp_V_12_reg_4198[3]),
        .R(1'b0));
  FDRE \local_temp_V_12_reg_4198_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[100]),
        .Q(local_temp_V_12_reg_4198[4]),
        .R(1'b0));
  FDRE \local_temp_V_12_reg_4198_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[101]),
        .Q(local_temp_V_12_reg_4198[5]),
        .R(1'b0));
  FDRE \local_temp_V_12_reg_4198_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[102]),
        .Q(local_temp_V_12_reg_4198[6]),
        .R(1'b0));
  FDRE \local_temp_V_12_reg_4198_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[103]),
        .Q(local_temp_V_12_reg_4198[7]),
        .R(1'b0));
  FDRE \local_temp_V_14_reg_4208_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[112]),
        .Q(local_temp_V_14_reg_4208[0]),
        .R(1'b0));
  FDRE \local_temp_V_14_reg_4208_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[113]),
        .Q(local_temp_V_14_reg_4208[1]),
        .R(1'b0));
  FDRE \local_temp_V_14_reg_4208_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[114]),
        .Q(local_temp_V_14_reg_4208[2]),
        .R(1'b0));
  FDRE \local_temp_V_14_reg_4208_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[115]),
        .Q(local_temp_V_14_reg_4208[3]),
        .R(1'b0));
  FDRE \local_temp_V_14_reg_4208_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[116]),
        .Q(local_temp_V_14_reg_4208[4]),
        .R(1'b0));
  FDRE \local_temp_V_14_reg_4208_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[117]),
        .Q(local_temp_V_14_reg_4208[5]),
        .R(1'b0));
  FDRE \local_temp_V_14_reg_4208_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[118]),
        .Q(local_temp_V_14_reg_4208[6]),
        .R(1'b0));
  FDRE \local_temp_V_14_reg_4208_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[119]),
        .Q(local_temp_V_14_reg_4208[7]),
        .R(1'b0));
  FDRE \local_temp_V_15_reg_4213_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1153_out),
        .D(local_temp_V_15_reg_4213[0]),
        .Q(local_temp_V_15_reg_4213_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \local_temp_V_15_reg_4213_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1153_out),
        .D(local_temp_V_15_reg_4213[1]),
        .Q(local_temp_V_15_reg_4213_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \local_temp_V_15_reg_4213_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1153_out),
        .D(local_temp_V_15_reg_4213[2]),
        .Q(local_temp_V_15_reg_4213_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \local_temp_V_15_reg_4213_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1153_out),
        .D(local_temp_V_15_reg_4213[3]),
        .Q(local_temp_V_15_reg_4213_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \local_temp_V_15_reg_4213_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1153_out),
        .D(local_temp_V_15_reg_4213[4]),
        .Q(local_temp_V_15_reg_4213_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \local_temp_V_15_reg_4213_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1153_out),
        .D(local_temp_V_15_reg_4213[5]),
        .Q(local_temp_V_15_reg_4213_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \local_temp_V_15_reg_4213_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1153_out),
        .D(local_temp_V_15_reg_4213[6]),
        .Q(local_temp_V_15_reg_4213_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \local_temp_V_15_reg_4213_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1153_out),
        .D(local_temp_V_15_reg_4213[7]),
        .Q(local_temp_V_15_reg_4213_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \local_temp_V_15_reg_4213_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[120]),
        .Q(local_temp_V_15_reg_4213[0]),
        .R(1'b0));
  FDRE \local_temp_V_15_reg_4213_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[121]),
        .Q(local_temp_V_15_reg_4213[1]),
        .R(1'b0));
  FDRE \local_temp_V_15_reg_4213_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[122]),
        .Q(local_temp_V_15_reg_4213[2]),
        .R(1'b0));
  FDRE \local_temp_V_15_reg_4213_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[123]),
        .Q(local_temp_V_15_reg_4213[3]),
        .R(1'b0));
  FDRE \local_temp_V_15_reg_4213_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[124]),
        .Q(local_temp_V_15_reg_4213[4]),
        .R(1'b0));
  FDRE \local_temp_V_15_reg_4213_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[125]),
        .Q(local_temp_V_15_reg_4213[5]),
        .R(1'b0));
  FDRE \local_temp_V_15_reg_4213_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[126]),
        .Q(local_temp_V_15_reg_4213[6]),
        .R(1'b0));
  FDRE \local_temp_V_15_reg_4213_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[127]),
        .Q(local_temp_V_15_reg_4213[7]),
        .R(1'b0));
  FDRE \local_temp_V_16_reg_4218_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[128]),
        .Q(local_temp_V_16_reg_4218[0]),
        .R(1'b0));
  FDRE \local_temp_V_16_reg_4218_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[129]),
        .Q(local_temp_V_16_reg_4218[1]),
        .R(1'b0));
  FDRE \local_temp_V_16_reg_4218_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[130]),
        .Q(local_temp_V_16_reg_4218[2]),
        .R(1'b0));
  FDRE \local_temp_V_16_reg_4218_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[131]),
        .Q(local_temp_V_16_reg_4218[3]),
        .R(1'b0));
  FDRE \local_temp_V_16_reg_4218_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[132]),
        .Q(local_temp_V_16_reg_4218[4]),
        .R(1'b0));
  FDRE \local_temp_V_16_reg_4218_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[133]),
        .Q(local_temp_V_16_reg_4218[5]),
        .R(1'b0));
  FDRE \local_temp_V_16_reg_4218_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[134]),
        .Q(local_temp_V_16_reg_4218[6]),
        .R(1'b0));
  FDRE \local_temp_V_16_reg_4218_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[135]),
        .Q(local_temp_V_16_reg_4218[7]),
        .R(1'b0));
  FDRE \local_temp_V_19_reg_4233_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[152]),
        .Q(local_temp_V_19_reg_4233[0]),
        .R(1'b0));
  FDRE \local_temp_V_19_reg_4233_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[153]),
        .Q(local_temp_V_19_reg_4233[1]),
        .R(1'b0));
  FDRE \local_temp_V_19_reg_4233_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[154]),
        .Q(local_temp_V_19_reg_4233[2]),
        .R(1'b0));
  FDRE \local_temp_V_19_reg_4233_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[155]),
        .Q(local_temp_V_19_reg_4233[3]),
        .R(1'b0));
  FDRE \local_temp_V_19_reg_4233_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[156]),
        .Q(local_temp_V_19_reg_4233[4]),
        .R(1'b0));
  FDRE \local_temp_V_19_reg_4233_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[157]),
        .Q(local_temp_V_19_reg_4233[5]),
        .R(1'b0));
  FDRE \local_temp_V_19_reg_4233_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[158]),
        .Q(local_temp_V_19_reg_4233[6]),
        .R(1'b0));
  FDRE \local_temp_V_19_reg_4233_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[159]),
        .Q(local_temp_V_19_reg_4233[7]),
        .R(1'b0));
  FDRE \local_temp_V_20_reg_4238_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[160]),
        .Q(local_temp_V_20_reg_4238[0]),
        .R(1'b0));
  FDRE \local_temp_V_20_reg_4238_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[161]),
        .Q(local_temp_V_20_reg_4238[1]),
        .R(1'b0));
  FDRE \local_temp_V_20_reg_4238_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[162]),
        .Q(local_temp_V_20_reg_4238[2]),
        .R(1'b0));
  FDRE \local_temp_V_20_reg_4238_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[163]),
        .Q(local_temp_V_20_reg_4238[3]),
        .R(1'b0));
  FDRE \local_temp_V_20_reg_4238_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[164]),
        .Q(local_temp_V_20_reg_4238[4]),
        .R(1'b0));
  FDRE \local_temp_V_20_reg_4238_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[165]),
        .Q(local_temp_V_20_reg_4238[5]),
        .R(1'b0));
  FDRE \local_temp_V_20_reg_4238_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[166]),
        .Q(local_temp_V_20_reg_4238[6]),
        .R(1'b0));
  FDRE \local_temp_V_20_reg_4238_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[167]),
        .Q(local_temp_V_20_reg_4238[7]),
        .R(1'b0));
  FDRE \local_temp_V_21_reg_4243_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[168]),
        .Q(local_temp_V_21_reg_4243[0]),
        .R(1'b0));
  FDRE \local_temp_V_21_reg_4243_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[169]),
        .Q(local_temp_V_21_reg_4243[1]),
        .R(1'b0));
  FDRE \local_temp_V_21_reg_4243_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[170]),
        .Q(local_temp_V_21_reg_4243[2]),
        .R(1'b0));
  FDRE \local_temp_V_21_reg_4243_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[171]),
        .Q(local_temp_V_21_reg_4243[3]),
        .R(1'b0));
  FDRE \local_temp_V_21_reg_4243_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[172]),
        .Q(local_temp_V_21_reg_4243[4]),
        .R(1'b0));
  FDRE \local_temp_V_21_reg_4243_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[173]),
        .Q(local_temp_V_21_reg_4243[5]),
        .R(1'b0));
  FDRE \local_temp_V_21_reg_4243_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[174]),
        .Q(local_temp_V_21_reg_4243[6]),
        .R(1'b0));
  FDRE \local_temp_V_21_reg_4243_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[175]),
        .Q(local_temp_V_21_reg_4243[7]),
        .R(1'b0));
  FDRE \local_temp_V_23_reg_4253_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[184]),
        .Q(local_temp_V_23_reg_4253[0]),
        .R(1'b0));
  FDRE \local_temp_V_23_reg_4253_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[185]),
        .Q(local_temp_V_23_reg_4253[1]),
        .R(1'b0));
  FDRE \local_temp_V_23_reg_4253_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[186]),
        .Q(local_temp_V_23_reg_4253[2]),
        .R(1'b0));
  FDRE \local_temp_V_23_reg_4253_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[187]),
        .Q(local_temp_V_23_reg_4253[3]),
        .R(1'b0));
  FDRE \local_temp_V_23_reg_4253_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[188]),
        .Q(local_temp_V_23_reg_4253[4]),
        .R(1'b0));
  FDRE \local_temp_V_23_reg_4253_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[189]),
        .Q(local_temp_V_23_reg_4253[5]),
        .R(1'b0));
  FDRE \local_temp_V_23_reg_4253_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[190]),
        .Q(local_temp_V_23_reg_4253[6]),
        .R(1'b0));
  FDRE \local_temp_V_23_reg_4253_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[191]),
        .Q(local_temp_V_23_reg_4253[7]),
        .R(1'b0));
  FDRE \local_temp_V_24_reg_4258_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1153_out),
        .D(local_temp_V_24_reg_4258[0]),
        .Q(local_temp_V_24_reg_4258_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \local_temp_V_24_reg_4258_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1153_out),
        .D(local_temp_V_24_reg_4258[1]),
        .Q(local_temp_V_24_reg_4258_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \local_temp_V_24_reg_4258_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1153_out),
        .D(local_temp_V_24_reg_4258[2]),
        .Q(local_temp_V_24_reg_4258_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \local_temp_V_24_reg_4258_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1153_out),
        .D(local_temp_V_24_reg_4258[3]),
        .Q(local_temp_V_24_reg_4258_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \local_temp_V_24_reg_4258_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1153_out),
        .D(local_temp_V_24_reg_4258[4]),
        .Q(local_temp_V_24_reg_4258_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \local_temp_V_24_reg_4258_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1153_out),
        .D(local_temp_V_24_reg_4258[5]),
        .Q(local_temp_V_24_reg_4258_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \local_temp_V_24_reg_4258_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1153_out),
        .D(local_temp_V_24_reg_4258[6]),
        .Q(local_temp_V_24_reg_4258_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \local_temp_V_24_reg_4258_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1153_out),
        .D(local_temp_V_24_reg_4258[7]),
        .Q(local_temp_V_24_reg_4258_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \local_temp_V_24_reg_4258_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[192]),
        .Q(local_temp_V_24_reg_4258[0]),
        .R(1'b0));
  FDRE \local_temp_V_24_reg_4258_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[193]),
        .Q(local_temp_V_24_reg_4258[1]),
        .R(1'b0));
  FDRE \local_temp_V_24_reg_4258_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[194]),
        .Q(local_temp_V_24_reg_4258[2]),
        .R(1'b0));
  FDRE \local_temp_V_24_reg_4258_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[195]),
        .Q(local_temp_V_24_reg_4258[3]),
        .R(1'b0));
  FDRE \local_temp_V_24_reg_4258_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[196]),
        .Q(local_temp_V_24_reg_4258[4]),
        .R(1'b0));
  FDRE \local_temp_V_24_reg_4258_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[197]),
        .Q(local_temp_V_24_reg_4258[5]),
        .R(1'b0));
  FDRE \local_temp_V_24_reg_4258_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[198]),
        .Q(local_temp_V_24_reg_4258[6]),
        .R(1'b0));
  FDRE \local_temp_V_24_reg_4258_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[199]),
        .Q(local_temp_V_24_reg_4258[7]),
        .R(1'b0));
  FDRE \local_temp_V_25_reg_4263_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[200]),
        .Q(local_temp_V_25_reg_4263[0]),
        .R(1'b0));
  FDRE \local_temp_V_25_reg_4263_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[201]),
        .Q(local_temp_V_25_reg_4263[1]),
        .R(1'b0));
  FDRE \local_temp_V_25_reg_4263_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[202]),
        .Q(local_temp_V_25_reg_4263[2]),
        .R(1'b0));
  FDRE \local_temp_V_25_reg_4263_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[203]),
        .Q(local_temp_V_25_reg_4263[3]),
        .R(1'b0));
  FDRE \local_temp_V_25_reg_4263_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[204]),
        .Q(local_temp_V_25_reg_4263[4]),
        .R(1'b0));
  FDRE \local_temp_V_25_reg_4263_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[205]),
        .Q(local_temp_V_25_reg_4263[5]),
        .R(1'b0));
  FDRE \local_temp_V_25_reg_4263_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[206]),
        .Q(local_temp_V_25_reg_4263[6]),
        .R(1'b0));
  FDRE \local_temp_V_25_reg_4263_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[207]),
        .Q(local_temp_V_25_reg_4263[7]),
        .R(1'b0));
  FDRE \local_temp_V_28_reg_4278_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[224]),
        .Q(local_temp_V_28_reg_4278[0]),
        .R(1'b0));
  FDRE \local_temp_V_28_reg_4278_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[225]),
        .Q(local_temp_V_28_reg_4278[1]),
        .R(1'b0));
  FDRE \local_temp_V_28_reg_4278_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[226]),
        .Q(local_temp_V_28_reg_4278[2]),
        .R(1'b0));
  FDRE \local_temp_V_28_reg_4278_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[227]),
        .Q(local_temp_V_28_reg_4278[3]),
        .R(1'b0));
  FDRE \local_temp_V_28_reg_4278_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[228]),
        .Q(local_temp_V_28_reg_4278[4]),
        .R(1'b0));
  FDRE \local_temp_V_28_reg_4278_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[229]),
        .Q(local_temp_V_28_reg_4278[5]),
        .R(1'b0));
  FDRE \local_temp_V_28_reg_4278_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[230]),
        .Q(local_temp_V_28_reg_4278[6]),
        .R(1'b0));
  FDRE \local_temp_V_28_reg_4278_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[231]),
        .Q(local_temp_V_28_reg_4278[7]),
        .R(1'b0));
  FDRE \local_temp_V_29_reg_4283_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[232]),
        .Q(local_temp_V_29_reg_4283[0]),
        .R(1'b0));
  FDRE \local_temp_V_29_reg_4283_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[233]),
        .Q(local_temp_V_29_reg_4283[1]),
        .R(1'b0));
  FDRE \local_temp_V_29_reg_4283_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[234]),
        .Q(local_temp_V_29_reg_4283[2]),
        .R(1'b0));
  FDRE \local_temp_V_29_reg_4283_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[235]),
        .Q(local_temp_V_29_reg_4283[3]),
        .R(1'b0));
  FDRE \local_temp_V_29_reg_4283_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[236]),
        .Q(local_temp_V_29_reg_4283[4]),
        .R(1'b0));
  FDRE \local_temp_V_29_reg_4283_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[237]),
        .Q(local_temp_V_29_reg_4283[5]),
        .R(1'b0));
  FDRE \local_temp_V_29_reg_4283_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[238]),
        .Q(local_temp_V_29_reg_4283[6]),
        .R(1'b0));
  FDRE \local_temp_V_29_reg_4283_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[239]),
        .Q(local_temp_V_29_reg_4283[7]),
        .R(1'b0));
  FDRE \local_temp_V_30_reg_4288_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[240]),
        .Q(local_temp_V_30_reg_4288[0]),
        .R(1'b0));
  FDRE \local_temp_V_30_reg_4288_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[241]),
        .Q(local_temp_V_30_reg_4288[1]),
        .R(1'b0));
  FDRE \local_temp_V_30_reg_4288_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[242]),
        .Q(local_temp_V_30_reg_4288[2]),
        .R(1'b0));
  FDRE \local_temp_V_30_reg_4288_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[243]),
        .Q(local_temp_V_30_reg_4288[3]),
        .R(1'b0));
  FDRE \local_temp_V_30_reg_4288_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[244]),
        .Q(local_temp_V_30_reg_4288[4]),
        .R(1'b0));
  FDRE \local_temp_V_30_reg_4288_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[245]),
        .Q(local_temp_V_30_reg_4288[5]),
        .R(1'b0));
  FDRE \local_temp_V_30_reg_4288_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[246]),
        .Q(local_temp_V_30_reg_4288[6]),
        .R(1'b0));
  FDRE \local_temp_V_30_reg_4288_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[247]),
        .Q(local_temp_V_30_reg_4288[7]),
        .R(1'b0));
  FDRE \local_temp_V_32_reg_4298_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[256]),
        .Q(local_temp_V_32_reg_4298[0]),
        .R(1'b0));
  FDRE \local_temp_V_32_reg_4298_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[257]),
        .Q(local_temp_V_32_reg_4298[1]),
        .R(1'b0));
  FDRE \local_temp_V_32_reg_4298_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[258]),
        .Q(local_temp_V_32_reg_4298[2]),
        .R(1'b0));
  FDRE \local_temp_V_32_reg_4298_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[259]),
        .Q(local_temp_V_32_reg_4298[3]),
        .R(1'b0));
  FDRE \local_temp_V_32_reg_4298_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[260]),
        .Q(local_temp_V_32_reg_4298[4]),
        .R(1'b0));
  FDRE \local_temp_V_32_reg_4298_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[261]),
        .Q(local_temp_V_32_reg_4298[5]),
        .R(1'b0));
  FDRE \local_temp_V_32_reg_4298_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[262]),
        .Q(local_temp_V_32_reg_4298[6]),
        .R(1'b0));
  FDRE \local_temp_V_32_reg_4298_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[263]),
        .Q(local_temp_V_32_reg_4298[7]),
        .R(1'b0));
  FDRE \local_temp_V_33_reg_4303_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1153_out),
        .D(local_temp_V_33_reg_4303[0]),
        .Q(local_temp_V_33_reg_4303_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \local_temp_V_33_reg_4303_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1153_out),
        .D(local_temp_V_33_reg_4303[1]),
        .Q(local_temp_V_33_reg_4303_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \local_temp_V_33_reg_4303_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1153_out),
        .D(local_temp_V_33_reg_4303[2]),
        .Q(local_temp_V_33_reg_4303_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \local_temp_V_33_reg_4303_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1153_out),
        .D(local_temp_V_33_reg_4303[3]),
        .Q(local_temp_V_33_reg_4303_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \local_temp_V_33_reg_4303_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1153_out),
        .D(local_temp_V_33_reg_4303[4]),
        .Q(local_temp_V_33_reg_4303_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \local_temp_V_33_reg_4303_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1153_out),
        .D(local_temp_V_33_reg_4303[5]),
        .Q(local_temp_V_33_reg_4303_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \local_temp_V_33_reg_4303_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1153_out),
        .D(local_temp_V_33_reg_4303[6]),
        .Q(local_temp_V_33_reg_4303_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \local_temp_V_33_reg_4303_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1153_out),
        .D(local_temp_V_33_reg_4303[7]),
        .Q(local_temp_V_33_reg_4303_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \local_temp_V_33_reg_4303_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[264]),
        .Q(local_temp_V_33_reg_4303[0]),
        .R(1'b0));
  FDRE \local_temp_V_33_reg_4303_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[265]),
        .Q(local_temp_V_33_reg_4303[1]),
        .R(1'b0));
  FDRE \local_temp_V_33_reg_4303_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[266]),
        .Q(local_temp_V_33_reg_4303[2]),
        .R(1'b0));
  FDRE \local_temp_V_33_reg_4303_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[267]),
        .Q(local_temp_V_33_reg_4303[3]),
        .R(1'b0));
  FDRE \local_temp_V_33_reg_4303_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[268]),
        .Q(local_temp_V_33_reg_4303[4]),
        .R(1'b0));
  FDRE \local_temp_V_33_reg_4303_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[269]),
        .Q(local_temp_V_33_reg_4303[5]),
        .R(1'b0));
  FDRE \local_temp_V_33_reg_4303_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[270]),
        .Q(local_temp_V_33_reg_4303[6]),
        .R(1'b0));
  FDRE \local_temp_V_33_reg_4303_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[271]),
        .Q(local_temp_V_33_reg_4303[7]),
        .R(1'b0));
  FDRE \local_temp_V_34_reg_4308_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[272]),
        .Q(local_temp_V_34_reg_4308[0]),
        .R(1'b0));
  FDRE \local_temp_V_34_reg_4308_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[273]),
        .Q(local_temp_V_34_reg_4308[1]),
        .R(1'b0));
  FDRE \local_temp_V_34_reg_4308_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[274]),
        .Q(local_temp_V_34_reg_4308[2]),
        .R(1'b0));
  FDRE \local_temp_V_34_reg_4308_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[275]),
        .Q(local_temp_V_34_reg_4308[3]),
        .R(1'b0));
  FDRE \local_temp_V_34_reg_4308_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[276]),
        .Q(local_temp_V_34_reg_4308[4]),
        .R(1'b0));
  FDRE \local_temp_V_34_reg_4308_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[277]),
        .Q(local_temp_V_34_reg_4308[5]),
        .R(1'b0));
  FDRE \local_temp_V_34_reg_4308_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[278]),
        .Q(local_temp_V_34_reg_4308[6]),
        .R(1'b0));
  FDRE \local_temp_V_34_reg_4308_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[279]),
        .Q(local_temp_V_34_reg_4308[7]),
        .R(1'b0));
  FDRE \local_temp_V_37_reg_4143_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[8]),
        .Q(local_temp_V_37_reg_4143[0]),
        .R(1'b0));
  FDRE \local_temp_V_37_reg_4143_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[9]),
        .Q(local_temp_V_37_reg_4143[1]),
        .R(1'b0));
  FDRE \local_temp_V_37_reg_4143_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[10]),
        .Q(local_temp_V_37_reg_4143[2]),
        .R(1'b0));
  FDRE \local_temp_V_37_reg_4143_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[11]),
        .Q(local_temp_V_37_reg_4143[3]),
        .R(1'b0));
  FDRE \local_temp_V_37_reg_4143_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[12]),
        .Q(local_temp_V_37_reg_4143[4]),
        .R(1'b0));
  FDRE \local_temp_V_37_reg_4143_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[13]),
        .Q(local_temp_V_37_reg_4143[5]),
        .R(1'b0));
  FDRE \local_temp_V_37_reg_4143_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[14]),
        .Q(local_temp_V_37_reg_4143[6]),
        .R(1'b0));
  FDRE \local_temp_V_37_reg_4143_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[15]),
        .Q(local_temp_V_37_reg_4143[7]),
        .R(1'b0));
  FDRE \local_temp_V_38_reg_4148_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[16]),
        .Q(local_temp_V_38_reg_4148[0]),
        .R(1'b0));
  FDRE \local_temp_V_38_reg_4148_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[17]),
        .Q(local_temp_V_38_reg_4148[1]),
        .R(1'b0));
  FDRE \local_temp_V_38_reg_4148_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[18]),
        .Q(local_temp_V_38_reg_4148[2]),
        .R(1'b0));
  FDRE \local_temp_V_38_reg_4148_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[19]),
        .Q(local_temp_V_38_reg_4148[3]),
        .R(1'b0));
  FDRE \local_temp_V_38_reg_4148_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[20]),
        .Q(local_temp_V_38_reg_4148[4]),
        .R(1'b0));
  FDRE \local_temp_V_38_reg_4148_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[21]),
        .Q(local_temp_V_38_reg_4148[5]),
        .R(1'b0));
  FDRE \local_temp_V_38_reg_4148_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[22]),
        .Q(local_temp_V_38_reg_4148[6]),
        .R(1'b0));
  FDRE \local_temp_V_38_reg_4148_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[23]),
        .Q(local_temp_V_38_reg_4148[7]),
        .R(1'b0));
  FDRE \local_temp_V_39_reg_4153_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[24]),
        .Q(local_temp_V_39_reg_4153[0]),
        .R(1'b0));
  FDRE \local_temp_V_39_reg_4153_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[25]),
        .Q(local_temp_V_39_reg_4153[1]),
        .R(1'b0));
  FDRE \local_temp_V_39_reg_4153_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[26]),
        .Q(local_temp_V_39_reg_4153[2]),
        .R(1'b0));
  FDRE \local_temp_V_39_reg_4153_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[27]),
        .Q(local_temp_V_39_reg_4153[3]),
        .R(1'b0));
  FDRE \local_temp_V_39_reg_4153_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[28]),
        .Q(local_temp_V_39_reg_4153[4]),
        .R(1'b0));
  FDRE \local_temp_V_39_reg_4153_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[29]),
        .Q(local_temp_V_39_reg_4153[5]),
        .R(1'b0));
  FDRE \local_temp_V_39_reg_4153_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[30]),
        .Q(local_temp_V_39_reg_4153[6]),
        .R(1'b0));
  FDRE \local_temp_V_39_reg_4153_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[31]),
        .Q(local_temp_V_39_reg_4153[7]),
        .R(1'b0));
  FDRE \local_temp_V_41_reg_4163_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[40]),
        .Q(local_temp_V_41_reg_4163[0]),
        .R(1'b0));
  FDRE \local_temp_V_41_reg_4163_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[41]),
        .Q(local_temp_V_41_reg_4163[1]),
        .R(1'b0));
  FDRE \local_temp_V_41_reg_4163_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[42]),
        .Q(local_temp_V_41_reg_4163[2]),
        .R(1'b0));
  FDRE \local_temp_V_41_reg_4163_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[43]),
        .Q(local_temp_V_41_reg_4163[3]),
        .R(1'b0));
  FDRE \local_temp_V_41_reg_4163_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[44]),
        .Q(local_temp_V_41_reg_4163[4]),
        .R(1'b0));
  FDRE \local_temp_V_41_reg_4163_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[45]),
        .Q(local_temp_V_41_reg_4163[5]),
        .R(1'b0));
  FDRE \local_temp_V_41_reg_4163_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[46]),
        .Q(local_temp_V_41_reg_4163[6]),
        .R(1'b0));
  FDRE \local_temp_V_41_reg_4163_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[47]),
        .Q(local_temp_V_41_reg_4163[7]),
        .R(1'b0));
  FDRE \local_temp_V_42_reg_4168_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1153_out),
        .D(local_temp_V_42_reg_4168[0]),
        .Q(local_temp_V_42_reg_4168_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \local_temp_V_42_reg_4168_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1153_out),
        .D(local_temp_V_42_reg_4168[1]),
        .Q(local_temp_V_42_reg_4168_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \local_temp_V_42_reg_4168_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1153_out),
        .D(local_temp_V_42_reg_4168[2]),
        .Q(local_temp_V_42_reg_4168_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \local_temp_V_42_reg_4168_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1153_out),
        .D(local_temp_V_42_reg_4168[3]),
        .Q(local_temp_V_42_reg_4168_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \local_temp_V_42_reg_4168_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1153_out),
        .D(local_temp_V_42_reg_4168[4]),
        .Q(local_temp_V_42_reg_4168_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \local_temp_V_42_reg_4168_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1153_out),
        .D(local_temp_V_42_reg_4168[5]),
        .Q(local_temp_V_42_reg_4168_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \local_temp_V_42_reg_4168_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1153_out),
        .D(local_temp_V_42_reg_4168[6]),
        .Q(local_temp_V_42_reg_4168_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \local_temp_V_42_reg_4168_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1153_out),
        .D(local_temp_V_42_reg_4168[7]),
        .Q(local_temp_V_42_reg_4168_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \local_temp_V_42_reg_4168_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[48]),
        .Q(local_temp_V_42_reg_4168[0]),
        .R(1'b0));
  FDRE \local_temp_V_42_reg_4168_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[49]),
        .Q(local_temp_V_42_reg_4168[1]),
        .R(1'b0));
  FDRE \local_temp_V_42_reg_4168_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[50]),
        .Q(local_temp_V_42_reg_4168[2]),
        .R(1'b0));
  FDRE \local_temp_V_42_reg_4168_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[51]),
        .Q(local_temp_V_42_reg_4168[3]),
        .R(1'b0));
  FDRE \local_temp_V_42_reg_4168_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[52]),
        .Q(local_temp_V_42_reg_4168[4]),
        .R(1'b0));
  FDRE \local_temp_V_42_reg_4168_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[53]),
        .Q(local_temp_V_42_reg_4168[5]),
        .R(1'b0));
  FDRE \local_temp_V_42_reg_4168_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[54]),
        .Q(local_temp_V_42_reg_4168[6]),
        .R(1'b0));
  FDRE \local_temp_V_42_reg_4168_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[55]),
        .Q(local_temp_V_42_reg_4168[7]),
        .R(1'b0));
  FDRE \local_temp_V_43_reg_4173_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[56]),
        .Q(local_temp_V_43_reg_4173[0]),
        .R(1'b0));
  FDRE \local_temp_V_43_reg_4173_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[57]),
        .Q(local_temp_V_43_reg_4173[1]),
        .R(1'b0));
  FDRE \local_temp_V_43_reg_4173_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[58]),
        .Q(local_temp_V_43_reg_4173[2]),
        .R(1'b0));
  FDRE \local_temp_V_43_reg_4173_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[59]),
        .Q(local_temp_V_43_reg_4173[3]),
        .R(1'b0));
  FDRE \local_temp_V_43_reg_4173_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[60]),
        .Q(local_temp_V_43_reg_4173[4]),
        .R(1'b0));
  FDRE \local_temp_V_43_reg_4173_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[61]),
        .Q(local_temp_V_43_reg_4173[5]),
        .R(1'b0));
  FDRE \local_temp_V_43_reg_4173_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[62]),
        .Q(local_temp_V_43_reg_4173[6]),
        .R(1'b0));
  FDRE \local_temp_V_43_reg_4173_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[63]),
        .Q(local_temp_V_43_reg_4173[7]),
        .R(1'b0));
  FDRE \local_temp_V_9_reg_4188_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[80]),
        .Q(local_temp_V_9_reg_4188[0]),
        .R(1'b0));
  FDRE \local_temp_V_9_reg_4188_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[81]),
        .Q(local_temp_V_9_reg_4188[1]),
        .R(1'b0));
  FDRE \local_temp_V_9_reg_4188_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[82]),
        .Q(local_temp_V_9_reg_4188[2]),
        .R(1'b0));
  FDRE \local_temp_V_9_reg_4188_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[83]),
        .Q(local_temp_V_9_reg_4188[3]),
        .R(1'b0));
  FDRE \local_temp_V_9_reg_4188_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[84]),
        .Q(local_temp_V_9_reg_4188[4]),
        .R(1'b0));
  FDRE \local_temp_V_9_reg_4188_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[85]),
        .Q(local_temp_V_9_reg_4188[5]),
        .R(1'b0));
  FDRE \local_temp_V_9_reg_4188_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[86]),
        .Q(local_temp_V_9_reg_4188[6]),
        .R(1'b0));
  FDRE \local_temp_V_9_reg_4188_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_390),
        .D(weights_V_TDATA_int_regslice[87]),
        .Q(local_temp_V_9_reg_4188[7]),
        .R(1'b0));
  finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1 mac_muladd_8s_3ns_11s_12_4_1_U14
       (.B(B),
        .D({mac_muladd_8s_3ns_11s_12_4_1_U14_n_3,mac_muladd_8s_3ns_11s_12_4_1_U14_n_4,mac_muladd_8s_3ns_11s_12_4_1_U14_n_5,mac_muladd_8s_3ns_11s_12_4_1_U14_n_6,mac_muladd_8s_3ns_11s_12_4_1_U14_n_7,mac_muladd_8s_3ns_11s_12_4_1_U14_n_8,mac_muladd_8s_3ns_11s_12_4_1_U14_n_9,mac_muladd_8s_3ns_11s_12_4_1_U14_n_10,mac_muladd_8s_3ns_11s_12_4_1_U14_n_11,mac_muladd_8s_3ns_11s_12_4_1_U14_n_12,mac_muladd_8s_3ns_11s_12_4_1_U14_n_13,mac_muladd_8s_3ns_11s_12_4_1_U14_n_14}),
        .E(i_fu_390),
        .P({mul_8s_3ns_11_1_1_U3_n_3,mul_8s_3ns_11_1_1_U3_n_4,mul_8s_3ns_11_1_1_U3_n_5,mul_8s_3ns_11_1_1_U3_n_6,mul_8s_3ns_11_1_1_U3_n_7,mul_8s_3ns_11_1_1_U3_n_8,mul_8s_3ns_11_1_1_U3_n_9,mul_8s_3ns_11_1_1_U3_n_10,mul_8s_3ns_11_1_1_U3_n_11,mul_8s_3ns_11_1_1_U3_n_12,mul_8s_3ns_11_1_1_U3_n_13}),
        .ap_clk(ap_clk),
        .grp_fu_3458_ce(grp_fu_3458_ce),
        .weights_V_TDATA_int_regslice(weights_V_TDATA_int_regslice[7:0]));
  finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_0 mac_muladd_8s_3ns_11s_12_4_1_U15
       (.A(A),
        .E(i_fu_390),
        .P({mac_muladd_8s_3ns_11s_12_4_1_U15_n_3,mac_muladd_8s_3ns_11s_12_4_1_U15_n_4,mac_muladd_8s_3ns_11s_12_4_1_U15_n_5,mac_muladd_8s_3ns_11s_12_4_1_U15_n_6,mac_muladd_8s_3ns_11s_12_4_1_U15_n_7,mac_muladd_8s_3ns_11s_12_4_1_U15_n_8,mac_muladd_8s_3ns_11s_12_4_1_U15_n_9,mac_muladd_8s_3ns_11s_12_4_1_U15_n_10,mac_muladd_8s_3ns_11s_12_4_1_U15_n_11,mac_muladd_8s_3ns_11s_12_4_1_U15_n_12,mac_muladd_8s_3ns_11s_12_4_1_U15_n_13,mac_muladd_8s_3ns_11s_12_4_1_U15_n_14}),
        .ap_clk(ap_clk),
        .grp_fu_3458_ce(grp_fu_3458_ce),
        .p_reg_reg({mul_8s_3ns_11_1_1_U4_n_3,mul_8s_3ns_11_1_1_U4_n_4,mul_8s_3ns_11_1_1_U4_n_5,mul_8s_3ns_11_1_1_U4_n_6,mul_8s_3ns_11_1_1_U4_n_7,mul_8s_3ns_11_1_1_U4_n_8,mul_8s_3ns_11_1_1_U4_n_9,mul_8s_3ns_11_1_1_U4_n_10,mul_8s_3ns_11_1_1_U4_n_11,mul_8s_3ns_11_1_1_U4_n_12,mul_8s_3ns_11_1_1_U4_n_13}),
        .weights_V_TDATA_int_regslice(weights_V_TDATA_int_regslice[39:32]));
  finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_1 mac_muladd_8s_3ns_11s_12_4_1_U16
       (.E(i_fu_390),
        .P({mac_muladd_8s_3ns_11s_12_4_1_U16_n_3,mac_muladd_8s_3ns_11s_12_4_1_U16_n_4,mac_muladd_8s_3ns_11s_12_4_1_U16_n_5,mac_muladd_8s_3ns_11s_12_4_1_U16_n_6,mac_muladd_8s_3ns_11s_12_4_1_U16_n_7,mac_muladd_8s_3ns_11s_12_4_1_U16_n_8,mac_muladd_8s_3ns_11s_12_4_1_U16_n_9,mac_muladd_8s_3ns_11s_12_4_1_U16_n_10,mac_muladd_8s_3ns_11s_12_4_1_U16_n_11,mac_muladd_8s_3ns_11s_12_4_1_U16_n_12,mac_muladd_8s_3ns_11s_12_4_1_U16_n_13,mac_muladd_8s_3ns_11s_12_4_1_U16_n_14}),
        .ap_clk(ap_clk),
        .grp_fu_3458_ce(grp_fu_3458_ce),
        .p_reg_reg(p_reg_reg),
        .p_reg_reg_0({mul_8s_3ns_11_1_1_U2_n_3,mul_8s_3ns_11_1_1_U2_n_4,mul_8s_3ns_11_1_1_U2_n_5,mul_8s_3ns_11_1_1_U2_n_6,mul_8s_3ns_11_1_1_U2_n_7,mul_8s_3ns_11_1_1_U2_n_8,mul_8s_3ns_11_1_1_U2_n_9,mul_8s_3ns_11_1_1_U2_n_10,mul_8s_3ns_11_1_1_U2_n_11,mul_8s_3ns_11_1_1_U2_n_12,mul_8s_3ns_11_1_1_U2_n_13}),
        .weights_V_TDATA_int_regslice(weights_V_TDATA_int_regslice[71:64]));
  finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_2 mac_muladd_8s_3ns_11s_12_4_1_U17
       (.B(B),
        .D({mac_muladd_8s_3ns_11s_12_4_1_U17_n_3,mac_muladd_8s_3ns_11s_12_4_1_U17_n_4,mac_muladd_8s_3ns_11s_12_4_1_U17_n_5,mac_muladd_8s_3ns_11s_12_4_1_U17_n_6,mac_muladd_8s_3ns_11s_12_4_1_U17_n_7,mac_muladd_8s_3ns_11s_12_4_1_U17_n_8,mac_muladd_8s_3ns_11s_12_4_1_U17_n_9,mac_muladd_8s_3ns_11s_12_4_1_U17_n_10,mac_muladd_8s_3ns_11s_12_4_1_U17_n_11,mac_muladd_8s_3ns_11s_12_4_1_U17_n_12,mac_muladd_8s_3ns_11s_12_4_1_U17_n_13,mac_muladd_8s_3ns_11s_12_4_1_U17_n_14}),
        .E(i_fu_390),
        .P({mul_8s_3ns_11_1_1_U6_n_3,mul_8s_3ns_11_1_1_U6_n_4,mul_8s_3ns_11_1_1_U6_n_5,mul_8s_3ns_11_1_1_U6_n_6,mul_8s_3ns_11_1_1_U6_n_7,mul_8s_3ns_11_1_1_U6_n_8,mul_8s_3ns_11_1_1_U6_n_9,mul_8s_3ns_11_1_1_U6_n_10,mul_8s_3ns_11_1_1_U6_n_11,mul_8s_3ns_11_1_1_U6_n_12,mul_8s_3ns_11_1_1_U6_n_13}),
        .ap_clk(ap_clk),
        .grp_fu_3458_ce(grp_fu_3458_ce),
        .weights_V_TDATA_int_regslice(weights_V_TDATA_int_regslice[79:72]));
  finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_3 mac_muladd_8s_3ns_11s_12_4_1_U18
       (.A(A),
        .E(i_fu_390),
        .P({mac_muladd_8s_3ns_11s_12_4_1_U18_n_3,mac_muladd_8s_3ns_11s_12_4_1_U18_n_4,mac_muladd_8s_3ns_11s_12_4_1_U18_n_5,mac_muladd_8s_3ns_11s_12_4_1_U18_n_6,mac_muladd_8s_3ns_11s_12_4_1_U18_n_7,mac_muladd_8s_3ns_11s_12_4_1_U18_n_8,mac_muladd_8s_3ns_11s_12_4_1_U18_n_9,mac_muladd_8s_3ns_11s_12_4_1_U18_n_10,mac_muladd_8s_3ns_11s_12_4_1_U18_n_11,mac_muladd_8s_3ns_11s_12_4_1_U18_n_12,mac_muladd_8s_3ns_11s_12_4_1_U18_n_13,mac_muladd_8s_3ns_11s_12_4_1_U18_n_14}),
        .ap_clk(ap_clk),
        .grp_fu_3458_ce(grp_fu_3458_ce),
        .p_reg_reg({mul_8s_3ns_11_1_1_U7_n_3,mul_8s_3ns_11_1_1_U7_n_4,mul_8s_3ns_11_1_1_U7_n_5,mul_8s_3ns_11_1_1_U7_n_6,mul_8s_3ns_11_1_1_U7_n_7,mul_8s_3ns_11_1_1_U7_n_8,mul_8s_3ns_11_1_1_U7_n_9,mul_8s_3ns_11_1_1_U7_n_10,mul_8s_3ns_11_1_1_U7_n_11,mul_8s_3ns_11_1_1_U7_n_12,mul_8s_3ns_11_1_1_U7_n_13}),
        .weights_V_TDATA_int_regslice(weights_V_TDATA_int_regslice[111:104]));
  finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_4 mac_muladd_8s_3ns_11s_12_4_1_U19
       (.E(i_fu_390),
        .P({mac_muladd_8s_3ns_11s_12_4_1_U19_n_3,mac_muladd_8s_3ns_11s_12_4_1_U19_n_4,mac_muladd_8s_3ns_11s_12_4_1_U19_n_5,mac_muladd_8s_3ns_11s_12_4_1_U19_n_6,mac_muladd_8s_3ns_11s_12_4_1_U19_n_7,mac_muladd_8s_3ns_11s_12_4_1_U19_n_8,mac_muladd_8s_3ns_11s_12_4_1_U19_n_9,mac_muladd_8s_3ns_11s_12_4_1_U19_n_10,mac_muladd_8s_3ns_11s_12_4_1_U19_n_11,mac_muladd_8s_3ns_11s_12_4_1_U19_n_12,mac_muladd_8s_3ns_11s_12_4_1_U19_n_13,mac_muladd_8s_3ns_11s_12_4_1_U19_n_14}),
        .ap_clk(ap_clk),
        .grp_fu_3458_ce(grp_fu_3458_ce),
        .p_reg_reg(p_reg_reg),
        .p_reg_reg_0({mul_8s_3ns_11_1_1_U5_n_3,mul_8s_3ns_11_1_1_U5_n_4,mul_8s_3ns_11_1_1_U5_n_5,mul_8s_3ns_11_1_1_U5_n_6,mul_8s_3ns_11_1_1_U5_n_7,mul_8s_3ns_11_1_1_U5_n_8,mul_8s_3ns_11_1_1_U5_n_9,mul_8s_3ns_11_1_1_U5_n_10,mul_8s_3ns_11_1_1_U5_n_11,mul_8s_3ns_11_1_1_U5_n_12,mul_8s_3ns_11_1_1_U5_n_13}),
        .weights_V_TDATA_int_regslice(weights_V_TDATA_int_regslice[143:136]));
  finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_5 mac_muladd_8s_3ns_11s_12_4_1_U20
       (.B(B),
        .D({mac_muladd_8s_3ns_11s_12_4_1_U20_n_3,mac_muladd_8s_3ns_11s_12_4_1_U20_n_4,mac_muladd_8s_3ns_11s_12_4_1_U20_n_5,mac_muladd_8s_3ns_11s_12_4_1_U20_n_6,mac_muladd_8s_3ns_11s_12_4_1_U20_n_7,mac_muladd_8s_3ns_11s_12_4_1_U20_n_8,mac_muladd_8s_3ns_11s_12_4_1_U20_n_9,mac_muladd_8s_3ns_11s_12_4_1_U20_n_10,mac_muladd_8s_3ns_11s_12_4_1_U20_n_11,mac_muladd_8s_3ns_11s_12_4_1_U20_n_12,mac_muladd_8s_3ns_11s_12_4_1_U20_n_13,mac_muladd_8s_3ns_11s_12_4_1_U20_n_14}),
        .E(i_fu_390),
        .P({mul_8s_3ns_11_1_1_U9_n_3,mul_8s_3ns_11_1_1_U9_n_4,mul_8s_3ns_11_1_1_U9_n_5,mul_8s_3ns_11_1_1_U9_n_6,mul_8s_3ns_11_1_1_U9_n_7,mul_8s_3ns_11_1_1_U9_n_8,mul_8s_3ns_11_1_1_U9_n_9,mul_8s_3ns_11_1_1_U9_n_10,mul_8s_3ns_11_1_1_U9_n_11,mul_8s_3ns_11_1_1_U9_n_12,mul_8s_3ns_11_1_1_U9_n_13}),
        .ap_clk(ap_clk),
        .grp_fu_3458_ce(grp_fu_3458_ce),
        .weights_V_TDATA_int_regslice(weights_V_TDATA_int_regslice[151:144]));
  finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_6 mac_muladd_8s_3ns_11s_12_4_1_U21
       (.A(A),
        .E(i_fu_390),
        .P({mac_muladd_8s_3ns_11s_12_4_1_U21_n_3,mac_muladd_8s_3ns_11s_12_4_1_U21_n_4,mac_muladd_8s_3ns_11s_12_4_1_U21_n_5,mac_muladd_8s_3ns_11s_12_4_1_U21_n_6,mac_muladd_8s_3ns_11s_12_4_1_U21_n_7,mac_muladd_8s_3ns_11s_12_4_1_U21_n_8,mac_muladd_8s_3ns_11s_12_4_1_U21_n_9,mac_muladd_8s_3ns_11s_12_4_1_U21_n_10,mac_muladd_8s_3ns_11s_12_4_1_U21_n_11,mac_muladd_8s_3ns_11s_12_4_1_U21_n_12,mac_muladd_8s_3ns_11s_12_4_1_U21_n_13,mac_muladd_8s_3ns_11s_12_4_1_U21_n_14}),
        .ap_clk(ap_clk),
        .grp_fu_3458_ce(grp_fu_3458_ce),
        .p_reg_reg({mul_8s_3ns_11_1_1_U10_n_3,mul_8s_3ns_11_1_1_U10_n_4,mul_8s_3ns_11_1_1_U10_n_5,mul_8s_3ns_11_1_1_U10_n_6,mul_8s_3ns_11_1_1_U10_n_7,mul_8s_3ns_11_1_1_U10_n_8,mul_8s_3ns_11_1_1_U10_n_9,mul_8s_3ns_11_1_1_U10_n_10,mul_8s_3ns_11_1_1_U10_n_11,mul_8s_3ns_11_1_1_U10_n_12,mul_8s_3ns_11_1_1_U10_n_13}),
        .weights_V_TDATA_int_regslice(weights_V_TDATA_int_regslice[183:176]));
  finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_7 mac_muladd_8s_3ns_11s_12_4_1_U22
       (.E(i_fu_390),
        .P({mac_muladd_8s_3ns_11s_12_4_1_U22_n_3,mac_muladd_8s_3ns_11s_12_4_1_U22_n_4,mac_muladd_8s_3ns_11s_12_4_1_U22_n_5,mac_muladd_8s_3ns_11s_12_4_1_U22_n_6,mac_muladd_8s_3ns_11s_12_4_1_U22_n_7,mac_muladd_8s_3ns_11s_12_4_1_U22_n_8,mac_muladd_8s_3ns_11s_12_4_1_U22_n_9,mac_muladd_8s_3ns_11s_12_4_1_U22_n_10,mac_muladd_8s_3ns_11s_12_4_1_U22_n_11,mac_muladd_8s_3ns_11s_12_4_1_U22_n_12,mac_muladd_8s_3ns_11s_12_4_1_U22_n_13,mac_muladd_8s_3ns_11s_12_4_1_U22_n_14}),
        .ap_clk(ap_clk),
        .grp_fu_3458_ce(grp_fu_3458_ce),
        .p_reg_reg(p_reg_reg),
        .p_reg_reg_0({mul_8s_3ns_11_1_1_U8_n_3,mul_8s_3ns_11_1_1_U8_n_4,mul_8s_3ns_11_1_1_U8_n_5,mul_8s_3ns_11_1_1_U8_n_6,mul_8s_3ns_11_1_1_U8_n_7,mul_8s_3ns_11_1_1_U8_n_8,mul_8s_3ns_11_1_1_U8_n_9,mul_8s_3ns_11_1_1_U8_n_10,mul_8s_3ns_11_1_1_U8_n_11,mul_8s_3ns_11_1_1_U8_n_12,mul_8s_3ns_11_1_1_U8_n_13}),
        .weights_V_TDATA_int_regslice(weights_V_TDATA_int_regslice[215:208]));
  finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_8 mac_muladd_8s_3ns_11s_12_4_1_U23
       (.B(B),
        .D({mac_muladd_8s_3ns_11s_12_4_1_U23_n_3,mac_muladd_8s_3ns_11s_12_4_1_U23_n_4,mac_muladd_8s_3ns_11s_12_4_1_U23_n_5,mac_muladd_8s_3ns_11s_12_4_1_U23_n_6,mac_muladd_8s_3ns_11s_12_4_1_U23_n_7,mac_muladd_8s_3ns_11s_12_4_1_U23_n_8,mac_muladd_8s_3ns_11s_12_4_1_U23_n_9,mac_muladd_8s_3ns_11s_12_4_1_U23_n_10,mac_muladd_8s_3ns_11s_12_4_1_U23_n_11,mac_muladd_8s_3ns_11s_12_4_1_U23_n_12,mac_muladd_8s_3ns_11s_12_4_1_U23_n_13,mac_muladd_8s_3ns_11s_12_4_1_U23_n_14}),
        .E(i_fu_390),
        .P({mul_8s_3ns_11_1_1_U12_n_3,mul_8s_3ns_11_1_1_U12_n_4,mul_8s_3ns_11_1_1_U12_n_5,mul_8s_3ns_11_1_1_U12_n_6,mul_8s_3ns_11_1_1_U12_n_7,mul_8s_3ns_11_1_1_U12_n_8,mul_8s_3ns_11_1_1_U12_n_9,mul_8s_3ns_11_1_1_U12_n_10,mul_8s_3ns_11_1_1_U12_n_11,mul_8s_3ns_11_1_1_U12_n_12,mul_8s_3ns_11_1_1_U12_n_13}),
        .ap_clk(ap_clk),
        .grp_fu_3458_ce(grp_fu_3458_ce),
        .weights_V_TDATA_int_regslice(weights_V_TDATA_int_regslice[223:216]));
  finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_9 mac_muladd_8s_3ns_11s_12_4_1_U24
       (.A(A),
        .E(i_fu_390),
        .P({mac_muladd_8s_3ns_11s_12_4_1_U24_n_3,mac_muladd_8s_3ns_11s_12_4_1_U24_n_4,mac_muladd_8s_3ns_11s_12_4_1_U24_n_5,mac_muladd_8s_3ns_11s_12_4_1_U24_n_6,mac_muladd_8s_3ns_11s_12_4_1_U24_n_7,mac_muladd_8s_3ns_11s_12_4_1_U24_n_8,mac_muladd_8s_3ns_11s_12_4_1_U24_n_9,mac_muladd_8s_3ns_11s_12_4_1_U24_n_10,mac_muladd_8s_3ns_11s_12_4_1_U24_n_11,mac_muladd_8s_3ns_11s_12_4_1_U24_n_12,mac_muladd_8s_3ns_11s_12_4_1_U24_n_13,mac_muladd_8s_3ns_11s_12_4_1_U24_n_14}),
        .ap_clk(ap_clk),
        .grp_fu_3458_ce(grp_fu_3458_ce),
        .p_reg_reg({mul_8s_3ns_11_1_1_U13_n_3,mul_8s_3ns_11_1_1_U13_n_4,mul_8s_3ns_11_1_1_U13_n_5,mul_8s_3ns_11_1_1_U13_n_6,mul_8s_3ns_11_1_1_U13_n_7,mul_8s_3ns_11_1_1_U13_n_8,mul_8s_3ns_11_1_1_U13_n_9,mul_8s_3ns_11_1_1_U13_n_10,mul_8s_3ns_11_1_1_U13_n_11,mul_8s_3ns_11_1_1_U13_n_12,mul_8s_3ns_11_1_1_U13_n_13}),
        .weights_V_TDATA_int_regslice(weights_V_TDATA_int_regslice[255:248]));
  finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_10 mac_muladd_8s_3ns_11s_12_4_1_U25
       (.E(i_fu_390),
        .P({mac_muladd_8s_3ns_11s_12_4_1_U25_n_3,mac_muladd_8s_3ns_11s_12_4_1_U25_n_4,mac_muladd_8s_3ns_11s_12_4_1_U25_n_5,mac_muladd_8s_3ns_11s_12_4_1_U25_n_6,mac_muladd_8s_3ns_11s_12_4_1_U25_n_7,mac_muladd_8s_3ns_11s_12_4_1_U25_n_8,mac_muladd_8s_3ns_11s_12_4_1_U25_n_9,mac_muladd_8s_3ns_11s_12_4_1_U25_n_10,mac_muladd_8s_3ns_11s_12_4_1_U25_n_11,mac_muladd_8s_3ns_11s_12_4_1_U25_n_12,mac_muladd_8s_3ns_11s_12_4_1_U25_n_13,mac_muladd_8s_3ns_11s_12_4_1_U25_n_14}),
        .Q(Q[2]),
        .ap_CS_iter1_fsm_state2(ap_CS_iter1_fsm_state2),
        .ap_CS_iter2_fsm_state3(ap_CS_iter2_fsm_state3),
        .ap_CS_iter3_fsm_state4(ap_CS_iter3_fsm_state4),
        .ap_CS_iter4_fsm_state5(ap_CS_iter4_fsm_state5),
        .\ap_CS_iter7_fsm_reg[1] (mac_muladd_8s_3ns_11s_12_4_1_U25_n_16),
        .ap_CS_iter7_fsm_state8(ap_CS_iter7_fsm_state8),
        .ap_clk(ap_clk),
        .grp_fu_3458_ce(grp_fu_3458_ce),
        .\i_fu_390_reg[17] (mac_muladd_8s_3ns_11s_12_4_1_U25_n_18),
        .\i_fu_390_reg[5] (mac_muladd_8s_3ns_11s_12_4_1_U25_n_17),
        .icmp_ln249_reg_4053_pp0_iter6_reg(icmp_ln249_reg_4053_pp0_iter6_reg),
        .\icmp_ln290_reg_4318[0]_i_10 (\i_fu_390_reg_n_3_[5] ),
        .\icmp_ln290_reg_4318[0]_i_10_0 (\i_fu_390_reg_n_3_[9] ),
        .\icmp_ln290_reg_4318[0]_i_10_1 (\i_fu_390_reg_n_3_[13] ),
        .\icmp_ln290_reg_4318[0]_i_10_2 (\i_fu_390_reg_n_3_[2] ),
        .\icmp_ln290_reg_4318[0]_i_3 (\i_fu_390_reg_n_3_[17] ),
        .\icmp_ln290_reg_4318[0]_i_3_0 (\i_fu_390_reg_n_3_[1] ),
        .\icmp_ln290_reg_4318[0]_i_3_1 (\i_fu_390_reg_n_3_[10] ),
        .\icmp_ln290_reg_4318[0]_i_3_2 (\i_fu_390_reg_n_3_[0] ),
        .icmp_ln290_reg_4318_pp0_iter6_reg(icmp_ln290_reg_4318_pp0_iter6_reg),
        .out_V_TREADY_int_regslice(out_V_TREADY_int_regslice),
        .p_reg_reg(p_reg_reg),
        .p_reg_reg_0({mul_8s_3ns_11_1_1_U11_n_3,mul_8s_3ns_11_1_1_U11_n_4,mul_8s_3ns_11_1_1_U11_n_5,mul_8s_3ns_11_1_1_U11_n_6,mul_8s_3ns_11_1_1_U11_n_7,mul_8s_3ns_11_1_1_U11_n_8,mul_8s_3ns_11_1_1_U11_n_9,mul_8s_3ns_11_1_1_U11_n_10,mul_8s_3ns_11_1_1_U11_n_11,mul_8s_3ns_11_1_1_U11_n_12,mul_8s_3ns_11_1_1_U11_n_13}),
        .weights_V_TDATA_int_regslice(weights_V_TDATA_int_regslice[287:280]));
  finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1 mac_muladd_8s_3ns_12s_13_4_1_U26
       (.P({mac_muladd_8s_3ns_12s_13_4_1_U26_n_3,mac_muladd_8s_3ns_12s_13_4_1_U26_n_4,mac_muladd_8s_3ns_12s_13_4_1_U26_n_5,mac_muladd_8s_3ns_12s_13_4_1_U26_n_6,mac_muladd_8s_3ns_12s_13_4_1_U26_n_7,mac_muladd_8s_3ns_12s_13_4_1_U26_n_8,mac_muladd_8s_3ns_12s_13_4_1_U26_n_9,mac_muladd_8s_3ns_12s_13_4_1_U26_n_10,mac_muladd_8s_3ns_12s_13_4_1_U26_n_11,mac_muladd_8s_3ns_12s_13_4_1_U26_n_12,mac_muladd_8s_3ns_12s_13_4_1_U26_n_13,mac_muladd_8s_3ns_12s_13_4_1_U26_n_14}),
        .Q(local_temp_V_38_reg_4148),
        .S(mac_muladd_8s_3ns_12s_13_4_1_U26_n_15),
        .\add_ln840_7_reg_4665_reg[13] (add_ln840_4_reg_4585[11]),
        .ap_NS_iter2_fsm1153_out(ap_NS_iter2_fsm1153_out),
        .ap_clk(ap_clk),
        .grp_fu_3562_ce(grp_fu_3562_ce),
        .p_reg_reg({\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[8] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[7] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[6] }),
        .p_reg_reg_0({mac_muladd_8s_3ns_11s_12_4_1_U16_n_3,mac_muladd_8s_3ns_11s_12_4_1_U16_n_4,mac_muladd_8s_3ns_11s_12_4_1_U16_n_5,mac_muladd_8s_3ns_11s_12_4_1_U16_n_6,mac_muladd_8s_3ns_11s_12_4_1_U16_n_7,mac_muladd_8s_3ns_11s_12_4_1_U16_n_8,mac_muladd_8s_3ns_11s_12_4_1_U16_n_9,mac_muladd_8s_3ns_11s_12_4_1_U16_n_10,mac_muladd_8s_3ns_11s_12_4_1_U16_n_11,mac_muladd_8s_3ns_11s_12_4_1_U16_n_12,mac_muladd_8s_3ns_11s_12_4_1_U16_n_13,mac_muladd_8s_3ns_11s_12_4_1_U16_n_14}),
        .r_V_1_reg_43350(r_V_1_reg_43350));
  finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_11 mac_muladd_8s_3ns_12s_13_4_1_U27
       (.D({mac_muladd_8s_3ns_12s_13_4_1_U27_n_3,mac_muladd_8s_3ns_12s_13_4_1_U27_n_4,mac_muladd_8s_3ns_12s_13_4_1_U27_n_5,mac_muladd_8s_3ns_12s_13_4_1_U27_n_6,mac_muladd_8s_3ns_12s_13_4_1_U27_n_7,mac_muladd_8s_3ns_12s_13_4_1_U27_n_8,mac_muladd_8s_3ns_12s_13_4_1_U27_n_9,mac_muladd_8s_3ns_12s_13_4_1_U27_n_10,mac_muladd_8s_3ns_12s_13_4_1_U27_n_11,mac_muladd_8s_3ns_12s_13_4_1_U27_n_12,mac_muladd_8s_3ns_12s_13_4_1_U27_n_13,mac_muladd_8s_3ns_12s_13_4_1_U27_n_14,mac_muladd_8s_3ns_12s_13_4_1_U27_n_15}),
        .P({mac_muladd_8s_3ns_11s_12_4_1_U15_n_3,mac_muladd_8s_3ns_11s_12_4_1_U15_n_4,mac_muladd_8s_3ns_11s_12_4_1_U15_n_5,mac_muladd_8s_3ns_11s_12_4_1_U15_n_6,mac_muladd_8s_3ns_11s_12_4_1_U15_n_7,mac_muladd_8s_3ns_11s_12_4_1_U15_n_8,mac_muladd_8s_3ns_11s_12_4_1_U15_n_9,mac_muladd_8s_3ns_11s_12_4_1_U15_n_10,mac_muladd_8s_3ns_11s_12_4_1_U15_n_11,mac_muladd_8s_3ns_11s_12_4_1_U15_n_12,mac_muladd_8s_3ns_11s_12_4_1_U15_n_13,mac_muladd_8s_3ns_11s_12_4_1_U15_n_14}),
        .Q(local_temp_V_43_reg_4173),
        .ap_NS_iter2_fsm1153_out(ap_NS_iter2_fsm1153_out),
        .ap_clk(ap_clk),
        .grp_fu_3562_ce(grp_fu_3562_ce),
        .p_reg_reg({\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[23] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[22] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[21] }),
        .r_V_1_reg_43350(r_V_1_reg_43350));
  finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_12 mac_muladd_8s_3ns_12s_13_4_1_U28
       (.P({mac_muladd_8s_3ns_12s_13_4_1_U28_n_3,mac_muladd_8s_3ns_12s_13_4_1_U28_n_4,mac_muladd_8s_3ns_12s_13_4_1_U28_n_5,mac_muladd_8s_3ns_12s_13_4_1_U28_n_6,mac_muladd_8s_3ns_12s_13_4_1_U28_n_7,mac_muladd_8s_3ns_12s_13_4_1_U28_n_8,mac_muladd_8s_3ns_12s_13_4_1_U28_n_9,mac_muladd_8s_3ns_12s_13_4_1_U28_n_10,mac_muladd_8s_3ns_12s_13_4_1_U28_n_11,mac_muladd_8s_3ns_12s_13_4_1_U28_n_12,mac_muladd_8s_3ns_12s_13_4_1_U28_n_13,mac_muladd_8s_3ns_12s_13_4_1_U28_n_14}),
        .Q(local_temp_V_11_reg_4193),
        .S(mac_muladd_8s_3ns_12s_13_4_1_U28_n_15),
        .\add_ln840_16_reg_4675_reg[13] (add_ln840_13_reg_4600[11]),
        .ap_NS_iter2_fsm1153_out(ap_NS_iter2_fsm1153_out),
        .ap_clk(ap_clk),
        .grp_fu_3562_ce(grp_fu_3562_ce),
        .p_reg_reg({\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[8] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[7] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[6] }),
        .p_reg_reg_0({mac_muladd_8s_3ns_11s_12_4_1_U19_n_3,mac_muladd_8s_3ns_11s_12_4_1_U19_n_4,mac_muladd_8s_3ns_11s_12_4_1_U19_n_5,mac_muladd_8s_3ns_11s_12_4_1_U19_n_6,mac_muladd_8s_3ns_11s_12_4_1_U19_n_7,mac_muladd_8s_3ns_11s_12_4_1_U19_n_8,mac_muladd_8s_3ns_11s_12_4_1_U19_n_9,mac_muladd_8s_3ns_11s_12_4_1_U19_n_10,mac_muladd_8s_3ns_11s_12_4_1_U19_n_11,mac_muladd_8s_3ns_11s_12_4_1_U19_n_12,mac_muladd_8s_3ns_11s_12_4_1_U19_n_13,mac_muladd_8s_3ns_11s_12_4_1_U19_n_14}),
        .r_V_1_reg_43350(r_V_1_reg_43350));
  finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_13 mac_muladd_8s_3ns_12s_13_4_1_U29
       (.D({mac_muladd_8s_3ns_12s_13_4_1_U29_n_3,mac_muladd_8s_3ns_12s_13_4_1_U29_n_4,mac_muladd_8s_3ns_12s_13_4_1_U29_n_5,mac_muladd_8s_3ns_12s_13_4_1_U29_n_6,mac_muladd_8s_3ns_12s_13_4_1_U29_n_7,mac_muladd_8s_3ns_12s_13_4_1_U29_n_8,mac_muladd_8s_3ns_12s_13_4_1_U29_n_9,mac_muladd_8s_3ns_12s_13_4_1_U29_n_10,mac_muladd_8s_3ns_12s_13_4_1_U29_n_11,mac_muladd_8s_3ns_12s_13_4_1_U29_n_12,mac_muladd_8s_3ns_12s_13_4_1_U29_n_13,mac_muladd_8s_3ns_12s_13_4_1_U29_n_14,mac_muladd_8s_3ns_12s_13_4_1_U29_n_15}),
        .P({mac_muladd_8s_3ns_11s_12_4_1_U18_n_3,mac_muladd_8s_3ns_11s_12_4_1_U18_n_4,mac_muladd_8s_3ns_11s_12_4_1_U18_n_5,mac_muladd_8s_3ns_11s_12_4_1_U18_n_6,mac_muladd_8s_3ns_11s_12_4_1_U18_n_7,mac_muladd_8s_3ns_11s_12_4_1_U18_n_8,mac_muladd_8s_3ns_11s_12_4_1_U18_n_9,mac_muladd_8s_3ns_11s_12_4_1_U18_n_10,mac_muladd_8s_3ns_11s_12_4_1_U18_n_11,mac_muladd_8s_3ns_11s_12_4_1_U18_n_12,mac_muladd_8s_3ns_11s_12_4_1_U18_n_13,mac_muladd_8s_3ns_11s_12_4_1_U18_n_14}),
        .Q(local_temp_V_16_reg_4218),
        .ap_NS_iter2_fsm1153_out(ap_NS_iter2_fsm1153_out),
        .ap_clk(ap_clk),
        .grp_fu_3562_ce(grp_fu_3562_ce),
        .p_reg_reg({\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[23] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[22] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[21] }),
        .r_V_1_reg_43350(r_V_1_reg_43350));
  finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_14 mac_muladd_8s_3ns_12s_13_4_1_U30
       (.P({mac_muladd_8s_3ns_12s_13_4_1_U30_n_3,mac_muladd_8s_3ns_12s_13_4_1_U30_n_4,mac_muladd_8s_3ns_12s_13_4_1_U30_n_5,mac_muladd_8s_3ns_12s_13_4_1_U30_n_6,mac_muladd_8s_3ns_12s_13_4_1_U30_n_7,mac_muladd_8s_3ns_12s_13_4_1_U30_n_8,mac_muladd_8s_3ns_12s_13_4_1_U30_n_9,mac_muladd_8s_3ns_12s_13_4_1_U30_n_10,mac_muladd_8s_3ns_12s_13_4_1_U30_n_11,mac_muladd_8s_3ns_12s_13_4_1_U30_n_12,mac_muladd_8s_3ns_12s_13_4_1_U30_n_13,mac_muladd_8s_3ns_12s_13_4_1_U30_n_14}),
        .Q(local_temp_V_20_reg_4238),
        .S(mac_muladd_8s_3ns_12s_13_4_1_U30_n_15),
        .\add_ln840_25_reg_4685_reg[13] (add_ln840_22_reg_4615[11]),
        .ap_NS_iter2_fsm1153_out(ap_NS_iter2_fsm1153_out),
        .ap_clk(ap_clk),
        .grp_fu_3562_ce(grp_fu_3562_ce),
        .p_reg_reg({\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[8] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[7] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[6] }),
        .p_reg_reg_0({mac_muladd_8s_3ns_11s_12_4_1_U22_n_3,mac_muladd_8s_3ns_11s_12_4_1_U22_n_4,mac_muladd_8s_3ns_11s_12_4_1_U22_n_5,mac_muladd_8s_3ns_11s_12_4_1_U22_n_6,mac_muladd_8s_3ns_11s_12_4_1_U22_n_7,mac_muladd_8s_3ns_11s_12_4_1_U22_n_8,mac_muladd_8s_3ns_11s_12_4_1_U22_n_9,mac_muladd_8s_3ns_11s_12_4_1_U22_n_10,mac_muladd_8s_3ns_11s_12_4_1_U22_n_11,mac_muladd_8s_3ns_11s_12_4_1_U22_n_12,mac_muladd_8s_3ns_11s_12_4_1_U22_n_13,mac_muladd_8s_3ns_11s_12_4_1_U22_n_14}),
        .r_V_1_reg_43350(r_V_1_reg_43350));
  finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_15 mac_muladd_8s_3ns_12s_13_4_1_U31
       (.D({mac_muladd_8s_3ns_12s_13_4_1_U31_n_3,mac_muladd_8s_3ns_12s_13_4_1_U31_n_4,mac_muladd_8s_3ns_12s_13_4_1_U31_n_5,mac_muladd_8s_3ns_12s_13_4_1_U31_n_6,mac_muladd_8s_3ns_12s_13_4_1_U31_n_7,mac_muladd_8s_3ns_12s_13_4_1_U31_n_8,mac_muladd_8s_3ns_12s_13_4_1_U31_n_9,mac_muladd_8s_3ns_12s_13_4_1_U31_n_10,mac_muladd_8s_3ns_12s_13_4_1_U31_n_11,mac_muladd_8s_3ns_12s_13_4_1_U31_n_12,mac_muladd_8s_3ns_12s_13_4_1_U31_n_13,mac_muladd_8s_3ns_12s_13_4_1_U31_n_14,mac_muladd_8s_3ns_12s_13_4_1_U31_n_15}),
        .P({mac_muladd_8s_3ns_11s_12_4_1_U21_n_3,mac_muladd_8s_3ns_11s_12_4_1_U21_n_4,mac_muladd_8s_3ns_11s_12_4_1_U21_n_5,mac_muladd_8s_3ns_11s_12_4_1_U21_n_6,mac_muladd_8s_3ns_11s_12_4_1_U21_n_7,mac_muladd_8s_3ns_11s_12_4_1_U21_n_8,mac_muladd_8s_3ns_11s_12_4_1_U21_n_9,mac_muladd_8s_3ns_11s_12_4_1_U21_n_10,mac_muladd_8s_3ns_11s_12_4_1_U21_n_11,mac_muladd_8s_3ns_11s_12_4_1_U21_n_12,mac_muladd_8s_3ns_11s_12_4_1_U21_n_13,mac_muladd_8s_3ns_11s_12_4_1_U21_n_14}),
        .Q(local_temp_V_25_reg_4263),
        .ap_NS_iter2_fsm1153_out(ap_NS_iter2_fsm1153_out),
        .ap_clk(ap_clk),
        .grp_fu_3562_ce(grp_fu_3562_ce),
        .p_reg_reg({\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[23] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[22] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[21] }),
        .r_V_1_reg_43350(r_V_1_reg_43350));
  finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_16 mac_muladd_8s_3ns_12s_13_4_1_U32
       (.P({mac_muladd_8s_3ns_12s_13_4_1_U32_n_3,mac_muladd_8s_3ns_12s_13_4_1_U32_n_4,mac_muladd_8s_3ns_12s_13_4_1_U32_n_5,mac_muladd_8s_3ns_12s_13_4_1_U32_n_6,mac_muladd_8s_3ns_12s_13_4_1_U32_n_7,mac_muladd_8s_3ns_12s_13_4_1_U32_n_8,mac_muladd_8s_3ns_12s_13_4_1_U32_n_9,mac_muladd_8s_3ns_12s_13_4_1_U32_n_10,mac_muladd_8s_3ns_12s_13_4_1_U32_n_11,mac_muladd_8s_3ns_12s_13_4_1_U32_n_12,mac_muladd_8s_3ns_12s_13_4_1_U32_n_13,mac_muladd_8s_3ns_12s_13_4_1_U32_n_14}),
        .Q(local_temp_V_29_reg_4283),
        .S(mac_muladd_8s_3ns_12s_13_4_1_U32_n_18),
        .\add_ln840_34_reg_4695_reg[13] (add_ln840_31_reg_4630[11]),
        .ap_CS_iter1_fsm_state2(ap_CS_iter1_fsm_state2),
        .ap_CS_iter2_fsm_state3(ap_CS_iter2_fsm_state3),
        .ap_CS_iter3_fsm_state4(ap_CS_iter3_fsm_state4),
        .ap_CS_iter4_fsm_state5(ap_CS_iter4_fsm_state5),
        .ap_CS_iter5_fsm_state6(ap_CS_iter5_fsm_state6),
        .ap_CS_iter7_fsm_state8(ap_CS_iter7_fsm_state8),
        .ap_NS_iter2_fsm1153_out(ap_NS_iter2_fsm1153_out),
        .ap_clk(ap_clk),
        .grp_fu_3562_ce(grp_fu_3562_ce),
        .icmp_ln249_reg_4053(icmp_ln249_reg_4053),
        .icmp_ln249_reg_4053_pp0_iter6_reg(icmp_ln249_reg_4053_pp0_iter6_reg),
        .icmp_ln290_reg_4318_pp0_iter6_reg(icmp_ln290_reg_4318_pp0_iter6_reg),
        .out_V_TREADY_int_regslice(out_V_TREADY_int_regslice),
        .p_reg_reg({\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[8] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[7] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[6] }),
        .p_reg_reg_0({mac_muladd_8s_3ns_11s_12_4_1_U25_n_3,mac_muladd_8s_3ns_11s_12_4_1_U25_n_4,mac_muladd_8s_3ns_11s_12_4_1_U25_n_5,mac_muladd_8s_3ns_11s_12_4_1_U25_n_6,mac_muladd_8s_3ns_11s_12_4_1_U25_n_7,mac_muladd_8s_3ns_11s_12_4_1_U25_n_8,mac_muladd_8s_3ns_11s_12_4_1_U25_n_9,mac_muladd_8s_3ns_11s_12_4_1_U25_n_10,mac_muladd_8s_3ns_11s_12_4_1_U25_n_11,mac_muladd_8s_3ns_11s_12_4_1_U25_n_12,mac_muladd_8s_3ns_11s_12_4_1_U25_n_13,mac_muladd_8s_3ns_11s_12_4_1_U25_n_14}),
        .p_reg_reg_1(mac_muladd_8s_3ns_11s_12_4_1_U25_n_16),
        .p_reg_reg_2(Q[2]),
        .r_V_1_reg_43350(r_V_1_reg_43350));
  finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_17 mac_muladd_8s_3ns_12s_13_4_1_U33
       (.D({mac_muladd_8s_3ns_12s_13_4_1_U33_n_3,mac_muladd_8s_3ns_12s_13_4_1_U33_n_4,mac_muladd_8s_3ns_12s_13_4_1_U33_n_5,mac_muladd_8s_3ns_12s_13_4_1_U33_n_6,mac_muladd_8s_3ns_12s_13_4_1_U33_n_7,mac_muladd_8s_3ns_12s_13_4_1_U33_n_8,mac_muladd_8s_3ns_12s_13_4_1_U33_n_9,mac_muladd_8s_3ns_12s_13_4_1_U33_n_10,mac_muladd_8s_3ns_12s_13_4_1_U33_n_11,mac_muladd_8s_3ns_12s_13_4_1_U33_n_12,mac_muladd_8s_3ns_12s_13_4_1_U33_n_13,mac_muladd_8s_3ns_12s_13_4_1_U33_n_14,mac_muladd_8s_3ns_12s_13_4_1_U33_n_15}),
        .P({mac_muladd_8s_3ns_11s_12_4_1_U24_n_3,mac_muladd_8s_3ns_11s_12_4_1_U24_n_4,mac_muladd_8s_3ns_11s_12_4_1_U24_n_5,mac_muladd_8s_3ns_11s_12_4_1_U24_n_6,mac_muladd_8s_3ns_11s_12_4_1_U24_n_7,mac_muladd_8s_3ns_11s_12_4_1_U24_n_8,mac_muladd_8s_3ns_11s_12_4_1_U24_n_9,mac_muladd_8s_3ns_11s_12_4_1_U24_n_10,mac_muladd_8s_3ns_11s_12_4_1_U24_n_11,mac_muladd_8s_3ns_11s_12_4_1_U24_n_12,mac_muladd_8s_3ns_11s_12_4_1_U24_n_13,mac_muladd_8s_3ns_11s_12_4_1_U24_n_14}),
        .Q(local_temp_V_34_reg_4308),
        .ap_NS_iter2_fsm1153_out(ap_NS_iter2_fsm1153_out),
        .ap_clk(ap_clk),
        .grp_fu_3562_ce(grp_fu_3562_ce),
        .p_reg_reg({\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[23] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[22] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[21] }),
        .r_V_1_reg_43350(r_V_1_reg_43350));
  finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1 mac_muladd_8s_3ns_18s_18_4_1_U34
       (.A(r_V_6_reg_4368),
        .D(accu_V_8_fu_2668_p2),
        .OPMODE(mac_muladd_8s_3ns_18s_18_4_1_U34_n_3),
        .Q(local_temp_V_42_reg_4168_pp0_iter1_reg),
        .\accu_V_8_reg_4840_reg[15] (add_ln840_7_reg_4665),
        .\accu_V_8_reg_4840_reg[15]_0 (add_ln840_2_reg_4660),
        .ap_CS_iter6_fsm_state7(ap_CS_iter6_fsm_state7),
        .ap_NS_iter3_fsm1152_out(ap_NS_iter3_fsm1152_out),
        .ap_clk(ap_clk),
        .grp_fu_3630_ce(grp_fu_3630_ce),
        .icmp_ln272_reg_4130_pp0_iter4_reg(icmp_ln272_reg_4130_pp0_iter4_reg),
        .p_reg_reg(accu_V_fu_394),
        .p_reg_reg_0(\icmp_ln249_reg_4053_pp0_iter5_reg_reg_n_3_[0] ));
  finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_18 mac_muladd_8s_3ns_18s_18_4_1_U35
       (.A(r_V_6_reg_4368),
        .D(accu_V_9_fu_2685_p2),
        .OPMODE(mac_muladd_8s_3ns_18s_18_4_1_U34_n_3),
        .Q(local_temp_V_15_reg_4213_pp0_iter1_reg),
        .\accu_V_1_fu_398_reg[15] (add_ln840_16_reg_4675),
        .\accu_V_1_fu_398_reg[15]_0 (add_ln840_11_reg_4670),
        .ap_CS_iter6_fsm_state7(ap_CS_iter6_fsm_state7),
        .ap_NS_iter3_fsm1152_out(ap_NS_iter3_fsm1152_out),
        .ap_clk(ap_clk),
        .grp_fu_3630_ce(grp_fu_3630_ce),
        .p_reg_reg(accu_V_9_reg_4851),
        .p_reg_reg_0(\icmp_ln249_reg_4053_pp0_iter5_reg_reg_n_3_[0] ));
  finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_19 mac_muladd_8s_3ns_18s_18_4_1_U36
       (.A(r_V_6_reg_4368),
        .D(accu_V_10_fu_2702_p2),
        .OPMODE(mac_muladd_8s_3ns_18s_18_4_1_U34_n_3),
        .Q(local_temp_V_24_reg_4258_pp0_iter1_reg),
        .\accu_V_10_reg_4862_reg[15] (add_ln840_25_reg_4685),
        .\accu_V_10_reg_4862_reg[15]_0 (add_ln840_20_reg_4680),
        .ap_CS_iter6_fsm_state7(ap_CS_iter6_fsm_state7),
        .ap_NS_iter3_fsm1152_out(ap_NS_iter3_fsm1152_out),
        .ap_clk(ap_clk),
        .grp_fu_3630_ce(grp_fu_3630_ce),
        .p_reg_reg(accu_V_2_fu_402),
        .p_reg_reg_0(\icmp_ln249_reg_4053_pp0_iter5_reg_reg_n_3_[0] ));
  finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_20 mac_muladd_8s_3ns_18s_18_4_1_U37
       (.A(r_V_6_reg_4368),
        .D(accu_V_11_fu_2719_p2),
        .OPMODE(mac_muladd_8s_3ns_18s_18_4_1_U34_n_3),
        .Q(local_temp_V_33_reg_4303_pp0_iter1_reg),
        .\accu_V_11_reg_4873_reg[15] (add_ln840_34_reg_4695),
        .\accu_V_11_reg_4873_reg[15]_0 (add_ln840_29_reg_4690),
        .ap_CS_iter3_fsm_state4(ap_CS_iter3_fsm_state4),
        .ap_CS_iter4_fsm_state5(ap_CS_iter4_fsm_state5),
        .ap_CS_iter5_fsm_state6(ap_CS_iter5_fsm_state6),
        .ap_CS_iter6_fsm_state7(ap_CS_iter6_fsm_state7),
        .ap_NS_iter3_fsm1152_out(ap_NS_iter3_fsm1152_out),
        .ap_clk(ap_clk),
        .grp_fu_3630_ce(grp_fu_3630_ce),
        .p_reg_reg(mac_muladd_8s_3ns_11s_12_4_1_U25_n_16),
        .p_reg_reg_0(accu_V_3_fu_406),
        .p_reg_reg_1(\icmp_ln249_reg_4053_pp0_iter5_reg_reg_n_3_[0] ));
  finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1 mul_8s_3ns_11_1_1_U10
       (.Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[17] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[16] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[15] }),
        .ap_NS_iter2_fsm1153_out(ap_NS_iter2_fsm1153_out),
        .ap_NS_iter3_fsm1152_out(ap_NS_iter3_fsm1152_out),
        .ap_clk(ap_clk),
        .dout_0({mul_8s_3ns_11_1_1_U10_n_3,mul_8s_3ns_11_1_1_U10_n_4,mul_8s_3ns_11_1_1_U10_n_5,mul_8s_3ns_11_1_1_U10_n_6,mul_8s_3ns_11_1_1_U10_n_7,mul_8s_3ns_11_1_1_U10_n_8,mul_8s_3ns_11_1_1_U10_n_9,mul_8s_3ns_11_1_1_U10_n_10,mul_8s_3ns_11_1_1_U10_n_11,mul_8s_3ns_11_1_1_U10_n_12,mul_8s_3ns_11_1_1_U10_n_13}),
        .dout_1(local_temp_V_23_reg_4253),
        .r_V_1_reg_43350(r_V_1_reg_43350));
  finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_21 mul_8s_3ns_11_1_1_U11
       (.Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[5] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[4] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[3] }),
        .ap_CS_iter2_fsm_state3(ap_CS_iter2_fsm_state3),
        .ap_CS_iter7_fsm_state8(ap_CS_iter7_fsm_state8),
        .ap_NS_iter2_fsm1153_out(ap_NS_iter2_fsm1153_out),
        .ap_NS_iter3_fsm1152_out(ap_NS_iter3_fsm1152_out),
        .ap_clk(ap_clk),
        .dout_0({mul_8s_3ns_11_1_1_U11_n_3,mul_8s_3ns_11_1_1_U11_n_4,mul_8s_3ns_11_1_1_U11_n_5,mul_8s_3ns_11_1_1_U11_n_6,mul_8s_3ns_11_1_1_U11_n_7,mul_8s_3ns_11_1_1_U11_n_8,mul_8s_3ns_11_1_1_U11_n_9,mul_8s_3ns_11_1_1_U11_n_10,mul_8s_3ns_11_1_1_U11_n_11,mul_8s_3ns_11_1_1_U11_n_12,mul_8s_3ns_11_1_1_U11_n_13}),
        .dout_1(local_temp_V_28_reg_4278),
        .dout_2(Q[2]),
        .icmp_ln249_reg_4053_pp0_iter6_reg(icmp_ln249_reg_4053_pp0_iter6_reg),
        .icmp_ln290_reg_4318_pp0_iter6_reg(icmp_ln290_reg_4318_pp0_iter6_reg),
        .out_V_TREADY_int_regslice(out_V_TREADY_int_regslice),
        .r_V_1_reg_43350(r_V_1_reg_43350));
  finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_22 mul_8s_3ns_11_1_1_U12
       (.P({mul_8s_3ns_11_1_1_U12_n_3,mul_8s_3ns_11_1_1_U12_n_4,mul_8s_3ns_11_1_1_U12_n_5,mul_8s_3ns_11_1_1_U12_n_6,mul_8s_3ns_11_1_1_U12_n_7,mul_8s_3ns_11_1_1_U12_n_8,mul_8s_3ns_11_1_1_U12_n_9,mul_8s_3ns_11_1_1_U12_n_10,mul_8s_3ns_11_1_1_U12_n_11,mul_8s_3ns_11_1_1_U12_n_12,mul_8s_3ns_11_1_1_U12_n_13}),
        .Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[11] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[10] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[9] }),
        .ap_NS_iter2_fsm1153_out(ap_NS_iter2_fsm1153_out),
        .ap_NS_iter3_fsm1152_out(ap_NS_iter3_fsm1152_out),
        .ap_clk(ap_clk),
        .dout_0(local_temp_V_30_reg_4288),
        .r_V_1_reg_43350(r_V_1_reg_43350));
  finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_23 mul_8s_3ns_11_1_1_U13
       (.Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[17] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[16] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[15] }),
        .ap_NS_iter2_fsm1153_out(ap_NS_iter2_fsm1153_out),
        .ap_NS_iter3_fsm1152_out(ap_NS_iter3_fsm1152_out),
        .ap_clk(ap_clk),
        .dout_0({mul_8s_3ns_11_1_1_U13_n_3,mul_8s_3ns_11_1_1_U13_n_4,mul_8s_3ns_11_1_1_U13_n_5,mul_8s_3ns_11_1_1_U13_n_6,mul_8s_3ns_11_1_1_U13_n_7,mul_8s_3ns_11_1_1_U13_n_8,mul_8s_3ns_11_1_1_U13_n_9,mul_8s_3ns_11_1_1_U13_n_10,mul_8s_3ns_11_1_1_U13_n_11,mul_8s_3ns_11_1_1_U13_n_12,mul_8s_3ns_11_1_1_U13_n_13}),
        .dout_1(local_temp_V_32_reg_4298),
        .r_V_1_reg_43350(r_V_1_reg_43350));
  finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_24 mul_8s_3ns_11_1_1_U2
       (.Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[5] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[4] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[3] }),
        .ap_NS_iter2_fsm1153_out(ap_NS_iter2_fsm1153_out),
        .ap_NS_iter3_fsm1152_out(ap_NS_iter3_fsm1152_out),
        .ap_clk(ap_clk),
        .dout_0({mul_8s_3ns_11_1_1_U2_n_3,mul_8s_3ns_11_1_1_U2_n_4,mul_8s_3ns_11_1_1_U2_n_5,mul_8s_3ns_11_1_1_U2_n_6,mul_8s_3ns_11_1_1_U2_n_7,mul_8s_3ns_11_1_1_U2_n_8,mul_8s_3ns_11_1_1_U2_n_9,mul_8s_3ns_11_1_1_U2_n_10,mul_8s_3ns_11_1_1_U2_n_11,mul_8s_3ns_11_1_1_U2_n_12,mul_8s_3ns_11_1_1_U2_n_13}),
        .dout_1(local_temp_V_37_reg_4143),
        .r_V_1_reg_43350(r_V_1_reg_43350));
  finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_25 mul_8s_3ns_11_1_1_U3
       (.P({mul_8s_3ns_11_1_1_U3_n_3,mul_8s_3ns_11_1_1_U3_n_4,mul_8s_3ns_11_1_1_U3_n_5,mul_8s_3ns_11_1_1_U3_n_6,mul_8s_3ns_11_1_1_U3_n_7,mul_8s_3ns_11_1_1_U3_n_8,mul_8s_3ns_11_1_1_U3_n_9,mul_8s_3ns_11_1_1_U3_n_10,mul_8s_3ns_11_1_1_U3_n_11,mul_8s_3ns_11_1_1_U3_n_12,mul_8s_3ns_11_1_1_U3_n_13}),
        .Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[11] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[10] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[9] }),
        .ap_NS_iter2_fsm1153_out(ap_NS_iter2_fsm1153_out),
        .ap_NS_iter3_fsm1152_out(ap_NS_iter3_fsm1152_out),
        .ap_clk(ap_clk),
        .dout_0(local_temp_V_39_reg_4153),
        .r_V_1_reg_43350(r_V_1_reg_43350));
  finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_26 mul_8s_3ns_11_1_1_U4
       (.Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[17] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[16] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[15] }),
        .ap_NS_iter2_fsm1153_out(ap_NS_iter2_fsm1153_out),
        .ap_NS_iter3_fsm1152_out(ap_NS_iter3_fsm1152_out),
        .ap_clk(ap_clk),
        .dout_0({mul_8s_3ns_11_1_1_U4_n_3,mul_8s_3ns_11_1_1_U4_n_4,mul_8s_3ns_11_1_1_U4_n_5,mul_8s_3ns_11_1_1_U4_n_6,mul_8s_3ns_11_1_1_U4_n_7,mul_8s_3ns_11_1_1_U4_n_8,mul_8s_3ns_11_1_1_U4_n_9,mul_8s_3ns_11_1_1_U4_n_10,mul_8s_3ns_11_1_1_U4_n_11,mul_8s_3ns_11_1_1_U4_n_12,mul_8s_3ns_11_1_1_U4_n_13}),
        .dout_1(local_temp_V_41_reg_4163),
        .r_V_1_reg_43350(r_V_1_reg_43350));
  finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_27 mul_8s_3ns_11_1_1_U5
       (.Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[5] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[4] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[3] }),
        .ap_NS_iter2_fsm1153_out(ap_NS_iter2_fsm1153_out),
        .ap_NS_iter3_fsm1152_out(ap_NS_iter3_fsm1152_out),
        .ap_clk(ap_clk),
        .dout_0({mul_8s_3ns_11_1_1_U5_n_3,mul_8s_3ns_11_1_1_U5_n_4,mul_8s_3ns_11_1_1_U5_n_5,mul_8s_3ns_11_1_1_U5_n_6,mul_8s_3ns_11_1_1_U5_n_7,mul_8s_3ns_11_1_1_U5_n_8,mul_8s_3ns_11_1_1_U5_n_9,mul_8s_3ns_11_1_1_U5_n_10,mul_8s_3ns_11_1_1_U5_n_11,mul_8s_3ns_11_1_1_U5_n_12,mul_8s_3ns_11_1_1_U5_n_13}),
        .dout_1(local_temp_V_9_reg_4188),
        .r_V_1_reg_43350(r_V_1_reg_43350));
  finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_28 mul_8s_3ns_11_1_1_U6
       (.P({mul_8s_3ns_11_1_1_U6_n_3,mul_8s_3ns_11_1_1_U6_n_4,mul_8s_3ns_11_1_1_U6_n_5,mul_8s_3ns_11_1_1_U6_n_6,mul_8s_3ns_11_1_1_U6_n_7,mul_8s_3ns_11_1_1_U6_n_8,mul_8s_3ns_11_1_1_U6_n_9,mul_8s_3ns_11_1_1_U6_n_10,mul_8s_3ns_11_1_1_U6_n_11,mul_8s_3ns_11_1_1_U6_n_12,mul_8s_3ns_11_1_1_U6_n_13}),
        .Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[11] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[10] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[9] }),
        .ap_NS_iter2_fsm1153_out(ap_NS_iter2_fsm1153_out),
        .ap_NS_iter3_fsm1152_out(ap_NS_iter3_fsm1152_out),
        .ap_clk(ap_clk),
        .dout_0(local_temp_V_12_reg_4198),
        .r_V_1_reg_43350(r_V_1_reg_43350));
  finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_29 mul_8s_3ns_11_1_1_U7
       (.Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[17] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[16] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[15] }),
        .ap_NS_iter2_fsm1153_out(ap_NS_iter2_fsm1153_out),
        .ap_NS_iter3_fsm1152_out(ap_NS_iter3_fsm1152_out),
        .ap_clk(ap_clk),
        .dout_0({mul_8s_3ns_11_1_1_U7_n_3,mul_8s_3ns_11_1_1_U7_n_4,mul_8s_3ns_11_1_1_U7_n_5,mul_8s_3ns_11_1_1_U7_n_6,mul_8s_3ns_11_1_1_U7_n_7,mul_8s_3ns_11_1_1_U7_n_8,mul_8s_3ns_11_1_1_U7_n_9,mul_8s_3ns_11_1_1_U7_n_10,mul_8s_3ns_11_1_1_U7_n_11,mul_8s_3ns_11_1_1_U7_n_12,mul_8s_3ns_11_1_1_U7_n_13}),
        .dout_1(local_temp_V_14_reg_4208),
        .r_V_1_reg_43350(r_V_1_reg_43350));
  finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_30 mul_8s_3ns_11_1_1_U8
       (.Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[5] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[4] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[3] }),
        .ap_NS_iter2_fsm1153_out(ap_NS_iter2_fsm1153_out),
        .ap_NS_iter3_fsm1152_out(ap_NS_iter3_fsm1152_out),
        .ap_clk(ap_clk),
        .dout_0({mul_8s_3ns_11_1_1_U8_n_3,mul_8s_3ns_11_1_1_U8_n_4,mul_8s_3ns_11_1_1_U8_n_5,mul_8s_3ns_11_1_1_U8_n_6,mul_8s_3ns_11_1_1_U8_n_7,mul_8s_3ns_11_1_1_U8_n_8,mul_8s_3ns_11_1_1_U8_n_9,mul_8s_3ns_11_1_1_U8_n_10,mul_8s_3ns_11_1_1_U8_n_11,mul_8s_3ns_11_1_1_U8_n_12,mul_8s_3ns_11_1_1_U8_n_13}),
        .dout_1(local_temp_V_19_reg_4233),
        .r_V_1_reg_43350(r_V_1_reg_43350));
  finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_31 mul_8s_3ns_11_1_1_U9
       (.P({mul_8s_3ns_11_1_1_U9_n_3,mul_8s_3ns_11_1_1_U9_n_4,mul_8s_3ns_11_1_1_U9_n_5,mul_8s_3ns_11_1_1_U9_n_6,mul_8s_3ns_11_1_1_U9_n_7,mul_8s_3ns_11_1_1_U9_n_8,mul_8s_3ns_11_1_1_U9_n_9,mul_8s_3ns_11_1_1_U9_n_10,mul_8s_3ns_11_1_1_U9_n_11,mul_8s_3ns_11_1_1_U9_n_12,mul_8s_3ns_11_1_1_U9_n_13}),
        .Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[11] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[10] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg_n_3_[9] }),
        .ap_NS_iter2_fsm1153_out(ap_NS_iter2_fsm1153_out),
        .ap_NS_iter3_fsm1152_out(ap_NS_iter3_fsm1152_out),
        .ap_clk(ap_clk),
        .dout_0(local_temp_V_21_reg_4243),
        .r_V_1_reg_43350(r_V_1_reg_43350));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \nf_1_fu_634[31]_i_11 
       (.I0(nf_fu_2137_p2[29]),
        .I1(nf_fu_2137_p2[6]),
        .I2(nf_fu_2137_p2[19]),
        .I3(nf_fu_2137_p2[5]),
        .O(\nf_1_fu_634[31]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \nf_1_fu_634[31]_i_12 
       (.I0(nf_fu_2137_p2[20]),
        .I1(nf_fu_2137_p2[13]),
        .I2(nf_fu_2137_p2[12]),
        .I3(nf_fu_2137_p2[10]),
        .O(\nf_1_fu_634[31]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \nf_1_fu_634[31]_i_13 
       (.I0(nf_fu_2137_p2[1]),
        .I1(nf_fu_2137_p2[2]),
        .I2(nf_fu_2137_p2[24]),
        .I3(nf_fu_2137_p2[26]),
        .O(\nf_1_fu_634[31]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \nf_1_fu_634[31]_i_14 
       (.I0(nf_fu_2137_p2[3]),
        .I1(nf_fu_2137_p2[14]),
        .I2(nf_fu_2137_p2[25]),
        .I3(nf_fu_2137_p2[22]),
        .O(\nf_1_fu_634[31]_i_14_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \nf_1_fu_634[31]_i_7 
       (.I0(nf_fu_2137_p2[28]),
        .I1(nf_fu_2137_p2[31]),
        .I2(nf_fu_2137_p2[7]),
        .I3(nf_fu_2137_p2[21]),
        .I4(\nf_1_fu_634[31]_i_11_n_3 ),
        .O(\nf_1_fu_634[31]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \nf_1_fu_634[31]_i_8 
       (.I0(nf_fu_2137_p2[8]),
        .I1(nf_fu_2137_p2[16]),
        .I2(nf_fu_2137_p2[9]),
        .I3(nf_fu_2137_p2[18]),
        .I4(\nf_1_fu_634[31]_i_12_n_3 ),
        .O(\nf_1_fu_634[31]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \nf_1_fu_634[31]_i_9 
       (.I0(nf_fu_2137_p2[11]),
        .I1(nf_fu_2137_p2[30]),
        .I2(nf_fu_2137_p2[23]),
        .I3(nf_fu_2137_p2[17]),
        .I4(\nf_1_fu_634[31]_i_13_n_3 ),
        .O(\nf_1_fu_634[31]_i_9_n_3 ));
  FDRE \nf_1_fu_634_reg[0] 
       (.C(ap_clk),
        .CE(nf_1_fu_634),
        .D(nf_fu_2137_p2[0]),
        .Q(\nf_1_fu_634_reg_n_3_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_88));
  FDRE \nf_1_fu_634_reg[10] 
       (.C(ap_clk),
        .CE(nf_1_fu_634),
        .D(nf_fu_2137_p2[10]),
        .Q(\nf_1_fu_634_reg_n_3_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_88));
  FDRE \nf_1_fu_634_reg[11] 
       (.C(ap_clk),
        .CE(nf_1_fu_634),
        .D(nf_fu_2137_p2[11]),
        .Q(\nf_1_fu_634_reg_n_3_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_88));
  FDRE \nf_1_fu_634_reg[12] 
       (.C(ap_clk),
        .CE(nf_1_fu_634),
        .D(nf_fu_2137_p2[12]),
        .Q(\nf_1_fu_634_reg_n_3_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_88));
  FDRE \nf_1_fu_634_reg[13] 
       (.C(ap_clk),
        .CE(nf_1_fu_634),
        .D(nf_fu_2137_p2[13]),
        .Q(\nf_1_fu_634_reg_n_3_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_88));
  FDRE \nf_1_fu_634_reg[14] 
       (.C(ap_clk),
        .CE(nf_1_fu_634),
        .D(nf_fu_2137_p2[14]),
        .Q(\nf_1_fu_634_reg_n_3_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_88));
  FDRE \nf_1_fu_634_reg[15] 
       (.C(ap_clk),
        .CE(nf_1_fu_634),
        .D(nf_fu_2137_p2[15]),
        .Q(\nf_1_fu_634_reg_n_3_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_88));
  FDRE \nf_1_fu_634_reg[16] 
       (.C(ap_clk),
        .CE(nf_1_fu_634),
        .D(nf_fu_2137_p2[16]),
        .Q(\nf_1_fu_634_reg_n_3_[16] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_88));
  FDRE \nf_1_fu_634_reg[17] 
       (.C(ap_clk),
        .CE(nf_1_fu_634),
        .D(nf_fu_2137_p2[17]),
        .Q(\nf_1_fu_634_reg_n_3_[17] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_88));
  FDRE \nf_1_fu_634_reg[18] 
       (.C(ap_clk),
        .CE(nf_1_fu_634),
        .D(nf_fu_2137_p2[18]),
        .Q(\nf_1_fu_634_reg_n_3_[18] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_88));
  FDRE \nf_1_fu_634_reg[19] 
       (.C(ap_clk),
        .CE(nf_1_fu_634),
        .D(nf_fu_2137_p2[19]),
        .Q(\nf_1_fu_634_reg_n_3_[19] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_88));
  FDRE \nf_1_fu_634_reg[1] 
       (.C(ap_clk),
        .CE(nf_1_fu_634),
        .D(nf_fu_2137_p2[1]),
        .Q(\nf_1_fu_634_reg_n_3_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_88));
  FDRE \nf_1_fu_634_reg[20] 
       (.C(ap_clk),
        .CE(nf_1_fu_634),
        .D(nf_fu_2137_p2[20]),
        .Q(\nf_1_fu_634_reg_n_3_[20] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_88));
  FDRE \nf_1_fu_634_reg[21] 
       (.C(ap_clk),
        .CE(nf_1_fu_634),
        .D(nf_fu_2137_p2[21]),
        .Q(\nf_1_fu_634_reg_n_3_[21] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_88));
  FDRE \nf_1_fu_634_reg[22] 
       (.C(ap_clk),
        .CE(nf_1_fu_634),
        .D(nf_fu_2137_p2[22]),
        .Q(\nf_1_fu_634_reg_n_3_[22] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_88));
  FDRE \nf_1_fu_634_reg[23] 
       (.C(ap_clk),
        .CE(nf_1_fu_634),
        .D(nf_fu_2137_p2[23]),
        .Q(\nf_1_fu_634_reg_n_3_[23] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_88));
  FDRE \nf_1_fu_634_reg[24] 
       (.C(ap_clk),
        .CE(nf_1_fu_634),
        .D(nf_fu_2137_p2[24]),
        .Q(\nf_1_fu_634_reg_n_3_[24] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_88));
  FDRE \nf_1_fu_634_reg[25] 
       (.C(ap_clk),
        .CE(nf_1_fu_634),
        .D(nf_fu_2137_p2[25]),
        .Q(\nf_1_fu_634_reg_n_3_[25] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_88));
  FDRE \nf_1_fu_634_reg[26] 
       (.C(ap_clk),
        .CE(nf_1_fu_634),
        .D(nf_fu_2137_p2[26]),
        .Q(\nf_1_fu_634_reg_n_3_[26] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_88));
  FDRE \nf_1_fu_634_reg[27] 
       (.C(ap_clk),
        .CE(nf_1_fu_634),
        .D(nf_fu_2137_p2[27]),
        .Q(\nf_1_fu_634_reg_n_3_[27] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_88));
  FDRE \nf_1_fu_634_reg[28] 
       (.C(ap_clk),
        .CE(nf_1_fu_634),
        .D(nf_fu_2137_p2[28]),
        .Q(\nf_1_fu_634_reg_n_3_[28] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_88));
  FDRE \nf_1_fu_634_reg[29] 
       (.C(ap_clk),
        .CE(nf_1_fu_634),
        .D(nf_fu_2137_p2[29]),
        .Q(\nf_1_fu_634_reg_n_3_[29] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_88));
  FDRE \nf_1_fu_634_reg[2] 
       (.C(ap_clk),
        .CE(nf_1_fu_634),
        .D(nf_fu_2137_p2[2]),
        .Q(\nf_1_fu_634_reg_n_3_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_88));
  FDRE \nf_1_fu_634_reg[30] 
       (.C(ap_clk),
        .CE(nf_1_fu_634),
        .D(nf_fu_2137_p2[30]),
        .Q(\nf_1_fu_634_reg_n_3_[30] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_88));
  FDRE \nf_1_fu_634_reg[31] 
       (.C(ap_clk),
        .CE(nf_1_fu_634),
        .D(nf_fu_2137_p2[31]),
        .Q(\nf_1_fu_634_reg_n_3_[31] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_88));
  FDRE \nf_1_fu_634_reg[3] 
       (.C(ap_clk),
        .CE(nf_1_fu_634),
        .D(nf_fu_2137_p2[3]),
        .Q(\nf_1_fu_634_reg_n_3_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_88));
  FDRE \nf_1_fu_634_reg[4] 
       (.C(ap_clk),
        .CE(nf_1_fu_634),
        .D(nf_fu_2137_p2[4]),
        .Q(\nf_1_fu_634_reg_n_3_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_88));
  FDRE \nf_1_fu_634_reg[5] 
       (.C(ap_clk),
        .CE(nf_1_fu_634),
        .D(nf_fu_2137_p2[5]),
        .Q(\nf_1_fu_634_reg_n_3_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_88));
  FDRE \nf_1_fu_634_reg[6] 
       (.C(ap_clk),
        .CE(nf_1_fu_634),
        .D(nf_fu_2137_p2[6]),
        .Q(\nf_1_fu_634_reg_n_3_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_88));
  FDRE \nf_1_fu_634_reg[7] 
       (.C(ap_clk),
        .CE(nf_1_fu_634),
        .D(nf_fu_2137_p2[7]),
        .Q(\nf_1_fu_634_reg_n_3_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_88));
  FDRE \nf_1_fu_634_reg[8] 
       (.C(ap_clk),
        .CE(nf_1_fu_634),
        .D(nf_fu_2137_p2[8]),
        .Q(\nf_1_fu_634_reg_n_3_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_88));
  FDRE \nf_1_fu_634_reg[9] 
       (.C(ap_clk),
        .CE(nf_1_fu_634),
        .D(nf_fu_2137_p2[9]),
        .Q(\nf_1_fu_634_reg_n_3_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_88));
  LUT4 #(
    .INIT(16'hFB08)) 
    \r_V_6_reg_4368[0]_i_1 
       (.I0(p_0_in[0]),
        .I1(ap_NS_iter2_fsm1153_out),
        .I2(icmp_ln249_reg_4053),
        .I3(r_V_6_reg_4368[0]),
        .O(\r_V_6_reg_4368[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \r_V_6_reg_4368[1]_i_1 
       (.I0(p_0_in[1]),
        .I1(ap_NS_iter2_fsm1153_out),
        .I2(icmp_ln249_reg_4053),
        .I3(r_V_6_reg_4368[1]),
        .O(\r_V_6_reg_4368[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \r_V_6_reg_4368[2]_i_1 
       (.I0(p_0_in[2]),
        .I1(ap_NS_iter2_fsm1153_out),
        .I2(icmp_ln249_reg_4053),
        .I3(r_V_6_reg_4368[2]),
        .O(\r_V_6_reg_4368[2]_i_1_n_3 ));
  FDRE \r_V_6_reg_4368_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_6_reg_4368[0]_i_1_n_3 ),
        .Q(r_V_6_reg_4368[0]),
        .R(1'b0));
  FDRE \r_V_6_reg_4368_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_6_reg_4368[1]_i_1_n_3 ),
        .Q(r_V_6_reg_4368[1]),
        .R(1'b0));
  FDRE \r_V_6_reg_4368_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_6_reg_4368[2]_i_1_n_3 ),
        .Q(r_V_6_reg_4368[2]),
        .R(1'b0));
  FDRE \sf_fu_386_reg[0] 
       (.C(ap_clk),
        .CE(sf_fu_386),
        .D(sf_2_fu_2120_p2[0]),
        .Q(\sf_fu_386_reg_n_3_[0] ),
        .R(nf_1_fu_634));
  FDRE \sf_fu_386_reg[10] 
       (.C(ap_clk),
        .CE(sf_fu_386),
        .D(sf_2_fu_2120_p2[10]),
        .Q(\sf_fu_386_reg_n_3_[10] ),
        .R(nf_1_fu_634));
  FDRE \sf_fu_386_reg[11] 
       (.C(ap_clk),
        .CE(sf_fu_386),
        .D(sf_2_fu_2120_p2[11]),
        .Q(\sf_fu_386_reg_n_3_[11] ),
        .R(nf_1_fu_634));
  FDRE \sf_fu_386_reg[12] 
       (.C(ap_clk),
        .CE(sf_fu_386),
        .D(sf_2_fu_2120_p2[12]),
        .Q(\sf_fu_386_reg_n_3_[12] ),
        .R(nf_1_fu_634));
  FDRE \sf_fu_386_reg[13] 
       (.C(ap_clk),
        .CE(sf_fu_386),
        .D(sf_2_fu_2120_p2[13]),
        .Q(\sf_fu_386_reg_n_3_[13] ),
        .R(nf_1_fu_634));
  FDRE \sf_fu_386_reg[14] 
       (.C(ap_clk),
        .CE(sf_fu_386),
        .D(sf_2_fu_2120_p2[14]),
        .Q(\sf_fu_386_reg_n_3_[14] ),
        .R(nf_1_fu_634));
  FDRE \sf_fu_386_reg[15] 
       (.C(ap_clk),
        .CE(sf_fu_386),
        .D(sf_2_fu_2120_p2[15]),
        .Q(\sf_fu_386_reg_n_3_[15] ),
        .R(nf_1_fu_634));
  FDRE \sf_fu_386_reg[16] 
       (.C(ap_clk),
        .CE(sf_fu_386),
        .D(sf_2_fu_2120_p2[16]),
        .Q(\sf_fu_386_reg_n_3_[16] ),
        .R(nf_1_fu_634));
  FDRE \sf_fu_386_reg[17] 
       (.C(ap_clk),
        .CE(sf_fu_386),
        .D(sf_2_fu_2120_p2[17]),
        .Q(\sf_fu_386_reg_n_3_[17] ),
        .R(nf_1_fu_634));
  FDRE \sf_fu_386_reg[18] 
       (.C(ap_clk),
        .CE(sf_fu_386),
        .D(sf_2_fu_2120_p2[18]),
        .Q(\sf_fu_386_reg_n_3_[18] ),
        .R(nf_1_fu_634));
  FDRE \sf_fu_386_reg[19] 
       (.C(ap_clk),
        .CE(sf_fu_386),
        .D(sf_2_fu_2120_p2[19]),
        .Q(\sf_fu_386_reg_n_3_[19] ),
        .R(nf_1_fu_634));
  FDRE \sf_fu_386_reg[1] 
       (.C(ap_clk),
        .CE(sf_fu_386),
        .D(sf_2_fu_2120_p2[1]),
        .Q(\sf_fu_386_reg_n_3_[1] ),
        .R(nf_1_fu_634));
  FDRE \sf_fu_386_reg[20] 
       (.C(ap_clk),
        .CE(sf_fu_386),
        .D(sf_2_fu_2120_p2[20]),
        .Q(\sf_fu_386_reg_n_3_[20] ),
        .R(nf_1_fu_634));
  FDRE \sf_fu_386_reg[21] 
       (.C(ap_clk),
        .CE(sf_fu_386),
        .D(sf_2_fu_2120_p2[21]),
        .Q(\sf_fu_386_reg_n_3_[21] ),
        .R(nf_1_fu_634));
  FDRE \sf_fu_386_reg[22] 
       (.C(ap_clk),
        .CE(sf_fu_386),
        .D(sf_2_fu_2120_p2[22]),
        .Q(\sf_fu_386_reg_n_3_[22] ),
        .R(nf_1_fu_634));
  FDRE \sf_fu_386_reg[23] 
       (.C(ap_clk),
        .CE(sf_fu_386),
        .D(sf_2_fu_2120_p2[23]),
        .Q(\sf_fu_386_reg_n_3_[23] ),
        .R(nf_1_fu_634));
  FDRE \sf_fu_386_reg[24] 
       (.C(ap_clk),
        .CE(sf_fu_386),
        .D(sf_2_fu_2120_p2[24]),
        .Q(\sf_fu_386_reg_n_3_[24] ),
        .R(nf_1_fu_634));
  FDRE \sf_fu_386_reg[25] 
       (.C(ap_clk),
        .CE(sf_fu_386),
        .D(sf_2_fu_2120_p2[25]),
        .Q(\sf_fu_386_reg_n_3_[25] ),
        .R(nf_1_fu_634));
  FDRE \sf_fu_386_reg[26] 
       (.C(ap_clk),
        .CE(sf_fu_386),
        .D(sf_2_fu_2120_p2[26]),
        .Q(\sf_fu_386_reg_n_3_[26] ),
        .R(nf_1_fu_634));
  FDRE \sf_fu_386_reg[27] 
       (.C(ap_clk),
        .CE(sf_fu_386),
        .D(sf_2_fu_2120_p2[27]),
        .Q(\sf_fu_386_reg_n_3_[27] ),
        .R(nf_1_fu_634));
  FDRE \sf_fu_386_reg[28] 
       (.C(ap_clk),
        .CE(sf_fu_386),
        .D(sf_2_fu_2120_p2[28]),
        .Q(\sf_fu_386_reg_n_3_[28] ),
        .R(nf_1_fu_634));
  FDRE \sf_fu_386_reg[29] 
       (.C(ap_clk),
        .CE(sf_fu_386),
        .D(sf_2_fu_2120_p2[29]),
        .Q(\sf_fu_386_reg_n_3_[29] ),
        .R(nf_1_fu_634));
  FDRE \sf_fu_386_reg[2] 
       (.C(ap_clk),
        .CE(sf_fu_386),
        .D(sf_2_fu_2120_p2[2]),
        .Q(\sf_fu_386_reg_n_3_[2] ),
        .R(nf_1_fu_634));
  FDRE \sf_fu_386_reg[30] 
       (.C(ap_clk),
        .CE(sf_fu_386),
        .D(sf_2_fu_2120_p2[30]),
        .Q(\sf_fu_386_reg_n_3_[30] ),
        .R(nf_1_fu_634));
  FDRE \sf_fu_386_reg[31] 
       (.C(ap_clk),
        .CE(sf_fu_386),
        .D(sf_2_fu_2120_p2[31]),
        .Q(\sf_fu_386_reg_n_3_[31] ),
        .R(nf_1_fu_634));
  FDRE \sf_fu_386_reg[3] 
       (.C(ap_clk),
        .CE(sf_fu_386),
        .D(sf_2_fu_2120_p2[3]),
        .Q(\sf_fu_386_reg_n_3_[3] ),
        .R(nf_1_fu_634));
  FDRE \sf_fu_386_reg[4] 
       (.C(ap_clk),
        .CE(sf_fu_386),
        .D(sf_2_fu_2120_p2[4]),
        .Q(\sf_fu_386_reg_n_3_[4] ),
        .R(nf_1_fu_634));
  FDRE \sf_fu_386_reg[5] 
       (.C(ap_clk),
        .CE(sf_fu_386),
        .D(sf_2_fu_2120_p2[5]),
        .Q(\sf_fu_386_reg_n_3_[5] ),
        .R(nf_1_fu_634));
  FDRE \sf_fu_386_reg[6] 
       (.C(ap_clk),
        .CE(sf_fu_386),
        .D(sf_2_fu_2120_p2[6]),
        .Q(\sf_fu_386_reg_n_3_[6] ),
        .R(nf_1_fu_634));
  FDRE \sf_fu_386_reg[7] 
       (.C(ap_clk),
        .CE(sf_fu_386),
        .D(sf_2_fu_2120_p2[7]),
        .Q(\sf_fu_386_reg_n_3_[7] ),
        .R(nf_1_fu_634));
  FDRE \sf_fu_386_reg[8] 
       (.C(ap_clk),
        .CE(sf_fu_386),
        .D(sf_2_fu_2120_p2[8]),
        .Q(\sf_fu_386_reg_n_3_[8] ),
        .R(nf_1_fu_634));
  FDRE \sf_fu_386_reg[9] 
       (.C(ap_clk),
        .CE(sf_fu_386),
        .D(sf_2_fu_2120_p2[9]),
        .Q(\sf_fu_386_reg_n_3_[9] ),
        .R(nf_1_fu_634));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_flow_control_loop_pipe_sequential_init" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_flow_control_loop_pipe_sequential_init
   (ap_rst_n_0,
    D,
    i_2_fu_1170_p2,
    \nf_1_fu_634_reg[31] ,
    ap_NS_iter1_fsm,
    \icmp_ln272_reg_4130_reg[0] ,
    E,
    SR,
    icmp_ln290_fu_2126_p2,
    \B_V_data_1_state_reg[0] ,
    \B_V_data_1_state_reg[0]_0 ,
    \sf_fu_386_reg[1] ,
    \B_V_data_1_state_reg[0]_1 ,
    \sf_fu_386_reg[0] ,
    \sf_fu_386_reg[0]_0 ,
    \sf_fu_386_reg[0]_1 ,
    \sf_fu_386_reg[0]_2 ,
    \sf_fu_386_reg[0]_3 ,
    \sf_fu_386_reg[0]_4 ,
    \sf_fu_386_reg[0]_5 ,
    \sf_fu_386_reg[0]_6 ,
    \sf_fu_386_reg[3] ,
    \sf_fu_386_reg[0]_7 ,
    \sf_fu_386_reg[0]_8 ,
    \sf_fu_386_reg[0]_9 ,
    \sf_fu_386_reg[1]_0 ,
    \sf_fu_386_reg[1]_1 ,
    \sf_fu_386_reg[1]_2 ,
    \sf_fu_386_reg[1]_3 ,
    \sf_fu_386_reg[1]_4 ,
    \sf_fu_386_reg[0]_10 ,
    \sf_fu_386_reg[0]_11 ,
    \sf_fu_386_reg[0]_12 ,
    \sf_fu_386_reg[0]_13 ,
    \sf_fu_386_reg[0]_14 ,
    \sf_fu_386_reg[0]_15 ,
    \sf_fu_386_reg[1]_5 ,
    \sf_fu_386_reg[1]_6 ,
    \sf_fu_386_reg[1]_7 ,
    \sf_fu_386_reg[1]_8 ,
    \sf_fu_386_reg[1]_9 ,
    \sf_fu_386_reg[1]_10 ,
    \B_V_data_1_state_reg[0]_2 ,
    \sf_fu_386_reg[1]_11 ,
    \B_V_data_1_state_reg[0]_3 ,
    \sf_fu_386_reg[1]_12 ,
    \B_V_data_1_state_reg[0]_4 ,
    \sf_fu_386_reg[1]_13 ,
    \sf_fu_386_reg[1]_14 ,
    \sf_fu_386_reg[1]_15 ,
    \sf_fu_386_reg[1]_16 ,
    \sf_fu_386_reg[1]_17 ,
    \sf_fu_386_reg[1]_18 ,
    \sf_fu_386_reg[1]_19 ,
    \nf_1_fu_634_reg[3] ,
    ap_loop_exit_ready_pp0_iter1_reg_reg,
    \icmp_ln249_reg_4053_reg[0] ,
    \ap_CS_fsm_reg[0] ,
    \sf_fu_386_reg[0]_16 ,
    \sf_fu_386_reg[0]_17 ,
    \sf_fu_386_reg[1]_20 ,
    \sf_fu_386_reg[1]_21 ,
    \sf_fu_386_reg[1]_22 ,
    \sf_fu_386_reg[1]_23 ,
    \sf_fu_386_reg[1]_24 ,
    \sf_fu_386_reg[1]_25 ,
    \sf_fu_386_reg[1]_26 ,
    \sf_fu_386_reg[1]_27 ,
    \sf_fu_386_reg[1]_28 ,
    \sf_fu_386_reg[0]_18 ,
    \sf_fu_386_reg[1]_29 ,
    \sf_fu_386_reg[1]_30 ,
    \ap_CS_fsm_reg[1] ,
    ap_loop_init_int_reg_0,
    \i_fu_390_reg[6] ,
    tmp_fu_1354_p58,
    ap_clk,
    \ap_CS_iter1_fsm_reg[1] ,
    ap_CS_iter1_fsm_state2,
    \icmp_ln272_reg_4130_reg[0]_0 ,
    grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
    Q,
    ap_rst_n,
    ap_loop_exit_ready_pp0_iter7_reg,
    \ap_CS_fsm_reg[2] ,
    out_V_TREADY_int_regslice,
    icmp_ln290_reg_4318_pp0_iter6_reg,
    icmp_ln249_reg_4053_pp0_iter6_reg,
    ap_CS_iter7_fsm_state8,
    \i_fu_390_reg[0] ,
    \i_fu_390_reg[4] ,
    \i_fu_390_reg[4]_0 ,
    \i_fu_390_reg[4]_1 ,
    \i_fu_390_reg[8] ,
    \i_fu_390_reg[8]_0 ,
    \i_fu_390_reg[8]_1 ,
    \i_fu_390_reg[8]_2 ,
    \i_fu_390_reg[12] ,
    \i_fu_390_reg[12]_0 ,
    \i_fu_390_reg[12]_1 ,
    \i_fu_390_reg[12]_2 ,
    \i_fu_390_reg[16] ,
    \i_fu_390_reg[16]_0 ,
    \i_fu_390_reg[16]_1 ,
    \i_fu_390_reg[17] ,
    \icmp_ln290_reg_4318_reg[0] ,
    \icmp_ln290_reg_4318_reg[0]_0 ,
    \icmp_ln290_reg_4318_reg[0]_1 ,
    \icmp_ln290_reg_4318_reg[0]_2 ,
    \nf_1_fu_634_reg[31]_0 ,
    \nf_1_fu_634_reg[0] ,
    \nf_1_fu_634_reg[0]_0 ,
    \nf_1_fu_634_reg[0]_1 ,
    \nf_1_fu_634[31]_i_3_0 ,
    \i_fu_390_reg[16]_2 ,
    \i_fu_390_reg[0]_0 ,
    \icmp_ln290_reg_4318[0]_i_3_0 ,
    \i_fu_390_reg[4]_2 ,
    ap_loop_exit_ready_pp0_iter1_reg,
    icmp_ln249_reg_4053,
    ap_NS_fsm10_out,
    in0_V_TVALID_int_regslice,
    weights_V_TVALID_int_regslice,
    p_reg_reg_i_30__0_0,
    p_reg_reg_i_30__0_1,
    p_reg_reg_i_30__0_2,
    p_reg_reg_i_30__0_3,
    p_reg_reg_i_30__0_4,
    p_reg_reg_i_30__0_5,
    p_reg_reg_i_30__0_6,
    p_reg_reg_i_30__0_7,
    p_reg_reg_i_15__1_0,
    p_reg_reg_i_15__1_1,
    p_reg_reg_i_15__1_2,
    p_reg_reg_i_15__1_3,
    p_reg_reg_i_15__1_4,
    p_reg_reg_i_15__1_5,
    p_reg_reg_i_15__1_6,
    p_reg_reg_i_15__1_7,
    p_reg_reg_i_29__1_0,
    p_reg_reg_i_29__1_1,
    p_reg_reg_i_29__1_2,
    p_reg_reg_i_29__1_3,
    p_reg_reg_i_29__1_4,
    p_reg_reg_i_29__1_5,
    p_reg_reg_i_29__1_6,
    p_reg_reg_i_29__1_7,
    p_reg_reg_i_32__0_0,
    p_reg_reg_i_32__0_1,
    p_reg_reg_i_32__0_2,
    p_reg_reg_i_32__0_3,
    p_reg_reg_i_32__0_4,
    p_reg_reg_i_32__0_5,
    p_reg_reg_i_32__0_6,
    p_reg_reg_i_32__0_7,
    p_reg_reg_i_31__1_0,
    p_reg_reg_i_31__1_1,
    p_reg_reg_i_31__1_2,
    p_reg_reg_i_31__1_3,
    p_reg_reg_i_31__1_4,
    p_reg_reg_i_31__1_5,
    p_reg_reg_i_31__1_6,
    p_reg_reg_i_31__1_7,
    p_reg_reg_i_34__0_0,
    p_reg_reg_i_34__0_1,
    p_reg_reg_i_34__0_2,
    p_reg_reg_i_34__0_3,
    p_reg_reg_i_34__0_4,
    p_reg_reg_i_34__0_5,
    p_reg_reg_i_34__0_6,
    p_reg_reg_i_34__0_7,
    p_reg_reg_i_33__1_0,
    p_reg_reg_i_33__1_1,
    p_reg_reg_i_33__1_2,
    p_reg_reg_i_33__1_3,
    p_reg_reg_i_33__1_4,
    p_reg_reg_i_33__1_5,
    p_reg_reg_i_33__1_6,
    p_reg_reg_i_33__1_7);
  output ap_rst_n_0;
  output [31:0]D;
  output [16:0]i_2_fu_1170_p2;
  output [31:0]\nf_1_fu_634_reg[31] ;
  output [0:0]ap_NS_iter1_fsm;
  output \icmp_ln272_reg_4130_reg[0] ;
  output [0:0]E;
  output [0:0]SR;
  output icmp_ln290_fu_2126_p2;
  output [0:0]\B_V_data_1_state_reg[0] ;
  output [0:0]\B_V_data_1_state_reg[0]_0 ;
  output [0:0]\sf_fu_386_reg[1] ;
  output \B_V_data_1_state_reg[0]_1 ;
  output [0:0]\sf_fu_386_reg[0] ;
  output [0:0]\sf_fu_386_reg[0]_0 ;
  output [0:0]\sf_fu_386_reg[0]_1 ;
  output [0:0]\sf_fu_386_reg[0]_2 ;
  output [0:0]\sf_fu_386_reg[0]_3 ;
  output [0:0]\sf_fu_386_reg[0]_4 ;
  output [0:0]\sf_fu_386_reg[0]_5 ;
  output [0:0]\sf_fu_386_reg[0]_6 ;
  output [0:0]\sf_fu_386_reg[3] ;
  output [0:0]\sf_fu_386_reg[0]_7 ;
  output [0:0]\sf_fu_386_reg[0]_8 ;
  output [0:0]\sf_fu_386_reg[0]_9 ;
  output [0:0]\sf_fu_386_reg[1]_0 ;
  output [0:0]\sf_fu_386_reg[1]_1 ;
  output [0:0]\sf_fu_386_reg[1]_2 ;
  output [0:0]\sf_fu_386_reg[1]_3 ;
  output [0:0]\sf_fu_386_reg[1]_4 ;
  output [0:0]\sf_fu_386_reg[0]_10 ;
  output [0:0]\sf_fu_386_reg[0]_11 ;
  output [0:0]\sf_fu_386_reg[0]_12 ;
  output [0:0]\sf_fu_386_reg[0]_13 ;
  output [0:0]\sf_fu_386_reg[0]_14 ;
  output [0:0]\sf_fu_386_reg[0]_15 ;
  output [0:0]\sf_fu_386_reg[1]_5 ;
  output [0:0]\sf_fu_386_reg[1]_6 ;
  output [0:0]\sf_fu_386_reg[1]_7 ;
  output [0:0]\sf_fu_386_reg[1]_8 ;
  output [0:0]\sf_fu_386_reg[1]_9 ;
  output [0:0]\sf_fu_386_reg[1]_10 ;
  output [0:0]\B_V_data_1_state_reg[0]_2 ;
  output [0:0]\sf_fu_386_reg[1]_11 ;
  output [0:0]\B_V_data_1_state_reg[0]_3 ;
  output [0:0]\sf_fu_386_reg[1]_12 ;
  output [0:0]\B_V_data_1_state_reg[0]_4 ;
  output [0:0]\sf_fu_386_reg[1]_13 ;
  output [0:0]\sf_fu_386_reg[1]_14 ;
  output [0:0]\sf_fu_386_reg[1]_15 ;
  output [0:0]\sf_fu_386_reg[1]_16 ;
  output [0:0]\sf_fu_386_reg[1]_17 ;
  output [0:0]\sf_fu_386_reg[1]_18 ;
  output [0:0]\sf_fu_386_reg[1]_19 ;
  output \nf_1_fu_634_reg[3] ;
  output ap_loop_exit_ready_pp0_iter1_reg_reg;
  output \icmp_ln249_reg_4053_reg[0] ;
  output [1:0]\ap_CS_fsm_reg[0] ;
  output [0:0]\sf_fu_386_reg[0]_16 ;
  output [0:0]\sf_fu_386_reg[0]_17 ;
  output [0:0]\sf_fu_386_reg[1]_20 ;
  output [0:0]\sf_fu_386_reg[1]_21 ;
  output [0:0]\sf_fu_386_reg[1]_22 ;
  output [0:0]\sf_fu_386_reg[1]_23 ;
  output [0:0]\sf_fu_386_reg[1]_24 ;
  output [0:0]\sf_fu_386_reg[1]_25 ;
  output [0:0]\sf_fu_386_reg[1]_26 ;
  output [0:0]\sf_fu_386_reg[1]_27 ;
  output [0:0]\sf_fu_386_reg[1]_28 ;
  output [0:0]\sf_fu_386_reg[0]_18 ;
  output [0:0]\sf_fu_386_reg[1]_29 ;
  output [0:0]\sf_fu_386_reg[1]_30 ;
  output \ap_CS_fsm_reg[1] ;
  output ap_loop_init_int_reg_0;
  output \i_fu_390_reg[6] ;
  output [26:0]tmp_fu_1354_p58;
  input ap_clk;
  input \ap_CS_iter1_fsm_reg[1] ;
  input ap_CS_iter1_fsm_state2;
  input \icmp_ln272_reg_4130_reg[0]_0 ;
  input grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg;
  input [31:0]Q;
  input ap_rst_n;
  input ap_loop_exit_ready_pp0_iter7_reg;
  input [2:0]\ap_CS_fsm_reg[2] ;
  input out_V_TREADY_int_regslice;
  input icmp_ln290_reg_4318_pp0_iter6_reg;
  input icmp_ln249_reg_4053_pp0_iter6_reg;
  input ap_CS_iter7_fsm_state8;
  input \i_fu_390_reg[0] ;
  input \i_fu_390_reg[4] ;
  input \i_fu_390_reg[4]_0 ;
  input \i_fu_390_reg[4]_1 ;
  input \i_fu_390_reg[8] ;
  input \i_fu_390_reg[8]_0 ;
  input \i_fu_390_reg[8]_1 ;
  input \i_fu_390_reg[8]_2 ;
  input \i_fu_390_reg[12] ;
  input \i_fu_390_reg[12]_0 ;
  input \i_fu_390_reg[12]_1 ;
  input \i_fu_390_reg[12]_2 ;
  input \i_fu_390_reg[16] ;
  input \i_fu_390_reg[16]_0 ;
  input \i_fu_390_reg[16]_1 ;
  input \i_fu_390_reg[17] ;
  input \icmp_ln290_reg_4318_reg[0] ;
  input \icmp_ln290_reg_4318_reg[0]_0 ;
  input \icmp_ln290_reg_4318_reg[0]_1 ;
  input \icmp_ln290_reg_4318_reg[0]_2 ;
  input [31:0]\nf_1_fu_634_reg[31]_0 ;
  input \nf_1_fu_634_reg[0] ;
  input \nf_1_fu_634_reg[0]_0 ;
  input \nf_1_fu_634_reg[0]_1 ;
  input \nf_1_fu_634[31]_i_3_0 ;
  input \i_fu_390_reg[16]_2 ;
  input \i_fu_390_reg[0]_0 ;
  input \icmp_ln290_reg_4318[0]_i_3_0 ;
  input \i_fu_390_reg[4]_2 ;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input icmp_ln249_reg_4053;
  input ap_NS_fsm10_out;
  input in0_V_TVALID_int_regslice;
  input weights_V_TVALID_int_regslice;
  input [26:0]p_reg_reg_i_30__0_0;
  input [26:0]p_reg_reg_i_30__0_1;
  input [26:0]p_reg_reg_i_30__0_2;
  input [26:0]p_reg_reg_i_30__0_3;
  input [26:0]p_reg_reg_i_30__0_4;
  input [26:0]p_reg_reg_i_30__0_5;
  input [26:0]p_reg_reg_i_30__0_6;
  input [26:0]p_reg_reg_i_30__0_7;
  input [26:0]p_reg_reg_i_15__1_0;
  input [26:0]p_reg_reg_i_15__1_1;
  input [26:0]p_reg_reg_i_15__1_2;
  input [26:0]p_reg_reg_i_15__1_3;
  input [26:0]p_reg_reg_i_15__1_4;
  input [26:0]p_reg_reg_i_15__1_5;
  input [26:0]p_reg_reg_i_15__1_6;
  input [26:0]p_reg_reg_i_15__1_7;
  input [26:0]p_reg_reg_i_29__1_0;
  input [26:0]p_reg_reg_i_29__1_1;
  input [26:0]p_reg_reg_i_29__1_2;
  input [26:0]p_reg_reg_i_29__1_3;
  input [26:0]p_reg_reg_i_29__1_4;
  input [26:0]p_reg_reg_i_29__1_5;
  input [26:0]p_reg_reg_i_29__1_6;
  input [26:0]p_reg_reg_i_29__1_7;
  input [26:0]p_reg_reg_i_32__0_0;
  input [26:0]p_reg_reg_i_32__0_1;
  input [26:0]p_reg_reg_i_32__0_2;
  input [26:0]p_reg_reg_i_32__0_3;
  input [26:0]p_reg_reg_i_32__0_4;
  input [26:0]p_reg_reg_i_32__0_5;
  input [26:0]p_reg_reg_i_32__0_6;
  input [26:0]p_reg_reg_i_32__0_7;
  input [26:0]p_reg_reg_i_31__1_0;
  input [26:0]p_reg_reg_i_31__1_1;
  input [26:0]p_reg_reg_i_31__1_2;
  input [26:0]p_reg_reg_i_31__1_3;
  input [26:0]p_reg_reg_i_31__1_4;
  input [26:0]p_reg_reg_i_31__1_5;
  input [26:0]p_reg_reg_i_31__1_6;
  input [26:0]p_reg_reg_i_31__1_7;
  input [26:0]p_reg_reg_i_34__0_0;
  input [26:0]p_reg_reg_i_34__0_1;
  input [26:0]p_reg_reg_i_34__0_2;
  input [26:0]p_reg_reg_i_34__0_3;
  input [26:0]p_reg_reg_i_34__0_4;
  input [26:0]p_reg_reg_i_34__0_5;
  input [26:0]p_reg_reg_i_34__0_6;
  input [26:0]p_reg_reg_i_34__0_7;
  input [26:0]p_reg_reg_i_33__1_0;
  input [26:0]p_reg_reg_i_33__1_1;
  input [26:0]p_reg_reg_i_33__1_2;
  input [26:0]p_reg_reg_i_33__1_3;
  input [26:0]p_reg_reg_i_33__1_4;
  input [26:0]p_reg_reg_i_33__1_5;
  input [26:0]p_reg_reg_i_33__1_6;
  input [26:0]p_reg_reg_i_33__1_7;

  wire [0:0]\B_V_data_1_state_reg[0] ;
  wire [0:0]\B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire [0:0]\B_V_data_1_state_reg[0]_2 ;
  wire [0:0]\B_V_data_1_state_reg[0]_3 ;
  wire [0:0]\B_V_data_1_state_reg[0]_4 ;
  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[3]_i_2_n_3 ;
  wire [1:0]\ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[1] ;
  wire [2:0]\ap_CS_fsm_reg[2] ;
  wire \ap_CS_iter1_fsm[1]_i_2_n_3 ;
  wire \ap_CS_iter1_fsm_reg[1] ;
  wire ap_CS_iter1_fsm_state2;
  wire ap_CS_iter7_fsm_state8;
  wire ap_NS_fsm10_out;
  wire [0:0]ap_NS_iter1_fsm;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_3;
  wire ap_done_reg1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg;
  wire ap_loop_exit_ready_pp0_iter7_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_3;
  wire ap_loop_init_int_reg_0;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [17:0]ap_sig_allocacmp_i_1;
  wire [31:0]ap_sig_allocacmp_nf_2;
  wire [5:0]ap_sig_allocacmp_sf_1;
  wire [31:6]ap_sig_allocacmp_sf_1__0;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg;
  wire [16:0]i_2_fu_1170_p2;
  wire \i_fu_390_reg[0] ;
  wire \i_fu_390_reg[0]_0 ;
  wire \i_fu_390_reg[12] ;
  wire \i_fu_390_reg[12]_0 ;
  wire \i_fu_390_reg[12]_1 ;
  wire \i_fu_390_reg[12]_2 ;
  wire \i_fu_390_reg[12]_i_1_n_3 ;
  wire \i_fu_390_reg[12]_i_1_n_4 ;
  wire \i_fu_390_reg[12]_i_1_n_5 ;
  wire \i_fu_390_reg[12]_i_1_n_6 ;
  wire \i_fu_390_reg[16] ;
  wire \i_fu_390_reg[16]_0 ;
  wire \i_fu_390_reg[16]_1 ;
  wire \i_fu_390_reg[16]_2 ;
  wire \i_fu_390_reg[16]_i_1_n_3 ;
  wire \i_fu_390_reg[16]_i_1_n_4 ;
  wire \i_fu_390_reg[16]_i_1_n_5 ;
  wire \i_fu_390_reg[16]_i_1_n_6 ;
  wire \i_fu_390_reg[17] ;
  wire \i_fu_390_reg[4] ;
  wire \i_fu_390_reg[4]_0 ;
  wire \i_fu_390_reg[4]_1 ;
  wire \i_fu_390_reg[4]_2 ;
  wire \i_fu_390_reg[4]_i_1_n_3 ;
  wire \i_fu_390_reg[4]_i_1_n_4 ;
  wire \i_fu_390_reg[4]_i_1_n_5 ;
  wire \i_fu_390_reg[4]_i_1_n_6 ;
  wire \i_fu_390_reg[6] ;
  wire \i_fu_390_reg[8] ;
  wire \i_fu_390_reg[8]_0 ;
  wire \i_fu_390_reg[8]_1 ;
  wire \i_fu_390_reg[8]_2 ;
  wire \i_fu_390_reg[8]_i_1_n_3 ;
  wire \i_fu_390_reg[8]_i_1_n_4 ;
  wire \i_fu_390_reg[8]_i_1_n_5 ;
  wire \i_fu_390_reg[8]_i_1_n_6 ;
  wire icmp_ln249_fu_1164_p2;
  wire icmp_ln249_reg_4053;
  wire icmp_ln249_reg_4053_pp0_iter6_reg;
  wire \icmp_ln249_reg_4053_reg[0] ;
  wire \icmp_ln272_reg_4130[0]_i_10_n_3 ;
  wire \icmp_ln272_reg_4130[0]_i_2_n_3 ;
  wire \icmp_ln272_reg_4130[0]_i_3_n_3 ;
  wire \icmp_ln272_reg_4130[0]_i_4_n_3 ;
  wire \icmp_ln272_reg_4130[0]_i_5_n_3 ;
  wire \icmp_ln272_reg_4130[0]_i_6_n_3 ;
  wire \icmp_ln272_reg_4130[0]_i_7_n_3 ;
  wire \icmp_ln272_reg_4130[0]_i_8_n_3 ;
  wire \icmp_ln272_reg_4130[0]_i_9_n_3 ;
  wire \icmp_ln272_reg_4130_reg[0] ;
  wire \icmp_ln272_reg_4130_reg[0]_0 ;
  wire icmp_ln290_fu_2126_p2;
  wire \icmp_ln290_reg_4318[0]_i_10_n_3 ;
  wire \icmp_ln290_reg_4318[0]_i_11_n_3 ;
  wire \icmp_ln290_reg_4318[0]_i_12_n_3 ;
  wire \icmp_ln290_reg_4318[0]_i_13_n_3 ;
  wire \icmp_ln290_reg_4318[0]_i_14_n_3 ;
  wire \icmp_ln290_reg_4318[0]_i_15_n_3 ;
  wire \icmp_ln290_reg_4318[0]_i_16_n_3 ;
  wire \icmp_ln290_reg_4318[0]_i_22_n_3 ;
  wire \icmp_ln290_reg_4318[0]_i_23_n_3 ;
  wire \icmp_ln290_reg_4318[0]_i_24_n_3 ;
  wire \icmp_ln290_reg_4318[0]_i_3_0 ;
  wire \icmp_ln290_reg_4318[0]_i_5_n_3 ;
  wire icmp_ln290_reg_4318_pp0_iter6_reg;
  wire \icmp_ln290_reg_4318_reg[0] ;
  wire \icmp_ln290_reg_4318_reg[0]_0 ;
  wire \icmp_ln290_reg_4318_reg[0]_1 ;
  wire \icmp_ln290_reg_4318_reg[0]_2 ;
  wire in0_V_TVALID_int_regslice;
  wire \inputBuf_V_12_fu_458[26]_i_2_n_3 ;
  wire \inputBuf_V_16_fu_474[26]_i_2_n_3 ;
  wire \inputBuf_V_16_fu_474[26]_i_3_n_3 ;
  wire \inputBuf_V_20_fu_490[26]_i_2_n_3 ;
  wire \inputBuf_V_24_fu_506[26]_i_2_n_3 ;
  wire \inputBuf_V_28_fu_522[26]_i_2_n_3 ;
  wire \inputBuf_V_32_fu_538[26]_i_3_n_3 ;
  wire \inputBuf_V_36_fu_554[26]_i_2_n_3 ;
  wire \inputBuf_V_40_fu_570[26]_i_2_n_3 ;
  wire \inputBuf_V_44_fu_586[26]_i_2_n_3 ;
  wire \inputBuf_V_48_fu_602[26]_i_2_n_3 ;
  wire \inputBuf_V_48_fu_602[26]_i_3_n_3 ;
  wire \inputBuf_V_4_fu_426[26]_i_2_n_3 ;
  wire \inputBuf_V_52_fu_618[26]_i_2_n_3 ;
  wire \inputBuf_V_55_fu_630[26]_i_3_n_3 ;
  wire \inputBuf_V_8_fu_442[26]_i_2_n_3 ;
  wire \inputBuf_V_fu_410[26]_i_3_n_3 ;
  wire \inputBuf_V_fu_410[26]_i_4_n_3 ;
  wire [26:0]\mux_566_27_1_1_U1/mux_2_0 ;
  wire [26:0]\mux_566_27_1_1_U1/mux_2_1 ;
  wire [26:0]\mux_566_27_1_1_U1/mux_2_10 ;
  wire [26:0]\mux_566_27_1_1_U1/mux_2_11 ;
  wire [26:0]\mux_566_27_1_1_U1/mux_2_12 ;
  wire [26:0]\mux_566_27_1_1_U1/mux_2_13 ;
  wire [26:0]\mux_566_27_1_1_U1/mux_2_2 ;
  wire [26:0]\mux_566_27_1_1_U1/mux_2_3 ;
  wire [26:0]\mux_566_27_1_1_U1/mux_2_4 ;
  wire [26:0]\mux_566_27_1_1_U1/mux_2_5 ;
  wire [26:0]\mux_566_27_1_1_U1/mux_2_6 ;
  wire [26:0]\mux_566_27_1_1_U1/mux_2_7 ;
  wire [26:0]\mux_566_27_1_1_U1/mux_2_8 ;
  wire [26:0]\mux_566_27_1_1_U1/mux_2_9 ;
  wire [26:0]\mux_566_27_1_1_U1/mux_3_0 ;
  wire [26:0]\mux_566_27_1_1_U1/mux_3_1 ;
  wire [26:0]\mux_566_27_1_1_U1/mux_3_2 ;
  wire [26:0]\mux_566_27_1_1_U1/mux_3_3 ;
  wire [26:0]\mux_566_27_1_1_U1/mux_3_4 ;
  wire [26:0]\mux_566_27_1_1_U1/mux_3_5 ;
  wire [26:0]\mux_566_27_1_1_U1/mux_4_0 ;
  wire [26:0]\mux_566_27_1_1_U1/mux_4_1 ;
  wire [26:0]\mux_566_27_1_1_U1/mux_4_2 ;
  wire [26:0]\mux_566_27_1_1_U1/mux_4_3 ;
  wire \nf_1_fu_634[31]_i_10_n_3 ;
  wire \nf_1_fu_634[31]_i_3_0 ;
  wire \nf_1_fu_634[31]_i_3_n_3 ;
  wire \nf_1_fu_634_reg[0] ;
  wire \nf_1_fu_634_reg[0]_0 ;
  wire \nf_1_fu_634_reg[0]_1 ;
  wire \nf_1_fu_634_reg[12]_i_1_n_3 ;
  wire \nf_1_fu_634_reg[12]_i_1_n_4 ;
  wire \nf_1_fu_634_reg[12]_i_1_n_5 ;
  wire \nf_1_fu_634_reg[12]_i_1_n_6 ;
  wire \nf_1_fu_634_reg[16]_i_1_n_3 ;
  wire \nf_1_fu_634_reg[16]_i_1_n_4 ;
  wire \nf_1_fu_634_reg[16]_i_1_n_5 ;
  wire \nf_1_fu_634_reg[16]_i_1_n_6 ;
  wire \nf_1_fu_634_reg[20]_i_1_n_3 ;
  wire \nf_1_fu_634_reg[20]_i_1_n_4 ;
  wire \nf_1_fu_634_reg[20]_i_1_n_5 ;
  wire \nf_1_fu_634_reg[20]_i_1_n_6 ;
  wire \nf_1_fu_634_reg[24]_i_1_n_3 ;
  wire \nf_1_fu_634_reg[24]_i_1_n_4 ;
  wire \nf_1_fu_634_reg[24]_i_1_n_5 ;
  wire \nf_1_fu_634_reg[24]_i_1_n_6 ;
  wire \nf_1_fu_634_reg[28]_i_1_n_3 ;
  wire \nf_1_fu_634_reg[28]_i_1_n_4 ;
  wire \nf_1_fu_634_reg[28]_i_1_n_5 ;
  wire \nf_1_fu_634_reg[28]_i_1_n_6 ;
  wire [31:0]\nf_1_fu_634_reg[31] ;
  wire [31:0]\nf_1_fu_634_reg[31]_0 ;
  wire \nf_1_fu_634_reg[31]_i_2_n_5 ;
  wire \nf_1_fu_634_reg[31]_i_2_n_6 ;
  wire \nf_1_fu_634_reg[3] ;
  wire \nf_1_fu_634_reg[4]_i_1_n_3 ;
  wire \nf_1_fu_634_reg[4]_i_1_n_4 ;
  wire \nf_1_fu_634_reg[4]_i_1_n_5 ;
  wire \nf_1_fu_634_reg[4]_i_1_n_6 ;
  wire \nf_1_fu_634_reg[8]_i_1_n_3 ;
  wire \nf_1_fu_634_reg[8]_i_1_n_4 ;
  wire \nf_1_fu_634_reg[8]_i_1_n_5 ;
  wire \nf_1_fu_634_reg[8]_i_1_n_6 ;
  wire out_V_TREADY_int_regslice;
  wire [26:0]p_reg_reg_i_15__1_0;
  wire [26:0]p_reg_reg_i_15__1_1;
  wire [26:0]p_reg_reg_i_15__1_2;
  wire [26:0]p_reg_reg_i_15__1_3;
  wire [26:0]p_reg_reg_i_15__1_4;
  wire [26:0]p_reg_reg_i_15__1_5;
  wire [26:0]p_reg_reg_i_15__1_6;
  wire [26:0]p_reg_reg_i_15__1_7;
  wire [26:0]p_reg_reg_i_29__1_0;
  wire [26:0]p_reg_reg_i_29__1_1;
  wire [26:0]p_reg_reg_i_29__1_2;
  wire [26:0]p_reg_reg_i_29__1_3;
  wire [26:0]p_reg_reg_i_29__1_4;
  wire [26:0]p_reg_reg_i_29__1_5;
  wire [26:0]p_reg_reg_i_29__1_6;
  wire [26:0]p_reg_reg_i_29__1_7;
  wire [26:0]p_reg_reg_i_30__0_0;
  wire [26:0]p_reg_reg_i_30__0_1;
  wire [26:0]p_reg_reg_i_30__0_2;
  wire [26:0]p_reg_reg_i_30__0_3;
  wire [26:0]p_reg_reg_i_30__0_4;
  wire [26:0]p_reg_reg_i_30__0_5;
  wire [26:0]p_reg_reg_i_30__0_6;
  wire [26:0]p_reg_reg_i_30__0_7;
  wire [26:0]p_reg_reg_i_31__1_0;
  wire [26:0]p_reg_reg_i_31__1_1;
  wire [26:0]p_reg_reg_i_31__1_2;
  wire [26:0]p_reg_reg_i_31__1_3;
  wire [26:0]p_reg_reg_i_31__1_4;
  wire [26:0]p_reg_reg_i_31__1_5;
  wire [26:0]p_reg_reg_i_31__1_6;
  wire [26:0]p_reg_reg_i_31__1_7;
  wire [26:0]p_reg_reg_i_32__0_0;
  wire [26:0]p_reg_reg_i_32__0_1;
  wire [26:0]p_reg_reg_i_32__0_2;
  wire [26:0]p_reg_reg_i_32__0_3;
  wire [26:0]p_reg_reg_i_32__0_4;
  wire [26:0]p_reg_reg_i_32__0_5;
  wire [26:0]p_reg_reg_i_32__0_6;
  wire [26:0]p_reg_reg_i_32__0_7;
  wire [26:0]p_reg_reg_i_33__1_0;
  wire [26:0]p_reg_reg_i_33__1_1;
  wire [26:0]p_reg_reg_i_33__1_2;
  wire [26:0]p_reg_reg_i_33__1_3;
  wire [26:0]p_reg_reg_i_33__1_4;
  wire [26:0]p_reg_reg_i_33__1_5;
  wire [26:0]p_reg_reg_i_33__1_6;
  wire [26:0]p_reg_reg_i_33__1_7;
  wire [26:0]p_reg_reg_i_34__0_0;
  wire [26:0]p_reg_reg_i_34__0_1;
  wire [26:0]p_reg_reg_i_34__0_2;
  wire [26:0]p_reg_reg_i_34__0_3;
  wire [26:0]p_reg_reg_i_34__0_4;
  wire [26:0]p_reg_reg_i_34__0_5;
  wire [26:0]p_reg_reg_i_34__0_6;
  wire [26:0]p_reg_reg_i_34__0_7;
  wire \sf_fu_386[4]_i_3_n_3 ;
  wire \sf_fu_386[4]_i_4_n_3 ;
  wire \sf_fu_386[4]_i_5_n_3 ;
  wire \sf_fu_386[4]_i_6_n_3 ;
  wire \sf_fu_386[8]_i_5_n_3 ;
  wire [0:0]\sf_fu_386_reg[0] ;
  wire [0:0]\sf_fu_386_reg[0]_0 ;
  wire [0:0]\sf_fu_386_reg[0]_1 ;
  wire [0:0]\sf_fu_386_reg[0]_10 ;
  wire [0:0]\sf_fu_386_reg[0]_11 ;
  wire [0:0]\sf_fu_386_reg[0]_12 ;
  wire [0:0]\sf_fu_386_reg[0]_13 ;
  wire [0:0]\sf_fu_386_reg[0]_14 ;
  wire [0:0]\sf_fu_386_reg[0]_15 ;
  wire [0:0]\sf_fu_386_reg[0]_16 ;
  wire [0:0]\sf_fu_386_reg[0]_17 ;
  wire [0:0]\sf_fu_386_reg[0]_18 ;
  wire [0:0]\sf_fu_386_reg[0]_2 ;
  wire [0:0]\sf_fu_386_reg[0]_3 ;
  wire [0:0]\sf_fu_386_reg[0]_4 ;
  wire [0:0]\sf_fu_386_reg[0]_5 ;
  wire [0:0]\sf_fu_386_reg[0]_6 ;
  wire [0:0]\sf_fu_386_reg[0]_7 ;
  wire [0:0]\sf_fu_386_reg[0]_8 ;
  wire [0:0]\sf_fu_386_reg[0]_9 ;
  wire \sf_fu_386_reg[12]_i_1_n_3 ;
  wire \sf_fu_386_reg[12]_i_1_n_4 ;
  wire \sf_fu_386_reg[12]_i_1_n_5 ;
  wire \sf_fu_386_reg[12]_i_1_n_6 ;
  wire \sf_fu_386_reg[16]_i_1_n_3 ;
  wire \sf_fu_386_reg[16]_i_1_n_4 ;
  wire \sf_fu_386_reg[16]_i_1_n_5 ;
  wire \sf_fu_386_reg[16]_i_1_n_6 ;
  wire [0:0]\sf_fu_386_reg[1] ;
  wire [0:0]\sf_fu_386_reg[1]_0 ;
  wire [0:0]\sf_fu_386_reg[1]_1 ;
  wire [0:0]\sf_fu_386_reg[1]_10 ;
  wire [0:0]\sf_fu_386_reg[1]_11 ;
  wire [0:0]\sf_fu_386_reg[1]_12 ;
  wire [0:0]\sf_fu_386_reg[1]_13 ;
  wire [0:0]\sf_fu_386_reg[1]_14 ;
  wire [0:0]\sf_fu_386_reg[1]_15 ;
  wire [0:0]\sf_fu_386_reg[1]_16 ;
  wire [0:0]\sf_fu_386_reg[1]_17 ;
  wire [0:0]\sf_fu_386_reg[1]_18 ;
  wire [0:0]\sf_fu_386_reg[1]_19 ;
  wire [0:0]\sf_fu_386_reg[1]_2 ;
  wire [0:0]\sf_fu_386_reg[1]_20 ;
  wire [0:0]\sf_fu_386_reg[1]_21 ;
  wire [0:0]\sf_fu_386_reg[1]_22 ;
  wire [0:0]\sf_fu_386_reg[1]_23 ;
  wire [0:0]\sf_fu_386_reg[1]_24 ;
  wire [0:0]\sf_fu_386_reg[1]_25 ;
  wire [0:0]\sf_fu_386_reg[1]_26 ;
  wire [0:0]\sf_fu_386_reg[1]_27 ;
  wire [0:0]\sf_fu_386_reg[1]_28 ;
  wire [0:0]\sf_fu_386_reg[1]_29 ;
  wire [0:0]\sf_fu_386_reg[1]_3 ;
  wire [0:0]\sf_fu_386_reg[1]_30 ;
  wire [0:0]\sf_fu_386_reg[1]_4 ;
  wire [0:0]\sf_fu_386_reg[1]_5 ;
  wire [0:0]\sf_fu_386_reg[1]_6 ;
  wire [0:0]\sf_fu_386_reg[1]_7 ;
  wire [0:0]\sf_fu_386_reg[1]_8 ;
  wire [0:0]\sf_fu_386_reg[1]_9 ;
  wire \sf_fu_386_reg[20]_i_1_n_3 ;
  wire \sf_fu_386_reg[20]_i_1_n_4 ;
  wire \sf_fu_386_reg[20]_i_1_n_5 ;
  wire \sf_fu_386_reg[20]_i_1_n_6 ;
  wire \sf_fu_386_reg[24]_i_1_n_3 ;
  wire \sf_fu_386_reg[24]_i_1_n_4 ;
  wire \sf_fu_386_reg[24]_i_1_n_5 ;
  wire \sf_fu_386_reg[24]_i_1_n_6 ;
  wire \sf_fu_386_reg[28]_i_1_n_3 ;
  wire \sf_fu_386_reg[28]_i_1_n_4 ;
  wire \sf_fu_386_reg[28]_i_1_n_5 ;
  wire \sf_fu_386_reg[28]_i_1_n_6 ;
  wire \sf_fu_386_reg[31]_i_3_n_5 ;
  wire \sf_fu_386_reg[31]_i_3_n_6 ;
  wire [0:0]\sf_fu_386_reg[3] ;
  wire \sf_fu_386_reg[4]_i_1_n_3 ;
  wire \sf_fu_386_reg[4]_i_1_n_4 ;
  wire \sf_fu_386_reg[4]_i_1_n_5 ;
  wire \sf_fu_386_reg[4]_i_1_n_6 ;
  wire \sf_fu_386_reg[8]_i_1_n_3 ;
  wire \sf_fu_386_reg[8]_i_1_n_4 ;
  wire \sf_fu_386_reg[8]_i_1_n_5 ;
  wire \sf_fu_386_reg[8]_i_1_n_6 ;
  wire [26:0]tmp_fu_1354_p58;
  wire weights_V_TVALID_int_regslice;
  wire [3:0]\NLW_i_fu_390_reg[17]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_i_fu_390_reg[17]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_nf_1_fu_634_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_nf_1_fu_634_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_sf_fu_386_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_sf_fu_386_reg[31]_i_3_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
    \B_V_data_1_state[1]_i_3 
       (.I0(icmp_ln249_fu_1164_p2),
        .I1(\nf_1_fu_634_reg[3] ),
        .I2(weights_V_TVALID_int_regslice),
        .I3(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I4(\ap_CS_iter1_fsm_reg[1] ),
        .I5(in0_V_TVALID_int_regslice),
        .O(\B_V_data_1_state_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFFFF0D00)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I2(ap_done_reg1),
        .I3(\ap_CS_fsm_reg[2] [2]),
        .I4(\ap_CS_fsm_reg[2] [1]),
        .O(\ap_CS_fsm_reg[0] [0]));
  LUT5 #(
    .INIT(32'h10001101)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(\ap_CS_fsm_reg[2] [0]),
        .I1(\ap_CS_fsm_reg[2] [1]),
        .I2(\ap_CS_fsm_reg[2] [2]),
        .I3(\ap_CS_fsm[3]_i_2_n_3 ),
        .I4(ap_NS_fsm10_out),
        .O(\ap_CS_fsm_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(ap_done_cache),
        .I1(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I2(ap_done_reg1),
        .I3(\ap_CS_fsm_reg[2] [2]),
        .O(\ap_CS_fsm[3]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    \ap_CS_iter1_fsm[1]_i_1 
       (.I0(\ap_CS_iter1_fsm[1]_i_2_n_3 ),
        .I1(\ap_CS_iter1_fsm_reg[1] ),
        .I2(ap_CS_iter1_fsm_state2),
        .O(ap_NS_iter1_fsm));
  LUT6 #(
    .INIT(64'hFF01FFFFFF55FFFF)) 
    \ap_CS_iter1_fsm[1]_i_2 
       (.I0(icmp_ln249_fu_1164_p2),
        .I1(\nf_1_fu_634_reg[3] ),
        .I2(in0_V_TVALID_int_regslice),
        .I3(\ap_CS_iter1_fsm_reg[1] ),
        .I4(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I5(weights_V_TVALID_int_regslice),
        .O(\ap_CS_iter1_fsm[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    ap_done_cache_i_1
       (.I0(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I1(ap_done_reg1),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1_n_3));
  LUT6 #(
    .INIT(64'hAAAA80AA00000000)) 
    ap_done_cache_i_2
       (.I0(ap_loop_exit_ready_pp0_iter7_reg),
        .I1(\ap_CS_fsm_reg[2] [2]),
        .I2(out_V_TREADY_int_regslice),
        .I3(icmp_ln290_reg_4318_pp0_iter6_reg),
        .I4(icmp_ln249_reg_4053_pp0_iter6_reg),
        .I5(ap_CS_iter7_fsm_state8),
        .O(ap_done_reg1));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_3),
        .Q(ap_done_cache),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(icmp_ln249_fu_1164_p2),
        .I1(\ap_CS_iter1_fsm[1]_i_2_n_3 ),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_exit_ready_pp0_iter1_reg_reg));
  LUT4 #(
    .INIT(16'hFBBB)) 
    ap_loop_init_int_i_1
       (.I0(ap_done_reg1),
        .I1(ap_rst_n),
        .I2(\ap_CS_iter1_fsm[1]_i_2_n_3 ),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1_n_3));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_3),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[10]_i_15 
       (.I0(p_reg_reg_i_29__1_4[10]),
        .I1(p_reg_reg_i_29__1_5[10]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_6[10]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_7[10]),
        .O(\mux_566_27_1_1_U1/mux_2_8 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[10]_i_16 
       (.I0(p_reg_reg_i_29__1_0[10]),
        .I1(p_reg_reg_i_29__1_1[10]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_2[10]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_3[10]),
        .O(\mux_566_27_1_1_U1/mux_2_9 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[10]_i_17 
       (.I0(p_reg_reg_i_30__0_0[10]),
        .I1(p_reg_reg_i_30__0_1[10]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_2[10]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_3[10]),
        .O(\mux_566_27_1_1_U1/mux_2_10 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[10]_i_18 
       (.I0(p_reg_reg_i_30__0_4[10]),
        .I1(p_reg_reg_i_30__0_5[10]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_6[10]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_7[10]),
        .O(\mux_566_27_1_1_U1/mux_2_11 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[10]_i_19 
       (.I0(p_reg_reg_i_31__1_4[10]),
        .I1(p_reg_reg_i_31__1_5[10]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_6[10]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_7[10]),
        .O(\mux_566_27_1_1_U1/mux_2_4 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[10]_i_2 
       (.I0(\mux_566_27_1_1_U1/mux_4_3 [10]),
        .I1(\mux_566_27_1_1_U1/mux_4_2 [10]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_566_27_1_1_U1/mux_4_1 [10]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_566_27_1_1_U1/mux_4_0 [10]),
        .O(tmp_fu_1354_p58[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[10]_i_20 
       (.I0(p_reg_reg_i_31__1_0[10]),
        .I1(p_reg_reg_i_31__1_1[10]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_2[10]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_3[10]),
        .O(\mux_566_27_1_1_U1/mux_2_5 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[10]_i_21 
       (.I0(p_reg_reg_i_32__0_4[10]),
        .I1(p_reg_reg_i_32__0_5[10]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_6[10]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_7[10]),
        .O(\mux_566_27_1_1_U1/mux_2_6 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[10]_i_22 
       (.I0(p_reg_reg_i_32__0_0[10]),
        .I1(p_reg_reg_i_32__0_1[10]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_2[10]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_3[10]),
        .O(\mux_566_27_1_1_U1/mux_2_7 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[10]_i_23 
       (.I0(p_reg_reg_i_33__1_4[10]),
        .I1(p_reg_reg_i_33__1_5[10]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_6[10]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_7[10]),
        .O(\mux_566_27_1_1_U1/mux_2_0 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[10]_i_24 
       (.I0(p_reg_reg_i_33__1_0[10]),
        .I1(p_reg_reg_i_33__1_1[10]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_2[10]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_3[10]),
        .O(\mux_566_27_1_1_U1/mux_2_1 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[10]_i_25 
       (.I0(p_reg_reg_i_34__0_4[10]),
        .I1(p_reg_reg_i_34__0_5[10]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_6[10]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_7[10]),
        .O(\mux_566_27_1_1_U1/mux_2_2 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[10]_i_26 
       (.I0(p_reg_reg_i_34__0_0[10]),
        .I1(p_reg_reg_i_34__0_1[10]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_2[10]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_3[10]),
        .O(\mux_566_27_1_1_U1/mux_2_3 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[10]_i_7 
       (.I0(p_reg_reg_i_15__1_4[10]),
        .I1(p_reg_reg_i_15__1_5[10]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_6[10]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_7[10]),
        .O(\mux_566_27_1_1_U1/mux_2_12 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[10]_i_8 
       (.I0(p_reg_reg_i_15__1_0[10]),
        .I1(p_reg_reg_i_15__1_1[10]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_2[10]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_3[10]),
        .O(\mux_566_27_1_1_U1/mux_2_13 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[11]_i_15 
       (.I0(p_reg_reg_i_29__1_4[11]),
        .I1(p_reg_reg_i_29__1_5[11]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_6[11]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_7[11]),
        .O(\mux_566_27_1_1_U1/mux_2_8 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[11]_i_16 
       (.I0(p_reg_reg_i_29__1_0[11]),
        .I1(p_reg_reg_i_29__1_1[11]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_2[11]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_3[11]),
        .O(\mux_566_27_1_1_U1/mux_2_9 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[11]_i_17 
       (.I0(p_reg_reg_i_30__0_0[11]),
        .I1(p_reg_reg_i_30__0_1[11]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_2[11]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_3[11]),
        .O(\mux_566_27_1_1_U1/mux_2_10 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[11]_i_18 
       (.I0(p_reg_reg_i_30__0_4[11]),
        .I1(p_reg_reg_i_30__0_5[11]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_6[11]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_7[11]),
        .O(\mux_566_27_1_1_U1/mux_2_11 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[11]_i_19 
       (.I0(p_reg_reg_i_31__1_4[11]),
        .I1(p_reg_reg_i_31__1_5[11]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_6[11]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_7[11]),
        .O(\mux_566_27_1_1_U1/mux_2_4 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[11]_i_2 
       (.I0(\mux_566_27_1_1_U1/mux_4_3 [11]),
        .I1(\mux_566_27_1_1_U1/mux_4_2 [11]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_566_27_1_1_U1/mux_4_1 [11]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_566_27_1_1_U1/mux_4_0 [11]),
        .O(tmp_fu_1354_p58[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[11]_i_20 
       (.I0(p_reg_reg_i_31__1_0[11]),
        .I1(p_reg_reg_i_31__1_1[11]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_2[11]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_3[11]),
        .O(\mux_566_27_1_1_U1/mux_2_5 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[11]_i_21 
       (.I0(p_reg_reg_i_32__0_4[11]),
        .I1(p_reg_reg_i_32__0_5[11]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_6[11]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_7[11]),
        .O(\mux_566_27_1_1_U1/mux_2_6 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[11]_i_22 
       (.I0(p_reg_reg_i_32__0_0[11]),
        .I1(p_reg_reg_i_32__0_1[11]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_2[11]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_3[11]),
        .O(\mux_566_27_1_1_U1/mux_2_7 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[11]_i_23 
       (.I0(p_reg_reg_i_33__1_4[11]),
        .I1(p_reg_reg_i_33__1_5[11]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_6[11]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_7[11]),
        .O(\mux_566_27_1_1_U1/mux_2_0 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[11]_i_24 
       (.I0(p_reg_reg_i_33__1_0[11]),
        .I1(p_reg_reg_i_33__1_1[11]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_2[11]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_3[11]),
        .O(\mux_566_27_1_1_U1/mux_2_1 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[11]_i_25 
       (.I0(p_reg_reg_i_34__0_4[11]),
        .I1(p_reg_reg_i_34__0_5[11]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_6[11]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_7[11]),
        .O(\mux_566_27_1_1_U1/mux_2_2 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[11]_i_26 
       (.I0(p_reg_reg_i_34__0_0[11]),
        .I1(p_reg_reg_i_34__0_1[11]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_2[11]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_3[11]),
        .O(\mux_566_27_1_1_U1/mux_2_3 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[11]_i_7 
       (.I0(p_reg_reg_i_15__1_4[11]),
        .I1(p_reg_reg_i_15__1_5[11]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_6[11]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_7[11]),
        .O(\mux_566_27_1_1_U1/mux_2_12 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[11]_i_8 
       (.I0(p_reg_reg_i_15__1_0[11]),
        .I1(p_reg_reg_i_15__1_1[11]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_2[11]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_3[11]),
        .O(\mux_566_27_1_1_U1/mux_2_13 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[15]_i_15 
       (.I0(p_reg_reg_i_29__1_4[15]),
        .I1(p_reg_reg_i_29__1_5[15]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_6[15]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_7[15]),
        .O(\mux_566_27_1_1_U1/mux_2_8 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[15]_i_16 
       (.I0(p_reg_reg_i_29__1_0[15]),
        .I1(p_reg_reg_i_29__1_1[15]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_2[15]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_3[15]),
        .O(\mux_566_27_1_1_U1/mux_2_9 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[15]_i_17 
       (.I0(p_reg_reg_i_30__0_0[15]),
        .I1(p_reg_reg_i_30__0_1[15]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_2[15]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_3[15]),
        .O(\mux_566_27_1_1_U1/mux_2_10 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[15]_i_18 
       (.I0(p_reg_reg_i_30__0_4[15]),
        .I1(p_reg_reg_i_30__0_5[15]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_6[15]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_7[15]),
        .O(\mux_566_27_1_1_U1/mux_2_11 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[15]_i_19 
       (.I0(p_reg_reg_i_31__1_4[15]),
        .I1(p_reg_reg_i_31__1_5[15]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_6[15]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_7[15]),
        .O(\mux_566_27_1_1_U1/mux_2_4 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[15]_i_2 
       (.I0(\mux_566_27_1_1_U1/mux_4_3 [15]),
        .I1(\mux_566_27_1_1_U1/mux_4_2 [15]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_566_27_1_1_U1/mux_4_1 [15]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_566_27_1_1_U1/mux_4_0 [15]),
        .O(tmp_fu_1354_p58[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[15]_i_20 
       (.I0(p_reg_reg_i_31__1_0[15]),
        .I1(p_reg_reg_i_31__1_1[15]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_2[15]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_3[15]),
        .O(\mux_566_27_1_1_U1/mux_2_5 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[15]_i_21 
       (.I0(p_reg_reg_i_32__0_4[15]),
        .I1(p_reg_reg_i_32__0_5[15]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_6[15]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_7[15]),
        .O(\mux_566_27_1_1_U1/mux_2_6 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[15]_i_22 
       (.I0(p_reg_reg_i_32__0_0[15]),
        .I1(p_reg_reg_i_32__0_1[15]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_2[15]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_3[15]),
        .O(\mux_566_27_1_1_U1/mux_2_7 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[15]_i_23 
       (.I0(p_reg_reg_i_33__1_4[15]),
        .I1(p_reg_reg_i_33__1_5[15]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_6[15]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_7[15]),
        .O(\mux_566_27_1_1_U1/mux_2_0 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[15]_i_24 
       (.I0(p_reg_reg_i_33__1_0[15]),
        .I1(p_reg_reg_i_33__1_1[15]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_2[15]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_3[15]),
        .O(\mux_566_27_1_1_U1/mux_2_1 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[15]_i_25 
       (.I0(p_reg_reg_i_34__0_4[15]),
        .I1(p_reg_reg_i_34__0_5[15]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_6[15]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_7[15]),
        .O(\mux_566_27_1_1_U1/mux_2_2 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[15]_i_26 
       (.I0(p_reg_reg_i_34__0_0[15]),
        .I1(p_reg_reg_i_34__0_1[15]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_2[15]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_3[15]),
        .O(\mux_566_27_1_1_U1/mux_2_3 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[15]_i_7 
       (.I0(p_reg_reg_i_15__1_4[15]),
        .I1(p_reg_reg_i_15__1_5[15]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_6[15]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_7[15]),
        .O(\mux_566_27_1_1_U1/mux_2_12 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[15]_i_8 
       (.I0(p_reg_reg_i_15__1_0[15]),
        .I1(p_reg_reg_i_15__1_1[15]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_2[15]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_3[15]),
        .O(\mux_566_27_1_1_U1/mux_2_13 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[16]_i_15 
       (.I0(p_reg_reg_i_29__1_4[16]),
        .I1(p_reg_reg_i_29__1_5[16]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_6[16]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_7[16]),
        .O(\mux_566_27_1_1_U1/mux_2_8 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[16]_i_16 
       (.I0(p_reg_reg_i_29__1_0[16]),
        .I1(p_reg_reg_i_29__1_1[16]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_2[16]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_3[16]),
        .O(\mux_566_27_1_1_U1/mux_2_9 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[16]_i_17 
       (.I0(p_reg_reg_i_30__0_0[16]),
        .I1(p_reg_reg_i_30__0_1[16]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_2[16]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_3[16]),
        .O(\mux_566_27_1_1_U1/mux_2_10 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[16]_i_18 
       (.I0(p_reg_reg_i_30__0_4[16]),
        .I1(p_reg_reg_i_30__0_5[16]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_6[16]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_7[16]),
        .O(\mux_566_27_1_1_U1/mux_2_11 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[16]_i_19 
       (.I0(p_reg_reg_i_31__1_4[16]),
        .I1(p_reg_reg_i_31__1_5[16]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_6[16]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_7[16]),
        .O(\mux_566_27_1_1_U1/mux_2_4 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[16]_i_2 
       (.I0(\mux_566_27_1_1_U1/mux_4_3 [16]),
        .I1(\mux_566_27_1_1_U1/mux_4_2 [16]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_566_27_1_1_U1/mux_4_1 [16]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_566_27_1_1_U1/mux_4_0 [16]),
        .O(tmp_fu_1354_p58[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[16]_i_20 
       (.I0(p_reg_reg_i_31__1_0[16]),
        .I1(p_reg_reg_i_31__1_1[16]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_2[16]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_3[16]),
        .O(\mux_566_27_1_1_U1/mux_2_5 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[16]_i_21 
       (.I0(p_reg_reg_i_32__0_4[16]),
        .I1(p_reg_reg_i_32__0_5[16]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_6[16]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_7[16]),
        .O(\mux_566_27_1_1_U1/mux_2_6 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[16]_i_22 
       (.I0(p_reg_reg_i_32__0_0[16]),
        .I1(p_reg_reg_i_32__0_1[16]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_2[16]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_3[16]),
        .O(\mux_566_27_1_1_U1/mux_2_7 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[16]_i_23 
       (.I0(p_reg_reg_i_33__1_4[16]),
        .I1(p_reg_reg_i_33__1_5[16]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_6[16]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_7[16]),
        .O(\mux_566_27_1_1_U1/mux_2_0 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[16]_i_24 
       (.I0(p_reg_reg_i_33__1_0[16]),
        .I1(p_reg_reg_i_33__1_1[16]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_2[16]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_3[16]),
        .O(\mux_566_27_1_1_U1/mux_2_1 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[16]_i_25 
       (.I0(p_reg_reg_i_34__0_4[16]),
        .I1(p_reg_reg_i_34__0_5[16]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_6[16]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_7[16]),
        .O(\mux_566_27_1_1_U1/mux_2_2 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[16]_i_26 
       (.I0(p_reg_reg_i_34__0_0[16]),
        .I1(p_reg_reg_i_34__0_1[16]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_2[16]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_3[16]),
        .O(\mux_566_27_1_1_U1/mux_2_3 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[16]_i_7 
       (.I0(p_reg_reg_i_15__1_4[16]),
        .I1(p_reg_reg_i_15__1_5[16]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_6[16]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_7[16]),
        .O(\mux_566_27_1_1_U1/mux_2_12 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[16]_i_8 
       (.I0(p_reg_reg_i_15__1_0[16]),
        .I1(p_reg_reg_i_15__1_1[16]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_2[16]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_3[16]),
        .O(\mux_566_27_1_1_U1/mux_2_13 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[17]_i_15 
       (.I0(p_reg_reg_i_29__1_4[17]),
        .I1(p_reg_reg_i_29__1_5[17]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_6[17]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_7[17]),
        .O(\mux_566_27_1_1_U1/mux_2_8 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[17]_i_16 
       (.I0(p_reg_reg_i_29__1_0[17]),
        .I1(p_reg_reg_i_29__1_1[17]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_2[17]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_3[17]),
        .O(\mux_566_27_1_1_U1/mux_2_9 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[17]_i_17 
       (.I0(p_reg_reg_i_30__0_0[17]),
        .I1(p_reg_reg_i_30__0_1[17]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_2[17]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_3[17]),
        .O(\mux_566_27_1_1_U1/mux_2_10 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[17]_i_18 
       (.I0(p_reg_reg_i_30__0_4[17]),
        .I1(p_reg_reg_i_30__0_5[17]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_6[17]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_7[17]),
        .O(\mux_566_27_1_1_U1/mux_2_11 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[17]_i_19 
       (.I0(p_reg_reg_i_31__1_4[17]),
        .I1(p_reg_reg_i_31__1_5[17]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_6[17]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_7[17]),
        .O(\mux_566_27_1_1_U1/mux_2_4 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[17]_i_2 
       (.I0(\mux_566_27_1_1_U1/mux_4_3 [17]),
        .I1(\mux_566_27_1_1_U1/mux_4_2 [17]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_566_27_1_1_U1/mux_4_1 [17]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_566_27_1_1_U1/mux_4_0 [17]),
        .O(tmp_fu_1354_p58[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[17]_i_20 
       (.I0(p_reg_reg_i_31__1_0[17]),
        .I1(p_reg_reg_i_31__1_1[17]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_2[17]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_3[17]),
        .O(\mux_566_27_1_1_U1/mux_2_5 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[17]_i_21 
       (.I0(p_reg_reg_i_32__0_4[17]),
        .I1(p_reg_reg_i_32__0_5[17]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_6[17]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_7[17]),
        .O(\mux_566_27_1_1_U1/mux_2_6 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[17]_i_22 
       (.I0(p_reg_reg_i_32__0_0[17]),
        .I1(p_reg_reg_i_32__0_1[17]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_2[17]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_3[17]),
        .O(\mux_566_27_1_1_U1/mux_2_7 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[17]_i_23 
       (.I0(p_reg_reg_i_33__1_4[17]),
        .I1(p_reg_reg_i_33__1_5[17]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_6[17]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_7[17]),
        .O(\mux_566_27_1_1_U1/mux_2_0 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[17]_i_24 
       (.I0(p_reg_reg_i_33__1_0[17]),
        .I1(p_reg_reg_i_33__1_1[17]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_2[17]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_3[17]),
        .O(\mux_566_27_1_1_U1/mux_2_1 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[17]_i_25 
       (.I0(p_reg_reg_i_34__0_4[17]),
        .I1(p_reg_reg_i_34__0_5[17]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_6[17]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_7[17]),
        .O(\mux_566_27_1_1_U1/mux_2_2 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[17]_i_26 
       (.I0(p_reg_reg_i_34__0_0[17]),
        .I1(p_reg_reg_i_34__0_1[17]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_2[17]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_3[17]),
        .O(\mux_566_27_1_1_U1/mux_2_3 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[17]_i_7 
       (.I0(p_reg_reg_i_15__1_4[17]),
        .I1(p_reg_reg_i_15__1_5[17]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_6[17]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_7[17]),
        .O(\mux_566_27_1_1_U1/mux_2_12 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[17]_i_8 
       (.I0(p_reg_reg_i_15__1_0[17]),
        .I1(p_reg_reg_i_15__1_1[17]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_2[17]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_3[17]),
        .O(\mux_566_27_1_1_U1/mux_2_13 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[18]_i_15 
       (.I0(p_reg_reg_i_29__1_4[18]),
        .I1(p_reg_reg_i_29__1_5[18]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_6[18]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_7[18]),
        .O(\mux_566_27_1_1_U1/mux_2_8 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[18]_i_16 
       (.I0(p_reg_reg_i_29__1_0[18]),
        .I1(p_reg_reg_i_29__1_1[18]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_2[18]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_3[18]),
        .O(\mux_566_27_1_1_U1/mux_2_9 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[18]_i_17 
       (.I0(p_reg_reg_i_30__0_0[18]),
        .I1(p_reg_reg_i_30__0_1[18]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_2[18]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_3[18]),
        .O(\mux_566_27_1_1_U1/mux_2_10 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[18]_i_18 
       (.I0(p_reg_reg_i_30__0_4[18]),
        .I1(p_reg_reg_i_30__0_5[18]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_6[18]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_7[18]),
        .O(\mux_566_27_1_1_U1/mux_2_11 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[18]_i_19 
       (.I0(p_reg_reg_i_31__1_4[18]),
        .I1(p_reg_reg_i_31__1_5[18]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_6[18]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_7[18]),
        .O(\mux_566_27_1_1_U1/mux_2_4 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[18]_i_2 
       (.I0(\mux_566_27_1_1_U1/mux_4_3 [18]),
        .I1(\mux_566_27_1_1_U1/mux_4_2 [18]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_566_27_1_1_U1/mux_4_1 [18]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_566_27_1_1_U1/mux_4_0 [18]),
        .O(tmp_fu_1354_p58[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[18]_i_20 
       (.I0(p_reg_reg_i_31__1_0[18]),
        .I1(p_reg_reg_i_31__1_1[18]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_2[18]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_3[18]),
        .O(\mux_566_27_1_1_U1/mux_2_5 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[18]_i_21 
       (.I0(p_reg_reg_i_32__0_4[18]),
        .I1(p_reg_reg_i_32__0_5[18]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_6[18]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_7[18]),
        .O(\mux_566_27_1_1_U1/mux_2_6 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[18]_i_22 
       (.I0(p_reg_reg_i_32__0_0[18]),
        .I1(p_reg_reg_i_32__0_1[18]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_2[18]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_3[18]),
        .O(\mux_566_27_1_1_U1/mux_2_7 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[18]_i_23 
       (.I0(p_reg_reg_i_33__1_4[18]),
        .I1(p_reg_reg_i_33__1_5[18]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_6[18]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_7[18]),
        .O(\mux_566_27_1_1_U1/mux_2_0 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[18]_i_24 
       (.I0(p_reg_reg_i_33__1_0[18]),
        .I1(p_reg_reg_i_33__1_1[18]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_2[18]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_3[18]),
        .O(\mux_566_27_1_1_U1/mux_2_1 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[18]_i_25 
       (.I0(p_reg_reg_i_34__0_4[18]),
        .I1(p_reg_reg_i_34__0_5[18]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_6[18]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_7[18]),
        .O(\mux_566_27_1_1_U1/mux_2_2 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[18]_i_26 
       (.I0(p_reg_reg_i_34__0_0[18]),
        .I1(p_reg_reg_i_34__0_1[18]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_2[18]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_3[18]),
        .O(\mux_566_27_1_1_U1/mux_2_3 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[18]_i_7 
       (.I0(p_reg_reg_i_15__1_4[18]),
        .I1(p_reg_reg_i_15__1_5[18]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_6[18]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_7[18]),
        .O(\mux_566_27_1_1_U1/mux_2_12 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[18]_i_8 
       (.I0(p_reg_reg_i_15__1_0[18]),
        .I1(p_reg_reg_i_15__1_1[18]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_2[18]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_3[18]),
        .O(\mux_566_27_1_1_U1/mux_2_13 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[19]_i_15 
       (.I0(p_reg_reg_i_29__1_4[19]),
        .I1(p_reg_reg_i_29__1_5[19]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_6[19]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_7[19]),
        .O(\mux_566_27_1_1_U1/mux_2_8 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[19]_i_16 
       (.I0(p_reg_reg_i_29__1_0[19]),
        .I1(p_reg_reg_i_29__1_1[19]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_2[19]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_3[19]),
        .O(\mux_566_27_1_1_U1/mux_2_9 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[19]_i_17 
       (.I0(p_reg_reg_i_30__0_0[19]),
        .I1(p_reg_reg_i_30__0_1[19]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_2[19]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_3[19]),
        .O(\mux_566_27_1_1_U1/mux_2_10 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[19]_i_18 
       (.I0(p_reg_reg_i_30__0_4[19]),
        .I1(p_reg_reg_i_30__0_5[19]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_6[19]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_7[19]),
        .O(\mux_566_27_1_1_U1/mux_2_11 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[19]_i_19 
       (.I0(p_reg_reg_i_31__1_4[19]),
        .I1(p_reg_reg_i_31__1_5[19]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_6[19]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_7[19]),
        .O(\mux_566_27_1_1_U1/mux_2_4 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[19]_i_2 
       (.I0(\mux_566_27_1_1_U1/mux_4_3 [19]),
        .I1(\mux_566_27_1_1_U1/mux_4_2 [19]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_566_27_1_1_U1/mux_4_1 [19]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_566_27_1_1_U1/mux_4_0 [19]),
        .O(tmp_fu_1354_p58[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[19]_i_20 
       (.I0(p_reg_reg_i_31__1_0[19]),
        .I1(p_reg_reg_i_31__1_1[19]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_2[19]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_3[19]),
        .O(\mux_566_27_1_1_U1/mux_2_5 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[19]_i_21 
       (.I0(p_reg_reg_i_32__0_4[19]),
        .I1(p_reg_reg_i_32__0_5[19]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_6[19]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_7[19]),
        .O(\mux_566_27_1_1_U1/mux_2_6 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[19]_i_22 
       (.I0(p_reg_reg_i_32__0_0[19]),
        .I1(p_reg_reg_i_32__0_1[19]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_2[19]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_3[19]),
        .O(\mux_566_27_1_1_U1/mux_2_7 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[19]_i_23 
       (.I0(p_reg_reg_i_33__1_4[19]),
        .I1(p_reg_reg_i_33__1_5[19]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_6[19]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_7[19]),
        .O(\mux_566_27_1_1_U1/mux_2_0 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[19]_i_24 
       (.I0(p_reg_reg_i_33__1_0[19]),
        .I1(p_reg_reg_i_33__1_1[19]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_2[19]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_3[19]),
        .O(\mux_566_27_1_1_U1/mux_2_1 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[19]_i_25 
       (.I0(p_reg_reg_i_34__0_4[19]),
        .I1(p_reg_reg_i_34__0_5[19]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_6[19]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_7[19]),
        .O(\mux_566_27_1_1_U1/mux_2_2 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[19]_i_26 
       (.I0(p_reg_reg_i_34__0_0[19]),
        .I1(p_reg_reg_i_34__0_1[19]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_2[19]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_3[19]),
        .O(\mux_566_27_1_1_U1/mux_2_3 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[19]_i_7 
       (.I0(p_reg_reg_i_15__1_4[19]),
        .I1(p_reg_reg_i_15__1_5[19]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_6[19]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_7[19]),
        .O(\mux_566_27_1_1_U1/mux_2_12 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[19]_i_8 
       (.I0(p_reg_reg_i_15__1_0[19]),
        .I1(p_reg_reg_i_15__1_1[19]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_2[19]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_3[19]),
        .O(\mux_566_27_1_1_U1/mux_2_13 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[20]_i_15 
       (.I0(p_reg_reg_i_29__1_4[20]),
        .I1(p_reg_reg_i_29__1_5[20]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_6[20]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_7[20]),
        .O(\mux_566_27_1_1_U1/mux_2_8 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[20]_i_16 
       (.I0(p_reg_reg_i_29__1_0[20]),
        .I1(p_reg_reg_i_29__1_1[20]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_2[20]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_3[20]),
        .O(\mux_566_27_1_1_U1/mux_2_9 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[20]_i_17 
       (.I0(p_reg_reg_i_30__0_0[20]),
        .I1(p_reg_reg_i_30__0_1[20]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_2[20]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_3[20]),
        .O(\mux_566_27_1_1_U1/mux_2_10 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[20]_i_18 
       (.I0(p_reg_reg_i_30__0_4[20]),
        .I1(p_reg_reg_i_30__0_5[20]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_6[20]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_7[20]),
        .O(\mux_566_27_1_1_U1/mux_2_11 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[20]_i_19 
       (.I0(p_reg_reg_i_31__1_4[20]),
        .I1(p_reg_reg_i_31__1_5[20]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_6[20]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_7[20]),
        .O(\mux_566_27_1_1_U1/mux_2_4 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[20]_i_2 
       (.I0(\mux_566_27_1_1_U1/mux_4_3 [20]),
        .I1(\mux_566_27_1_1_U1/mux_4_2 [20]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_566_27_1_1_U1/mux_4_1 [20]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_566_27_1_1_U1/mux_4_0 [20]),
        .O(tmp_fu_1354_p58[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[20]_i_20 
       (.I0(p_reg_reg_i_31__1_0[20]),
        .I1(p_reg_reg_i_31__1_1[20]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_2[20]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_3[20]),
        .O(\mux_566_27_1_1_U1/mux_2_5 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[20]_i_21 
       (.I0(p_reg_reg_i_32__0_4[20]),
        .I1(p_reg_reg_i_32__0_5[20]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_6[20]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_7[20]),
        .O(\mux_566_27_1_1_U1/mux_2_6 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[20]_i_22 
       (.I0(p_reg_reg_i_32__0_0[20]),
        .I1(p_reg_reg_i_32__0_1[20]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_2[20]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_3[20]),
        .O(\mux_566_27_1_1_U1/mux_2_7 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[20]_i_23 
       (.I0(p_reg_reg_i_33__1_4[20]),
        .I1(p_reg_reg_i_33__1_5[20]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_6[20]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_7[20]),
        .O(\mux_566_27_1_1_U1/mux_2_0 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[20]_i_24 
       (.I0(p_reg_reg_i_33__1_0[20]),
        .I1(p_reg_reg_i_33__1_1[20]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_2[20]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_3[20]),
        .O(\mux_566_27_1_1_U1/mux_2_1 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[20]_i_25 
       (.I0(p_reg_reg_i_34__0_4[20]),
        .I1(p_reg_reg_i_34__0_5[20]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_6[20]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_7[20]),
        .O(\mux_566_27_1_1_U1/mux_2_2 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[20]_i_26 
       (.I0(p_reg_reg_i_34__0_0[20]),
        .I1(p_reg_reg_i_34__0_1[20]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_2[20]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_3[20]),
        .O(\mux_566_27_1_1_U1/mux_2_3 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[20]_i_7 
       (.I0(p_reg_reg_i_15__1_4[20]),
        .I1(p_reg_reg_i_15__1_5[20]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_6[20]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_7[20]),
        .O(\mux_566_27_1_1_U1/mux_2_12 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[20]_i_8 
       (.I0(p_reg_reg_i_15__1_0[20]),
        .I1(p_reg_reg_i_15__1_1[20]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_2[20]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_3[20]),
        .O(\mux_566_27_1_1_U1/mux_2_13 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[21]_i_15 
       (.I0(p_reg_reg_i_29__1_4[21]),
        .I1(p_reg_reg_i_29__1_5[21]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_6[21]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_7[21]),
        .O(\mux_566_27_1_1_U1/mux_2_8 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[21]_i_16 
       (.I0(p_reg_reg_i_29__1_0[21]),
        .I1(p_reg_reg_i_29__1_1[21]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_2[21]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_3[21]),
        .O(\mux_566_27_1_1_U1/mux_2_9 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[21]_i_17 
       (.I0(p_reg_reg_i_30__0_0[21]),
        .I1(p_reg_reg_i_30__0_1[21]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_2[21]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_3[21]),
        .O(\mux_566_27_1_1_U1/mux_2_10 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[21]_i_18 
       (.I0(p_reg_reg_i_30__0_4[21]),
        .I1(p_reg_reg_i_30__0_5[21]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_6[21]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_7[21]),
        .O(\mux_566_27_1_1_U1/mux_2_11 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[21]_i_19 
       (.I0(p_reg_reg_i_31__1_4[21]),
        .I1(p_reg_reg_i_31__1_5[21]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_6[21]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_7[21]),
        .O(\mux_566_27_1_1_U1/mux_2_4 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[21]_i_2 
       (.I0(\mux_566_27_1_1_U1/mux_4_3 [21]),
        .I1(\mux_566_27_1_1_U1/mux_4_2 [21]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_566_27_1_1_U1/mux_4_1 [21]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_566_27_1_1_U1/mux_4_0 [21]),
        .O(tmp_fu_1354_p58[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[21]_i_20 
       (.I0(p_reg_reg_i_31__1_0[21]),
        .I1(p_reg_reg_i_31__1_1[21]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_2[21]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_3[21]),
        .O(\mux_566_27_1_1_U1/mux_2_5 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[21]_i_21 
       (.I0(p_reg_reg_i_32__0_4[21]),
        .I1(p_reg_reg_i_32__0_5[21]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_6[21]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_7[21]),
        .O(\mux_566_27_1_1_U1/mux_2_6 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[21]_i_22 
       (.I0(p_reg_reg_i_32__0_0[21]),
        .I1(p_reg_reg_i_32__0_1[21]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_2[21]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_3[21]),
        .O(\mux_566_27_1_1_U1/mux_2_7 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[21]_i_23 
       (.I0(p_reg_reg_i_33__1_4[21]),
        .I1(p_reg_reg_i_33__1_5[21]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_6[21]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_7[21]),
        .O(\mux_566_27_1_1_U1/mux_2_0 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[21]_i_24 
       (.I0(p_reg_reg_i_33__1_0[21]),
        .I1(p_reg_reg_i_33__1_1[21]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_2[21]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_3[21]),
        .O(\mux_566_27_1_1_U1/mux_2_1 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[21]_i_25 
       (.I0(p_reg_reg_i_34__0_4[21]),
        .I1(p_reg_reg_i_34__0_5[21]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_6[21]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_7[21]),
        .O(\mux_566_27_1_1_U1/mux_2_2 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[21]_i_26 
       (.I0(p_reg_reg_i_34__0_0[21]),
        .I1(p_reg_reg_i_34__0_1[21]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_2[21]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_3[21]),
        .O(\mux_566_27_1_1_U1/mux_2_3 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[21]_i_7 
       (.I0(p_reg_reg_i_15__1_4[21]),
        .I1(p_reg_reg_i_15__1_5[21]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_6[21]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_7[21]),
        .O(\mux_566_27_1_1_U1/mux_2_12 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[21]_i_8 
       (.I0(p_reg_reg_i_15__1_0[21]),
        .I1(p_reg_reg_i_15__1_1[21]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_2[21]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_3[21]),
        .O(\mux_566_27_1_1_U1/mux_2_13 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[22]_i_15 
       (.I0(p_reg_reg_i_29__1_4[22]),
        .I1(p_reg_reg_i_29__1_5[22]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_6[22]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_7[22]),
        .O(\mux_566_27_1_1_U1/mux_2_8 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[22]_i_16 
       (.I0(p_reg_reg_i_29__1_0[22]),
        .I1(p_reg_reg_i_29__1_1[22]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_2[22]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_3[22]),
        .O(\mux_566_27_1_1_U1/mux_2_9 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[22]_i_17 
       (.I0(p_reg_reg_i_30__0_0[22]),
        .I1(p_reg_reg_i_30__0_1[22]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_2[22]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_3[22]),
        .O(\mux_566_27_1_1_U1/mux_2_10 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[22]_i_18 
       (.I0(p_reg_reg_i_30__0_4[22]),
        .I1(p_reg_reg_i_30__0_5[22]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_6[22]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_7[22]),
        .O(\mux_566_27_1_1_U1/mux_2_11 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[22]_i_19 
       (.I0(p_reg_reg_i_31__1_4[22]),
        .I1(p_reg_reg_i_31__1_5[22]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_6[22]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_7[22]),
        .O(\mux_566_27_1_1_U1/mux_2_4 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[22]_i_2 
       (.I0(\mux_566_27_1_1_U1/mux_4_3 [22]),
        .I1(\mux_566_27_1_1_U1/mux_4_2 [22]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_566_27_1_1_U1/mux_4_1 [22]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_566_27_1_1_U1/mux_4_0 [22]),
        .O(tmp_fu_1354_p58[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[22]_i_20 
       (.I0(p_reg_reg_i_31__1_0[22]),
        .I1(p_reg_reg_i_31__1_1[22]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_2[22]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_3[22]),
        .O(\mux_566_27_1_1_U1/mux_2_5 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[22]_i_21 
       (.I0(p_reg_reg_i_32__0_4[22]),
        .I1(p_reg_reg_i_32__0_5[22]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_6[22]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_7[22]),
        .O(\mux_566_27_1_1_U1/mux_2_6 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[22]_i_22 
       (.I0(p_reg_reg_i_32__0_0[22]),
        .I1(p_reg_reg_i_32__0_1[22]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_2[22]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_3[22]),
        .O(\mux_566_27_1_1_U1/mux_2_7 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[22]_i_23 
       (.I0(p_reg_reg_i_33__1_4[22]),
        .I1(p_reg_reg_i_33__1_5[22]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_6[22]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_7[22]),
        .O(\mux_566_27_1_1_U1/mux_2_0 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[22]_i_24 
       (.I0(p_reg_reg_i_33__1_0[22]),
        .I1(p_reg_reg_i_33__1_1[22]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_2[22]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_3[22]),
        .O(\mux_566_27_1_1_U1/mux_2_1 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[22]_i_25 
       (.I0(p_reg_reg_i_34__0_4[22]),
        .I1(p_reg_reg_i_34__0_5[22]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_6[22]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_7[22]),
        .O(\mux_566_27_1_1_U1/mux_2_2 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[22]_i_26 
       (.I0(p_reg_reg_i_34__0_0[22]),
        .I1(p_reg_reg_i_34__0_1[22]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_2[22]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_3[22]),
        .O(\mux_566_27_1_1_U1/mux_2_3 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[22]_i_7 
       (.I0(p_reg_reg_i_15__1_4[22]),
        .I1(p_reg_reg_i_15__1_5[22]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_6[22]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_7[22]),
        .O(\mux_566_27_1_1_U1/mux_2_12 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[22]_i_8 
       (.I0(p_reg_reg_i_15__1_0[22]),
        .I1(p_reg_reg_i_15__1_1[22]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_2[22]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_3[22]),
        .O(\mux_566_27_1_1_U1/mux_2_13 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_10 
       (.I0(p_reg_reg_i_15__1_4[23]),
        .I1(p_reg_reg_i_15__1_5[23]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_6[23]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_7[23]),
        .O(\mux_566_27_1_1_U1/mux_2_12 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_11 
       (.I0(p_reg_reg_i_15__1_0[23]),
        .I1(p_reg_reg_i_15__1_1[23]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_2[23]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_3[23]),
        .O(\mux_566_27_1_1_U1/mux_2_13 [23]));
  LUT3 #(
    .INIT(8'h2A)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_12 
       (.I0(Q[3]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_19 
       (.I0(p_reg_reg_i_29__1_4[23]),
        .I1(p_reg_reg_i_29__1_5[23]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_6[23]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_7[23]),
        .O(\mux_566_27_1_1_U1/mux_2_8 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_2 
       (.I0(\mux_566_27_1_1_U1/mux_4_3 [23]),
        .I1(\mux_566_27_1_1_U1/mux_4_2 [23]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_566_27_1_1_U1/mux_4_1 [23]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_566_27_1_1_U1/mux_4_0 [23]),
        .O(tmp_fu_1354_p58[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_20 
       (.I0(p_reg_reg_i_29__1_0[23]),
        .I1(p_reg_reg_i_29__1_1[23]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_2[23]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_3[23]),
        .O(\mux_566_27_1_1_U1/mux_2_9 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_21 
       (.I0(p_reg_reg_i_30__0_0[23]),
        .I1(p_reg_reg_i_30__0_1[23]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_2[23]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_3[23]),
        .O(\mux_566_27_1_1_U1/mux_2_10 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_22 
       (.I0(p_reg_reg_i_30__0_4[23]),
        .I1(p_reg_reg_i_30__0_5[23]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_6[23]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_7[23]),
        .O(\mux_566_27_1_1_U1/mux_2_11 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_23 
       (.I0(p_reg_reg_i_31__1_4[23]),
        .I1(p_reg_reg_i_31__1_5[23]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_6[23]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_7[23]),
        .O(\mux_566_27_1_1_U1/mux_2_4 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_24 
       (.I0(p_reg_reg_i_31__1_0[23]),
        .I1(p_reg_reg_i_31__1_1[23]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_2[23]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_3[23]),
        .O(\mux_566_27_1_1_U1/mux_2_5 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_25 
       (.I0(p_reg_reg_i_32__0_4[23]),
        .I1(p_reg_reg_i_32__0_5[23]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_6[23]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_7[23]),
        .O(\mux_566_27_1_1_U1/mux_2_6 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_26 
       (.I0(p_reg_reg_i_32__0_0[23]),
        .I1(p_reg_reg_i_32__0_1[23]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_2[23]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_3[23]),
        .O(\mux_566_27_1_1_U1/mux_2_7 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_27 
       (.I0(p_reg_reg_i_33__1_4[23]),
        .I1(p_reg_reg_i_33__1_5[23]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_6[23]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_7[23]),
        .O(\mux_566_27_1_1_U1/mux_2_0 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_28 
       (.I0(p_reg_reg_i_33__1_0[23]),
        .I1(p_reg_reg_i_33__1_1[23]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_2[23]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_3[23]),
        .O(\mux_566_27_1_1_U1/mux_2_1 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_29 
       (.I0(p_reg_reg_i_34__0_4[23]),
        .I1(p_reg_reg_i_34__0_5[23]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_6[23]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_7[23]),
        .O(\mux_566_27_1_1_U1/mux_2_2 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_30 
       (.I0(p_reg_reg_i_34__0_0[23]),
        .I1(p_reg_reg_i_34__0_1[23]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_2[23]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_3[23]),
        .O(\mux_566_27_1_1_U1/mux_2_3 [23]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_5 
       (.I0(Q[5]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_7 
       (.I0(Q[4]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9 
       (.I0(Q[2]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[3]_i_15 
       (.I0(p_reg_reg_i_29__1_4[3]),
        .I1(p_reg_reg_i_29__1_5[3]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_6[3]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_7[3]),
        .O(\mux_566_27_1_1_U1/mux_2_8 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[3]_i_16 
       (.I0(p_reg_reg_i_29__1_0[3]),
        .I1(p_reg_reg_i_29__1_1[3]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_2[3]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_3[3]),
        .O(\mux_566_27_1_1_U1/mux_2_9 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[3]_i_17 
       (.I0(p_reg_reg_i_30__0_0[3]),
        .I1(p_reg_reg_i_30__0_1[3]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_2[3]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_3[3]),
        .O(\mux_566_27_1_1_U1/mux_2_10 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[3]_i_18 
       (.I0(p_reg_reg_i_30__0_4[3]),
        .I1(p_reg_reg_i_30__0_5[3]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_6[3]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_7[3]),
        .O(\mux_566_27_1_1_U1/mux_2_11 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[3]_i_19 
       (.I0(p_reg_reg_i_31__1_4[3]),
        .I1(p_reg_reg_i_31__1_5[3]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_6[3]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_7[3]),
        .O(\mux_566_27_1_1_U1/mux_2_4 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[3]_i_2 
       (.I0(\mux_566_27_1_1_U1/mux_4_3 [3]),
        .I1(\mux_566_27_1_1_U1/mux_4_2 [3]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_566_27_1_1_U1/mux_4_1 [3]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_566_27_1_1_U1/mux_4_0 [3]),
        .O(tmp_fu_1354_p58[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[3]_i_20 
       (.I0(p_reg_reg_i_31__1_0[3]),
        .I1(p_reg_reg_i_31__1_1[3]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_2[3]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_3[3]),
        .O(\mux_566_27_1_1_U1/mux_2_5 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[3]_i_21 
       (.I0(p_reg_reg_i_32__0_4[3]),
        .I1(p_reg_reg_i_32__0_5[3]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_6[3]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_7[3]),
        .O(\mux_566_27_1_1_U1/mux_2_6 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[3]_i_22 
       (.I0(p_reg_reg_i_32__0_0[3]),
        .I1(p_reg_reg_i_32__0_1[3]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_2[3]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_3[3]),
        .O(\mux_566_27_1_1_U1/mux_2_7 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[3]_i_23 
       (.I0(p_reg_reg_i_33__1_4[3]),
        .I1(p_reg_reg_i_33__1_5[3]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_6[3]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_7[3]),
        .O(\mux_566_27_1_1_U1/mux_2_0 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[3]_i_24 
       (.I0(p_reg_reg_i_33__1_0[3]),
        .I1(p_reg_reg_i_33__1_1[3]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_2[3]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_3[3]),
        .O(\mux_566_27_1_1_U1/mux_2_1 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[3]_i_25 
       (.I0(p_reg_reg_i_34__0_4[3]),
        .I1(p_reg_reg_i_34__0_5[3]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_6[3]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_7[3]),
        .O(\mux_566_27_1_1_U1/mux_2_2 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[3]_i_26 
       (.I0(p_reg_reg_i_34__0_0[3]),
        .I1(p_reg_reg_i_34__0_1[3]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_2[3]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_3[3]),
        .O(\mux_566_27_1_1_U1/mux_2_3 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[3]_i_7 
       (.I0(p_reg_reg_i_15__1_4[3]),
        .I1(p_reg_reg_i_15__1_5[3]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_6[3]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_7[3]),
        .O(\mux_566_27_1_1_U1/mux_2_12 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[3]_i_8 
       (.I0(p_reg_reg_i_15__1_0[3]),
        .I1(p_reg_reg_i_15__1_1[3]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_2[3]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_3[3]),
        .O(\mux_566_27_1_1_U1/mux_2_13 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[4]_i_15 
       (.I0(p_reg_reg_i_29__1_4[4]),
        .I1(p_reg_reg_i_29__1_5[4]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_6[4]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_7[4]),
        .O(\mux_566_27_1_1_U1/mux_2_8 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[4]_i_16 
       (.I0(p_reg_reg_i_29__1_0[4]),
        .I1(p_reg_reg_i_29__1_1[4]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_2[4]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_3[4]),
        .O(\mux_566_27_1_1_U1/mux_2_9 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[4]_i_17 
       (.I0(p_reg_reg_i_30__0_0[4]),
        .I1(p_reg_reg_i_30__0_1[4]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_2[4]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_3[4]),
        .O(\mux_566_27_1_1_U1/mux_2_10 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[4]_i_18 
       (.I0(p_reg_reg_i_30__0_4[4]),
        .I1(p_reg_reg_i_30__0_5[4]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_6[4]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_7[4]),
        .O(\mux_566_27_1_1_U1/mux_2_11 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[4]_i_19 
       (.I0(p_reg_reg_i_31__1_4[4]),
        .I1(p_reg_reg_i_31__1_5[4]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_6[4]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_7[4]),
        .O(\mux_566_27_1_1_U1/mux_2_4 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[4]_i_2 
       (.I0(\mux_566_27_1_1_U1/mux_4_3 [4]),
        .I1(\mux_566_27_1_1_U1/mux_4_2 [4]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_566_27_1_1_U1/mux_4_1 [4]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_566_27_1_1_U1/mux_4_0 [4]),
        .O(tmp_fu_1354_p58[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[4]_i_20 
       (.I0(p_reg_reg_i_31__1_0[4]),
        .I1(p_reg_reg_i_31__1_1[4]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_2[4]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_3[4]),
        .O(\mux_566_27_1_1_U1/mux_2_5 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[4]_i_21 
       (.I0(p_reg_reg_i_32__0_4[4]),
        .I1(p_reg_reg_i_32__0_5[4]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_6[4]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_7[4]),
        .O(\mux_566_27_1_1_U1/mux_2_6 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[4]_i_22 
       (.I0(p_reg_reg_i_32__0_0[4]),
        .I1(p_reg_reg_i_32__0_1[4]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_2[4]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_3[4]),
        .O(\mux_566_27_1_1_U1/mux_2_7 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[4]_i_23 
       (.I0(p_reg_reg_i_33__1_4[4]),
        .I1(p_reg_reg_i_33__1_5[4]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_6[4]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_7[4]),
        .O(\mux_566_27_1_1_U1/mux_2_0 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[4]_i_24 
       (.I0(p_reg_reg_i_33__1_0[4]),
        .I1(p_reg_reg_i_33__1_1[4]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_2[4]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_3[4]),
        .O(\mux_566_27_1_1_U1/mux_2_1 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[4]_i_25 
       (.I0(p_reg_reg_i_34__0_4[4]),
        .I1(p_reg_reg_i_34__0_5[4]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_6[4]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_7[4]),
        .O(\mux_566_27_1_1_U1/mux_2_2 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[4]_i_26 
       (.I0(p_reg_reg_i_34__0_0[4]),
        .I1(p_reg_reg_i_34__0_1[4]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_2[4]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_3[4]),
        .O(\mux_566_27_1_1_U1/mux_2_3 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[4]_i_7 
       (.I0(p_reg_reg_i_15__1_4[4]),
        .I1(p_reg_reg_i_15__1_5[4]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_6[4]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_7[4]),
        .O(\mux_566_27_1_1_U1/mux_2_12 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[4]_i_8 
       (.I0(p_reg_reg_i_15__1_0[4]),
        .I1(p_reg_reg_i_15__1_1[4]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_2[4]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_3[4]),
        .O(\mux_566_27_1_1_U1/mux_2_13 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[5]_i_15 
       (.I0(p_reg_reg_i_29__1_4[5]),
        .I1(p_reg_reg_i_29__1_5[5]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_6[5]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_7[5]),
        .O(\mux_566_27_1_1_U1/mux_2_8 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[5]_i_16 
       (.I0(p_reg_reg_i_29__1_0[5]),
        .I1(p_reg_reg_i_29__1_1[5]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_2[5]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_3[5]),
        .O(\mux_566_27_1_1_U1/mux_2_9 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[5]_i_17 
       (.I0(p_reg_reg_i_30__0_0[5]),
        .I1(p_reg_reg_i_30__0_1[5]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_2[5]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_3[5]),
        .O(\mux_566_27_1_1_U1/mux_2_10 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[5]_i_18 
       (.I0(p_reg_reg_i_30__0_4[5]),
        .I1(p_reg_reg_i_30__0_5[5]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_6[5]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_7[5]),
        .O(\mux_566_27_1_1_U1/mux_2_11 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[5]_i_19 
       (.I0(p_reg_reg_i_31__1_4[5]),
        .I1(p_reg_reg_i_31__1_5[5]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_6[5]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_7[5]),
        .O(\mux_566_27_1_1_U1/mux_2_4 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[5]_i_2 
       (.I0(\mux_566_27_1_1_U1/mux_4_3 [5]),
        .I1(\mux_566_27_1_1_U1/mux_4_2 [5]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_566_27_1_1_U1/mux_4_1 [5]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_566_27_1_1_U1/mux_4_0 [5]),
        .O(tmp_fu_1354_p58[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[5]_i_20 
       (.I0(p_reg_reg_i_31__1_0[5]),
        .I1(p_reg_reg_i_31__1_1[5]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_2[5]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_3[5]),
        .O(\mux_566_27_1_1_U1/mux_2_5 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[5]_i_21 
       (.I0(p_reg_reg_i_32__0_4[5]),
        .I1(p_reg_reg_i_32__0_5[5]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_6[5]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_7[5]),
        .O(\mux_566_27_1_1_U1/mux_2_6 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[5]_i_22 
       (.I0(p_reg_reg_i_32__0_0[5]),
        .I1(p_reg_reg_i_32__0_1[5]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_2[5]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_3[5]),
        .O(\mux_566_27_1_1_U1/mux_2_7 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[5]_i_23 
       (.I0(p_reg_reg_i_33__1_4[5]),
        .I1(p_reg_reg_i_33__1_5[5]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_6[5]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_7[5]),
        .O(\mux_566_27_1_1_U1/mux_2_0 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[5]_i_24 
       (.I0(p_reg_reg_i_33__1_0[5]),
        .I1(p_reg_reg_i_33__1_1[5]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_2[5]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_3[5]),
        .O(\mux_566_27_1_1_U1/mux_2_1 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[5]_i_25 
       (.I0(p_reg_reg_i_34__0_4[5]),
        .I1(p_reg_reg_i_34__0_5[5]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_6[5]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_7[5]),
        .O(\mux_566_27_1_1_U1/mux_2_2 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[5]_i_26 
       (.I0(p_reg_reg_i_34__0_0[5]),
        .I1(p_reg_reg_i_34__0_1[5]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_2[5]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_3[5]),
        .O(\mux_566_27_1_1_U1/mux_2_3 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[5]_i_7 
       (.I0(p_reg_reg_i_15__1_4[5]),
        .I1(p_reg_reg_i_15__1_5[5]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_6[5]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_7[5]),
        .O(\mux_566_27_1_1_U1/mux_2_12 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[5]_i_8 
       (.I0(p_reg_reg_i_15__1_0[5]),
        .I1(p_reg_reg_i_15__1_1[5]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_2[5]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_3[5]),
        .O(\mux_566_27_1_1_U1/mux_2_13 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[6]_i_15 
       (.I0(p_reg_reg_i_29__1_4[6]),
        .I1(p_reg_reg_i_29__1_5[6]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_6[6]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_7[6]),
        .O(\mux_566_27_1_1_U1/mux_2_8 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[6]_i_16 
       (.I0(p_reg_reg_i_29__1_0[6]),
        .I1(p_reg_reg_i_29__1_1[6]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_2[6]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_3[6]),
        .O(\mux_566_27_1_1_U1/mux_2_9 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[6]_i_17 
       (.I0(p_reg_reg_i_30__0_0[6]),
        .I1(p_reg_reg_i_30__0_1[6]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_2[6]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_3[6]),
        .O(\mux_566_27_1_1_U1/mux_2_10 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[6]_i_18 
       (.I0(p_reg_reg_i_30__0_4[6]),
        .I1(p_reg_reg_i_30__0_5[6]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_6[6]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_7[6]),
        .O(\mux_566_27_1_1_U1/mux_2_11 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[6]_i_19 
       (.I0(p_reg_reg_i_31__1_4[6]),
        .I1(p_reg_reg_i_31__1_5[6]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_6[6]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_7[6]),
        .O(\mux_566_27_1_1_U1/mux_2_4 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[6]_i_2 
       (.I0(\mux_566_27_1_1_U1/mux_4_3 [6]),
        .I1(\mux_566_27_1_1_U1/mux_4_2 [6]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_566_27_1_1_U1/mux_4_1 [6]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_566_27_1_1_U1/mux_4_0 [6]),
        .O(tmp_fu_1354_p58[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[6]_i_20 
       (.I0(p_reg_reg_i_31__1_0[6]),
        .I1(p_reg_reg_i_31__1_1[6]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_2[6]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_3[6]),
        .O(\mux_566_27_1_1_U1/mux_2_5 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[6]_i_21 
       (.I0(p_reg_reg_i_32__0_4[6]),
        .I1(p_reg_reg_i_32__0_5[6]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_6[6]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_7[6]),
        .O(\mux_566_27_1_1_U1/mux_2_6 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[6]_i_22 
       (.I0(p_reg_reg_i_32__0_0[6]),
        .I1(p_reg_reg_i_32__0_1[6]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_2[6]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_3[6]),
        .O(\mux_566_27_1_1_U1/mux_2_7 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[6]_i_23 
       (.I0(p_reg_reg_i_33__1_4[6]),
        .I1(p_reg_reg_i_33__1_5[6]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_6[6]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_7[6]),
        .O(\mux_566_27_1_1_U1/mux_2_0 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[6]_i_24 
       (.I0(p_reg_reg_i_33__1_0[6]),
        .I1(p_reg_reg_i_33__1_1[6]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_2[6]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_3[6]),
        .O(\mux_566_27_1_1_U1/mux_2_1 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[6]_i_25 
       (.I0(p_reg_reg_i_34__0_4[6]),
        .I1(p_reg_reg_i_34__0_5[6]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_6[6]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_7[6]),
        .O(\mux_566_27_1_1_U1/mux_2_2 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[6]_i_26 
       (.I0(p_reg_reg_i_34__0_0[6]),
        .I1(p_reg_reg_i_34__0_1[6]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_2[6]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_3[6]),
        .O(\mux_566_27_1_1_U1/mux_2_3 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[6]_i_7 
       (.I0(p_reg_reg_i_15__1_4[6]),
        .I1(p_reg_reg_i_15__1_5[6]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_6[6]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_7[6]),
        .O(\mux_566_27_1_1_U1/mux_2_12 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[6]_i_8 
       (.I0(p_reg_reg_i_15__1_0[6]),
        .I1(p_reg_reg_i_15__1_1[6]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_2[6]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_3[6]),
        .O(\mux_566_27_1_1_U1/mux_2_13 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[7]_i_15 
       (.I0(p_reg_reg_i_29__1_4[7]),
        .I1(p_reg_reg_i_29__1_5[7]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_6[7]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_7[7]),
        .O(\mux_566_27_1_1_U1/mux_2_8 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[7]_i_16 
       (.I0(p_reg_reg_i_29__1_0[7]),
        .I1(p_reg_reg_i_29__1_1[7]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_2[7]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_3[7]),
        .O(\mux_566_27_1_1_U1/mux_2_9 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[7]_i_17 
       (.I0(p_reg_reg_i_30__0_0[7]),
        .I1(p_reg_reg_i_30__0_1[7]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_2[7]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_3[7]),
        .O(\mux_566_27_1_1_U1/mux_2_10 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[7]_i_18 
       (.I0(p_reg_reg_i_30__0_4[7]),
        .I1(p_reg_reg_i_30__0_5[7]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_6[7]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_7[7]),
        .O(\mux_566_27_1_1_U1/mux_2_11 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[7]_i_19 
       (.I0(p_reg_reg_i_31__1_4[7]),
        .I1(p_reg_reg_i_31__1_5[7]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_6[7]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_7[7]),
        .O(\mux_566_27_1_1_U1/mux_2_4 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[7]_i_2 
       (.I0(\mux_566_27_1_1_U1/mux_4_3 [7]),
        .I1(\mux_566_27_1_1_U1/mux_4_2 [7]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_566_27_1_1_U1/mux_4_1 [7]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_566_27_1_1_U1/mux_4_0 [7]),
        .O(tmp_fu_1354_p58[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[7]_i_20 
       (.I0(p_reg_reg_i_31__1_0[7]),
        .I1(p_reg_reg_i_31__1_1[7]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_2[7]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_3[7]),
        .O(\mux_566_27_1_1_U1/mux_2_5 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[7]_i_21 
       (.I0(p_reg_reg_i_32__0_4[7]),
        .I1(p_reg_reg_i_32__0_5[7]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_6[7]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_7[7]),
        .O(\mux_566_27_1_1_U1/mux_2_6 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[7]_i_22 
       (.I0(p_reg_reg_i_32__0_0[7]),
        .I1(p_reg_reg_i_32__0_1[7]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_2[7]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_3[7]),
        .O(\mux_566_27_1_1_U1/mux_2_7 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[7]_i_23 
       (.I0(p_reg_reg_i_33__1_4[7]),
        .I1(p_reg_reg_i_33__1_5[7]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_6[7]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_7[7]),
        .O(\mux_566_27_1_1_U1/mux_2_0 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[7]_i_24 
       (.I0(p_reg_reg_i_33__1_0[7]),
        .I1(p_reg_reg_i_33__1_1[7]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_2[7]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_3[7]),
        .O(\mux_566_27_1_1_U1/mux_2_1 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[7]_i_25 
       (.I0(p_reg_reg_i_34__0_4[7]),
        .I1(p_reg_reg_i_34__0_5[7]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_6[7]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_7[7]),
        .O(\mux_566_27_1_1_U1/mux_2_2 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[7]_i_26 
       (.I0(p_reg_reg_i_34__0_0[7]),
        .I1(p_reg_reg_i_34__0_1[7]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_2[7]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_3[7]),
        .O(\mux_566_27_1_1_U1/mux_2_3 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[7]_i_7 
       (.I0(p_reg_reg_i_15__1_4[7]),
        .I1(p_reg_reg_i_15__1_5[7]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_6[7]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_7[7]),
        .O(\mux_566_27_1_1_U1/mux_2_12 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[7]_i_8 
       (.I0(p_reg_reg_i_15__1_0[7]),
        .I1(p_reg_reg_i_15__1_1[7]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_2[7]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_3[7]),
        .O(\mux_566_27_1_1_U1/mux_2_13 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[8]_i_15 
       (.I0(p_reg_reg_i_29__1_4[8]),
        .I1(p_reg_reg_i_29__1_5[8]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_6[8]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_7[8]),
        .O(\mux_566_27_1_1_U1/mux_2_8 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[8]_i_16 
       (.I0(p_reg_reg_i_29__1_0[8]),
        .I1(p_reg_reg_i_29__1_1[8]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_2[8]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_3[8]),
        .O(\mux_566_27_1_1_U1/mux_2_9 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[8]_i_17 
       (.I0(p_reg_reg_i_30__0_0[8]),
        .I1(p_reg_reg_i_30__0_1[8]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_2[8]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_3[8]),
        .O(\mux_566_27_1_1_U1/mux_2_10 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[8]_i_18 
       (.I0(p_reg_reg_i_30__0_4[8]),
        .I1(p_reg_reg_i_30__0_5[8]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_6[8]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_7[8]),
        .O(\mux_566_27_1_1_U1/mux_2_11 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[8]_i_19 
       (.I0(p_reg_reg_i_31__1_4[8]),
        .I1(p_reg_reg_i_31__1_5[8]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_6[8]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_7[8]),
        .O(\mux_566_27_1_1_U1/mux_2_4 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[8]_i_2 
       (.I0(\mux_566_27_1_1_U1/mux_4_3 [8]),
        .I1(\mux_566_27_1_1_U1/mux_4_2 [8]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_566_27_1_1_U1/mux_4_1 [8]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_566_27_1_1_U1/mux_4_0 [8]),
        .O(tmp_fu_1354_p58[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[8]_i_20 
       (.I0(p_reg_reg_i_31__1_0[8]),
        .I1(p_reg_reg_i_31__1_1[8]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_2[8]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_3[8]),
        .O(\mux_566_27_1_1_U1/mux_2_5 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[8]_i_21 
       (.I0(p_reg_reg_i_32__0_4[8]),
        .I1(p_reg_reg_i_32__0_5[8]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_6[8]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_7[8]),
        .O(\mux_566_27_1_1_U1/mux_2_6 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[8]_i_22 
       (.I0(p_reg_reg_i_32__0_0[8]),
        .I1(p_reg_reg_i_32__0_1[8]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_2[8]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_3[8]),
        .O(\mux_566_27_1_1_U1/mux_2_7 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[8]_i_23 
       (.I0(p_reg_reg_i_33__1_4[8]),
        .I1(p_reg_reg_i_33__1_5[8]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_6[8]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_7[8]),
        .O(\mux_566_27_1_1_U1/mux_2_0 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[8]_i_24 
       (.I0(p_reg_reg_i_33__1_0[8]),
        .I1(p_reg_reg_i_33__1_1[8]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_2[8]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_3[8]),
        .O(\mux_566_27_1_1_U1/mux_2_1 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[8]_i_25 
       (.I0(p_reg_reg_i_34__0_4[8]),
        .I1(p_reg_reg_i_34__0_5[8]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_6[8]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_7[8]),
        .O(\mux_566_27_1_1_U1/mux_2_2 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[8]_i_26 
       (.I0(p_reg_reg_i_34__0_0[8]),
        .I1(p_reg_reg_i_34__0_1[8]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_2[8]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_3[8]),
        .O(\mux_566_27_1_1_U1/mux_2_3 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[8]_i_7 
       (.I0(p_reg_reg_i_15__1_4[8]),
        .I1(p_reg_reg_i_15__1_5[8]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_6[8]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_7[8]),
        .O(\mux_566_27_1_1_U1/mux_2_12 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[8]_i_8 
       (.I0(p_reg_reg_i_15__1_0[8]),
        .I1(p_reg_reg_i_15__1_1[8]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_2[8]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_3[8]),
        .O(\mux_566_27_1_1_U1/mux_2_13 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[9]_i_15 
       (.I0(p_reg_reg_i_29__1_4[9]),
        .I1(p_reg_reg_i_29__1_5[9]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_6[9]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_7[9]),
        .O(\mux_566_27_1_1_U1/mux_2_8 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[9]_i_16 
       (.I0(p_reg_reg_i_29__1_0[9]),
        .I1(p_reg_reg_i_29__1_1[9]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_2[9]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_3[9]),
        .O(\mux_566_27_1_1_U1/mux_2_9 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[9]_i_17 
       (.I0(p_reg_reg_i_30__0_0[9]),
        .I1(p_reg_reg_i_30__0_1[9]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_2[9]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_3[9]),
        .O(\mux_566_27_1_1_U1/mux_2_10 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[9]_i_18 
       (.I0(p_reg_reg_i_30__0_4[9]),
        .I1(p_reg_reg_i_30__0_5[9]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_6[9]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_7[9]),
        .O(\mux_566_27_1_1_U1/mux_2_11 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[9]_i_19 
       (.I0(p_reg_reg_i_31__1_4[9]),
        .I1(p_reg_reg_i_31__1_5[9]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_6[9]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_7[9]),
        .O(\mux_566_27_1_1_U1/mux_2_4 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[9]_i_2 
       (.I0(\mux_566_27_1_1_U1/mux_4_3 [9]),
        .I1(\mux_566_27_1_1_U1/mux_4_2 [9]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_566_27_1_1_U1/mux_4_1 [9]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_566_27_1_1_U1/mux_4_0 [9]),
        .O(tmp_fu_1354_p58[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[9]_i_20 
       (.I0(p_reg_reg_i_31__1_0[9]),
        .I1(p_reg_reg_i_31__1_1[9]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_2[9]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_3[9]),
        .O(\mux_566_27_1_1_U1/mux_2_5 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[9]_i_21 
       (.I0(p_reg_reg_i_32__0_4[9]),
        .I1(p_reg_reg_i_32__0_5[9]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_6[9]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_7[9]),
        .O(\mux_566_27_1_1_U1/mux_2_6 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[9]_i_22 
       (.I0(p_reg_reg_i_32__0_0[9]),
        .I1(p_reg_reg_i_32__0_1[9]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_2[9]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_3[9]),
        .O(\mux_566_27_1_1_U1/mux_2_7 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[9]_i_23 
       (.I0(p_reg_reg_i_33__1_4[9]),
        .I1(p_reg_reg_i_33__1_5[9]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_6[9]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_7[9]),
        .O(\mux_566_27_1_1_U1/mux_2_0 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[9]_i_24 
       (.I0(p_reg_reg_i_33__1_0[9]),
        .I1(p_reg_reg_i_33__1_1[9]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_2[9]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_3[9]),
        .O(\mux_566_27_1_1_U1/mux_2_1 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[9]_i_25 
       (.I0(p_reg_reg_i_34__0_4[9]),
        .I1(p_reg_reg_i_34__0_5[9]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_6[9]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_7[9]),
        .O(\mux_566_27_1_1_U1/mux_2_2 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[9]_i_26 
       (.I0(p_reg_reg_i_34__0_0[9]),
        .I1(p_reg_reg_i_34__0_1[9]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_2[9]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_3[9]),
        .O(\mux_566_27_1_1_U1/mux_2_3 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[9]_i_7 
       (.I0(p_reg_reg_i_15__1_4[9]),
        .I1(p_reg_reg_i_15__1_5[9]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_6[9]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_7[9]),
        .O(\mux_566_27_1_1_U1/mux_2_12 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[9]_i_8 
       (.I0(p_reg_reg_i_15__1_0[9]),
        .I1(p_reg_reg_i_15__1_1[9]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_2[9]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_3[9]),
        .O(\mux_566_27_1_1_U1/mux_2_13 [9]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[10]_i_10 
       (.I0(\mux_566_27_1_1_U1/mux_2_10 [10]),
        .I1(\mux_566_27_1_1_U1/mux_2_11 [10]),
        .O(\mux_566_27_1_1_U1/mux_3_5 [10]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[10]_i_11 
       (.I0(\mux_566_27_1_1_U1/mux_2_4 [10]),
        .I1(\mux_566_27_1_1_U1/mux_2_5 [10]),
        .O(\mux_566_27_1_1_U1/mux_3_2 [10]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[10]_i_12 
       (.I0(\mux_566_27_1_1_U1/mux_2_6 [10]),
        .I1(\mux_566_27_1_1_U1/mux_2_7 [10]),
        .O(\mux_566_27_1_1_U1/mux_3_3 [10]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[10]_i_13 
       (.I0(\mux_566_27_1_1_U1/mux_2_0 [10]),
        .I1(\mux_566_27_1_1_U1/mux_2_1 [10]),
        .O(\mux_566_27_1_1_U1/mux_3_0 [10]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[10]_i_14 
       (.I0(\mux_566_27_1_1_U1/mux_2_2 [10]),
        .I1(\mux_566_27_1_1_U1/mux_2_3 [10]),
        .O(\mux_566_27_1_1_U1/mux_3_1 [10]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[10]_i_3 
       (.I0(\mux_566_27_1_1_U1/mux_2_12 [10]),
        .I1(\mux_566_27_1_1_U1/mux_2_13 [10]),
        .O(\mux_566_27_1_1_U1/mux_4_3 [10]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[10]_i_4 
       (.I0(\mux_566_27_1_1_U1/mux_3_4 [10]),
        .I1(\mux_566_27_1_1_U1/mux_3_5 [10]),
        .O(\mux_566_27_1_1_U1/mux_4_2 [10]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[10]_i_5 
       (.I0(\mux_566_27_1_1_U1/mux_3_2 [10]),
        .I1(\mux_566_27_1_1_U1/mux_3_3 [10]),
        .O(\mux_566_27_1_1_U1/mux_4_1 [10]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[10]_i_6 
       (.I0(\mux_566_27_1_1_U1/mux_3_0 [10]),
        .I1(\mux_566_27_1_1_U1/mux_3_1 [10]),
        .O(\mux_566_27_1_1_U1/mux_4_0 [10]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[10]_i_9 
       (.I0(\mux_566_27_1_1_U1/mux_2_8 [10]),
        .I1(\mux_566_27_1_1_U1/mux_2_9 [10]),
        .O(\mux_566_27_1_1_U1/mux_3_4 [10]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[11]_i_10 
       (.I0(\mux_566_27_1_1_U1/mux_2_10 [11]),
        .I1(\mux_566_27_1_1_U1/mux_2_11 [11]),
        .O(\mux_566_27_1_1_U1/mux_3_5 [11]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[11]_i_11 
       (.I0(\mux_566_27_1_1_U1/mux_2_4 [11]),
        .I1(\mux_566_27_1_1_U1/mux_2_5 [11]),
        .O(\mux_566_27_1_1_U1/mux_3_2 [11]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[11]_i_12 
       (.I0(\mux_566_27_1_1_U1/mux_2_6 [11]),
        .I1(\mux_566_27_1_1_U1/mux_2_7 [11]),
        .O(\mux_566_27_1_1_U1/mux_3_3 [11]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[11]_i_13 
       (.I0(\mux_566_27_1_1_U1/mux_2_0 [11]),
        .I1(\mux_566_27_1_1_U1/mux_2_1 [11]),
        .O(\mux_566_27_1_1_U1/mux_3_0 [11]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[11]_i_14 
       (.I0(\mux_566_27_1_1_U1/mux_2_2 [11]),
        .I1(\mux_566_27_1_1_U1/mux_2_3 [11]),
        .O(\mux_566_27_1_1_U1/mux_3_1 [11]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[11]_i_3 
       (.I0(\mux_566_27_1_1_U1/mux_2_12 [11]),
        .I1(\mux_566_27_1_1_U1/mux_2_13 [11]),
        .O(\mux_566_27_1_1_U1/mux_4_3 [11]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[11]_i_4 
       (.I0(\mux_566_27_1_1_U1/mux_3_4 [11]),
        .I1(\mux_566_27_1_1_U1/mux_3_5 [11]),
        .O(\mux_566_27_1_1_U1/mux_4_2 [11]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[11]_i_5 
       (.I0(\mux_566_27_1_1_U1/mux_3_2 [11]),
        .I1(\mux_566_27_1_1_U1/mux_3_3 [11]),
        .O(\mux_566_27_1_1_U1/mux_4_1 [11]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[11]_i_6 
       (.I0(\mux_566_27_1_1_U1/mux_3_0 [11]),
        .I1(\mux_566_27_1_1_U1/mux_3_1 [11]),
        .O(\mux_566_27_1_1_U1/mux_4_0 [11]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[11]_i_9 
       (.I0(\mux_566_27_1_1_U1/mux_2_8 [11]),
        .I1(\mux_566_27_1_1_U1/mux_2_9 [11]),
        .O(\mux_566_27_1_1_U1/mux_3_4 [11]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[15]_i_10 
       (.I0(\mux_566_27_1_1_U1/mux_2_10 [15]),
        .I1(\mux_566_27_1_1_U1/mux_2_11 [15]),
        .O(\mux_566_27_1_1_U1/mux_3_5 [15]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[15]_i_11 
       (.I0(\mux_566_27_1_1_U1/mux_2_4 [15]),
        .I1(\mux_566_27_1_1_U1/mux_2_5 [15]),
        .O(\mux_566_27_1_1_U1/mux_3_2 [15]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[15]_i_12 
       (.I0(\mux_566_27_1_1_U1/mux_2_6 [15]),
        .I1(\mux_566_27_1_1_U1/mux_2_7 [15]),
        .O(\mux_566_27_1_1_U1/mux_3_3 [15]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[15]_i_13 
       (.I0(\mux_566_27_1_1_U1/mux_2_0 [15]),
        .I1(\mux_566_27_1_1_U1/mux_2_1 [15]),
        .O(\mux_566_27_1_1_U1/mux_3_0 [15]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[15]_i_14 
       (.I0(\mux_566_27_1_1_U1/mux_2_2 [15]),
        .I1(\mux_566_27_1_1_U1/mux_2_3 [15]),
        .O(\mux_566_27_1_1_U1/mux_3_1 [15]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[15]_i_3 
       (.I0(\mux_566_27_1_1_U1/mux_2_12 [15]),
        .I1(\mux_566_27_1_1_U1/mux_2_13 [15]),
        .O(\mux_566_27_1_1_U1/mux_4_3 [15]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[15]_i_4 
       (.I0(\mux_566_27_1_1_U1/mux_3_4 [15]),
        .I1(\mux_566_27_1_1_U1/mux_3_5 [15]),
        .O(\mux_566_27_1_1_U1/mux_4_2 [15]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[15]_i_5 
       (.I0(\mux_566_27_1_1_U1/mux_3_2 [15]),
        .I1(\mux_566_27_1_1_U1/mux_3_3 [15]),
        .O(\mux_566_27_1_1_U1/mux_4_1 [15]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[15]_i_6 
       (.I0(\mux_566_27_1_1_U1/mux_3_0 [15]),
        .I1(\mux_566_27_1_1_U1/mux_3_1 [15]),
        .O(\mux_566_27_1_1_U1/mux_4_0 [15]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[15]_i_9 
       (.I0(\mux_566_27_1_1_U1/mux_2_8 [15]),
        .I1(\mux_566_27_1_1_U1/mux_2_9 [15]),
        .O(\mux_566_27_1_1_U1/mux_3_4 [15]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[16]_i_10 
       (.I0(\mux_566_27_1_1_U1/mux_2_10 [16]),
        .I1(\mux_566_27_1_1_U1/mux_2_11 [16]),
        .O(\mux_566_27_1_1_U1/mux_3_5 [16]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[16]_i_11 
       (.I0(\mux_566_27_1_1_U1/mux_2_4 [16]),
        .I1(\mux_566_27_1_1_U1/mux_2_5 [16]),
        .O(\mux_566_27_1_1_U1/mux_3_2 [16]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[16]_i_12 
       (.I0(\mux_566_27_1_1_U1/mux_2_6 [16]),
        .I1(\mux_566_27_1_1_U1/mux_2_7 [16]),
        .O(\mux_566_27_1_1_U1/mux_3_3 [16]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[16]_i_13 
       (.I0(\mux_566_27_1_1_U1/mux_2_0 [16]),
        .I1(\mux_566_27_1_1_U1/mux_2_1 [16]),
        .O(\mux_566_27_1_1_U1/mux_3_0 [16]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[16]_i_14 
       (.I0(\mux_566_27_1_1_U1/mux_2_2 [16]),
        .I1(\mux_566_27_1_1_U1/mux_2_3 [16]),
        .O(\mux_566_27_1_1_U1/mux_3_1 [16]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[16]_i_3 
       (.I0(\mux_566_27_1_1_U1/mux_2_12 [16]),
        .I1(\mux_566_27_1_1_U1/mux_2_13 [16]),
        .O(\mux_566_27_1_1_U1/mux_4_3 [16]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[16]_i_4 
       (.I0(\mux_566_27_1_1_U1/mux_3_4 [16]),
        .I1(\mux_566_27_1_1_U1/mux_3_5 [16]),
        .O(\mux_566_27_1_1_U1/mux_4_2 [16]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[16]_i_5 
       (.I0(\mux_566_27_1_1_U1/mux_3_2 [16]),
        .I1(\mux_566_27_1_1_U1/mux_3_3 [16]),
        .O(\mux_566_27_1_1_U1/mux_4_1 [16]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[16]_i_6 
       (.I0(\mux_566_27_1_1_U1/mux_3_0 [16]),
        .I1(\mux_566_27_1_1_U1/mux_3_1 [16]),
        .O(\mux_566_27_1_1_U1/mux_4_0 [16]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[16]_i_9 
       (.I0(\mux_566_27_1_1_U1/mux_2_8 [16]),
        .I1(\mux_566_27_1_1_U1/mux_2_9 [16]),
        .O(\mux_566_27_1_1_U1/mux_3_4 [16]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[17]_i_10 
       (.I0(\mux_566_27_1_1_U1/mux_2_10 [17]),
        .I1(\mux_566_27_1_1_U1/mux_2_11 [17]),
        .O(\mux_566_27_1_1_U1/mux_3_5 [17]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[17]_i_11 
       (.I0(\mux_566_27_1_1_U1/mux_2_4 [17]),
        .I1(\mux_566_27_1_1_U1/mux_2_5 [17]),
        .O(\mux_566_27_1_1_U1/mux_3_2 [17]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[17]_i_12 
       (.I0(\mux_566_27_1_1_U1/mux_2_6 [17]),
        .I1(\mux_566_27_1_1_U1/mux_2_7 [17]),
        .O(\mux_566_27_1_1_U1/mux_3_3 [17]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[17]_i_13 
       (.I0(\mux_566_27_1_1_U1/mux_2_0 [17]),
        .I1(\mux_566_27_1_1_U1/mux_2_1 [17]),
        .O(\mux_566_27_1_1_U1/mux_3_0 [17]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[17]_i_14 
       (.I0(\mux_566_27_1_1_U1/mux_2_2 [17]),
        .I1(\mux_566_27_1_1_U1/mux_2_3 [17]),
        .O(\mux_566_27_1_1_U1/mux_3_1 [17]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[17]_i_3 
       (.I0(\mux_566_27_1_1_U1/mux_2_12 [17]),
        .I1(\mux_566_27_1_1_U1/mux_2_13 [17]),
        .O(\mux_566_27_1_1_U1/mux_4_3 [17]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[17]_i_4 
       (.I0(\mux_566_27_1_1_U1/mux_3_4 [17]),
        .I1(\mux_566_27_1_1_U1/mux_3_5 [17]),
        .O(\mux_566_27_1_1_U1/mux_4_2 [17]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[17]_i_5 
       (.I0(\mux_566_27_1_1_U1/mux_3_2 [17]),
        .I1(\mux_566_27_1_1_U1/mux_3_3 [17]),
        .O(\mux_566_27_1_1_U1/mux_4_1 [17]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[17]_i_6 
       (.I0(\mux_566_27_1_1_U1/mux_3_0 [17]),
        .I1(\mux_566_27_1_1_U1/mux_3_1 [17]),
        .O(\mux_566_27_1_1_U1/mux_4_0 [17]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[17]_i_9 
       (.I0(\mux_566_27_1_1_U1/mux_2_8 [17]),
        .I1(\mux_566_27_1_1_U1/mux_2_9 [17]),
        .O(\mux_566_27_1_1_U1/mux_3_4 [17]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[18]_i_10 
       (.I0(\mux_566_27_1_1_U1/mux_2_10 [18]),
        .I1(\mux_566_27_1_1_U1/mux_2_11 [18]),
        .O(\mux_566_27_1_1_U1/mux_3_5 [18]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[18]_i_11 
       (.I0(\mux_566_27_1_1_U1/mux_2_4 [18]),
        .I1(\mux_566_27_1_1_U1/mux_2_5 [18]),
        .O(\mux_566_27_1_1_U1/mux_3_2 [18]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[18]_i_12 
       (.I0(\mux_566_27_1_1_U1/mux_2_6 [18]),
        .I1(\mux_566_27_1_1_U1/mux_2_7 [18]),
        .O(\mux_566_27_1_1_U1/mux_3_3 [18]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[18]_i_13 
       (.I0(\mux_566_27_1_1_U1/mux_2_0 [18]),
        .I1(\mux_566_27_1_1_U1/mux_2_1 [18]),
        .O(\mux_566_27_1_1_U1/mux_3_0 [18]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[18]_i_14 
       (.I0(\mux_566_27_1_1_U1/mux_2_2 [18]),
        .I1(\mux_566_27_1_1_U1/mux_2_3 [18]),
        .O(\mux_566_27_1_1_U1/mux_3_1 [18]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[18]_i_3 
       (.I0(\mux_566_27_1_1_U1/mux_2_12 [18]),
        .I1(\mux_566_27_1_1_U1/mux_2_13 [18]),
        .O(\mux_566_27_1_1_U1/mux_4_3 [18]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[18]_i_4 
       (.I0(\mux_566_27_1_1_U1/mux_3_4 [18]),
        .I1(\mux_566_27_1_1_U1/mux_3_5 [18]),
        .O(\mux_566_27_1_1_U1/mux_4_2 [18]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[18]_i_5 
       (.I0(\mux_566_27_1_1_U1/mux_3_2 [18]),
        .I1(\mux_566_27_1_1_U1/mux_3_3 [18]),
        .O(\mux_566_27_1_1_U1/mux_4_1 [18]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[18]_i_6 
       (.I0(\mux_566_27_1_1_U1/mux_3_0 [18]),
        .I1(\mux_566_27_1_1_U1/mux_3_1 [18]),
        .O(\mux_566_27_1_1_U1/mux_4_0 [18]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[18]_i_9 
       (.I0(\mux_566_27_1_1_U1/mux_2_8 [18]),
        .I1(\mux_566_27_1_1_U1/mux_2_9 [18]),
        .O(\mux_566_27_1_1_U1/mux_3_4 [18]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[19]_i_10 
       (.I0(\mux_566_27_1_1_U1/mux_2_10 [19]),
        .I1(\mux_566_27_1_1_U1/mux_2_11 [19]),
        .O(\mux_566_27_1_1_U1/mux_3_5 [19]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[19]_i_11 
       (.I0(\mux_566_27_1_1_U1/mux_2_4 [19]),
        .I1(\mux_566_27_1_1_U1/mux_2_5 [19]),
        .O(\mux_566_27_1_1_U1/mux_3_2 [19]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[19]_i_12 
       (.I0(\mux_566_27_1_1_U1/mux_2_6 [19]),
        .I1(\mux_566_27_1_1_U1/mux_2_7 [19]),
        .O(\mux_566_27_1_1_U1/mux_3_3 [19]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[19]_i_13 
       (.I0(\mux_566_27_1_1_U1/mux_2_0 [19]),
        .I1(\mux_566_27_1_1_U1/mux_2_1 [19]),
        .O(\mux_566_27_1_1_U1/mux_3_0 [19]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[19]_i_14 
       (.I0(\mux_566_27_1_1_U1/mux_2_2 [19]),
        .I1(\mux_566_27_1_1_U1/mux_2_3 [19]),
        .O(\mux_566_27_1_1_U1/mux_3_1 [19]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[19]_i_3 
       (.I0(\mux_566_27_1_1_U1/mux_2_12 [19]),
        .I1(\mux_566_27_1_1_U1/mux_2_13 [19]),
        .O(\mux_566_27_1_1_U1/mux_4_3 [19]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[19]_i_4 
       (.I0(\mux_566_27_1_1_U1/mux_3_4 [19]),
        .I1(\mux_566_27_1_1_U1/mux_3_5 [19]),
        .O(\mux_566_27_1_1_U1/mux_4_2 [19]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[19]_i_5 
       (.I0(\mux_566_27_1_1_U1/mux_3_2 [19]),
        .I1(\mux_566_27_1_1_U1/mux_3_3 [19]),
        .O(\mux_566_27_1_1_U1/mux_4_1 [19]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[19]_i_6 
       (.I0(\mux_566_27_1_1_U1/mux_3_0 [19]),
        .I1(\mux_566_27_1_1_U1/mux_3_1 [19]),
        .O(\mux_566_27_1_1_U1/mux_4_0 [19]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[19]_i_9 
       (.I0(\mux_566_27_1_1_U1/mux_2_8 [19]),
        .I1(\mux_566_27_1_1_U1/mux_2_9 [19]),
        .O(\mux_566_27_1_1_U1/mux_3_4 [19]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[20]_i_10 
       (.I0(\mux_566_27_1_1_U1/mux_2_10 [20]),
        .I1(\mux_566_27_1_1_U1/mux_2_11 [20]),
        .O(\mux_566_27_1_1_U1/mux_3_5 [20]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[20]_i_11 
       (.I0(\mux_566_27_1_1_U1/mux_2_4 [20]),
        .I1(\mux_566_27_1_1_U1/mux_2_5 [20]),
        .O(\mux_566_27_1_1_U1/mux_3_2 [20]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[20]_i_12 
       (.I0(\mux_566_27_1_1_U1/mux_2_6 [20]),
        .I1(\mux_566_27_1_1_U1/mux_2_7 [20]),
        .O(\mux_566_27_1_1_U1/mux_3_3 [20]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[20]_i_13 
       (.I0(\mux_566_27_1_1_U1/mux_2_0 [20]),
        .I1(\mux_566_27_1_1_U1/mux_2_1 [20]),
        .O(\mux_566_27_1_1_U1/mux_3_0 [20]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[20]_i_14 
       (.I0(\mux_566_27_1_1_U1/mux_2_2 [20]),
        .I1(\mux_566_27_1_1_U1/mux_2_3 [20]),
        .O(\mux_566_27_1_1_U1/mux_3_1 [20]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[20]_i_3 
       (.I0(\mux_566_27_1_1_U1/mux_2_12 [20]),
        .I1(\mux_566_27_1_1_U1/mux_2_13 [20]),
        .O(\mux_566_27_1_1_U1/mux_4_3 [20]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[20]_i_4 
       (.I0(\mux_566_27_1_1_U1/mux_3_4 [20]),
        .I1(\mux_566_27_1_1_U1/mux_3_5 [20]),
        .O(\mux_566_27_1_1_U1/mux_4_2 [20]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[20]_i_5 
       (.I0(\mux_566_27_1_1_U1/mux_3_2 [20]),
        .I1(\mux_566_27_1_1_U1/mux_3_3 [20]),
        .O(\mux_566_27_1_1_U1/mux_4_1 [20]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[20]_i_6 
       (.I0(\mux_566_27_1_1_U1/mux_3_0 [20]),
        .I1(\mux_566_27_1_1_U1/mux_3_1 [20]),
        .O(\mux_566_27_1_1_U1/mux_4_0 [20]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[20]_i_9 
       (.I0(\mux_566_27_1_1_U1/mux_2_8 [20]),
        .I1(\mux_566_27_1_1_U1/mux_2_9 [20]),
        .O(\mux_566_27_1_1_U1/mux_3_4 [20]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[21]_i_10 
       (.I0(\mux_566_27_1_1_U1/mux_2_10 [21]),
        .I1(\mux_566_27_1_1_U1/mux_2_11 [21]),
        .O(\mux_566_27_1_1_U1/mux_3_5 [21]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[21]_i_11 
       (.I0(\mux_566_27_1_1_U1/mux_2_4 [21]),
        .I1(\mux_566_27_1_1_U1/mux_2_5 [21]),
        .O(\mux_566_27_1_1_U1/mux_3_2 [21]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[21]_i_12 
       (.I0(\mux_566_27_1_1_U1/mux_2_6 [21]),
        .I1(\mux_566_27_1_1_U1/mux_2_7 [21]),
        .O(\mux_566_27_1_1_U1/mux_3_3 [21]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[21]_i_13 
       (.I0(\mux_566_27_1_1_U1/mux_2_0 [21]),
        .I1(\mux_566_27_1_1_U1/mux_2_1 [21]),
        .O(\mux_566_27_1_1_U1/mux_3_0 [21]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[21]_i_14 
       (.I0(\mux_566_27_1_1_U1/mux_2_2 [21]),
        .I1(\mux_566_27_1_1_U1/mux_2_3 [21]),
        .O(\mux_566_27_1_1_U1/mux_3_1 [21]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[21]_i_3 
       (.I0(\mux_566_27_1_1_U1/mux_2_12 [21]),
        .I1(\mux_566_27_1_1_U1/mux_2_13 [21]),
        .O(\mux_566_27_1_1_U1/mux_4_3 [21]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[21]_i_4 
       (.I0(\mux_566_27_1_1_U1/mux_3_4 [21]),
        .I1(\mux_566_27_1_1_U1/mux_3_5 [21]),
        .O(\mux_566_27_1_1_U1/mux_4_2 [21]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[21]_i_5 
       (.I0(\mux_566_27_1_1_U1/mux_3_2 [21]),
        .I1(\mux_566_27_1_1_U1/mux_3_3 [21]),
        .O(\mux_566_27_1_1_U1/mux_4_1 [21]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[21]_i_6 
       (.I0(\mux_566_27_1_1_U1/mux_3_0 [21]),
        .I1(\mux_566_27_1_1_U1/mux_3_1 [21]),
        .O(\mux_566_27_1_1_U1/mux_4_0 [21]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[21]_i_9 
       (.I0(\mux_566_27_1_1_U1/mux_2_8 [21]),
        .I1(\mux_566_27_1_1_U1/mux_2_9 [21]),
        .O(\mux_566_27_1_1_U1/mux_3_4 [21]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[22]_i_10 
       (.I0(\mux_566_27_1_1_U1/mux_2_10 [22]),
        .I1(\mux_566_27_1_1_U1/mux_2_11 [22]),
        .O(\mux_566_27_1_1_U1/mux_3_5 [22]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[22]_i_11 
       (.I0(\mux_566_27_1_1_U1/mux_2_4 [22]),
        .I1(\mux_566_27_1_1_U1/mux_2_5 [22]),
        .O(\mux_566_27_1_1_U1/mux_3_2 [22]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[22]_i_12 
       (.I0(\mux_566_27_1_1_U1/mux_2_6 [22]),
        .I1(\mux_566_27_1_1_U1/mux_2_7 [22]),
        .O(\mux_566_27_1_1_U1/mux_3_3 [22]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[22]_i_13 
       (.I0(\mux_566_27_1_1_U1/mux_2_0 [22]),
        .I1(\mux_566_27_1_1_U1/mux_2_1 [22]),
        .O(\mux_566_27_1_1_U1/mux_3_0 [22]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[22]_i_14 
       (.I0(\mux_566_27_1_1_U1/mux_2_2 [22]),
        .I1(\mux_566_27_1_1_U1/mux_2_3 [22]),
        .O(\mux_566_27_1_1_U1/mux_3_1 [22]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[22]_i_3 
       (.I0(\mux_566_27_1_1_U1/mux_2_12 [22]),
        .I1(\mux_566_27_1_1_U1/mux_2_13 [22]),
        .O(\mux_566_27_1_1_U1/mux_4_3 [22]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[22]_i_4 
       (.I0(\mux_566_27_1_1_U1/mux_3_4 [22]),
        .I1(\mux_566_27_1_1_U1/mux_3_5 [22]),
        .O(\mux_566_27_1_1_U1/mux_4_2 [22]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[22]_i_5 
       (.I0(\mux_566_27_1_1_U1/mux_3_2 [22]),
        .I1(\mux_566_27_1_1_U1/mux_3_3 [22]),
        .O(\mux_566_27_1_1_U1/mux_4_1 [22]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[22]_i_6 
       (.I0(\mux_566_27_1_1_U1/mux_3_0 [22]),
        .I1(\mux_566_27_1_1_U1/mux_3_1 [22]),
        .O(\mux_566_27_1_1_U1/mux_4_0 [22]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[22]_i_9 
       (.I0(\mux_566_27_1_1_U1/mux_2_8 [22]),
        .I1(\mux_566_27_1_1_U1/mux_2_9 [22]),
        .O(\mux_566_27_1_1_U1/mux_3_4 [22]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_i_13 
       (.I0(\mux_566_27_1_1_U1/mux_2_8 [23]),
        .I1(\mux_566_27_1_1_U1/mux_2_9 [23]),
        .O(\mux_566_27_1_1_U1/mux_3_4 [23]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_i_14 
       (.I0(\mux_566_27_1_1_U1/mux_2_10 [23]),
        .I1(\mux_566_27_1_1_U1/mux_2_11 [23]),
        .O(\mux_566_27_1_1_U1/mux_3_5 [23]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_i_15 
       (.I0(\mux_566_27_1_1_U1/mux_2_4 [23]),
        .I1(\mux_566_27_1_1_U1/mux_2_5 [23]),
        .O(\mux_566_27_1_1_U1/mux_3_2 [23]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_i_16 
       (.I0(\mux_566_27_1_1_U1/mux_2_6 [23]),
        .I1(\mux_566_27_1_1_U1/mux_2_7 [23]),
        .O(\mux_566_27_1_1_U1/mux_3_3 [23]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_i_17 
       (.I0(\mux_566_27_1_1_U1/mux_2_0 [23]),
        .I1(\mux_566_27_1_1_U1/mux_2_1 [23]),
        .O(\mux_566_27_1_1_U1/mux_3_0 [23]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_i_18 
       (.I0(\mux_566_27_1_1_U1/mux_2_2 [23]),
        .I1(\mux_566_27_1_1_U1/mux_2_3 [23]),
        .O(\mux_566_27_1_1_U1/mux_3_1 [23]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_i_3 
       (.I0(\mux_566_27_1_1_U1/mux_2_12 [23]),
        .I1(\mux_566_27_1_1_U1/mux_2_13 [23]),
        .O(\mux_566_27_1_1_U1/mux_4_3 [23]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_i_4 
       (.I0(\mux_566_27_1_1_U1/mux_3_4 [23]),
        .I1(\mux_566_27_1_1_U1/mux_3_5 [23]),
        .O(\mux_566_27_1_1_U1/mux_4_2 [23]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_i_6 
       (.I0(\mux_566_27_1_1_U1/mux_3_2 [23]),
        .I1(\mux_566_27_1_1_U1/mux_3_3 [23]),
        .O(\mux_566_27_1_1_U1/mux_4_1 [23]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[23]_i_8 
       (.I0(\mux_566_27_1_1_U1/mux_3_0 [23]),
        .I1(\mux_566_27_1_1_U1/mux_3_1 [23]),
        .O(\mux_566_27_1_1_U1/mux_4_0 [23]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[3]_i_10 
       (.I0(\mux_566_27_1_1_U1/mux_2_10 [3]),
        .I1(\mux_566_27_1_1_U1/mux_2_11 [3]),
        .O(\mux_566_27_1_1_U1/mux_3_5 [3]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[3]_i_11 
       (.I0(\mux_566_27_1_1_U1/mux_2_4 [3]),
        .I1(\mux_566_27_1_1_U1/mux_2_5 [3]),
        .O(\mux_566_27_1_1_U1/mux_3_2 [3]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[3]_i_12 
       (.I0(\mux_566_27_1_1_U1/mux_2_6 [3]),
        .I1(\mux_566_27_1_1_U1/mux_2_7 [3]),
        .O(\mux_566_27_1_1_U1/mux_3_3 [3]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[3]_i_13 
       (.I0(\mux_566_27_1_1_U1/mux_2_0 [3]),
        .I1(\mux_566_27_1_1_U1/mux_2_1 [3]),
        .O(\mux_566_27_1_1_U1/mux_3_0 [3]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[3]_i_14 
       (.I0(\mux_566_27_1_1_U1/mux_2_2 [3]),
        .I1(\mux_566_27_1_1_U1/mux_2_3 [3]),
        .O(\mux_566_27_1_1_U1/mux_3_1 [3]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[3]_i_3 
       (.I0(\mux_566_27_1_1_U1/mux_2_12 [3]),
        .I1(\mux_566_27_1_1_U1/mux_2_13 [3]),
        .O(\mux_566_27_1_1_U1/mux_4_3 [3]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[3]_i_4 
       (.I0(\mux_566_27_1_1_U1/mux_3_4 [3]),
        .I1(\mux_566_27_1_1_U1/mux_3_5 [3]),
        .O(\mux_566_27_1_1_U1/mux_4_2 [3]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[3]_i_5 
       (.I0(\mux_566_27_1_1_U1/mux_3_2 [3]),
        .I1(\mux_566_27_1_1_U1/mux_3_3 [3]),
        .O(\mux_566_27_1_1_U1/mux_4_1 [3]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[3]_i_6 
       (.I0(\mux_566_27_1_1_U1/mux_3_0 [3]),
        .I1(\mux_566_27_1_1_U1/mux_3_1 [3]),
        .O(\mux_566_27_1_1_U1/mux_4_0 [3]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[3]_i_9 
       (.I0(\mux_566_27_1_1_U1/mux_2_8 [3]),
        .I1(\mux_566_27_1_1_U1/mux_2_9 [3]),
        .O(\mux_566_27_1_1_U1/mux_3_4 [3]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[4]_i_10 
       (.I0(\mux_566_27_1_1_U1/mux_2_10 [4]),
        .I1(\mux_566_27_1_1_U1/mux_2_11 [4]),
        .O(\mux_566_27_1_1_U1/mux_3_5 [4]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[4]_i_11 
       (.I0(\mux_566_27_1_1_U1/mux_2_4 [4]),
        .I1(\mux_566_27_1_1_U1/mux_2_5 [4]),
        .O(\mux_566_27_1_1_U1/mux_3_2 [4]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[4]_i_12 
       (.I0(\mux_566_27_1_1_U1/mux_2_6 [4]),
        .I1(\mux_566_27_1_1_U1/mux_2_7 [4]),
        .O(\mux_566_27_1_1_U1/mux_3_3 [4]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[4]_i_13 
       (.I0(\mux_566_27_1_1_U1/mux_2_0 [4]),
        .I1(\mux_566_27_1_1_U1/mux_2_1 [4]),
        .O(\mux_566_27_1_1_U1/mux_3_0 [4]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[4]_i_14 
       (.I0(\mux_566_27_1_1_U1/mux_2_2 [4]),
        .I1(\mux_566_27_1_1_U1/mux_2_3 [4]),
        .O(\mux_566_27_1_1_U1/mux_3_1 [4]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[4]_i_3 
       (.I0(\mux_566_27_1_1_U1/mux_2_12 [4]),
        .I1(\mux_566_27_1_1_U1/mux_2_13 [4]),
        .O(\mux_566_27_1_1_U1/mux_4_3 [4]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[4]_i_4 
       (.I0(\mux_566_27_1_1_U1/mux_3_4 [4]),
        .I1(\mux_566_27_1_1_U1/mux_3_5 [4]),
        .O(\mux_566_27_1_1_U1/mux_4_2 [4]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[4]_i_5 
       (.I0(\mux_566_27_1_1_U1/mux_3_2 [4]),
        .I1(\mux_566_27_1_1_U1/mux_3_3 [4]),
        .O(\mux_566_27_1_1_U1/mux_4_1 [4]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[4]_i_6 
       (.I0(\mux_566_27_1_1_U1/mux_3_0 [4]),
        .I1(\mux_566_27_1_1_U1/mux_3_1 [4]),
        .O(\mux_566_27_1_1_U1/mux_4_0 [4]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[4]_i_9 
       (.I0(\mux_566_27_1_1_U1/mux_2_8 [4]),
        .I1(\mux_566_27_1_1_U1/mux_2_9 [4]),
        .O(\mux_566_27_1_1_U1/mux_3_4 [4]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[5]_i_10 
       (.I0(\mux_566_27_1_1_U1/mux_2_10 [5]),
        .I1(\mux_566_27_1_1_U1/mux_2_11 [5]),
        .O(\mux_566_27_1_1_U1/mux_3_5 [5]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[5]_i_11 
       (.I0(\mux_566_27_1_1_U1/mux_2_4 [5]),
        .I1(\mux_566_27_1_1_U1/mux_2_5 [5]),
        .O(\mux_566_27_1_1_U1/mux_3_2 [5]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[5]_i_12 
       (.I0(\mux_566_27_1_1_U1/mux_2_6 [5]),
        .I1(\mux_566_27_1_1_U1/mux_2_7 [5]),
        .O(\mux_566_27_1_1_U1/mux_3_3 [5]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[5]_i_13 
       (.I0(\mux_566_27_1_1_U1/mux_2_0 [5]),
        .I1(\mux_566_27_1_1_U1/mux_2_1 [5]),
        .O(\mux_566_27_1_1_U1/mux_3_0 [5]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[5]_i_14 
       (.I0(\mux_566_27_1_1_U1/mux_2_2 [5]),
        .I1(\mux_566_27_1_1_U1/mux_2_3 [5]),
        .O(\mux_566_27_1_1_U1/mux_3_1 [5]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[5]_i_3 
       (.I0(\mux_566_27_1_1_U1/mux_2_12 [5]),
        .I1(\mux_566_27_1_1_U1/mux_2_13 [5]),
        .O(\mux_566_27_1_1_U1/mux_4_3 [5]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[5]_i_4 
       (.I0(\mux_566_27_1_1_U1/mux_3_4 [5]),
        .I1(\mux_566_27_1_1_U1/mux_3_5 [5]),
        .O(\mux_566_27_1_1_U1/mux_4_2 [5]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[5]_i_5 
       (.I0(\mux_566_27_1_1_U1/mux_3_2 [5]),
        .I1(\mux_566_27_1_1_U1/mux_3_3 [5]),
        .O(\mux_566_27_1_1_U1/mux_4_1 [5]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[5]_i_6 
       (.I0(\mux_566_27_1_1_U1/mux_3_0 [5]),
        .I1(\mux_566_27_1_1_U1/mux_3_1 [5]),
        .O(\mux_566_27_1_1_U1/mux_4_0 [5]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[5]_i_9 
       (.I0(\mux_566_27_1_1_U1/mux_2_8 [5]),
        .I1(\mux_566_27_1_1_U1/mux_2_9 [5]),
        .O(\mux_566_27_1_1_U1/mux_3_4 [5]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[6]_i_10 
       (.I0(\mux_566_27_1_1_U1/mux_2_10 [6]),
        .I1(\mux_566_27_1_1_U1/mux_2_11 [6]),
        .O(\mux_566_27_1_1_U1/mux_3_5 [6]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[6]_i_11 
       (.I0(\mux_566_27_1_1_U1/mux_2_4 [6]),
        .I1(\mux_566_27_1_1_U1/mux_2_5 [6]),
        .O(\mux_566_27_1_1_U1/mux_3_2 [6]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[6]_i_12 
       (.I0(\mux_566_27_1_1_U1/mux_2_6 [6]),
        .I1(\mux_566_27_1_1_U1/mux_2_7 [6]),
        .O(\mux_566_27_1_1_U1/mux_3_3 [6]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[6]_i_13 
       (.I0(\mux_566_27_1_1_U1/mux_2_0 [6]),
        .I1(\mux_566_27_1_1_U1/mux_2_1 [6]),
        .O(\mux_566_27_1_1_U1/mux_3_0 [6]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[6]_i_14 
       (.I0(\mux_566_27_1_1_U1/mux_2_2 [6]),
        .I1(\mux_566_27_1_1_U1/mux_2_3 [6]),
        .O(\mux_566_27_1_1_U1/mux_3_1 [6]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[6]_i_3 
       (.I0(\mux_566_27_1_1_U1/mux_2_12 [6]),
        .I1(\mux_566_27_1_1_U1/mux_2_13 [6]),
        .O(\mux_566_27_1_1_U1/mux_4_3 [6]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[6]_i_4 
       (.I0(\mux_566_27_1_1_U1/mux_3_4 [6]),
        .I1(\mux_566_27_1_1_U1/mux_3_5 [6]),
        .O(\mux_566_27_1_1_U1/mux_4_2 [6]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[6]_i_5 
       (.I0(\mux_566_27_1_1_U1/mux_3_2 [6]),
        .I1(\mux_566_27_1_1_U1/mux_3_3 [6]),
        .O(\mux_566_27_1_1_U1/mux_4_1 [6]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[6]_i_6 
       (.I0(\mux_566_27_1_1_U1/mux_3_0 [6]),
        .I1(\mux_566_27_1_1_U1/mux_3_1 [6]),
        .O(\mux_566_27_1_1_U1/mux_4_0 [6]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[6]_i_9 
       (.I0(\mux_566_27_1_1_U1/mux_2_8 [6]),
        .I1(\mux_566_27_1_1_U1/mux_2_9 [6]),
        .O(\mux_566_27_1_1_U1/mux_3_4 [6]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[7]_i_10 
       (.I0(\mux_566_27_1_1_U1/mux_2_10 [7]),
        .I1(\mux_566_27_1_1_U1/mux_2_11 [7]),
        .O(\mux_566_27_1_1_U1/mux_3_5 [7]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[7]_i_11 
       (.I0(\mux_566_27_1_1_U1/mux_2_4 [7]),
        .I1(\mux_566_27_1_1_U1/mux_2_5 [7]),
        .O(\mux_566_27_1_1_U1/mux_3_2 [7]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[7]_i_12 
       (.I0(\mux_566_27_1_1_U1/mux_2_6 [7]),
        .I1(\mux_566_27_1_1_U1/mux_2_7 [7]),
        .O(\mux_566_27_1_1_U1/mux_3_3 [7]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[7]_i_13 
       (.I0(\mux_566_27_1_1_U1/mux_2_0 [7]),
        .I1(\mux_566_27_1_1_U1/mux_2_1 [7]),
        .O(\mux_566_27_1_1_U1/mux_3_0 [7]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[7]_i_14 
       (.I0(\mux_566_27_1_1_U1/mux_2_2 [7]),
        .I1(\mux_566_27_1_1_U1/mux_2_3 [7]),
        .O(\mux_566_27_1_1_U1/mux_3_1 [7]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[7]_i_3 
       (.I0(\mux_566_27_1_1_U1/mux_2_12 [7]),
        .I1(\mux_566_27_1_1_U1/mux_2_13 [7]),
        .O(\mux_566_27_1_1_U1/mux_4_3 [7]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[7]_i_4 
       (.I0(\mux_566_27_1_1_U1/mux_3_4 [7]),
        .I1(\mux_566_27_1_1_U1/mux_3_5 [7]),
        .O(\mux_566_27_1_1_U1/mux_4_2 [7]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[7]_i_5 
       (.I0(\mux_566_27_1_1_U1/mux_3_2 [7]),
        .I1(\mux_566_27_1_1_U1/mux_3_3 [7]),
        .O(\mux_566_27_1_1_U1/mux_4_1 [7]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[7]_i_6 
       (.I0(\mux_566_27_1_1_U1/mux_3_0 [7]),
        .I1(\mux_566_27_1_1_U1/mux_3_1 [7]),
        .O(\mux_566_27_1_1_U1/mux_4_0 [7]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[7]_i_9 
       (.I0(\mux_566_27_1_1_U1/mux_2_8 [7]),
        .I1(\mux_566_27_1_1_U1/mux_2_9 [7]),
        .O(\mux_566_27_1_1_U1/mux_3_4 [7]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[8]_i_10 
       (.I0(\mux_566_27_1_1_U1/mux_2_10 [8]),
        .I1(\mux_566_27_1_1_U1/mux_2_11 [8]),
        .O(\mux_566_27_1_1_U1/mux_3_5 [8]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[8]_i_11 
       (.I0(\mux_566_27_1_1_U1/mux_2_4 [8]),
        .I1(\mux_566_27_1_1_U1/mux_2_5 [8]),
        .O(\mux_566_27_1_1_U1/mux_3_2 [8]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[8]_i_12 
       (.I0(\mux_566_27_1_1_U1/mux_2_6 [8]),
        .I1(\mux_566_27_1_1_U1/mux_2_7 [8]),
        .O(\mux_566_27_1_1_U1/mux_3_3 [8]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[8]_i_13 
       (.I0(\mux_566_27_1_1_U1/mux_2_0 [8]),
        .I1(\mux_566_27_1_1_U1/mux_2_1 [8]),
        .O(\mux_566_27_1_1_U1/mux_3_0 [8]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[8]_i_14 
       (.I0(\mux_566_27_1_1_U1/mux_2_2 [8]),
        .I1(\mux_566_27_1_1_U1/mux_2_3 [8]),
        .O(\mux_566_27_1_1_U1/mux_3_1 [8]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[8]_i_3 
       (.I0(\mux_566_27_1_1_U1/mux_2_12 [8]),
        .I1(\mux_566_27_1_1_U1/mux_2_13 [8]),
        .O(\mux_566_27_1_1_U1/mux_4_3 [8]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[8]_i_4 
       (.I0(\mux_566_27_1_1_U1/mux_3_4 [8]),
        .I1(\mux_566_27_1_1_U1/mux_3_5 [8]),
        .O(\mux_566_27_1_1_U1/mux_4_2 [8]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[8]_i_5 
       (.I0(\mux_566_27_1_1_U1/mux_3_2 [8]),
        .I1(\mux_566_27_1_1_U1/mux_3_3 [8]),
        .O(\mux_566_27_1_1_U1/mux_4_1 [8]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[8]_i_6 
       (.I0(\mux_566_27_1_1_U1/mux_3_0 [8]),
        .I1(\mux_566_27_1_1_U1/mux_3_1 [8]),
        .O(\mux_566_27_1_1_U1/mux_4_0 [8]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[8]_i_9 
       (.I0(\mux_566_27_1_1_U1/mux_2_8 [8]),
        .I1(\mux_566_27_1_1_U1/mux_2_9 [8]),
        .O(\mux_566_27_1_1_U1/mux_3_4 [8]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[9]_i_10 
       (.I0(\mux_566_27_1_1_U1/mux_2_10 [9]),
        .I1(\mux_566_27_1_1_U1/mux_2_11 [9]),
        .O(\mux_566_27_1_1_U1/mux_3_5 [9]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[9]_i_11 
       (.I0(\mux_566_27_1_1_U1/mux_2_4 [9]),
        .I1(\mux_566_27_1_1_U1/mux_2_5 [9]),
        .O(\mux_566_27_1_1_U1/mux_3_2 [9]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[9]_i_12 
       (.I0(\mux_566_27_1_1_U1/mux_2_6 [9]),
        .I1(\mux_566_27_1_1_U1/mux_2_7 [9]),
        .O(\mux_566_27_1_1_U1/mux_3_3 [9]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[9]_i_13 
       (.I0(\mux_566_27_1_1_U1/mux_2_0 [9]),
        .I1(\mux_566_27_1_1_U1/mux_2_1 [9]),
        .O(\mux_566_27_1_1_U1/mux_3_0 [9]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[9]_i_14 
       (.I0(\mux_566_27_1_1_U1/mux_2_2 [9]),
        .I1(\mux_566_27_1_1_U1/mux_2_3 [9]),
        .O(\mux_566_27_1_1_U1/mux_3_1 [9]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[9]_i_3 
       (.I0(\mux_566_27_1_1_U1/mux_2_12 [9]),
        .I1(\mux_566_27_1_1_U1/mux_2_13 [9]),
        .O(\mux_566_27_1_1_U1/mux_4_3 [9]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[9]_i_4 
       (.I0(\mux_566_27_1_1_U1/mux_3_4 [9]),
        .I1(\mux_566_27_1_1_U1/mux_3_5 [9]),
        .O(\mux_566_27_1_1_U1/mux_4_2 [9]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[9]_i_5 
       (.I0(\mux_566_27_1_1_U1/mux_3_2 [9]),
        .I1(\mux_566_27_1_1_U1/mux_3_3 [9]),
        .O(\mux_566_27_1_1_U1/mux_4_1 [9]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[9]_i_6 
       (.I0(\mux_566_27_1_1_U1/mux_3_0 [9]),
        .I1(\mux_566_27_1_1_U1/mux_3_1 [9]),
        .O(\mux_566_27_1_1_U1/mux_4_0 [9]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_1021_reg[9]_i_9 
       (.I0(\mux_566_27_1_1_U1/mux_2_8 [9]),
        .I1(\mux_566_27_1_1_U1/mux_2_9 [9]),
        .O(\mux_566_27_1_1_U1/mux_3_4 [9]),
        .S(ap_sig_allocacmp_sf_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hEFAA)) 
    grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[2] [1]),
        .I1(\ap_CS_iter1_fsm[1]_i_2_n_3 ),
        .I2(icmp_ln249_fu_1164_p2),
        .I3(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \i_fu_390[0]_i_1 
       (.I0(icmp_ln249_fu_1164_p2),
        .I1(ap_loop_init_int),
        .I2(\i_fu_390_reg[0] ),
        .O(ap_loop_init_int_reg_0));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_390[12]_i_2 
       (.I0(\i_fu_390_reg[12]_2 ),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[12]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_390[12]_i_3 
       (.I0(\i_fu_390_reg[12]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_390[12]_i_4 
       (.I0(\i_fu_390_reg[12]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_390[12]_i_5 
       (.I0(\i_fu_390_reg[12] ),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_390[16]_i_2 
       (.I0(\i_fu_390_reg[16]_2 ),
        .I1(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_1[16]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_390[16]_i_3 
       (.I0(\i_fu_390_reg[16]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[15]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_390[16]_i_4 
       (.I0(\i_fu_390_reg[16]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[14]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_390[16]_i_5 
       (.I0(\i_fu_390_reg[16] ),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[13]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_390[17]_i_1 
       (.I0(icmp_ln249_fu_1164_p2),
        .I1(E),
        .O(\i_fu_390_reg[6] ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_390[17]_i_3 
       (.I0(\i_fu_390_reg[17] ),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[17]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_390[4]_i_2 
       (.I0(\i_fu_390_reg[0] ),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_390[4]_i_3 
       (.I0(\i_fu_390_reg[4]_2 ),
        .I1(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_1[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_390[4]_i_4 
       (.I0(\i_fu_390_reg[4]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_390[4]_i_5 
       (.I0(\i_fu_390_reg[4]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_390[4]_i_6 
       (.I0(\i_fu_390_reg[4] ),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_390[8]_i_2 
       (.I0(\i_fu_390_reg[8]_2 ),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_390[8]_i_3 
       (.I0(\i_fu_390_reg[8]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_390[8]_i_4 
       (.I0(\i_fu_390_reg[8]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_390[8]_i_5 
       (.I0(\i_fu_390_reg[8] ),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_390_reg[12]_i_1 
       (.CI(\i_fu_390_reg[8]_i_1_n_3 ),
        .CO({\i_fu_390_reg[12]_i_1_n_3 ,\i_fu_390_reg[12]_i_1_n_4 ,\i_fu_390_reg[12]_i_1_n_5 ,\i_fu_390_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_1170_p2[11:8]),
        .S(ap_sig_allocacmp_i_1[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_390_reg[16]_i_1 
       (.CI(\i_fu_390_reg[12]_i_1_n_3 ),
        .CO({\i_fu_390_reg[16]_i_1_n_3 ,\i_fu_390_reg[16]_i_1_n_4 ,\i_fu_390_reg[16]_i_1_n_5 ,\i_fu_390_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_1170_p2[15:12]),
        .S(ap_sig_allocacmp_i_1[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_390_reg[17]_i_2 
       (.CI(\i_fu_390_reg[16]_i_1_n_3 ),
        .CO(\NLW_i_fu_390_reg[17]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_fu_390_reg[17]_i_2_O_UNCONNECTED [3:1],i_2_fu_1170_p2[16]}),
        .S({1'b0,1'b0,1'b0,ap_sig_allocacmp_i_1[17]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_390_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_fu_390_reg[4]_i_1_n_3 ,\i_fu_390_reg[4]_i_1_n_4 ,\i_fu_390_reg[4]_i_1_n_5 ,\i_fu_390_reg[4]_i_1_n_6 }),
        .CYINIT(ap_sig_allocacmp_i_1[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_1170_p2[3:0]),
        .S(ap_sig_allocacmp_i_1[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_390_reg[8]_i_1 
       (.CI(\i_fu_390_reg[4]_i_1_n_3 ),
        .CO({\i_fu_390_reg[8]_i_1_n_3 ,\i_fu_390_reg[8]_i_1_n_4 ,\i_fu_390_reg[8]_i_1_n_5 ,\i_fu_390_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_1170_p2[7:4]),
        .S(ap_sig_allocacmp_i_1[8:5]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \icmp_ln249_reg_4053[0]_i_1 
       (.I0(icmp_ln249_fu_1164_p2),
        .I1(\ap_CS_iter1_fsm[1]_i_2_n_3 ),
        .I2(icmp_ln249_reg_4053),
        .O(\icmp_ln249_reg_4053_reg[0] ));
  LUT6 #(
    .INIT(64'h00000003AAAAAAAA)) 
    \icmp_ln272_reg_4130[0]_i_1 
       (.I0(\icmp_ln272_reg_4130_reg[0]_0 ),
        .I1(\icmp_ln272_reg_4130[0]_i_2_n_3 ),
        .I2(\icmp_ln272_reg_4130[0]_i_3_n_3 ),
        .I3(\icmp_ln272_reg_4130[0]_i_4_n_3 ),
        .I4(\icmp_ln272_reg_4130[0]_i_5_n_3 ),
        .I5(E),
        .O(\icmp_ln272_reg_4130_reg[0] ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \icmp_ln272_reg_4130[0]_i_10 
       (.I0(Q[24]),
        .I1(Q[30]),
        .I2(Q[8]),
        .I3(ap_loop_init_int),
        .I4(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I5(Q[15]),
        .O(\icmp_ln272_reg_4130[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF3332)) 
    \icmp_ln272_reg_4130[0]_i_2 
       (.I0(Q[31]),
        .I1(\icmp_ln272_reg_4130[0]_i_6_n_3 ),
        .I2(Q[23]),
        .I3(Q[28]),
        .I4(\icmp_ln272_reg_4130[0]_i_7_n_3 ),
        .I5(\icmp_ln272_reg_4130[0]_i_8_n_3 ),
        .O(\icmp_ln272_reg_4130[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBBBBBBBA)) 
    \icmp_ln272_reg_4130[0]_i_3 
       (.I0(ap_sig_allocacmp_sf_1[2]),
        .I1(\icmp_ln272_reg_4130[0]_i_6_n_3 ),
        .I2(Q[13]),
        .I3(Q[14]),
        .I4(Q[16]),
        .I5(\icmp_ln272_reg_4130[0]_i_9_n_3 ),
        .O(\icmp_ln272_reg_4130[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF33333332)) 
    \icmp_ln272_reg_4130[0]_i_4 
       (.I0(Q[22]),
        .I1(\icmp_ln272_reg_4130[0]_i_6_n_3 ),
        .I2(Q[9]),
        .I3(Q[10]),
        .I4(Q[7]),
        .I5(\icmp_ln272_reg_4130[0]_i_10_n_3 ),
        .O(\icmp_ln272_reg_4130[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF3332)) 
    \icmp_ln272_reg_4130[0]_i_5 
       (.I0(Q[5]),
        .I1(\icmp_ln272_reg_4130[0]_i_6_n_3 ),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .O(\icmp_ln272_reg_4130[0]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \icmp_ln272_reg_4130[0]_i_6 
       (.I0(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\icmp_ln272_reg_4130[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \icmp_ln272_reg_4130[0]_i_7 
       (.I0(Q[21]),
        .I1(Q[11]),
        .I2(Q[27]),
        .I3(ap_loop_init_int),
        .I4(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I5(Q[20]),
        .O(\icmp_ln272_reg_4130[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \icmp_ln272_reg_4130[0]_i_8 
       (.I0(Q[26]),
        .I1(Q[25]),
        .I2(Q[29]),
        .I3(ap_loop_init_int),
        .I4(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I5(Q[12]),
        .O(\icmp_ln272_reg_4130[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \icmp_ln272_reg_4130[0]_i_9 
       (.I0(Q[6]),
        .I1(Q[18]),
        .I2(Q[19]),
        .I3(ap_loop_init_int),
        .I4(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I5(Q[17]),
        .O(\icmp_ln272_reg_4130[0]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h0000500000004000)) 
    \icmp_ln290_reg_4318[0]_i_1 
       (.I0(icmp_ln249_fu_1164_p2),
        .I1(\nf_1_fu_634_reg[3] ),
        .I2(weights_V_TVALID_int_regslice),
        .I3(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I4(\ap_CS_iter1_fsm_reg[1] ),
        .I5(in0_V_TVALID_int_regslice),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
    \icmp_ln290_reg_4318[0]_i_10 
       (.I0(\icmp_ln290_reg_4318[0]_i_3_0 ),
        .I1(\i_fu_390_reg[12]_2 ),
        .I2(\i_fu_390_reg[4]_1 ),
        .I3(\i_fu_390_reg[16]_1 ),
        .I4(\i_fu_390_reg[8]_2 ),
        .I5(\icmp_ln290_reg_4318[0]_i_22_n_3 ),
        .O(\icmp_ln290_reg_4318[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \icmp_ln290_reg_4318[0]_i_11 
       (.I0(\nf_1_fu_634_reg[31]_0 [3]),
        .I1(\nf_1_fu_634_reg[31]_0 [2]),
        .I2(\nf_1_fu_634_reg[31]_0 [28]),
        .I3(ap_loop_init_int),
        .I4(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I5(\nf_1_fu_634_reg[31]_0 [26]),
        .O(\icmp_ln290_reg_4318[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \icmp_ln290_reg_4318[0]_i_12 
       (.I0(\nf_1_fu_634_reg[31]_0 [11]),
        .I1(\nf_1_fu_634_reg[31]_0 [9]),
        .I2(\nf_1_fu_634_reg[31]_0 [18]),
        .I3(ap_loop_init_int),
        .I4(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I5(\nf_1_fu_634_reg[31]_0 [19]),
        .O(\icmp_ln290_reg_4318[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \icmp_ln290_reg_4318[0]_i_13 
       (.I0(\nf_1_fu_634_reg[31]_0 [10]),
        .I1(\nf_1_fu_634_reg[31]_0 [8]),
        .I2(\nf_1_fu_634_reg[31]_0 [17]),
        .I3(ap_loop_init_int),
        .I4(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I5(\nf_1_fu_634_reg[31]_0 [15]),
        .O(\icmp_ln290_reg_4318[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \icmp_ln290_reg_4318[0]_i_14 
       (.I0(\nf_1_fu_634_reg[31]_0 [1]),
        .I1(\nf_1_fu_634_reg[31]_0 [0]),
        .I2(\nf_1_fu_634_reg[31]_0 [24]),
        .I3(ap_loop_init_int),
        .I4(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I5(\nf_1_fu_634_reg[31]_0 [25]),
        .O(\icmp_ln290_reg_4318[0]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF33333332)) 
    \icmp_ln290_reg_4318[0]_i_15 
       (.I0(\nf_1_fu_634_reg[31]_0 [21]),
        .I1(\icmp_ln272_reg_4130[0]_i_6_n_3 ),
        .I2(\nf_1_fu_634_reg[31]_0 [23]),
        .I3(\nf_1_fu_634_reg[31]_0 [14]),
        .I4(\nf_1_fu_634_reg[31]_0 [16]),
        .I5(\icmp_ln290_reg_4318[0]_i_23_n_3 ),
        .O(\icmp_ln290_reg_4318[0]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF33333332)) 
    \icmp_ln290_reg_4318[0]_i_16 
       (.I0(\nf_1_fu_634_reg[31]_0 [27]),
        .I1(\icmp_ln272_reg_4130[0]_i_6_n_3 ),
        .I2(\nf_1_fu_634_reg[31]_0 [29]),
        .I3(\nf_1_fu_634_reg[31]_0 [4]),
        .I4(\nf_1_fu_634_reg[31]_0 [5]),
        .I5(\icmp_ln290_reg_4318[0]_i_24_n_3 ),
        .O(\icmp_ln290_reg_4318[0]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \icmp_ln290_reg_4318[0]_i_2 
       (.I0(\icmp_ln290_reg_4318[0]_i_5_n_3 ),
        .I1(\icmp_ln290_reg_4318_reg[0] ),
        .I2(\icmp_ln290_reg_4318_reg[0]_0 ),
        .I3(\icmp_ln290_reg_4318_reg[0]_1 ),
        .O(icmp_ln290_fu_2126_p2));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hF777)) 
    \icmp_ln290_reg_4318[0]_i_22 
       (.I0(\i_fu_390_reg[16]_2 ),
        .I1(\i_fu_390_reg[4]_2 ),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(\icmp_ln290_reg_4318[0]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \icmp_ln290_reg_4318[0]_i_23 
       (.I0(\nf_1_fu_634_reg[31]_0 [6]),
        .I1(\nf_1_fu_634_reg[31]_0 [7]),
        .I2(\nf_1_fu_634_reg[31]_0 [31]),
        .I3(ap_loop_init_int),
        .I4(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I5(\nf_1_fu_634_reg[31]_0 [30]),
        .O(\icmp_ln290_reg_4318[0]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \icmp_ln290_reg_4318[0]_i_24 
       (.I0(\nf_1_fu_634_reg[31]_0 [12]),
        .I1(\nf_1_fu_634_reg[31]_0 [13]),
        .I2(\nf_1_fu_634_reg[31]_0 [22]),
        .I3(ap_loop_init_int),
        .I4(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I5(\nf_1_fu_634_reg[31]_0 [20]),
        .O(\icmp_ln290_reg_4318[0]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \icmp_ln290_reg_4318[0]_i_3 
       (.I0(\i_fu_390_reg[0]_0 ),
        .I1(\i_fu_390_reg[8]_0 ),
        .I2(\i_fu_390_reg[16]_0 ),
        .I3(\i_fu_390_reg[12]_1 ),
        .I4(\i_fu_390_reg[8]_1 ),
        .I5(\icmp_ln290_reg_4318[0]_i_10_n_3 ),
        .O(icmp_ln249_fu_1164_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln290_reg_4318[0]_i_4 
       (.I0(\icmp_ln290_reg_4318[0]_i_11_n_3 ),
        .I1(\icmp_ln290_reg_4318[0]_i_12_n_3 ),
        .I2(\icmp_ln290_reg_4318[0]_i_13_n_3 ),
        .I3(\icmp_ln290_reg_4318[0]_i_14_n_3 ),
        .I4(\icmp_ln290_reg_4318[0]_i_15_n_3 ),
        .I5(\icmp_ln290_reg_4318[0]_i_16_n_3 ),
        .O(\nf_1_fu_634_reg[3] ));
  LUT5 #(
    .INIT(32'h00000200)) 
    \icmp_ln290_reg_4318[0]_i_5 
       (.I0(ap_sig_allocacmp_sf_1[0]),
        .I1(\icmp_ln290_reg_4318_reg[0]_2 ),
        .I2(D[2]),
        .I3(D[3]),
        .I4(D[11]),
        .O(\icmp_ln290_reg_4318[0]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \inputBuf_V_10_fu_450[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(Q[0]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(\inputBuf_V_8_fu_442[26]_i_2_n_3 ),
        .O(\sf_fu_386_reg[0]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \inputBuf_V_11_fu_454[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(Q[0]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(\inputBuf_V_8_fu_442[26]_i_2_n_3 ),
        .O(\sf_fu_386_reg[0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \inputBuf_V_12_fu_458[26]_i_1 
       (.I0(ap_sig_allocacmp_sf_1[0]),
        .I1(\B_V_data_1_state_reg[0]_1 ),
        .I2(Q[1]),
        .I3(\inputBuf_V_12_fu_458[26]_i_2_n_3 ),
        .O(\sf_fu_386_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF8FFFFFFFFF)) 
    \inputBuf_V_12_fu_458[26]_i_2 
       (.I0(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(ap_sig_allocacmp_sf_1[2]),
        .O(\inputBuf_V_12_fu_458[26]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \inputBuf_V_13_fu_462[26]_i_1 
       (.I0(Q[1]),
        .I1(ap_sig_allocacmp_sf_1[0]),
        .I2(\B_V_data_1_state_reg[0]_1 ),
        .I3(\inputBuf_V_12_fu_458[26]_i_2_n_3 ),
        .O(\sf_fu_386_reg[1]_18 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \inputBuf_V_14_fu_466[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(ap_sig_allocacmp_sf_1[0]),
        .I2(Q[1]),
        .I3(\inputBuf_V_12_fu_458[26]_i_2_n_3 ),
        .O(\sf_fu_386_reg[1]_26 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \inputBuf_V_15_fu_470[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(ap_sig_allocacmp_sf_1[0]),
        .I2(Q[1]),
        .I3(\inputBuf_V_12_fu_458[26]_i_2_n_3 ),
        .O(\sf_fu_386_reg[1]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \inputBuf_V_16_fu_474[26]_i_1 
       (.I0(ap_sig_allocacmp_sf_1[0]),
        .I1(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I2(\B_V_data_1_state_reg[0]_1 ),
        .I3(\inputBuf_V_16_fu_474[26]_i_3_n_3 ),
        .O(\sf_fu_386_reg[0]_7 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \inputBuf_V_16_fu_474[26]_i_2 
       (.I0(Q[1]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(\inputBuf_V_16_fu_474[26]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEFFFF)) 
    \inputBuf_V_16_fu_474[26]_i_3 
       (.I0(ap_sig_allocacmp_sf_1[2]),
        .I1(Q[5]),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(\inputBuf_V_16_fu_474[26]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \inputBuf_V_17_fu_478[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(ap_sig_allocacmp_sf_1[0]),
        .I2(\inputBuf_V_16_fu_474[26]_i_3_n_3 ),
        .I3(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .O(\B_V_data_1_state_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \inputBuf_V_18_fu_482[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(Q[0]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(\inputBuf_V_16_fu_474[26]_i_3_n_3 ),
        .O(\sf_fu_386_reg[0]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \inputBuf_V_19_fu_486[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(Q[0]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(\inputBuf_V_16_fu_474[26]_i_3_n_3 ),
        .O(\sf_fu_386_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \inputBuf_V_1_fu_414[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(ap_sig_allocacmp_sf_1[0]),
        .I2(\inputBuf_V_fu_410[26]_i_4_n_3 ),
        .I3(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .O(\B_V_data_1_state_reg[0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \inputBuf_V_20_fu_490[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(ap_sig_allocacmp_sf_1[0]),
        .I2(\inputBuf_V_20_fu_490[26]_i_2_n_3 ),
        .I3(Q[1]),
        .O(\sf_fu_386_reg[1]_25 ));
  LUT6 #(
    .INIT(64'hFFFFEAFFFFFFFFFF)) 
    \inputBuf_V_20_fu_490[26]_i_2 
       (.I0(Q[5]),
        .I1(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(ap_sig_allocacmp_sf_1[2]),
        .O(\inputBuf_V_20_fu_490[26]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \inputBuf_V_21_fu_494[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(ap_sig_allocacmp_sf_1[0]),
        .I2(\inputBuf_V_20_fu_490[26]_i_2_n_3 ),
        .I3(Q[1]),
        .O(\sf_fu_386_reg[1]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \inputBuf_V_22_fu_498[26]_i_1 
       (.I0(\inputBuf_V_20_fu_490[26]_i_2_n_3 ),
        .I1(Q[1]),
        .I2(\B_V_data_1_state_reg[0]_1 ),
        .I3(ap_sig_allocacmp_sf_1[0]),
        .O(\sf_fu_386_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \inputBuf_V_23_fu_502[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(ap_sig_allocacmp_sf_1[0]),
        .I2(\inputBuf_V_20_fu_490[26]_i_2_n_3 ),
        .I3(Q[1]),
        .O(\sf_fu_386_reg[1]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \inputBuf_V_24_fu_506[26]_i_1 
       (.I0(\inputBuf_V_24_fu_506[26]_i_2_n_3 ),
        .I1(ap_sig_allocacmp_sf_1[0]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(\B_V_data_1_state_reg[0]_1 ),
        .O(\sf_fu_386_reg[3] ));
  LUT6 #(
    .INIT(64'h0004040400000000)) 
    \inputBuf_V_24_fu_506[26]_i_2 
       (.I0(ap_sig_allocacmp_sf_1[2]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(Q[4]),
        .O(\inputBuf_V_24_fu_506[26]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \inputBuf_V_25_fu_510[26]_i_1 
       (.I0(\inputBuf_V_24_fu_506[26]_i_2_n_3 ),
        .I1(Q[1]),
        .I2(ap_sig_allocacmp_sf_1[0]),
        .I3(\B_V_data_1_state_reg[0]_1 ),
        .O(\sf_fu_386_reg[1]_19 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \inputBuf_V_26_fu_514[26]_i_1 
       (.I0(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I1(\inputBuf_V_24_fu_506[26]_i_2_n_3 ),
        .I2(\B_V_data_1_state_reg[0]_1 ),
        .I3(Q[0]),
        .O(\sf_fu_386_reg[0]_15 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \inputBuf_V_27_fu_518[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(\inputBuf_V_24_fu_506[26]_i_2_n_3 ),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(Q[0]),
        .O(\sf_fu_386_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \inputBuf_V_28_fu_522[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(ap_sig_allocacmp_sf_1[0]),
        .I2(\inputBuf_V_28_fu_522[26]_i_2_n_3 ),
        .I3(Q[1]),
        .O(\sf_fu_386_reg[1]_24 ));
  LUT6 #(
    .INIT(64'hFDDDFFFFFFFFFFFF)) 
    \inputBuf_V_28_fu_522[26]_i_2 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(Q[4]),
        .I5(ap_sig_allocacmp_sf_1[2]),
        .O(\inputBuf_V_28_fu_522[26]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \inputBuf_V_29_fu_526[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(ap_sig_allocacmp_sf_1[0]),
        .I2(\inputBuf_V_28_fu_522[26]_i_2_n_3 ),
        .I3(Q[1]),
        .O(\sf_fu_386_reg[1]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \inputBuf_V_2_fu_418[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(Q[0]),
        .I2(\inputBuf_V_fu_410[26]_i_4_n_3 ),
        .I3(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .O(\sf_fu_386_reg[0]_18 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \inputBuf_V_30_fu_530[26]_i_1 
       (.I0(\inputBuf_V_28_fu_522[26]_i_2_n_3 ),
        .I1(Q[1]),
        .I2(\B_V_data_1_state_reg[0]_1 ),
        .I3(ap_sig_allocacmp_sf_1[0]),
        .O(\sf_fu_386_reg[1]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \inputBuf_V_31_fu_534[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(ap_sig_allocacmp_sf_1[0]),
        .I2(\inputBuf_V_28_fu_522[26]_i_2_n_3 ),
        .I3(Q[1]),
        .O(\sf_fu_386_reg[1]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \inputBuf_V_32_fu_538[26]_i_1 
       (.I0(ap_sig_allocacmp_sf_1[0]),
        .I1(ap_sig_allocacmp_sf_1[1]),
        .I2(\B_V_data_1_state_reg[0]_1 ),
        .I3(\inputBuf_V_32_fu_538[26]_i_3_n_3 ),
        .O(\sf_fu_386_reg[0]_17 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \inputBuf_V_32_fu_538[26]_i_2 
       (.I0(Q[1]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1[1]));
  LUT6 #(
    .INIT(64'h0000010001000100)) 
    \inputBuf_V_32_fu_538[26]_i_3 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(ap_loop_init_int),
        .I5(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(\inputBuf_V_32_fu_538[26]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \inputBuf_V_33_fu_542[26]_i_1 
       (.I0(Q[1]),
        .I1(ap_sig_allocacmp_sf_1[0]),
        .I2(\B_V_data_1_state_reg[0]_1 ),
        .I3(\inputBuf_V_32_fu_538[26]_i_3_n_3 ),
        .O(\sf_fu_386_reg[1]_30 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \inputBuf_V_34_fu_546[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(Q[0]),
        .I2(\inputBuf_V_32_fu_538[26]_i_3_n_3 ),
        .I3(ap_sig_allocacmp_sf_1[1]),
        .O(\sf_fu_386_reg[0]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \inputBuf_V_35_fu_550[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(Q[0]),
        .I2(\inputBuf_V_32_fu_538[26]_i_3_n_3 ),
        .I3(ap_sig_allocacmp_sf_1[1]),
        .O(\sf_fu_386_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \inputBuf_V_36_fu_554[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(ap_sig_allocacmp_sf_1[0]),
        .I2(\inputBuf_V_36_fu_554[26]_i_2_n_3 ),
        .I3(Q[1]),
        .O(\sf_fu_386_reg[1]_23 ));
  LUT6 #(
    .INIT(64'hFFEFEFEFFFFFFFFF)) 
    \inputBuf_V_36_fu_554[26]_i_2 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(ap_loop_init_int),
        .I4(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I5(Q[2]),
        .O(\inputBuf_V_36_fu_554[26]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \inputBuf_V_37_fu_558[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(ap_sig_allocacmp_sf_1[0]),
        .I2(\inputBuf_V_36_fu_554[26]_i_2_n_3 ),
        .I3(Q[1]),
        .O(\sf_fu_386_reg[1]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \inputBuf_V_38_fu_562[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(ap_sig_allocacmp_sf_1[0]),
        .I2(Q[1]),
        .I3(\inputBuf_V_36_fu_554[26]_i_2_n_3 ),
        .O(\sf_fu_386_reg[1]_22 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \inputBuf_V_39_fu_566[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(ap_sig_allocacmp_sf_1[0]),
        .I2(Q[1]),
        .I3(\inputBuf_V_36_fu_554[26]_i_2_n_3 ),
        .O(\sf_fu_386_reg[1]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \inputBuf_V_3_fu_422[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(Q[0]),
        .I2(\inputBuf_V_fu_410[26]_i_4_n_3 ),
        .I3(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .O(\sf_fu_386_reg[0]_16 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \inputBuf_V_40_fu_570[26]_i_1 
       (.I0(ap_sig_allocacmp_sf_1[0]),
        .I1(ap_sig_allocacmp_sf_1[1]),
        .I2(\B_V_data_1_state_reg[0]_1 ),
        .I3(\inputBuf_V_40_fu_570[26]_i_2_n_3 ),
        .O(\sf_fu_386_reg[0]_6 ));
  LUT6 #(
    .INIT(64'hFFFFEAFFFFFFFFFF)) 
    \inputBuf_V_40_fu_570[26]_i_2 
       (.I0(ap_sig_allocacmp_sf_1[2]),
        .I1(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\inputBuf_V_40_fu_570[26]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \inputBuf_V_41_fu_574[26]_i_1 
       (.I0(Q[1]),
        .I1(ap_sig_allocacmp_sf_1[0]),
        .I2(\B_V_data_1_state_reg[0]_1 ),
        .I3(\inputBuf_V_40_fu_570[26]_i_2_n_3 ),
        .O(\sf_fu_386_reg[1]_17 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \inputBuf_V_42_fu_578[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(Q[0]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(\inputBuf_V_40_fu_570[26]_i_2_n_3 ),
        .O(\sf_fu_386_reg[0]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \inputBuf_V_43_fu_582[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(Q[0]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(\inputBuf_V_40_fu_570[26]_i_2_n_3 ),
        .O(\sf_fu_386_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \inputBuf_V_44_fu_586[26]_i_1 
       (.I0(ap_sig_allocacmp_sf_1[0]),
        .I1(\B_V_data_1_state_reg[0]_1 ),
        .I2(Q[1]),
        .I3(\inputBuf_V_44_fu_586[26]_i_2_n_3 ),
        .O(\sf_fu_386_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hFF8FFFFFFFFFFFFF)) 
    \inputBuf_V_44_fu_586[26]_i_2 
       (.I0(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(ap_sig_allocacmp_sf_1[2]),
        .O(\inputBuf_V_44_fu_586[26]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \inputBuf_V_45_fu_590[26]_i_1 
       (.I0(Q[1]),
        .I1(ap_sig_allocacmp_sf_1[0]),
        .I2(\B_V_data_1_state_reg[0]_1 ),
        .I3(\inputBuf_V_44_fu_586[26]_i_2_n_3 ),
        .O(\sf_fu_386_reg[1]_16 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \inputBuf_V_46_fu_594[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(ap_sig_allocacmp_sf_1[0]),
        .I2(Q[1]),
        .I3(\inputBuf_V_44_fu_586[26]_i_2_n_3 ),
        .O(\sf_fu_386_reg[1]_20 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \inputBuf_V_47_fu_598[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(ap_sig_allocacmp_sf_1[0]),
        .I2(Q[1]),
        .I3(\inputBuf_V_44_fu_586[26]_i_2_n_3 ),
        .O(\sf_fu_386_reg[1]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \inputBuf_V_48_fu_602[26]_i_1 
       (.I0(ap_sig_allocacmp_sf_1[0]),
        .I1(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I2(\B_V_data_1_state_reg[0]_1 ),
        .I3(\inputBuf_V_48_fu_602[26]_i_3_n_3 ),
        .O(\sf_fu_386_reg[0]_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \inputBuf_V_48_fu_602[26]_i_2 
       (.I0(Q[1]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(\inputBuf_V_48_fu_602[26]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBBBFFFF)) 
    \inputBuf_V_48_fu_602[26]_i_3 
       (.I0(ap_sig_allocacmp_sf_1[2]),
        .I1(Q[5]),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(\inputBuf_V_48_fu_602[26]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \inputBuf_V_49_fu_606[26]_i_1 
       (.I0(Q[1]),
        .I1(ap_sig_allocacmp_sf_1[0]),
        .I2(\B_V_data_1_state_reg[0]_1 ),
        .I3(\inputBuf_V_48_fu_602[26]_i_3_n_3 ),
        .O(\sf_fu_386_reg[1]_15 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \inputBuf_V_4_fu_426[26]_i_1 
       (.I0(ap_sig_allocacmp_sf_1[0]),
        .I1(\B_V_data_1_state_reg[0]_1 ),
        .I2(Q[1]),
        .I3(\inputBuf_V_4_fu_426[26]_i_2_n_3 ),
        .O(\sf_fu_386_reg[1]_28 ));
  LUT6 #(
    .INIT(64'hA000A000A000A222)) 
    \inputBuf_V_4_fu_426[26]_i_2 
       (.I0(ap_sig_allocacmp_sf_1[2]),
        .I1(Q[4]),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\inputBuf_V_4_fu_426[26]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \inputBuf_V_50_fu_610[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(Q[0]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(\inputBuf_V_48_fu_602[26]_i_3_n_3 ),
        .O(\sf_fu_386_reg[0]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \inputBuf_V_51_fu_614[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(Q[0]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(\inputBuf_V_48_fu_602[26]_i_3_n_3 ),
        .O(\sf_fu_386_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \inputBuf_V_52_fu_618[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(ap_sig_allocacmp_sf_1[0]),
        .I2(\inputBuf_V_52_fu_618[26]_i_2_n_3 ),
        .I3(Q[1]),
        .O(\sf_fu_386_reg[1]_21 ));
  LUT6 #(
    .INIT(64'hFFFFD5FFFFFFFFFF)) 
    \inputBuf_V_52_fu_618[26]_i_2 
       (.I0(Q[5]),
        .I1(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(ap_sig_allocacmp_sf_1[2]),
        .O(\inputBuf_V_52_fu_618[26]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \inputBuf_V_53_fu_622[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(ap_sig_allocacmp_sf_1[0]),
        .I2(\inputBuf_V_52_fu_618[26]_i_2_n_3 ),
        .I3(Q[1]),
        .O(\sf_fu_386_reg[1]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \inputBuf_V_54_fu_626[26]_i_1 
       (.I0(\inputBuf_V_52_fu_618[26]_i_2_n_3 ),
        .I1(Q[1]),
        .I2(\B_V_data_1_state_reg[0]_1 ),
        .I3(ap_sig_allocacmp_sf_1[0]),
        .O(\sf_fu_386_reg[1]_4 ));
  LUT6 #(
    .INIT(64'h0000000000FF0080)) 
    \inputBuf_V_55_fu_630[26]_i_1 
       (.I0(Q[1]),
        .I1(ap_sig_allocacmp_sf_1[2]),
        .I2(ap_sig_allocacmp_sf_1[0]),
        .I3(\inputBuf_V_55_fu_630[26]_i_3_n_3 ),
        .I4(Q[3]),
        .I5(\B_V_data_1_state_reg[0]_1 ),
        .O(\sf_fu_386_reg[1] ));
  LUT3 #(
    .INIT(8'h2A)) 
    \inputBuf_V_55_fu_630[26]_i_2 
       (.I0(Q[2]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hD5FF)) 
    \inputBuf_V_55_fu_630[26]_i_3 
       (.I0(Q[5]),
        .I1(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[4]),
        .O(\inputBuf_V_55_fu_630[26]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \inputBuf_V_5_fu_430[26]_i_1 
       (.I0(Q[1]),
        .I1(ap_sig_allocacmp_sf_1[0]),
        .I2(\B_V_data_1_state_reg[0]_1 ),
        .I3(\inputBuf_V_4_fu_426[26]_i_2_n_3 ),
        .O(\sf_fu_386_reg[1]_29 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \inputBuf_V_6_fu_434[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(ap_sig_allocacmp_sf_1[0]),
        .I2(\inputBuf_V_4_fu_426[26]_i_2_n_3 ),
        .I3(Q[1]),
        .O(\sf_fu_386_reg[1]_27 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \inputBuf_V_7_fu_438[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(ap_sig_allocacmp_sf_1[0]),
        .I2(\inputBuf_V_4_fu_426[26]_i_2_n_3 ),
        .I3(Q[1]),
        .O(\sf_fu_386_reg[1]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \inputBuf_V_8_fu_442[26]_i_1 
       (.I0(ap_sig_allocacmp_sf_1[0]),
        .I1(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I2(\B_V_data_1_state_reg[0]_1 ),
        .I3(\inputBuf_V_8_fu_442[26]_i_2_n_3 ),
        .O(\sf_fu_386_reg[0]_8 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEAFF)) 
    \inputBuf_V_8_fu_442[26]_i_2 
       (.I0(ap_sig_allocacmp_sf_1[2]),
        .I1(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\inputBuf_V_8_fu_442[26]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \inputBuf_V_9_fu_446[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(ap_sig_allocacmp_sf_1[0]),
        .I2(\inputBuf_V_8_fu_442[26]_i_2_n_3 ),
        .I3(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .O(\B_V_data_1_state_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \inputBuf_V_fu_410[26]_i_1 
       (.I0(ap_sig_allocacmp_sf_1[0]),
        .I1(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I2(\B_V_data_1_state_reg[0]_1 ),
        .I3(\inputBuf_V_fu_410[26]_i_4_n_3 ),
        .O(\sf_fu_386_reg[0]_9 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \inputBuf_V_fu_410[26]_i_3 
       (.I0(Q[1]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(\inputBuf_V_fu_410[26]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFFFAFFFAFFFAEEE)) 
    \inputBuf_V_fu_410[26]_i_4 
       (.I0(ap_sig_allocacmp_sf_1[2]),
        .I1(Q[4]),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\inputBuf_V_fu_410[26]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \nf_1_fu_634[0]_i_1 
       (.I0(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\nf_1_fu_634_reg[31]_0 [0]),
        .O(\nf_1_fu_634_reg[31] [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_634[12]_i_2 
       (.I0(\nf_1_fu_634_reg[31]_0 [12]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[12]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_634[12]_i_3 
       (.I0(\nf_1_fu_634_reg[31]_0 [11]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_634[12]_i_4 
       (.I0(\nf_1_fu_634_reg[31]_0 [10]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_634[12]_i_5 
       (.I0(\nf_1_fu_634_reg[31]_0 [9]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_634[16]_i_2 
       (.I0(\nf_1_fu_634_reg[31]_0 [16]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[16]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_634[16]_i_3 
       (.I0(\nf_1_fu_634_reg[31]_0 [15]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[15]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_634[16]_i_4 
       (.I0(\nf_1_fu_634_reg[31]_0 [14]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[14]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_634[16]_i_5 
       (.I0(\nf_1_fu_634_reg[31]_0 [13]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[13]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_634[20]_i_2 
       (.I0(\nf_1_fu_634_reg[31]_0 [20]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[20]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_634[20]_i_3 
       (.I0(\nf_1_fu_634_reg[31]_0 [19]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[19]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_634[20]_i_4 
       (.I0(\nf_1_fu_634_reg[31]_0 [18]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[18]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_634[20]_i_5 
       (.I0(\nf_1_fu_634_reg[31]_0 [17]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[17]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_634[24]_i_2 
       (.I0(\nf_1_fu_634_reg[31]_0 [24]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[24]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_634[24]_i_3 
       (.I0(\nf_1_fu_634_reg[31]_0 [23]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[23]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_634[24]_i_4 
       (.I0(\nf_1_fu_634_reg[31]_0 [22]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[22]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_634[24]_i_5 
       (.I0(\nf_1_fu_634_reg[31]_0 [21]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[21]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_634[28]_i_2 
       (.I0(\nf_1_fu_634_reg[31]_0 [28]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[28]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_634[28]_i_3 
       (.I0(\nf_1_fu_634_reg[31]_0 [27]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[27]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_634[28]_i_4 
       (.I0(\nf_1_fu_634_reg[31]_0 [26]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[26]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_634[28]_i_5 
       (.I0(\nf_1_fu_634_reg[31]_0 [25]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[25]));
  LUT6 #(
    .INIT(64'hFF08000008080808)) 
    \nf_1_fu_634[31]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I2(\ap_CS_iter1_fsm[1]_i_2_n_3 ),
        .I3(E),
        .I4(\nf_1_fu_634[31]_i_3_n_3 ),
        .I5(icmp_ln290_fu_2126_p2),
        .O(SR));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \nf_1_fu_634[31]_i_10 
       (.I0(\icmp_ln272_reg_4130[0]_i_6_n_3 ),
        .I1(\nf_1_fu_634_reg[31]_0 [0]),
        .I2(\nf_1_fu_634[31]_i_3_0 ),
        .I3(\nf_1_fu_634_reg[31] [15]),
        .I4(\nf_1_fu_634_reg[31] [4]),
        .I5(\nf_1_fu_634_reg[31] [27]),
        .O(\nf_1_fu_634[31]_i_10_n_3 ));
  LUT5 #(
    .INIT(32'hAAABAAAA)) 
    \nf_1_fu_634[31]_i_3 
       (.I0(icmp_ln249_fu_1164_p2),
        .I1(\nf_1_fu_634_reg[0] ),
        .I2(\nf_1_fu_634_reg[0]_0 ),
        .I3(\nf_1_fu_634_reg[0]_1 ),
        .I4(\nf_1_fu_634[31]_i_10_n_3 ),
        .O(\nf_1_fu_634[31]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_634[31]_i_4 
       (.I0(\nf_1_fu_634_reg[31]_0 [31]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[31]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_634[31]_i_5 
       (.I0(\nf_1_fu_634_reg[31]_0 [30]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[30]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_634[31]_i_6 
       (.I0(\nf_1_fu_634_reg[31]_0 [29]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[29]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_634[4]_i_2 
       (.I0(\nf_1_fu_634_reg[31]_0 [0]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_634[4]_i_3 
       (.I0(\nf_1_fu_634_reg[31]_0 [4]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_634[4]_i_4 
       (.I0(\nf_1_fu_634_reg[31]_0 [3]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_634[4]_i_5 
       (.I0(\nf_1_fu_634_reg[31]_0 [2]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_634[4]_i_6 
       (.I0(\nf_1_fu_634_reg[31]_0 [1]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_634[8]_i_2 
       (.I0(\nf_1_fu_634_reg[31]_0 [8]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_634[8]_i_3 
       (.I0(\nf_1_fu_634_reg[31]_0 [7]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_634[8]_i_4 
       (.I0(\nf_1_fu_634_reg[31]_0 [6]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_634[8]_i_5 
       (.I0(\nf_1_fu_634_reg[31]_0 [5]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \nf_1_fu_634_reg[12]_i_1 
       (.CI(\nf_1_fu_634_reg[8]_i_1_n_3 ),
        .CO({\nf_1_fu_634_reg[12]_i_1_n_3 ,\nf_1_fu_634_reg[12]_i_1_n_4 ,\nf_1_fu_634_reg[12]_i_1_n_5 ,\nf_1_fu_634_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\nf_1_fu_634_reg[31] [12:9]),
        .S(ap_sig_allocacmp_nf_2[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \nf_1_fu_634_reg[16]_i_1 
       (.CI(\nf_1_fu_634_reg[12]_i_1_n_3 ),
        .CO({\nf_1_fu_634_reg[16]_i_1_n_3 ,\nf_1_fu_634_reg[16]_i_1_n_4 ,\nf_1_fu_634_reg[16]_i_1_n_5 ,\nf_1_fu_634_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\nf_1_fu_634_reg[31] [16:13]),
        .S(ap_sig_allocacmp_nf_2[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \nf_1_fu_634_reg[20]_i_1 
       (.CI(\nf_1_fu_634_reg[16]_i_1_n_3 ),
        .CO({\nf_1_fu_634_reg[20]_i_1_n_3 ,\nf_1_fu_634_reg[20]_i_1_n_4 ,\nf_1_fu_634_reg[20]_i_1_n_5 ,\nf_1_fu_634_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\nf_1_fu_634_reg[31] [20:17]),
        .S(ap_sig_allocacmp_nf_2[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \nf_1_fu_634_reg[24]_i_1 
       (.CI(\nf_1_fu_634_reg[20]_i_1_n_3 ),
        .CO({\nf_1_fu_634_reg[24]_i_1_n_3 ,\nf_1_fu_634_reg[24]_i_1_n_4 ,\nf_1_fu_634_reg[24]_i_1_n_5 ,\nf_1_fu_634_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\nf_1_fu_634_reg[31] [24:21]),
        .S(ap_sig_allocacmp_nf_2[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \nf_1_fu_634_reg[28]_i_1 
       (.CI(\nf_1_fu_634_reg[24]_i_1_n_3 ),
        .CO({\nf_1_fu_634_reg[28]_i_1_n_3 ,\nf_1_fu_634_reg[28]_i_1_n_4 ,\nf_1_fu_634_reg[28]_i_1_n_5 ,\nf_1_fu_634_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\nf_1_fu_634_reg[31] [28:25]),
        .S(ap_sig_allocacmp_nf_2[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \nf_1_fu_634_reg[31]_i_2 
       (.CI(\nf_1_fu_634_reg[28]_i_1_n_3 ),
        .CO({\NLW_nf_1_fu_634_reg[31]_i_2_CO_UNCONNECTED [3:2],\nf_1_fu_634_reg[31]_i_2_n_5 ,\nf_1_fu_634_reg[31]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_nf_1_fu_634_reg[31]_i_2_O_UNCONNECTED [3],\nf_1_fu_634_reg[31] [31:29]}),
        .S({1'b0,ap_sig_allocacmp_nf_2[31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \nf_1_fu_634_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\nf_1_fu_634_reg[4]_i_1_n_3 ,\nf_1_fu_634_reg[4]_i_1_n_4 ,\nf_1_fu_634_reg[4]_i_1_n_5 ,\nf_1_fu_634_reg[4]_i_1_n_6 }),
        .CYINIT(ap_sig_allocacmp_nf_2[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\nf_1_fu_634_reg[31] [4:1]),
        .S(ap_sig_allocacmp_nf_2[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \nf_1_fu_634_reg[8]_i_1 
       (.CI(\nf_1_fu_634_reg[4]_i_1_n_3 ),
        .CO({\nf_1_fu_634_reg[8]_i_1_n_3 ,\nf_1_fu_634_reg[8]_i_1_n_4 ,\nf_1_fu_634_reg[8]_i_1_n_5 ,\nf_1_fu_634_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\nf_1_fu_634_reg[31] [8:5]),
        .S(ap_sig_allocacmp_nf_2[8:5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_12
       (.I0(\mux_566_27_1_1_U1/mux_4_3 [2]),
        .I1(\mux_566_27_1_1_U1/mux_4_2 [2]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_566_27_1_1_U1/mux_4_1 [2]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_566_27_1_1_U1/mux_4_0 [2]),
        .O(tmp_fu_1354_p58[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_12__0
       (.I0(\mux_566_27_1_1_U1/mux_4_3 [26]),
        .I1(\mux_566_27_1_1_U1/mux_4_2 [26]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_566_27_1_1_U1/mux_4_1 [26]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_566_27_1_1_U1/mux_4_0 [26]),
        .O(tmp_fu_1354_p58[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_13
       (.I0(\mux_566_27_1_1_U1/mux_4_3 [1]),
        .I1(\mux_566_27_1_1_U1/mux_4_2 [1]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_566_27_1_1_U1/mux_4_1 [1]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_566_27_1_1_U1/mux_4_0 [1]),
        .O(tmp_fu_1354_p58[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_13__0
       (.I0(\mux_566_27_1_1_U1/mux_4_3 [14]),
        .I1(\mux_566_27_1_1_U1/mux_4_2 [14]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_566_27_1_1_U1/mux_4_1 [14]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_566_27_1_1_U1/mux_4_0 [14]),
        .O(tmp_fu_1354_p58[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_13__1
       (.I0(\mux_566_27_1_1_U1/mux_4_3 [25]),
        .I1(\mux_566_27_1_1_U1/mux_4_2 [25]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_566_27_1_1_U1/mux_4_1 [25]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_566_27_1_1_U1/mux_4_0 [25]),
        .O(tmp_fu_1354_p58[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_14
       (.I0(\mux_566_27_1_1_U1/mux_4_3 [0]),
        .I1(\mux_566_27_1_1_U1/mux_4_2 [0]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_566_27_1_1_U1/mux_4_1 [0]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_566_27_1_1_U1/mux_4_0 [0]),
        .O(tmp_fu_1354_p58[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_14__0
       (.I0(\mux_566_27_1_1_U1/mux_4_3 [13]),
        .I1(\mux_566_27_1_1_U1/mux_4_2 [13]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_566_27_1_1_U1/mux_4_1 [13]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_566_27_1_1_U1/mux_4_0 [13]),
        .O(tmp_fu_1354_p58[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_14__1
       (.I0(\mux_566_27_1_1_U1/mux_4_3 [24]),
        .I1(\mux_566_27_1_1_U1/mux_4_2 [24]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_566_27_1_1_U1/mux_4_1 [24]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_566_27_1_1_U1/mux_4_0 [24]),
        .O(tmp_fu_1354_p58[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_15
       (.I0(\mux_566_27_1_1_U1/mux_4_3 [12]),
        .I1(\mux_566_27_1_1_U1/mux_4_2 [12]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_566_27_1_1_U1/mux_4_1 [12]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_566_27_1_1_U1/mux_4_0 [12]),
        .O(tmp_fu_1354_p58[12]));
  MUXF7 p_reg_reg_i_15__0
       (.I0(\mux_566_27_1_1_U1/mux_2_12 [2]),
        .I1(\mux_566_27_1_1_U1/mux_2_13 [2]),
        .O(\mux_566_27_1_1_U1/mux_4_3 [2]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_15__1
       (.I0(\mux_566_27_1_1_U1/mux_2_12 [26]),
        .I1(\mux_566_27_1_1_U1/mux_2_13 [26]),
        .O(\mux_566_27_1_1_U1/mux_4_3 [26]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF8 p_reg_reg_i_16
       (.I0(\mux_566_27_1_1_U1/mux_3_4 [2]),
        .I1(\mux_566_27_1_1_U1/mux_3_5 [2]),
        .O(\mux_566_27_1_1_U1/mux_4_2 [2]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_16__0
       (.I0(\mux_566_27_1_1_U1/mux_3_4 [26]),
        .I1(\mux_566_27_1_1_U1/mux_3_5 [26]),
        .O(\mux_566_27_1_1_U1/mux_4_2 [26]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF7 p_reg_reg_i_16__1
       (.I0(\mux_566_27_1_1_U1/mux_2_12 [14]),
        .I1(\mux_566_27_1_1_U1/mux_2_13 [14]),
        .O(\mux_566_27_1_1_U1/mux_4_3 [14]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF8 p_reg_reg_i_17
       (.I0(\mux_566_27_1_1_U1/mux_3_4 [14]),
        .I1(\mux_566_27_1_1_U1/mux_3_5 [14]),
        .O(\mux_566_27_1_1_U1/mux_4_2 [14]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_17__0
       (.I0(\mux_566_27_1_1_U1/mux_3_2 [2]),
        .I1(\mux_566_27_1_1_U1/mux_3_3 [2]),
        .O(\mux_566_27_1_1_U1/mux_4_1 [2]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_17__1
       (.I0(\mux_566_27_1_1_U1/mux_3_2 [26]),
        .I1(\mux_566_27_1_1_U1/mux_3_3 [26]),
        .O(\mux_566_27_1_1_U1/mux_4_1 [26]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_18
       (.I0(\mux_566_27_1_1_U1/mux_3_2 [14]),
        .I1(\mux_566_27_1_1_U1/mux_3_3 [14]),
        .O(\mux_566_27_1_1_U1/mux_4_1 [14]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_18__0
       (.I0(\mux_566_27_1_1_U1/mux_3_0 [2]),
        .I1(\mux_566_27_1_1_U1/mux_3_1 [2]),
        .O(\mux_566_27_1_1_U1/mux_4_0 [2]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_18__1
       (.I0(\mux_566_27_1_1_U1/mux_3_0 [26]),
        .I1(\mux_566_27_1_1_U1/mux_3_1 [26]),
        .O(\mux_566_27_1_1_U1/mux_4_0 [26]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF7 p_reg_reg_i_19
       (.I0(\mux_566_27_1_1_U1/mux_2_12 [1]),
        .I1(\mux_566_27_1_1_U1/mux_2_13 [1]),
        .O(\mux_566_27_1_1_U1/mux_4_3 [1]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_19__0
       (.I0(\mux_566_27_1_1_U1/mux_2_12 [25]),
        .I1(\mux_566_27_1_1_U1/mux_2_13 [25]),
        .O(\mux_566_27_1_1_U1/mux_4_3 [25]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF8 p_reg_reg_i_19__1
       (.I0(\mux_566_27_1_1_U1/mux_3_0 [14]),
        .I1(\mux_566_27_1_1_U1/mux_3_1 [14]),
        .O(\mux_566_27_1_1_U1/mux_4_0 [14]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_20
       (.I0(\mux_566_27_1_1_U1/mux_3_4 [1]),
        .I1(\mux_566_27_1_1_U1/mux_3_5 [1]),
        .O(\mux_566_27_1_1_U1/mux_4_2 [1]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_20__0
       (.I0(\mux_566_27_1_1_U1/mux_3_4 [25]),
        .I1(\mux_566_27_1_1_U1/mux_3_5 [25]),
        .O(\mux_566_27_1_1_U1/mux_4_2 [25]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF7 p_reg_reg_i_20__1
       (.I0(\mux_566_27_1_1_U1/mux_2_12 [13]),
        .I1(\mux_566_27_1_1_U1/mux_2_13 [13]),
        .O(\mux_566_27_1_1_U1/mux_4_3 [13]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF8 p_reg_reg_i_21
       (.I0(\mux_566_27_1_1_U1/mux_3_4 [13]),
        .I1(\mux_566_27_1_1_U1/mux_3_5 [13]),
        .O(\mux_566_27_1_1_U1/mux_4_2 [13]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_21__0
       (.I0(\mux_566_27_1_1_U1/mux_3_2 [1]),
        .I1(\mux_566_27_1_1_U1/mux_3_3 [1]),
        .O(\mux_566_27_1_1_U1/mux_4_1 [1]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_21__1
       (.I0(\mux_566_27_1_1_U1/mux_3_2 [25]),
        .I1(\mux_566_27_1_1_U1/mux_3_3 [25]),
        .O(\mux_566_27_1_1_U1/mux_4_1 [25]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_22
       (.I0(\mux_566_27_1_1_U1/mux_3_2 [13]),
        .I1(\mux_566_27_1_1_U1/mux_3_3 [13]),
        .O(\mux_566_27_1_1_U1/mux_4_1 [13]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_22__0
       (.I0(\mux_566_27_1_1_U1/mux_3_0 [1]),
        .I1(\mux_566_27_1_1_U1/mux_3_1 [1]),
        .O(\mux_566_27_1_1_U1/mux_4_0 [1]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_22__1
       (.I0(\mux_566_27_1_1_U1/mux_3_0 [25]),
        .I1(\mux_566_27_1_1_U1/mux_3_1 [25]),
        .O(\mux_566_27_1_1_U1/mux_4_0 [25]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF7 p_reg_reg_i_23
       (.I0(\mux_566_27_1_1_U1/mux_2_12 [0]),
        .I1(\mux_566_27_1_1_U1/mux_2_13 [0]),
        .O(\mux_566_27_1_1_U1/mux_4_3 [0]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_23__0
       (.I0(\mux_566_27_1_1_U1/mux_2_12 [24]),
        .I1(\mux_566_27_1_1_U1/mux_2_13 [24]),
        .O(\mux_566_27_1_1_U1/mux_4_3 [24]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF8 p_reg_reg_i_23__1
       (.I0(\mux_566_27_1_1_U1/mux_3_0 [13]),
        .I1(\mux_566_27_1_1_U1/mux_3_1 [13]),
        .O(\mux_566_27_1_1_U1/mux_4_0 [13]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_24
       (.I0(\mux_566_27_1_1_U1/mux_3_4 [0]),
        .I1(\mux_566_27_1_1_U1/mux_3_5 [0]),
        .O(\mux_566_27_1_1_U1/mux_4_2 [0]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_24__0
       (.I0(\mux_566_27_1_1_U1/mux_3_4 [24]),
        .I1(\mux_566_27_1_1_U1/mux_3_5 [24]),
        .O(\mux_566_27_1_1_U1/mux_4_2 [24]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF7 p_reg_reg_i_24__1
       (.I0(\mux_566_27_1_1_U1/mux_2_12 [12]),
        .I1(\mux_566_27_1_1_U1/mux_2_13 [12]),
        .O(\mux_566_27_1_1_U1/mux_4_3 [12]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF8 p_reg_reg_i_25
       (.I0(\mux_566_27_1_1_U1/mux_3_4 [12]),
        .I1(\mux_566_27_1_1_U1/mux_3_5 [12]),
        .O(\mux_566_27_1_1_U1/mux_4_2 [12]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_25__0
       (.I0(\mux_566_27_1_1_U1/mux_3_2 [0]),
        .I1(\mux_566_27_1_1_U1/mux_3_3 [0]),
        .O(\mux_566_27_1_1_U1/mux_4_1 [0]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_25__1
       (.I0(\mux_566_27_1_1_U1/mux_3_2 [24]),
        .I1(\mux_566_27_1_1_U1/mux_3_3 [24]),
        .O(\mux_566_27_1_1_U1/mux_4_1 [24]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_26
       (.I0(\mux_566_27_1_1_U1/mux_3_2 [12]),
        .I1(\mux_566_27_1_1_U1/mux_3_3 [12]),
        .O(\mux_566_27_1_1_U1/mux_4_1 [12]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_26__0
       (.I0(\mux_566_27_1_1_U1/mux_3_0 [0]),
        .I1(\mux_566_27_1_1_U1/mux_3_1 [0]),
        .O(\mux_566_27_1_1_U1/mux_4_0 [0]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_26__1
       (.I0(\mux_566_27_1_1_U1/mux_3_0 [24]),
        .I1(\mux_566_27_1_1_U1/mux_3_1 [24]),
        .O(\mux_566_27_1_1_U1/mux_4_0 [24]),
        .S(ap_sig_allocacmp_sf_1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_27
       (.I0(p_reg_reg_i_15__1_4[2]),
        .I1(p_reg_reg_i_15__1_5[2]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_6[2]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_7[2]),
        .O(\mux_566_27_1_1_U1/mux_2_12 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_27__0
       (.I0(p_reg_reg_i_15__1_4[26]),
        .I1(p_reg_reg_i_15__1_5[26]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_6[26]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_7[26]),
        .O(\mux_566_27_1_1_U1/mux_2_12 [26]));
  MUXF8 p_reg_reg_i_27__1
       (.I0(\mux_566_27_1_1_U1/mux_3_0 [12]),
        .I1(\mux_566_27_1_1_U1/mux_3_1 [12]),
        .O(\mux_566_27_1_1_U1/mux_4_0 [12]),
        .S(ap_sig_allocacmp_sf_1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_28
       (.I0(p_reg_reg_i_15__1_0[2]),
        .I1(p_reg_reg_i_15__1_1[2]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_2[2]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_3[2]),
        .O(\mux_566_27_1_1_U1/mux_2_13 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_28__0
       (.I0(p_reg_reg_i_15__1_0[26]),
        .I1(p_reg_reg_i_15__1_1[26]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_2[26]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_3[26]),
        .O(\mux_566_27_1_1_U1/mux_2_13 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_28__1
       (.I0(p_reg_reg_i_15__1_4[14]),
        .I1(p_reg_reg_i_15__1_5[14]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_6[14]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_7[14]),
        .O(\mux_566_27_1_1_U1/mux_2_12 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_29
       (.I0(p_reg_reg_i_15__1_0[14]),
        .I1(p_reg_reg_i_15__1_1[14]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_2[14]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_3[14]),
        .O(\mux_566_27_1_1_U1/mux_2_13 [14]));
  MUXF7 p_reg_reg_i_29__0
       (.I0(\mux_566_27_1_1_U1/mux_2_8 [2]),
        .I1(\mux_566_27_1_1_U1/mux_2_9 [2]),
        .O(\mux_566_27_1_1_U1/mux_3_4 [2]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_29__1
       (.I0(\mux_566_27_1_1_U1/mux_2_8 [26]),
        .I1(\mux_566_27_1_1_U1/mux_2_9 [26]),
        .O(\mux_566_27_1_1_U1/mux_3_4 [26]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 p_reg_reg_i_30
       (.I0(\mux_566_27_1_1_U1/mux_2_10 [2]),
        .I1(\mux_566_27_1_1_U1/mux_2_11 [2]),
        .O(\mux_566_27_1_1_U1/mux_3_5 [2]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_30__0
       (.I0(\mux_566_27_1_1_U1/mux_2_10 [26]),
        .I1(\mux_566_27_1_1_U1/mux_2_11 [26]),
        .O(\mux_566_27_1_1_U1/mux_3_5 [26]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 p_reg_reg_i_30__1
       (.I0(\mux_566_27_1_1_U1/mux_2_8 [14]),
        .I1(\mux_566_27_1_1_U1/mux_2_9 [14]),
        .O(\mux_566_27_1_1_U1/mux_3_4 [14]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 p_reg_reg_i_31
       (.I0(\mux_566_27_1_1_U1/mux_2_10 [14]),
        .I1(\mux_566_27_1_1_U1/mux_2_11 [14]),
        .O(\mux_566_27_1_1_U1/mux_3_5 [14]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 p_reg_reg_i_31__0
       (.I0(\mux_566_27_1_1_U1/mux_2_4 [2]),
        .I1(\mux_566_27_1_1_U1/mux_2_5 [2]),
        .O(\mux_566_27_1_1_U1/mux_3_2 [2]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_31__1
       (.I0(\mux_566_27_1_1_U1/mux_2_4 [26]),
        .I1(\mux_566_27_1_1_U1/mux_2_5 [26]),
        .O(\mux_566_27_1_1_U1/mux_3_2 [26]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 p_reg_reg_i_32
       (.I0(\mux_566_27_1_1_U1/mux_2_6 [2]),
        .I1(\mux_566_27_1_1_U1/mux_2_7 [2]),
        .O(\mux_566_27_1_1_U1/mux_3_3 [2]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_32__0
       (.I0(\mux_566_27_1_1_U1/mux_2_6 [26]),
        .I1(\mux_566_27_1_1_U1/mux_2_7 [26]),
        .O(\mux_566_27_1_1_U1/mux_3_3 [26]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 p_reg_reg_i_32__1
       (.I0(\mux_566_27_1_1_U1/mux_2_4 [14]),
        .I1(\mux_566_27_1_1_U1/mux_2_5 [14]),
        .O(\mux_566_27_1_1_U1/mux_3_2 [14]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 p_reg_reg_i_33
       (.I0(\mux_566_27_1_1_U1/mux_2_6 [14]),
        .I1(\mux_566_27_1_1_U1/mux_2_7 [14]),
        .O(\mux_566_27_1_1_U1/mux_3_3 [14]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 p_reg_reg_i_33__0
       (.I0(\mux_566_27_1_1_U1/mux_2_0 [2]),
        .I1(\mux_566_27_1_1_U1/mux_2_1 [2]),
        .O(\mux_566_27_1_1_U1/mux_3_0 [2]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_33__1
       (.I0(\mux_566_27_1_1_U1/mux_2_0 [26]),
        .I1(\mux_566_27_1_1_U1/mux_2_1 [26]),
        .O(\mux_566_27_1_1_U1/mux_3_0 [26]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 p_reg_reg_i_34
       (.I0(\mux_566_27_1_1_U1/mux_2_2 [2]),
        .I1(\mux_566_27_1_1_U1/mux_2_3 [2]),
        .O(\mux_566_27_1_1_U1/mux_3_1 [2]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_34__0
       (.I0(\mux_566_27_1_1_U1/mux_2_2 [26]),
        .I1(\mux_566_27_1_1_U1/mux_2_3 [26]),
        .O(\mux_566_27_1_1_U1/mux_3_1 [26]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 p_reg_reg_i_34__1
       (.I0(\mux_566_27_1_1_U1/mux_2_0 [14]),
        .I1(\mux_566_27_1_1_U1/mux_2_1 [14]),
        .O(\mux_566_27_1_1_U1/mux_3_0 [14]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_35
       (.I0(p_reg_reg_i_15__1_4[1]),
        .I1(p_reg_reg_i_15__1_5[1]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_6[1]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_7[1]),
        .O(\mux_566_27_1_1_U1/mux_2_12 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_35__0
       (.I0(p_reg_reg_i_15__1_4[25]),
        .I1(p_reg_reg_i_15__1_5[25]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_6[25]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_7[25]),
        .O(\mux_566_27_1_1_U1/mux_2_12 [25]));
  MUXF7 p_reg_reg_i_35__1
       (.I0(\mux_566_27_1_1_U1/mux_2_2 [14]),
        .I1(\mux_566_27_1_1_U1/mux_2_3 [14]),
        .O(\mux_566_27_1_1_U1/mux_3_1 [14]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_36
       (.I0(p_reg_reg_i_15__1_0[1]),
        .I1(p_reg_reg_i_15__1_1[1]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_2[1]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_3[1]),
        .O(\mux_566_27_1_1_U1/mux_2_13 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_36__0
       (.I0(p_reg_reg_i_15__1_0[25]),
        .I1(p_reg_reg_i_15__1_1[25]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_2[25]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_3[25]),
        .O(\mux_566_27_1_1_U1/mux_2_13 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_36__1
       (.I0(p_reg_reg_i_15__1_4[13]),
        .I1(p_reg_reg_i_15__1_5[13]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_6[13]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_7[13]),
        .O(\mux_566_27_1_1_U1/mux_2_12 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_37
       (.I0(p_reg_reg_i_15__1_0[13]),
        .I1(p_reg_reg_i_15__1_1[13]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_2[13]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_3[13]),
        .O(\mux_566_27_1_1_U1/mux_2_13 [13]));
  MUXF7 p_reg_reg_i_37__0
       (.I0(\mux_566_27_1_1_U1/mux_2_8 [1]),
        .I1(\mux_566_27_1_1_U1/mux_2_9 [1]),
        .O(\mux_566_27_1_1_U1/mux_3_4 [1]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_37__1
       (.I0(\mux_566_27_1_1_U1/mux_2_8 [25]),
        .I1(\mux_566_27_1_1_U1/mux_2_9 [25]),
        .O(\mux_566_27_1_1_U1/mux_3_4 [25]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 p_reg_reg_i_38
       (.I0(\mux_566_27_1_1_U1/mux_2_10 [1]),
        .I1(\mux_566_27_1_1_U1/mux_2_11 [1]),
        .O(\mux_566_27_1_1_U1/mux_3_5 [1]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_38__0
       (.I0(\mux_566_27_1_1_U1/mux_2_10 [25]),
        .I1(\mux_566_27_1_1_U1/mux_2_11 [25]),
        .O(\mux_566_27_1_1_U1/mux_3_5 [25]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 p_reg_reg_i_38__1
       (.I0(\mux_566_27_1_1_U1/mux_2_8 [13]),
        .I1(\mux_566_27_1_1_U1/mux_2_9 [13]),
        .O(\mux_566_27_1_1_U1/mux_3_4 [13]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 p_reg_reg_i_39
       (.I0(\mux_566_27_1_1_U1/mux_2_10 [13]),
        .I1(\mux_566_27_1_1_U1/mux_2_11 [13]),
        .O(\mux_566_27_1_1_U1/mux_3_5 [13]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 p_reg_reg_i_39__0
       (.I0(\mux_566_27_1_1_U1/mux_2_4 [1]),
        .I1(\mux_566_27_1_1_U1/mux_2_5 [1]),
        .O(\mux_566_27_1_1_U1/mux_3_2 [1]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_39__1
       (.I0(\mux_566_27_1_1_U1/mux_2_4 [25]),
        .I1(\mux_566_27_1_1_U1/mux_2_5 [25]),
        .O(\mux_566_27_1_1_U1/mux_3_2 [25]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 p_reg_reg_i_40
       (.I0(\mux_566_27_1_1_U1/mux_2_6 [1]),
        .I1(\mux_566_27_1_1_U1/mux_2_7 [1]),
        .O(\mux_566_27_1_1_U1/mux_3_3 [1]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_40__0
       (.I0(\mux_566_27_1_1_U1/mux_2_6 [25]),
        .I1(\mux_566_27_1_1_U1/mux_2_7 [25]),
        .O(\mux_566_27_1_1_U1/mux_3_3 [25]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 p_reg_reg_i_40__1
       (.I0(\mux_566_27_1_1_U1/mux_2_4 [13]),
        .I1(\mux_566_27_1_1_U1/mux_2_5 [13]),
        .O(\mux_566_27_1_1_U1/mux_3_2 [13]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 p_reg_reg_i_41
       (.I0(\mux_566_27_1_1_U1/mux_2_6 [13]),
        .I1(\mux_566_27_1_1_U1/mux_2_7 [13]),
        .O(\mux_566_27_1_1_U1/mux_3_3 [13]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 p_reg_reg_i_41__0
       (.I0(\mux_566_27_1_1_U1/mux_2_0 [1]),
        .I1(\mux_566_27_1_1_U1/mux_2_1 [1]),
        .O(\mux_566_27_1_1_U1/mux_3_0 [1]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_41__1
       (.I0(\mux_566_27_1_1_U1/mux_2_0 [25]),
        .I1(\mux_566_27_1_1_U1/mux_2_1 [25]),
        .O(\mux_566_27_1_1_U1/mux_3_0 [25]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 p_reg_reg_i_42
       (.I0(\mux_566_27_1_1_U1/mux_2_2 [1]),
        .I1(\mux_566_27_1_1_U1/mux_2_3 [1]),
        .O(\mux_566_27_1_1_U1/mux_3_1 [1]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_42__0
       (.I0(\mux_566_27_1_1_U1/mux_2_2 [25]),
        .I1(\mux_566_27_1_1_U1/mux_2_3 [25]),
        .O(\mux_566_27_1_1_U1/mux_3_1 [25]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 p_reg_reg_i_42__1
       (.I0(\mux_566_27_1_1_U1/mux_2_0 [13]),
        .I1(\mux_566_27_1_1_U1/mux_2_1 [13]),
        .O(\mux_566_27_1_1_U1/mux_3_0 [13]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_43
       (.I0(p_reg_reg_i_15__1_4[0]),
        .I1(p_reg_reg_i_15__1_5[0]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_6[0]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_7[0]),
        .O(\mux_566_27_1_1_U1/mux_2_12 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_43__0
       (.I0(p_reg_reg_i_15__1_4[24]),
        .I1(p_reg_reg_i_15__1_5[24]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_6[24]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_7[24]),
        .O(\mux_566_27_1_1_U1/mux_2_12 [24]));
  MUXF7 p_reg_reg_i_43__1
       (.I0(\mux_566_27_1_1_U1/mux_2_2 [13]),
        .I1(\mux_566_27_1_1_U1/mux_2_3 [13]),
        .O(\mux_566_27_1_1_U1/mux_3_1 [13]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_44
       (.I0(p_reg_reg_i_15__1_0[0]),
        .I1(p_reg_reg_i_15__1_1[0]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_2[0]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_3[0]),
        .O(\mux_566_27_1_1_U1/mux_2_13 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_44__0
       (.I0(p_reg_reg_i_15__1_0[24]),
        .I1(p_reg_reg_i_15__1_1[24]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_2[24]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_3[24]),
        .O(\mux_566_27_1_1_U1/mux_2_13 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_44__1
       (.I0(p_reg_reg_i_15__1_4[12]),
        .I1(p_reg_reg_i_15__1_5[12]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_6[12]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_7[12]),
        .O(\mux_566_27_1_1_U1/mux_2_12 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_45
       (.I0(p_reg_reg_i_15__1_0[12]),
        .I1(p_reg_reg_i_15__1_1[12]),
        .I2(\inputBuf_V_48_fu_602[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_15__1_2[12]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_15__1_3[12]),
        .O(\mux_566_27_1_1_U1/mux_2_13 [12]));
  MUXF7 p_reg_reg_i_45__0
       (.I0(\mux_566_27_1_1_U1/mux_2_8 [0]),
        .I1(\mux_566_27_1_1_U1/mux_2_9 [0]),
        .O(\mux_566_27_1_1_U1/mux_3_4 [0]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_45__1
       (.I0(\mux_566_27_1_1_U1/mux_2_8 [24]),
        .I1(\mux_566_27_1_1_U1/mux_2_9 [24]),
        .O(\mux_566_27_1_1_U1/mux_3_4 [24]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 p_reg_reg_i_46
       (.I0(\mux_566_27_1_1_U1/mux_2_10 [0]),
        .I1(\mux_566_27_1_1_U1/mux_2_11 [0]),
        .O(\mux_566_27_1_1_U1/mux_3_5 [0]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_46__0
       (.I0(\mux_566_27_1_1_U1/mux_2_10 [24]),
        .I1(\mux_566_27_1_1_U1/mux_2_11 [24]),
        .O(\mux_566_27_1_1_U1/mux_3_5 [24]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 p_reg_reg_i_46__1
       (.I0(\mux_566_27_1_1_U1/mux_2_8 [12]),
        .I1(\mux_566_27_1_1_U1/mux_2_9 [12]),
        .O(\mux_566_27_1_1_U1/mux_3_4 [12]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_47
       (.I0(\mux_566_27_1_1_U1/mux_2_10 [12]),
        .I1(\mux_566_27_1_1_U1/mux_2_11 [12]),
        .O(\mux_566_27_1_1_U1/mux_3_5 [12]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_47__0
       (.I0(\mux_566_27_1_1_U1/mux_2_4 [0]),
        .I1(\mux_566_27_1_1_U1/mux_2_5 [0]),
        .O(\mux_566_27_1_1_U1/mux_3_2 [0]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_47__1
       (.I0(\mux_566_27_1_1_U1/mux_2_4 [24]),
        .I1(\mux_566_27_1_1_U1/mux_2_5 [24]),
        .O(\mux_566_27_1_1_U1/mux_3_2 [24]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 p_reg_reg_i_48
       (.I0(\mux_566_27_1_1_U1/mux_2_6 [0]),
        .I1(\mux_566_27_1_1_U1/mux_2_7 [0]),
        .O(\mux_566_27_1_1_U1/mux_3_3 [0]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_48__0
       (.I0(\mux_566_27_1_1_U1/mux_2_6 [24]),
        .I1(\mux_566_27_1_1_U1/mux_2_7 [24]),
        .O(\mux_566_27_1_1_U1/mux_3_3 [24]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 p_reg_reg_i_48__1
       (.I0(\mux_566_27_1_1_U1/mux_2_4 [12]),
        .I1(\mux_566_27_1_1_U1/mux_2_5 [12]),
        .O(\mux_566_27_1_1_U1/mux_3_2 [12]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_49
       (.I0(\mux_566_27_1_1_U1/mux_2_6 [12]),
        .I1(\mux_566_27_1_1_U1/mux_2_7 [12]),
        .O(\mux_566_27_1_1_U1/mux_3_3 [12]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 p_reg_reg_i_49__0
       (.I0(\mux_566_27_1_1_U1/mux_2_0 [0]),
        .I1(\mux_566_27_1_1_U1/mux_2_1 [0]),
        .O(\mux_566_27_1_1_U1/mux_3_0 [0]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_49__1
       (.I0(\mux_566_27_1_1_U1/mux_2_0 [24]),
        .I1(\mux_566_27_1_1_U1/mux_2_1 [24]),
        .O(\mux_566_27_1_1_U1/mux_3_0 [24]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 p_reg_reg_i_50
       (.I0(\mux_566_27_1_1_U1/mux_2_2 [0]),
        .I1(\mux_566_27_1_1_U1/mux_2_3 [0]),
        .O(\mux_566_27_1_1_U1/mux_3_1 [0]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_50__0
       (.I0(\mux_566_27_1_1_U1/mux_2_2 [24]),
        .I1(\mux_566_27_1_1_U1/mux_2_3 [24]),
        .O(\mux_566_27_1_1_U1/mux_3_1 [24]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  MUXF7 p_reg_reg_i_50__1
       (.I0(\mux_566_27_1_1_U1/mux_2_0 [12]),
        .I1(\mux_566_27_1_1_U1/mux_2_1 [12]),
        .O(\mux_566_27_1_1_U1/mux_3_0 [12]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_51
       (.I0(p_reg_reg_i_29__1_4[2]),
        .I1(p_reg_reg_i_29__1_5[2]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_6[2]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_7[2]),
        .O(\mux_566_27_1_1_U1/mux_2_8 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_51__0
       (.I0(p_reg_reg_i_29__1_4[26]),
        .I1(p_reg_reg_i_29__1_5[26]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_6[26]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_7[26]),
        .O(\mux_566_27_1_1_U1/mux_2_8 [26]));
  MUXF7 p_reg_reg_i_51__1
       (.I0(\mux_566_27_1_1_U1/mux_2_2 [12]),
        .I1(\mux_566_27_1_1_U1/mux_2_3 [12]),
        .O(\mux_566_27_1_1_U1/mux_3_1 [12]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_52
       (.I0(p_reg_reg_i_29__1_0[2]),
        .I1(p_reg_reg_i_29__1_1[2]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_2[2]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_3[2]),
        .O(\mux_566_27_1_1_U1/mux_2_9 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_52__0
       (.I0(p_reg_reg_i_29__1_0[26]),
        .I1(p_reg_reg_i_29__1_1[26]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_2[26]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_3[26]),
        .O(\mux_566_27_1_1_U1/mux_2_9 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_52__1
       (.I0(p_reg_reg_i_29__1_4[14]),
        .I1(p_reg_reg_i_29__1_5[14]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_6[14]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_7[14]),
        .O(\mux_566_27_1_1_U1/mux_2_8 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_53
       (.I0(p_reg_reg_i_30__0_0[2]),
        .I1(p_reg_reg_i_30__0_1[2]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_2[2]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_3[2]),
        .O(\mux_566_27_1_1_U1/mux_2_10 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_53__0
       (.I0(p_reg_reg_i_30__0_0[26]),
        .I1(p_reg_reg_i_30__0_1[26]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_2[26]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_3[26]),
        .O(\mux_566_27_1_1_U1/mux_2_10 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_53__1
       (.I0(p_reg_reg_i_29__1_0[14]),
        .I1(p_reg_reg_i_29__1_1[14]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_2[14]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_3[14]),
        .O(\mux_566_27_1_1_U1/mux_2_9 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_54
       (.I0(p_reg_reg_i_30__0_0[14]),
        .I1(p_reg_reg_i_30__0_1[14]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_2[14]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_3[14]),
        .O(\mux_566_27_1_1_U1/mux_2_10 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_54__0
       (.I0(p_reg_reg_i_30__0_4[2]),
        .I1(p_reg_reg_i_30__0_5[2]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_6[2]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_7[2]),
        .O(\mux_566_27_1_1_U1/mux_2_11 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_54__1
       (.I0(p_reg_reg_i_30__0_4[26]),
        .I1(p_reg_reg_i_30__0_5[26]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_6[26]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_7[26]),
        .O(\mux_566_27_1_1_U1/mux_2_11 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_55
       (.I0(p_reg_reg_i_30__0_4[14]),
        .I1(p_reg_reg_i_30__0_5[14]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_6[14]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_7[14]),
        .O(\mux_566_27_1_1_U1/mux_2_11 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_55__0
       (.I0(p_reg_reg_i_31__1_4[2]),
        .I1(p_reg_reg_i_31__1_5[2]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_6[2]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_7[2]),
        .O(\mux_566_27_1_1_U1/mux_2_4 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_55__1
       (.I0(p_reg_reg_i_31__1_4[26]),
        .I1(p_reg_reg_i_31__1_5[26]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_6[26]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_7[26]),
        .O(\mux_566_27_1_1_U1/mux_2_4 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_56
       (.I0(p_reg_reg_i_31__1_0[2]),
        .I1(p_reg_reg_i_31__1_1[2]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_2[2]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_3[2]),
        .O(\mux_566_27_1_1_U1/mux_2_5 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_56__0
       (.I0(p_reg_reg_i_31__1_0[26]),
        .I1(p_reg_reg_i_31__1_1[26]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_2[26]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_3[26]),
        .O(\mux_566_27_1_1_U1/mux_2_5 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_56__1
       (.I0(p_reg_reg_i_31__1_4[14]),
        .I1(p_reg_reg_i_31__1_5[14]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_6[14]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_7[14]),
        .O(\mux_566_27_1_1_U1/mux_2_4 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_57
       (.I0(p_reg_reg_i_32__0_4[2]),
        .I1(p_reg_reg_i_32__0_5[2]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_6[2]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_7[2]),
        .O(\mux_566_27_1_1_U1/mux_2_6 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_57__0
       (.I0(p_reg_reg_i_32__0_4[26]),
        .I1(p_reg_reg_i_32__0_5[26]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_6[26]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_7[26]),
        .O(\mux_566_27_1_1_U1/mux_2_6 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_57__1
       (.I0(p_reg_reg_i_31__1_0[14]),
        .I1(p_reg_reg_i_31__1_1[14]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_2[14]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_3[14]),
        .O(\mux_566_27_1_1_U1/mux_2_5 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_58
       (.I0(p_reg_reg_i_32__0_0[2]),
        .I1(p_reg_reg_i_32__0_1[2]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_2[2]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_3[2]),
        .O(\mux_566_27_1_1_U1/mux_2_7 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_58__0
       (.I0(p_reg_reg_i_32__0_0[26]),
        .I1(p_reg_reg_i_32__0_1[26]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_2[26]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_3[26]),
        .O(\mux_566_27_1_1_U1/mux_2_7 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_58__1
       (.I0(p_reg_reg_i_32__0_4[14]),
        .I1(p_reg_reg_i_32__0_5[14]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_6[14]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_7[14]),
        .O(\mux_566_27_1_1_U1/mux_2_6 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_59
       (.I0(p_reg_reg_i_32__0_0[14]),
        .I1(p_reg_reg_i_32__0_1[14]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_2[14]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_3[14]),
        .O(\mux_566_27_1_1_U1/mux_2_7 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_59__0
       (.I0(p_reg_reg_i_33__1_4[2]),
        .I1(p_reg_reg_i_33__1_5[2]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_6[2]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_7[2]),
        .O(\mux_566_27_1_1_U1/mux_2_0 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_59__1
       (.I0(p_reg_reg_i_33__1_4[26]),
        .I1(p_reg_reg_i_33__1_5[26]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_6[26]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_7[26]),
        .O(\mux_566_27_1_1_U1/mux_2_0 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_60
       (.I0(p_reg_reg_i_33__1_0[2]),
        .I1(p_reg_reg_i_33__1_1[2]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_2[2]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_3[2]),
        .O(\mux_566_27_1_1_U1/mux_2_1 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_60__0
       (.I0(p_reg_reg_i_33__1_0[26]),
        .I1(p_reg_reg_i_33__1_1[26]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_2[26]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_3[26]),
        .O(\mux_566_27_1_1_U1/mux_2_1 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_60__1
       (.I0(p_reg_reg_i_33__1_4[14]),
        .I1(p_reg_reg_i_33__1_5[14]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_6[14]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_7[14]),
        .O(\mux_566_27_1_1_U1/mux_2_0 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_61
       (.I0(p_reg_reg_i_34__0_4[2]),
        .I1(p_reg_reg_i_34__0_5[2]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_6[2]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_7[2]),
        .O(\mux_566_27_1_1_U1/mux_2_2 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_61__0
       (.I0(p_reg_reg_i_34__0_4[26]),
        .I1(p_reg_reg_i_34__0_5[26]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_6[26]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_7[26]),
        .O(\mux_566_27_1_1_U1/mux_2_2 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_61__1
       (.I0(p_reg_reg_i_33__1_0[14]),
        .I1(p_reg_reg_i_33__1_1[14]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_2[14]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_3[14]),
        .O(\mux_566_27_1_1_U1/mux_2_1 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_62
       (.I0(p_reg_reg_i_34__0_0[2]),
        .I1(p_reg_reg_i_34__0_1[2]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_2[2]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_3[2]),
        .O(\mux_566_27_1_1_U1/mux_2_3 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_62__0
       (.I0(p_reg_reg_i_34__0_0[26]),
        .I1(p_reg_reg_i_34__0_1[26]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_2[26]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_3[26]),
        .O(\mux_566_27_1_1_U1/mux_2_3 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_62__1
       (.I0(p_reg_reg_i_34__0_4[14]),
        .I1(p_reg_reg_i_34__0_5[14]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_6[14]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_7[14]),
        .O(\mux_566_27_1_1_U1/mux_2_2 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_63
       (.I0(p_reg_reg_i_29__1_4[1]),
        .I1(p_reg_reg_i_29__1_5[1]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_6[1]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_7[1]),
        .O(\mux_566_27_1_1_U1/mux_2_8 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_63__0
       (.I0(p_reg_reg_i_29__1_4[25]),
        .I1(p_reg_reg_i_29__1_5[25]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_6[25]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_7[25]),
        .O(\mux_566_27_1_1_U1/mux_2_8 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_63__1
       (.I0(p_reg_reg_i_34__0_0[14]),
        .I1(p_reg_reg_i_34__0_1[14]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_2[14]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_3[14]),
        .O(\mux_566_27_1_1_U1/mux_2_3 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_64
       (.I0(p_reg_reg_i_29__1_0[1]),
        .I1(p_reg_reg_i_29__1_1[1]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_2[1]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_3[1]),
        .O(\mux_566_27_1_1_U1/mux_2_9 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_64__0
       (.I0(p_reg_reg_i_29__1_0[25]),
        .I1(p_reg_reg_i_29__1_1[25]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_2[25]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_3[25]),
        .O(\mux_566_27_1_1_U1/mux_2_9 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_64__1
       (.I0(p_reg_reg_i_29__1_4[13]),
        .I1(p_reg_reg_i_29__1_5[13]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_6[13]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_7[13]),
        .O(\mux_566_27_1_1_U1/mux_2_8 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_65
       (.I0(p_reg_reg_i_30__0_0[1]),
        .I1(p_reg_reg_i_30__0_1[1]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_2[1]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_3[1]),
        .O(\mux_566_27_1_1_U1/mux_2_10 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_65__0
       (.I0(p_reg_reg_i_30__0_0[25]),
        .I1(p_reg_reg_i_30__0_1[25]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_2[25]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_3[25]),
        .O(\mux_566_27_1_1_U1/mux_2_10 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_65__1
       (.I0(p_reg_reg_i_29__1_0[13]),
        .I1(p_reg_reg_i_29__1_1[13]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_2[13]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_3[13]),
        .O(\mux_566_27_1_1_U1/mux_2_9 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_66
       (.I0(p_reg_reg_i_30__0_0[13]),
        .I1(p_reg_reg_i_30__0_1[13]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_2[13]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_3[13]),
        .O(\mux_566_27_1_1_U1/mux_2_10 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_66__0
       (.I0(p_reg_reg_i_30__0_4[1]),
        .I1(p_reg_reg_i_30__0_5[1]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_6[1]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_7[1]),
        .O(\mux_566_27_1_1_U1/mux_2_11 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_66__1
       (.I0(p_reg_reg_i_30__0_4[25]),
        .I1(p_reg_reg_i_30__0_5[25]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_6[25]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_7[25]),
        .O(\mux_566_27_1_1_U1/mux_2_11 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_67
       (.I0(p_reg_reg_i_30__0_4[13]),
        .I1(p_reg_reg_i_30__0_5[13]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_6[13]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_7[13]),
        .O(\mux_566_27_1_1_U1/mux_2_11 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_67__0
       (.I0(p_reg_reg_i_31__1_4[1]),
        .I1(p_reg_reg_i_31__1_5[1]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_6[1]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_7[1]),
        .O(\mux_566_27_1_1_U1/mux_2_4 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_67__1
       (.I0(p_reg_reg_i_31__1_4[25]),
        .I1(p_reg_reg_i_31__1_5[25]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_6[25]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_7[25]),
        .O(\mux_566_27_1_1_U1/mux_2_4 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_68
       (.I0(p_reg_reg_i_31__1_0[1]),
        .I1(p_reg_reg_i_31__1_1[1]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_2[1]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_3[1]),
        .O(\mux_566_27_1_1_U1/mux_2_5 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_68__0
       (.I0(p_reg_reg_i_31__1_0[25]),
        .I1(p_reg_reg_i_31__1_1[25]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_2[25]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_3[25]),
        .O(\mux_566_27_1_1_U1/mux_2_5 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_68__1
       (.I0(p_reg_reg_i_31__1_4[13]),
        .I1(p_reg_reg_i_31__1_5[13]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_6[13]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_7[13]),
        .O(\mux_566_27_1_1_U1/mux_2_4 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_69
       (.I0(p_reg_reg_i_32__0_4[1]),
        .I1(p_reg_reg_i_32__0_5[1]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_6[1]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_7[1]),
        .O(\mux_566_27_1_1_U1/mux_2_6 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_69__0
       (.I0(p_reg_reg_i_32__0_4[25]),
        .I1(p_reg_reg_i_32__0_5[25]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_6[25]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_7[25]),
        .O(\mux_566_27_1_1_U1/mux_2_6 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_69__1
       (.I0(p_reg_reg_i_31__1_0[13]),
        .I1(p_reg_reg_i_31__1_1[13]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_2[13]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_3[13]),
        .O(\mux_566_27_1_1_U1/mux_2_5 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_70
       (.I0(p_reg_reg_i_32__0_0[1]),
        .I1(p_reg_reg_i_32__0_1[1]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_2[1]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_3[1]),
        .O(\mux_566_27_1_1_U1/mux_2_7 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_70__0
       (.I0(p_reg_reg_i_32__0_0[25]),
        .I1(p_reg_reg_i_32__0_1[25]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_2[25]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_3[25]),
        .O(\mux_566_27_1_1_U1/mux_2_7 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_70__1
       (.I0(p_reg_reg_i_32__0_4[13]),
        .I1(p_reg_reg_i_32__0_5[13]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_6[13]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_7[13]),
        .O(\mux_566_27_1_1_U1/mux_2_6 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_71
       (.I0(p_reg_reg_i_32__0_0[13]),
        .I1(p_reg_reg_i_32__0_1[13]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_2[13]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_3[13]),
        .O(\mux_566_27_1_1_U1/mux_2_7 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_71__0
       (.I0(p_reg_reg_i_33__1_4[1]),
        .I1(p_reg_reg_i_33__1_5[1]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_6[1]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_7[1]),
        .O(\mux_566_27_1_1_U1/mux_2_0 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_71__1
       (.I0(p_reg_reg_i_33__1_4[25]),
        .I1(p_reg_reg_i_33__1_5[25]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_6[25]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_7[25]),
        .O(\mux_566_27_1_1_U1/mux_2_0 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_72
       (.I0(p_reg_reg_i_33__1_0[1]),
        .I1(p_reg_reg_i_33__1_1[1]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_2[1]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_3[1]),
        .O(\mux_566_27_1_1_U1/mux_2_1 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_72__0
       (.I0(p_reg_reg_i_33__1_0[25]),
        .I1(p_reg_reg_i_33__1_1[25]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_2[25]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_3[25]),
        .O(\mux_566_27_1_1_U1/mux_2_1 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_72__1
       (.I0(p_reg_reg_i_33__1_4[13]),
        .I1(p_reg_reg_i_33__1_5[13]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_6[13]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_7[13]),
        .O(\mux_566_27_1_1_U1/mux_2_0 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_73
       (.I0(p_reg_reg_i_34__0_4[1]),
        .I1(p_reg_reg_i_34__0_5[1]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_6[1]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_7[1]),
        .O(\mux_566_27_1_1_U1/mux_2_2 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_73__0
       (.I0(p_reg_reg_i_34__0_4[25]),
        .I1(p_reg_reg_i_34__0_5[25]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_6[25]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_7[25]),
        .O(\mux_566_27_1_1_U1/mux_2_2 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_73__1
       (.I0(p_reg_reg_i_33__1_0[13]),
        .I1(p_reg_reg_i_33__1_1[13]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_2[13]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_3[13]),
        .O(\mux_566_27_1_1_U1/mux_2_1 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_74
       (.I0(p_reg_reg_i_34__0_0[1]),
        .I1(p_reg_reg_i_34__0_1[1]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_2[1]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_3[1]),
        .O(\mux_566_27_1_1_U1/mux_2_3 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_74__0
       (.I0(p_reg_reg_i_34__0_0[25]),
        .I1(p_reg_reg_i_34__0_1[25]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_2[25]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_3[25]),
        .O(\mux_566_27_1_1_U1/mux_2_3 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_74__1
       (.I0(p_reg_reg_i_34__0_4[13]),
        .I1(p_reg_reg_i_34__0_5[13]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_6[13]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_7[13]),
        .O(\mux_566_27_1_1_U1/mux_2_2 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_75
       (.I0(p_reg_reg_i_29__1_4[0]),
        .I1(p_reg_reg_i_29__1_5[0]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_6[0]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_7[0]),
        .O(\mux_566_27_1_1_U1/mux_2_8 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_75__0
       (.I0(p_reg_reg_i_29__1_4[24]),
        .I1(p_reg_reg_i_29__1_5[24]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_6[24]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_7[24]),
        .O(\mux_566_27_1_1_U1/mux_2_8 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_75__1
       (.I0(p_reg_reg_i_34__0_0[13]),
        .I1(p_reg_reg_i_34__0_1[13]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_2[13]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_3[13]),
        .O(\mux_566_27_1_1_U1/mux_2_3 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_76
       (.I0(p_reg_reg_i_29__1_0[0]),
        .I1(p_reg_reg_i_29__1_1[0]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_2[0]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_3[0]),
        .O(\mux_566_27_1_1_U1/mux_2_9 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_76__0
       (.I0(p_reg_reg_i_29__1_0[24]),
        .I1(p_reg_reg_i_29__1_1[24]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_2[24]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_3[24]),
        .O(\mux_566_27_1_1_U1/mux_2_9 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_76__1
       (.I0(p_reg_reg_i_29__1_4[12]),
        .I1(p_reg_reg_i_29__1_5[12]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_6[12]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_7[12]),
        .O(\mux_566_27_1_1_U1/mux_2_8 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_77
       (.I0(p_reg_reg_i_30__0_0[0]),
        .I1(p_reg_reg_i_30__0_1[0]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_2[0]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_3[0]),
        .O(\mux_566_27_1_1_U1/mux_2_10 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_77__0
       (.I0(p_reg_reg_i_30__0_0[24]),
        .I1(p_reg_reg_i_30__0_1[24]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_2[24]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_3[24]),
        .O(\mux_566_27_1_1_U1/mux_2_10 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_77__1
       (.I0(p_reg_reg_i_29__1_0[12]),
        .I1(p_reg_reg_i_29__1_1[12]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_29__1_2[12]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_29__1_3[12]),
        .O(\mux_566_27_1_1_U1/mux_2_9 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_78
       (.I0(p_reg_reg_i_30__0_0[12]),
        .I1(p_reg_reg_i_30__0_1[12]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_2[12]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_3[12]),
        .O(\mux_566_27_1_1_U1/mux_2_10 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_78__0
       (.I0(p_reg_reg_i_30__0_4[0]),
        .I1(p_reg_reg_i_30__0_5[0]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_6[0]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_7[0]),
        .O(\mux_566_27_1_1_U1/mux_2_11 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_78__1
       (.I0(p_reg_reg_i_30__0_4[24]),
        .I1(p_reg_reg_i_30__0_5[24]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_6[24]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_7[24]),
        .O(\mux_566_27_1_1_U1/mux_2_11 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_79
       (.I0(p_reg_reg_i_30__0_4[12]),
        .I1(p_reg_reg_i_30__0_5[12]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_30__0_6[12]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_30__0_7[12]),
        .O(\mux_566_27_1_1_U1/mux_2_11 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_79__0
       (.I0(p_reg_reg_i_31__1_4[0]),
        .I1(p_reg_reg_i_31__1_5[0]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_6[0]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_7[0]),
        .O(\mux_566_27_1_1_U1/mux_2_4 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_79__1
       (.I0(p_reg_reg_i_31__1_4[24]),
        .I1(p_reg_reg_i_31__1_5[24]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_6[24]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_7[24]),
        .O(\mux_566_27_1_1_U1/mux_2_4 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_80
       (.I0(p_reg_reg_i_31__1_0[0]),
        .I1(p_reg_reg_i_31__1_1[0]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_2[0]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_3[0]),
        .O(\mux_566_27_1_1_U1/mux_2_5 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_80__0
       (.I0(p_reg_reg_i_31__1_0[24]),
        .I1(p_reg_reg_i_31__1_1[24]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_2[24]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_3[24]),
        .O(\mux_566_27_1_1_U1/mux_2_5 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_80__1
       (.I0(p_reg_reg_i_31__1_4[12]),
        .I1(p_reg_reg_i_31__1_5[12]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_6[12]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_7[12]),
        .O(\mux_566_27_1_1_U1/mux_2_4 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_81
       (.I0(p_reg_reg_i_32__0_4[0]),
        .I1(p_reg_reg_i_32__0_5[0]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_6[0]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_7[0]),
        .O(\mux_566_27_1_1_U1/mux_2_6 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_81__0
       (.I0(p_reg_reg_i_32__0_4[24]),
        .I1(p_reg_reg_i_32__0_5[24]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_6[24]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_7[24]),
        .O(\mux_566_27_1_1_U1/mux_2_6 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_81__1
       (.I0(p_reg_reg_i_31__1_0[12]),
        .I1(p_reg_reg_i_31__1_1[12]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_31__1_2[12]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_31__1_3[12]),
        .O(\mux_566_27_1_1_U1/mux_2_5 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_82
       (.I0(p_reg_reg_i_32__0_0[0]),
        .I1(p_reg_reg_i_32__0_1[0]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_2[0]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_3[0]),
        .O(\mux_566_27_1_1_U1/mux_2_7 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_82__0
       (.I0(p_reg_reg_i_32__0_0[24]),
        .I1(p_reg_reg_i_32__0_1[24]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_2[24]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_3[24]),
        .O(\mux_566_27_1_1_U1/mux_2_7 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_82__1
       (.I0(p_reg_reg_i_32__0_4[12]),
        .I1(p_reg_reg_i_32__0_5[12]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_6[12]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_7[12]),
        .O(\mux_566_27_1_1_U1/mux_2_6 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_83
       (.I0(p_reg_reg_i_32__0_0[12]),
        .I1(p_reg_reg_i_32__0_1[12]),
        .I2(\inputBuf_V_16_fu_474[26]_i_2_n_3 ),
        .I3(p_reg_reg_i_32__0_2[12]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_32__0_3[12]),
        .O(\mux_566_27_1_1_U1/mux_2_7 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_83__0
       (.I0(p_reg_reg_i_33__1_4[0]),
        .I1(p_reg_reg_i_33__1_5[0]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_6[0]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_7[0]),
        .O(\mux_566_27_1_1_U1/mux_2_0 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_83__1
       (.I0(p_reg_reg_i_33__1_4[24]),
        .I1(p_reg_reg_i_33__1_5[24]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_6[24]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_7[24]),
        .O(\mux_566_27_1_1_U1/mux_2_0 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_84
       (.I0(p_reg_reg_i_33__1_0[0]),
        .I1(p_reg_reg_i_33__1_1[0]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_2[0]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_3[0]),
        .O(\mux_566_27_1_1_U1/mux_2_1 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_84__0
       (.I0(p_reg_reg_i_33__1_0[24]),
        .I1(p_reg_reg_i_33__1_1[24]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_2[24]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_3[24]),
        .O(\mux_566_27_1_1_U1/mux_2_1 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_84__1
       (.I0(p_reg_reg_i_33__1_4[12]),
        .I1(p_reg_reg_i_33__1_5[12]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_6[12]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_7[12]),
        .O(\mux_566_27_1_1_U1/mux_2_0 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_85
       (.I0(p_reg_reg_i_34__0_4[0]),
        .I1(p_reg_reg_i_34__0_5[0]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_6[0]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_7[0]),
        .O(\mux_566_27_1_1_U1/mux_2_2 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_85__0
       (.I0(p_reg_reg_i_34__0_4[24]),
        .I1(p_reg_reg_i_34__0_5[24]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_6[24]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_7[24]),
        .O(\mux_566_27_1_1_U1/mux_2_2 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_85__1
       (.I0(p_reg_reg_i_33__1_0[12]),
        .I1(p_reg_reg_i_33__1_1[12]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_33__1_2[12]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_33__1_3[12]),
        .O(\mux_566_27_1_1_U1/mux_2_1 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_86
       (.I0(p_reg_reg_i_34__0_0[0]),
        .I1(p_reg_reg_i_34__0_1[0]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_2[0]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_3[0]),
        .O(\mux_566_27_1_1_U1/mux_2_3 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_86__0
       (.I0(p_reg_reg_i_34__0_0[24]),
        .I1(p_reg_reg_i_34__0_1[24]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_2[24]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_3[24]),
        .O(\mux_566_27_1_1_U1/mux_2_3 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_86__1
       (.I0(p_reg_reg_i_34__0_4[12]),
        .I1(p_reg_reg_i_34__0_5[12]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_6[12]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_7[12]),
        .O(\mux_566_27_1_1_U1/mux_2_2 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_87
       (.I0(p_reg_reg_i_34__0_0[12]),
        .I1(p_reg_reg_i_34__0_1[12]),
        .I2(\inputBuf_V_fu_410[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_34__0_2[12]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_34__0_3[12]),
        .O(\mux_566_27_1_1_U1/mux_2_3 [12]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \sf_fu_386[0]_i_1 
       (.I0(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[0]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_386[12]_i_2 
       (.I0(Q[12]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[12]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_386[12]_i_3 
       (.I0(Q[11]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_386[12]_i_4 
       (.I0(Q[10]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_386[12]_i_5 
       (.I0(Q[9]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_386[16]_i_2 
       (.I0(Q[16]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[16]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_386[16]_i_3 
       (.I0(Q[15]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[15]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_386[16]_i_4 
       (.I0(Q[14]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[14]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_386[16]_i_5 
       (.I0(Q[13]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[13]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_386[20]_i_2 
       (.I0(Q[20]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[20]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_386[20]_i_3 
       (.I0(Q[19]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[19]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_386[20]_i_4 
       (.I0(Q[18]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[18]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_386[20]_i_5 
       (.I0(Q[17]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[17]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_386[24]_i_2 
       (.I0(Q[24]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[24]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_386[24]_i_3 
       (.I0(Q[23]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[23]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_386[24]_i_4 
       (.I0(Q[22]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[22]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_386[24]_i_5 
       (.I0(Q[21]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[21]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_386[28]_i_2 
       (.I0(Q[28]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[28]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_386[28]_i_3 
       (.I0(Q[27]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[27]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_386[28]_i_4 
       (.I0(Q[26]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[26]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_386[28]_i_5 
       (.I0(Q[25]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[25]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sf_fu_386[31]_i_1 
       (.I0(E),
        .I1(icmp_ln290_fu_2126_p2),
        .O(\B_V_data_1_state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sf_fu_386[31]_i_2 
       (.I0(E),
        .I1(icmp_ln290_fu_2126_p2),
        .O(\B_V_data_1_state_reg[0]_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_386[31]_i_4 
       (.I0(Q[31]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[31]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_386[31]_i_5 
       (.I0(Q[30]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[30]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_386[31]_i_6 
       (.I0(Q[29]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[29]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_386[4]_i_2 
       (.I0(Q[0]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_386[4]_i_3 
       (.I0(Q[4]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(\sf_fu_386[4]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_386[4]_i_4 
       (.I0(Q[3]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(\sf_fu_386[4]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_386[4]_i_5 
       (.I0(Q[2]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(\sf_fu_386[4]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_386[4]_i_6 
       (.I0(Q[1]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(\sf_fu_386[4]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_386[8]_i_2 
       (.I0(Q[8]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_386[8]_i_3 
       (.I0(Q[7]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_386[8]_i_4 
       (.I0(Q[6]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_386[8]_i_5 
       (.I0(Q[5]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg),
        .O(\sf_fu_386[8]_i_5_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sf_fu_386_reg[12]_i_1 
       (.CI(\sf_fu_386_reg[8]_i_1_n_3 ),
        .CO({\sf_fu_386_reg[12]_i_1_n_3 ,\sf_fu_386_reg[12]_i_1_n_4 ,\sf_fu_386_reg[12]_i_1_n_5 ,\sf_fu_386_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[12:9]),
        .S(ap_sig_allocacmp_sf_1__0[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sf_fu_386_reg[16]_i_1 
       (.CI(\sf_fu_386_reg[12]_i_1_n_3 ),
        .CO({\sf_fu_386_reg[16]_i_1_n_3 ,\sf_fu_386_reg[16]_i_1_n_4 ,\sf_fu_386_reg[16]_i_1_n_5 ,\sf_fu_386_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[16:13]),
        .S(ap_sig_allocacmp_sf_1__0[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sf_fu_386_reg[20]_i_1 
       (.CI(\sf_fu_386_reg[16]_i_1_n_3 ),
        .CO({\sf_fu_386_reg[20]_i_1_n_3 ,\sf_fu_386_reg[20]_i_1_n_4 ,\sf_fu_386_reg[20]_i_1_n_5 ,\sf_fu_386_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[20:17]),
        .S(ap_sig_allocacmp_sf_1__0[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sf_fu_386_reg[24]_i_1 
       (.CI(\sf_fu_386_reg[20]_i_1_n_3 ),
        .CO({\sf_fu_386_reg[24]_i_1_n_3 ,\sf_fu_386_reg[24]_i_1_n_4 ,\sf_fu_386_reg[24]_i_1_n_5 ,\sf_fu_386_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[24:21]),
        .S(ap_sig_allocacmp_sf_1__0[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sf_fu_386_reg[28]_i_1 
       (.CI(\sf_fu_386_reg[24]_i_1_n_3 ),
        .CO({\sf_fu_386_reg[28]_i_1_n_3 ,\sf_fu_386_reg[28]_i_1_n_4 ,\sf_fu_386_reg[28]_i_1_n_5 ,\sf_fu_386_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[28:25]),
        .S(ap_sig_allocacmp_sf_1__0[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sf_fu_386_reg[31]_i_3 
       (.CI(\sf_fu_386_reg[28]_i_1_n_3 ),
        .CO({\NLW_sf_fu_386_reg[31]_i_3_CO_UNCONNECTED [3:2],\sf_fu_386_reg[31]_i_3_n_5 ,\sf_fu_386_reg[31]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sf_fu_386_reg[31]_i_3_O_UNCONNECTED [3],D[31:29]}),
        .S({1'b0,ap_sig_allocacmp_sf_1__0[31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sf_fu_386_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sf_fu_386_reg[4]_i_1_n_3 ,\sf_fu_386_reg[4]_i_1_n_4 ,\sf_fu_386_reg[4]_i_1_n_5 ,\sf_fu_386_reg[4]_i_1_n_6 }),
        .CYINIT(ap_sig_allocacmp_sf_1[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[4:1]),
        .S({\sf_fu_386[4]_i_3_n_3 ,\sf_fu_386[4]_i_4_n_3 ,\sf_fu_386[4]_i_5_n_3 ,\sf_fu_386[4]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sf_fu_386_reg[8]_i_1 
       (.CI(\sf_fu_386_reg[4]_i_1_n_3 ),
        .CO({\sf_fu_386_reg[8]_i_1_n_3 ,\sf_fu_386_reg[8]_i_1_n_4 ,\sf_fu_386_reg[8]_i_1_n_5 ,\sf_fu_386_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[8:5]),
        .S({ap_sig_allocacmp_sf_1__0[8:6],\sf_fu_386[8]_i_5_n_3 }));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1
   (D,
    E,
    grp_fu_3458_ce,
    ap_clk,
    B,
    weights_V_TDATA_int_regslice,
    P);
  output [11:0]D;
  input [0:0]E;
  input grp_fu_3458_ce;
  input ap_clk;
  input [2:0]B;
  input [7:0]weights_V_TDATA_int_regslice;
  input [10:0]P;

  wire [2:0]B;
  wire [11:0]D;
  wire [0:0]E;
  wire [10:0]P;
  wire ap_clk;
  wire grp_fu_3458_ce;
  wire [7:0]weights_V_TDATA_int_regslice;

  finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_52 MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.B(B),
        .D(D),
        .E(E),
        .P(P),
        .ap_clk(ap_clk),
        .grp_fu_3458_ce(grp_fu_3458_ce),
        .weights_V_TDATA_int_regslice(weights_V_TDATA_int_regslice));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_0
   (P,
    E,
    grp_fu_3458_ce,
    ap_clk,
    weights_V_TDATA_int_regslice,
    A,
    p_reg_reg);
  output [11:0]P;
  input [0:0]E;
  input grp_fu_3458_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA_int_regslice;
  input [2:0]A;
  input [10:0]p_reg_reg;

  wire [2:0]A;
  wire [0:0]E;
  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_3458_ce;
  wire [10:0]p_reg_reg;
  wire [7:0]weights_V_TDATA_int_regslice;

  finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_51 MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.A(A),
        .E(E),
        .P(P),
        .ap_clk(ap_clk),
        .grp_fu_3458_ce(grp_fu_3458_ce),
        .p_reg_reg_0(p_reg_reg),
        .weights_V_TDATA_int_regslice(weights_V_TDATA_int_regslice));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_1
   (P,
    E,
    grp_fu_3458_ce,
    ap_clk,
    weights_V_TDATA_int_regslice,
    p_reg_reg,
    p_reg_reg_0);
  output [11:0]P;
  input [0:0]E;
  input grp_fu_3458_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA_int_regslice;
  input [2:0]p_reg_reg;
  input [10:0]p_reg_reg_0;

  wire [0:0]E;
  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_3458_ce;
  wire [2:0]p_reg_reg;
  wire [10:0]p_reg_reg_0;
  wire [7:0]weights_V_TDATA_int_regslice;

  finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_50 MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.E(E),
        .P(P),
        .ap_clk(ap_clk),
        .grp_fu_3458_ce(grp_fu_3458_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .weights_V_TDATA_int_regslice(weights_V_TDATA_int_regslice));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_10
   (P,
    grp_fu_3458_ce,
    \ap_CS_iter7_fsm_reg[1] ,
    \i_fu_390_reg[5] ,
    \i_fu_390_reg[17] ,
    E,
    ap_clk,
    weights_V_TDATA_int_regslice,
    p_reg_reg,
    p_reg_reg_0,
    ap_CS_iter1_fsm_state2,
    ap_CS_iter3_fsm_state4,
    ap_CS_iter4_fsm_state5,
    ap_CS_iter2_fsm_state3,
    ap_CS_iter7_fsm_state8,
    icmp_ln249_reg_4053_pp0_iter6_reg,
    icmp_ln290_reg_4318_pp0_iter6_reg,
    out_V_TREADY_int_regslice,
    Q,
    \icmp_ln290_reg_4318[0]_i_10 ,
    \icmp_ln290_reg_4318[0]_i_10_0 ,
    \icmp_ln290_reg_4318[0]_i_10_1 ,
    \icmp_ln290_reg_4318[0]_i_10_2 ,
    \icmp_ln290_reg_4318[0]_i_3 ,
    \icmp_ln290_reg_4318[0]_i_3_0 ,
    \icmp_ln290_reg_4318[0]_i_3_1 ,
    \icmp_ln290_reg_4318[0]_i_3_2 );
  output [11:0]P;
  output grp_fu_3458_ce;
  output \ap_CS_iter7_fsm_reg[1] ;
  output \i_fu_390_reg[5] ;
  output \i_fu_390_reg[17] ;
  input [0:0]E;
  input ap_clk;
  input [7:0]weights_V_TDATA_int_regslice;
  input [2:0]p_reg_reg;
  input [10:0]p_reg_reg_0;
  input ap_CS_iter1_fsm_state2;
  input ap_CS_iter3_fsm_state4;
  input ap_CS_iter4_fsm_state5;
  input ap_CS_iter2_fsm_state3;
  input ap_CS_iter7_fsm_state8;
  input icmp_ln249_reg_4053_pp0_iter6_reg;
  input icmp_ln290_reg_4318_pp0_iter6_reg;
  input out_V_TREADY_int_regslice;
  input [0:0]Q;
  input \icmp_ln290_reg_4318[0]_i_10 ;
  input \icmp_ln290_reg_4318[0]_i_10_0 ;
  input \icmp_ln290_reg_4318[0]_i_10_1 ;
  input \icmp_ln290_reg_4318[0]_i_10_2 ;
  input \icmp_ln290_reg_4318[0]_i_3 ;
  input \icmp_ln290_reg_4318[0]_i_3_0 ;
  input \icmp_ln290_reg_4318[0]_i_3_1 ;
  input \icmp_ln290_reg_4318[0]_i_3_2 ;

  wire [0:0]E;
  wire [11:0]P;
  wire [0:0]Q;
  wire ap_CS_iter1_fsm_state2;
  wire ap_CS_iter2_fsm_state3;
  wire ap_CS_iter3_fsm_state4;
  wire ap_CS_iter4_fsm_state5;
  wire \ap_CS_iter7_fsm_reg[1] ;
  wire ap_CS_iter7_fsm_state8;
  wire ap_clk;
  wire grp_fu_3458_ce;
  wire \i_fu_390_reg[17] ;
  wire \i_fu_390_reg[5] ;
  wire icmp_ln249_reg_4053_pp0_iter6_reg;
  wire \icmp_ln290_reg_4318[0]_i_10 ;
  wire \icmp_ln290_reg_4318[0]_i_10_0 ;
  wire \icmp_ln290_reg_4318[0]_i_10_1 ;
  wire \icmp_ln290_reg_4318[0]_i_10_2 ;
  wire \icmp_ln290_reg_4318[0]_i_3 ;
  wire \icmp_ln290_reg_4318[0]_i_3_0 ;
  wire \icmp_ln290_reg_4318[0]_i_3_1 ;
  wire \icmp_ln290_reg_4318[0]_i_3_2 ;
  wire icmp_ln290_reg_4318_pp0_iter6_reg;
  wire out_V_TREADY_int_regslice;
  wire [2:0]p_reg_reg;
  wire [10:0]p_reg_reg_0;
  wire [7:0]weights_V_TDATA_int_regslice;

  finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0 MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.E(E),
        .P(P),
        .Q(Q),
        .\ap_CS_iter1_fsm_reg[1] (grp_fu_3458_ce),
        .ap_CS_iter1_fsm_state2(ap_CS_iter1_fsm_state2),
        .ap_CS_iter2_fsm_state3(ap_CS_iter2_fsm_state3),
        .ap_CS_iter3_fsm_state4(ap_CS_iter3_fsm_state4),
        .ap_CS_iter4_fsm_state5(ap_CS_iter4_fsm_state5),
        .\ap_CS_iter7_fsm_reg[1] (\ap_CS_iter7_fsm_reg[1] ),
        .ap_CS_iter7_fsm_state8(ap_CS_iter7_fsm_state8),
        .ap_clk(ap_clk),
        .\i_fu_390_reg[17] (\i_fu_390_reg[17] ),
        .\i_fu_390_reg[5] (\i_fu_390_reg[5] ),
        .icmp_ln249_reg_4053_pp0_iter6_reg(icmp_ln249_reg_4053_pp0_iter6_reg),
        .\icmp_ln290_reg_4318[0]_i_10 (\icmp_ln290_reg_4318[0]_i_10 ),
        .\icmp_ln290_reg_4318[0]_i_10_0 (\icmp_ln290_reg_4318[0]_i_10_0 ),
        .\icmp_ln290_reg_4318[0]_i_10_1 (\icmp_ln290_reg_4318[0]_i_10_1 ),
        .\icmp_ln290_reg_4318[0]_i_10_2 (\icmp_ln290_reg_4318[0]_i_10_2 ),
        .\icmp_ln290_reg_4318[0]_i_3 (\icmp_ln290_reg_4318[0]_i_3 ),
        .\icmp_ln290_reg_4318[0]_i_3_0 (\icmp_ln290_reg_4318[0]_i_3_0 ),
        .\icmp_ln290_reg_4318[0]_i_3_1 (\icmp_ln290_reg_4318[0]_i_3_1 ),
        .\icmp_ln290_reg_4318[0]_i_3_2 (\icmp_ln290_reg_4318[0]_i_3_2 ),
        .icmp_ln290_reg_4318_pp0_iter6_reg(icmp_ln290_reg_4318_pp0_iter6_reg),
        .out_V_TREADY_int_regslice(out_V_TREADY_int_regslice),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .weights_V_TDATA_int_regslice(weights_V_TDATA_int_regslice));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_2
   (D,
    E,
    grp_fu_3458_ce,
    ap_clk,
    B,
    weights_V_TDATA_int_regslice,
    P);
  output [11:0]D;
  input [0:0]E;
  input grp_fu_3458_ce;
  input ap_clk;
  input [2:0]B;
  input [7:0]weights_V_TDATA_int_regslice;
  input [10:0]P;

  wire [2:0]B;
  wire [11:0]D;
  wire [0:0]E;
  wire [10:0]P;
  wire ap_clk;
  wire grp_fu_3458_ce;
  wire [7:0]weights_V_TDATA_int_regslice;

  finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_49 MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.B(B),
        .D(D),
        .E(E),
        .P(P),
        .ap_clk(ap_clk),
        .grp_fu_3458_ce(grp_fu_3458_ce),
        .weights_V_TDATA_int_regslice(weights_V_TDATA_int_regslice));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_3
   (P,
    E,
    grp_fu_3458_ce,
    ap_clk,
    weights_V_TDATA_int_regslice,
    A,
    p_reg_reg);
  output [11:0]P;
  input [0:0]E;
  input grp_fu_3458_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA_int_regslice;
  input [2:0]A;
  input [10:0]p_reg_reg;

  wire [2:0]A;
  wire [0:0]E;
  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_3458_ce;
  wire [10:0]p_reg_reg;
  wire [7:0]weights_V_TDATA_int_regslice;

  finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_48 MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.A(A),
        .E(E),
        .P(P),
        .ap_clk(ap_clk),
        .grp_fu_3458_ce(grp_fu_3458_ce),
        .p_reg_reg_0(p_reg_reg),
        .weights_V_TDATA_int_regslice(weights_V_TDATA_int_regslice));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_4
   (P,
    E,
    grp_fu_3458_ce,
    ap_clk,
    weights_V_TDATA_int_regslice,
    p_reg_reg,
    p_reg_reg_0);
  output [11:0]P;
  input [0:0]E;
  input grp_fu_3458_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA_int_regslice;
  input [2:0]p_reg_reg;
  input [10:0]p_reg_reg_0;

  wire [0:0]E;
  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_3458_ce;
  wire [2:0]p_reg_reg;
  wire [10:0]p_reg_reg_0;
  wire [7:0]weights_V_TDATA_int_regslice;

  finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_47 MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.E(E),
        .P(P),
        .ap_clk(ap_clk),
        .grp_fu_3458_ce(grp_fu_3458_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .weights_V_TDATA_int_regslice(weights_V_TDATA_int_regslice));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_5
   (D,
    E,
    grp_fu_3458_ce,
    ap_clk,
    B,
    weights_V_TDATA_int_regslice,
    P);
  output [11:0]D;
  input [0:0]E;
  input grp_fu_3458_ce;
  input ap_clk;
  input [2:0]B;
  input [7:0]weights_V_TDATA_int_regslice;
  input [10:0]P;

  wire [2:0]B;
  wire [11:0]D;
  wire [0:0]E;
  wire [10:0]P;
  wire ap_clk;
  wire grp_fu_3458_ce;
  wire [7:0]weights_V_TDATA_int_regslice;

  finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_46 MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.B(B),
        .D(D),
        .E(E),
        .P(P),
        .ap_clk(ap_clk),
        .grp_fu_3458_ce(grp_fu_3458_ce),
        .weights_V_TDATA_int_regslice(weights_V_TDATA_int_regslice));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_6
   (P,
    E,
    grp_fu_3458_ce,
    ap_clk,
    weights_V_TDATA_int_regslice,
    A,
    p_reg_reg);
  output [11:0]P;
  input [0:0]E;
  input grp_fu_3458_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA_int_regslice;
  input [2:0]A;
  input [10:0]p_reg_reg;

  wire [2:0]A;
  wire [0:0]E;
  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_3458_ce;
  wire [10:0]p_reg_reg;
  wire [7:0]weights_V_TDATA_int_regslice;

  finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_45 MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.A(A),
        .E(E),
        .P(P),
        .ap_clk(ap_clk),
        .grp_fu_3458_ce(grp_fu_3458_ce),
        .p_reg_reg_0(p_reg_reg),
        .weights_V_TDATA_int_regslice(weights_V_TDATA_int_regslice));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_7
   (P,
    E,
    grp_fu_3458_ce,
    ap_clk,
    weights_V_TDATA_int_regslice,
    p_reg_reg,
    p_reg_reg_0);
  output [11:0]P;
  input [0:0]E;
  input grp_fu_3458_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA_int_regslice;
  input [2:0]p_reg_reg;
  input [10:0]p_reg_reg_0;

  wire [0:0]E;
  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_3458_ce;
  wire [2:0]p_reg_reg;
  wire [10:0]p_reg_reg_0;
  wire [7:0]weights_V_TDATA_int_regslice;

  finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_44 MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.E(E),
        .P(P),
        .ap_clk(ap_clk),
        .grp_fu_3458_ce(grp_fu_3458_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .weights_V_TDATA_int_regslice(weights_V_TDATA_int_regslice));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_8
   (D,
    E,
    grp_fu_3458_ce,
    ap_clk,
    B,
    weights_V_TDATA_int_regslice,
    P);
  output [11:0]D;
  input [0:0]E;
  input grp_fu_3458_ce;
  input ap_clk;
  input [2:0]B;
  input [7:0]weights_V_TDATA_int_regslice;
  input [10:0]P;

  wire [2:0]B;
  wire [11:0]D;
  wire [0:0]E;
  wire [10:0]P;
  wire ap_clk;
  wire grp_fu_3458_ce;
  wire [7:0]weights_V_TDATA_int_regslice;

  finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_43 MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.B(B),
        .D(D),
        .E(E),
        .P(P),
        .ap_clk(ap_clk),
        .grp_fu_3458_ce(grp_fu_3458_ce),
        .weights_V_TDATA_int_regslice(weights_V_TDATA_int_regslice));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_9
   (P,
    E,
    grp_fu_3458_ce,
    ap_clk,
    weights_V_TDATA_int_regslice,
    A,
    p_reg_reg);
  output [11:0]P;
  input [0:0]E;
  input grp_fu_3458_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA_int_regslice;
  input [2:0]A;
  input [10:0]p_reg_reg;

  wire [2:0]A;
  wire [0:0]E;
  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_3458_ce;
  wire [10:0]p_reg_reg;
  wire [7:0]weights_V_TDATA_int_regslice;

  finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_42 MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.A(A),
        .E(E),
        .P(P),
        .ap_clk(ap_clk),
        .grp_fu_3458_ce(grp_fu_3458_ce),
        .p_reg_reg_0(p_reg_reg),
        .weights_V_TDATA_int_regslice(weights_V_TDATA_int_regslice));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0
   (P,
    \ap_CS_iter1_fsm_reg[1] ,
    \ap_CS_iter7_fsm_reg[1] ,
    \i_fu_390_reg[5] ,
    \i_fu_390_reg[17] ,
    E,
    ap_clk,
    weights_V_TDATA_int_regslice,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_CS_iter1_fsm_state2,
    ap_CS_iter3_fsm_state4,
    ap_CS_iter4_fsm_state5,
    ap_CS_iter2_fsm_state3,
    ap_CS_iter7_fsm_state8,
    icmp_ln249_reg_4053_pp0_iter6_reg,
    icmp_ln290_reg_4318_pp0_iter6_reg,
    out_V_TREADY_int_regslice,
    Q,
    \icmp_ln290_reg_4318[0]_i_10 ,
    \icmp_ln290_reg_4318[0]_i_10_0 ,
    \icmp_ln290_reg_4318[0]_i_10_1 ,
    \icmp_ln290_reg_4318[0]_i_10_2 ,
    \icmp_ln290_reg_4318[0]_i_3 ,
    \icmp_ln290_reg_4318[0]_i_3_0 ,
    \icmp_ln290_reg_4318[0]_i_3_1 ,
    \icmp_ln290_reg_4318[0]_i_3_2 );
  output [11:0]P;
  output \ap_CS_iter1_fsm_reg[1] ;
  output \ap_CS_iter7_fsm_reg[1] ;
  output \i_fu_390_reg[5] ;
  output \i_fu_390_reg[17] ;
  input [0:0]E;
  input ap_clk;
  input [7:0]weights_V_TDATA_int_regslice;
  input [2:0]p_reg_reg_0;
  input [10:0]p_reg_reg_1;
  input ap_CS_iter1_fsm_state2;
  input ap_CS_iter3_fsm_state4;
  input ap_CS_iter4_fsm_state5;
  input ap_CS_iter2_fsm_state3;
  input ap_CS_iter7_fsm_state8;
  input icmp_ln249_reg_4053_pp0_iter6_reg;
  input icmp_ln290_reg_4318_pp0_iter6_reg;
  input out_V_TREADY_int_regslice;
  input [0:0]Q;
  input \icmp_ln290_reg_4318[0]_i_10 ;
  input \icmp_ln290_reg_4318[0]_i_10_0 ;
  input \icmp_ln290_reg_4318[0]_i_10_1 ;
  input \icmp_ln290_reg_4318[0]_i_10_2 ;
  input \icmp_ln290_reg_4318[0]_i_3 ;
  input \icmp_ln290_reg_4318[0]_i_3_0 ;
  input \icmp_ln290_reg_4318[0]_i_3_1 ;
  input \icmp_ln290_reg_4318[0]_i_3_2 ;

  wire [0:0]E;
  wire [11:0]P;
  wire [0:0]Q;
  wire \ap_CS_iter1_fsm_reg[1] ;
  wire ap_CS_iter1_fsm_state2;
  wire ap_CS_iter2_fsm_state3;
  wire ap_CS_iter3_fsm_state4;
  wire ap_CS_iter4_fsm_state5;
  wire \ap_CS_iter7_fsm_reg[1] ;
  wire ap_CS_iter7_fsm_state8;
  wire ap_clk;
  wire \i_fu_390_reg[17] ;
  wire \i_fu_390_reg[5] ;
  wire icmp_ln249_reg_4053_pp0_iter6_reg;
  wire \icmp_ln290_reg_4318[0]_i_10 ;
  wire \icmp_ln290_reg_4318[0]_i_10_0 ;
  wire \icmp_ln290_reg_4318[0]_i_10_1 ;
  wire \icmp_ln290_reg_4318[0]_i_10_2 ;
  wire \icmp_ln290_reg_4318[0]_i_3 ;
  wire \icmp_ln290_reg_4318[0]_i_3_0 ;
  wire \icmp_ln290_reg_4318[0]_i_3_1 ;
  wire \icmp_ln290_reg_4318[0]_i_3_2 ;
  wire icmp_ln290_reg_4318_pp0_iter6_reg;
  wire out_V_TREADY_int_regslice;
  wire [2:0]p_reg_reg_0;
  wire [10:0]p_reg_reg_1;
  wire [7:0]weights_V_TDATA_int_regslice;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'h00202020)) 
    \ap_CS_iter1_fsm[1]_i_3 
       (.I0(ap_CS_iter7_fsm_state8),
        .I1(icmp_ln249_reg_4053_pp0_iter6_reg),
        .I2(icmp_ln290_reg_4318_pp0_iter6_reg),
        .I3(out_V_TREADY_int_regslice),
        .I4(Q),
        .O(\ap_CS_iter7_fsm_reg[1] ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \icmp_ln290_reg_4318[0]_i_21 
       (.I0(\icmp_ln290_reg_4318[0]_i_10 ),
        .I1(\icmp_ln290_reg_4318[0]_i_10_0 ),
        .I2(\icmp_ln290_reg_4318[0]_i_10_1 ),
        .I3(\icmp_ln290_reg_4318[0]_i_10_2 ),
        .O(\i_fu_390_reg[5] ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \icmp_ln290_reg_4318[0]_i_9 
       (.I0(\icmp_ln290_reg_4318[0]_i_3 ),
        .I1(\icmp_ln290_reg_4318[0]_i_3_0 ),
        .I2(\icmp_ln290_reg_4318[0]_i_3_1 ),
        .I3(\icmp_ln290_reg_4318[0]_i_3_2 ),
        .O(\i_fu_390_reg[17] ));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(\ap_CS_iter1_fsm_reg[1] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(\ap_CS_iter1_fsm_reg[1] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(\ap_CS_iter1_fsm_reg[1] ),
        .CEP(\ap_CS_iter1_fsm_reg[1] ),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h0F0F0F0E)) 
    p_reg_reg_i_1__2
       (.I0(ap_CS_iter1_fsm_state2),
        .I1(ap_CS_iter3_fsm_state4),
        .I2(\ap_CS_iter7_fsm_reg[1] ),
        .I3(ap_CS_iter4_fsm_state5),
        .I4(ap_CS_iter2_fsm_state3),
        .O(\ap_CS_iter1_fsm_reg[1] ));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_42
   (P,
    E,
    grp_fu_3458_ce,
    ap_clk,
    weights_V_TDATA_int_regslice,
    A,
    p_reg_reg_0);
  output [11:0]P;
  input [0:0]E;
  input grp_fu_3458_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA_int_regslice;
  input [2:0]A;
  input [10:0]p_reg_reg_0;

  wire [2:0]A;
  wire [0:0]E;
  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_3458_ce;
  wire [10:0]p_reg_reg_0;
  wire [7:0]weights_V_TDATA_int_regslice;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_3458_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(grp_fu_3458_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3458_ce),
        .CEP(grp_fu_3458_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_43
   (D,
    E,
    grp_fu_3458_ce,
    ap_clk,
    B,
    weights_V_TDATA_int_regslice,
    P);
  output [11:0]D;
  input [0:0]E;
  input grp_fu_3458_ce;
  input ap_clk;
  input [2:0]B;
  input [7:0]weights_V_TDATA_int_regslice;
  input [10:0]P;

  wire [2:0]B;
  wire [11:0]D;
  wire [0:0]E;
  wire [10:0]P;
  wire ap_clk;
  wire grp_fu_3458_ce;
  wire [7:0]weights_V_TDATA_int_regslice;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_3458_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(grp_fu_3458_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3458_ce),
        .CEP(grp_fu_3458_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_44
   (P,
    E,
    grp_fu_3458_ce,
    ap_clk,
    weights_V_TDATA_int_regslice,
    p_reg_reg_0,
    p_reg_reg_1);
  output [11:0]P;
  input [0:0]E;
  input grp_fu_3458_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA_int_regslice;
  input [2:0]p_reg_reg_0;
  input [10:0]p_reg_reg_1;

  wire [0:0]E;
  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_3458_ce;
  wire [2:0]p_reg_reg_0;
  wire [10:0]p_reg_reg_1;
  wire [7:0]weights_V_TDATA_int_regslice;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_3458_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(grp_fu_3458_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3458_ce),
        .CEP(grp_fu_3458_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_45
   (P,
    E,
    grp_fu_3458_ce,
    ap_clk,
    weights_V_TDATA_int_regslice,
    A,
    p_reg_reg_0);
  output [11:0]P;
  input [0:0]E;
  input grp_fu_3458_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA_int_regslice;
  input [2:0]A;
  input [10:0]p_reg_reg_0;

  wire [2:0]A;
  wire [0:0]E;
  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_3458_ce;
  wire [10:0]p_reg_reg_0;
  wire [7:0]weights_V_TDATA_int_regslice;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_3458_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(grp_fu_3458_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3458_ce),
        .CEP(grp_fu_3458_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_46
   (D,
    E,
    grp_fu_3458_ce,
    ap_clk,
    B,
    weights_V_TDATA_int_regslice,
    P);
  output [11:0]D;
  input [0:0]E;
  input grp_fu_3458_ce;
  input ap_clk;
  input [2:0]B;
  input [7:0]weights_V_TDATA_int_regslice;
  input [10:0]P;

  wire [2:0]B;
  wire [11:0]D;
  wire [0:0]E;
  wire [10:0]P;
  wire ap_clk;
  wire grp_fu_3458_ce;
  wire [7:0]weights_V_TDATA_int_regslice;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_3458_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(grp_fu_3458_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3458_ce),
        .CEP(grp_fu_3458_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_47
   (P,
    E,
    grp_fu_3458_ce,
    ap_clk,
    weights_V_TDATA_int_regslice,
    p_reg_reg_0,
    p_reg_reg_1);
  output [11:0]P;
  input [0:0]E;
  input grp_fu_3458_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA_int_regslice;
  input [2:0]p_reg_reg_0;
  input [10:0]p_reg_reg_1;

  wire [0:0]E;
  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_3458_ce;
  wire [2:0]p_reg_reg_0;
  wire [10:0]p_reg_reg_1;
  wire [7:0]weights_V_TDATA_int_regslice;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_3458_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(grp_fu_3458_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3458_ce),
        .CEP(grp_fu_3458_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_48
   (P,
    E,
    grp_fu_3458_ce,
    ap_clk,
    weights_V_TDATA_int_regslice,
    A,
    p_reg_reg_0);
  output [11:0]P;
  input [0:0]E;
  input grp_fu_3458_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA_int_regslice;
  input [2:0]A;
  input [10:0]p_reg_reg_0;

  wire [2:0]A;
  wire [0:0]E;
  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_3458_ce;
  wire [10:0]p_reg_reg_0;
  wire [7:0]weights_V_TDATA_int_regslice;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_3458_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(grp_fu_3458_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3458_ce),
        .CEP(grp_fu_3458_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_49
   (D,
    E,
    grp_fu_3458_ce,
    ap_clk,
    B,
    weights_V_TDATA_int_regslice,
    P);
  output [11:0]D;
  input [0:0]E;
  input grp_fu_3458_ce;
  input ap_clk;
  input [2:0]B;
  input [7:0]weights_V_TDATA_int_regslice;
  input [10:0]P;

  wire [2:0]B;
  wire [11:0]D;
  wire [0:0]E;
  wire [10:0]P;
  wire ap_clk;
  wire grp_fu_3458_ce;
  wire [7:0]weights_V_TDATA_int_regslice;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_3458_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(grp_fu_3458_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3458_ce),
        .CEP(grp_fu_3458_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_50
   (P,
    E,
    grp_fu_3458_ce,
    ap_clk,
    weights_V_TDATA_int_regslice,
    p_reg_reg_0,
    p_reg_reg_1);
  output [11:0]P;
  input [0:0]E;
  input grp_fu_3458_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA_int_regslice;
  input [2:0]p_reg_reg_0;
  input [10:0]p_reg_reg_1;

  wire [0:0]E;
  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_3458_ce;
  wire [2:0]p_reg_reg_0;
  wire [10:0]p_reg_reg_1;
  wire [7:0]weights_V_TDATA_int_regslice;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_3458_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(grp_fu_3458_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3458_ce),
        .CEP(grp_fu_3458_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_51
   (P,
    E,
    grp_fu_3458_ce,
    ap_clk,
    weights_V_TDATA_int_regslice,
    A,
    p_reg_reg_0);
  output [11:0]P;
  input [0:0]E;
  input grp_fu_3458_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA_int_regslice;
  input [2:0]A;
  input [10:0]p_reg_reg_0;

  wire [2:0]A;
  wire [0:0]E;
  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_3458_ce;
  wire [10:0]p_reg_reg_0;
  wire [7:0]weights_V_TDATA_int_regslice;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_3458_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(grp_fu_3458_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3458_ce),
        .CEP(grp_fu_3458_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_52
   (D,
    E,
    grp_fu_3458_ce,
    ap_clk,
    B,
    weights_V_TDATA_int_regslice,
    P);
  output [11:0]D;
  input [0:0]E;
  input grp_fu_3458_ce;
  input ap_clk;
  input [2:0]B;
  input [7:0]weights_V_TDATA_int_regslice;
  input [10:0]P;

  wire [2:0]B;
  wire [11:0]D;
  wire [0:0]E;
  wire [10:0]P;
  wire ap_clk;
  wire grp_fu_3458_ce;
  wire [7:0]weights_V_TDATA_int_regslice;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice[7],weights_V_TDATA_int_regslice}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_3458_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(grp_fu_3458_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3458_ce),
        .CEP(grp_fu_3458_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1
   (P,
    S,
    r_V_1_reg_43350,
    grp_fu_3562_ce,
    ap_NS_iter2_fsm1153_out,
    ap_clk,
    Q,
    p_reg_reg,
    p_reg_reg_0,
    \add_ln840_7_reg_4665_reg[13] );
  output [11:0]P;
  output [0:0]S;
  input r_V_1_reg_43350;
  input grp_fu_3562_ce;
  input ap_NS_iter2_fsm1153_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg;
  input [11:0]p_reg_reg_0;
  input [0:0]\add_ln840_7_reg_4665_reg[13] ;

  wire [11:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln840_7_reg_4665_reg[13] ;
  wire ap_NS_iter2_fsm1153_out;
  wire ap_clk;
  wire grp_fu_3562_ce;
  wire [2:0]p_reg_reg;
  wire [11:0]p_reg_reg_0;
  wire r_V_1_reg_43350;

  finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_41 MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U
       (.P(P),
        .Q(Q),
        .S(S),
        .\add_ln840_7_reg_4665_reg[13] (\add_ln840_7_reg_4665_reg[13] ),
        .ap_NS_iter2_fsm1153_out(ap_NS_iter2_fsm1153_out),
        .ap_clk(ap_clk),
        .grp_fu_3562_ce(grp_fu_3562_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .r_V_1_reg_43350(r_V_1_reg_43350));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_11
   (D,
    r_V_1_reg_43350,
    grp_fu_3562_ce,
    ap_NS_iter2_fsm1153_out,
    ap_clk,
    Q,
    p_reg_reg,
    P);
  output [12:0]D;
  input r_V_1_reg_43350;
  input grp_fu_3562_ce;
  input ap_NS_iter2_fsm1153_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg;
  input [11:0]P;

  wire [12:0]D;
  wire [11:0]P;
  wire [7:0]Q;
  wire ap_NS_iter2_fsm1153_out;
  wire ap_clk;
  wire grp_fu_3562_ce;
  wire [2:0]p_reg_reg;
  wire r_V_1_reg_43350;

  finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_40 MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U
       (.D(D),
        .P(P),
        .Q(Q),
        .ap_NS_iter2_fsm1153_out(ap_NS_iter2_fsm1153_out),
        .ap_clk(ap_clk),
        .grp_fu_3562_ce(grp_fu_3562_ce),
        .p_reg_reg_0(p_reg_reg),
        .r_V_1_reg_43350(r_V_1_reg_43350));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_12
   (P,
    S,
    r_V_1_reg_43350,
    grp_fu_3562_ce,
    ap_NS_iter2_fsm1153_out,
    ap_clk,
    Q,
    p_reg_reg,
    p_reg_reg_0,
    \add_ln840_16_reg_4675_reg[13] );
  output [11:0]P;
  output [0:0]S;
  input r_V_1_reg_43350;
  input grp_fu_3562_ce;
  input ap_NS_iter2_fsm1153_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg;
  input [11:0]p_reg_reg_0;
  input [0:0]\add_ln840_16_reg_4675_reg[13] ;

  wire [11:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln840_16_reg_4675_reg[13] ;
  wire ap_NS_iter2_fsm1153_out;
  wire ap_clk;
  wire grp_fu_3562_ce;
  wire [2:0]p_reg_reg;
  wire [11:0]p_reg_reg_0;
  wire r_V_1_reg_43350;

  finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_39 MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U
       (.P(P),
        .Q(Q),
        .S(S),
        .\add_ln840_16_reg_4675_reg[13] (\add_ln840_16_reg_4675_reg[13] ),
        .ap_NS_iter2_fsm1153_out(ap_NS_iter2_fsm1153_out),
        .ap_clk(ap_clk),
        .grp_fu_3562_ce(grp_fu_3562_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .r_V_1_reg_43350(r_V_1_reg_43350));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_13
   (D,
    r_V_1_reg_43350,
    grp_fu_3562_ce,
    ap_NS_iter2_fsm1153_out,
    ap_clk,
    Q,
    p_reg_reg,
    P);
  output [12:0]D;
  input r_V_1_reg_43350;
  input grp_fu_3562_ce;
  input ap_NS_iter2_fsm1153_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg;
  input [11:0]P;

  wire [12:0]D;
  wire [11:0]P;
  wire [7:0]Q;
  wire ap_NS_iter2_fsm1153_out;
  wire ap_clk;
  wire grp_fu_3562_ce;
  wire [2:0]p_reg_reg;
  wire r_V_1_reg_43350;

  finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_38 MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U
       (.D(D),
        .P(P),
        .Q(Q),
        .ap_NS_iter2_fsm1153_out(ap_NS_iter2_fsm1153_out),
        .ap_clk(ap_clk),
        .grp_fu_3562_ce(grp_fu_3562_ce),
        .p_reg_reg_0(p_reg_reg),
        .r_V_1_reg_43350(r_V_1_reg_43350));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_14
   (P,
    S,
    r_V_1_reg_43350,
    grp_fu_3562_ce,
    ap_NS_iter2_fsm1153_out,
    ap_clk,
    Q,
    p_reg_reg,
    p_reg_reg_0,
    \add_ln840_25_reg_4685_reg[13] );
  output [11:0]P;
  output [0:0]S;
  input r_V_1_reg_43350;
  input grp_fu_3562_ce;
  input ap_NS_iter2_fsm1153_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg;
  input [11:0]p_reg_reg_0;
  input [0:0]\add_ln840_25_reg_4685_reg[13] ;

  wire [11:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln840_25_reg_4685_reg[13] ;
  wire ap_NS_iter2_fsm1153_out;
  wire ap_clk;
  wire grp_fu_3562_ce;
  wire [2:0]p_reg_reg;
  wire [11:0]p_reg_reg_0;
  wire r_V_1_reg_43350;

  finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_37 MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U
       (.P(P),
        .Q(Q),
        .S(S),
        .\add_ln840_25_reg_4685_reg[13] (\add_ln840_25_reg_4685_reg[13] ),
        .ap_NS_iter2_fsm1153_out(ap_NS_iter2_fsm1153_out),
        .ap_clk(ap_clk),
        .grp_fu_3562_ce(grp_fu_3562_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .r_V_1_reg_43350(r_V_1_reg_43350));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_15
   (D,
    r_V_1_reg_43350,
    grp_fu_3562_ce,
    ap_NS_iter2_fsm1153_out,
    ap_clk,
    Q,
    p_reg_reg,
    P);
  output [12:0]D;
  input r_V_1_reg_43350;
  input grp_fu_3562_ce;
  input ap_NS_iter2_fsm1153_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg;
  input [11:0]P;

  wire [12:0]D;
  wire [11:0]P;
  wire [7:0]Q;
  wire ap_NS_iter2_fsm1153_out;
  wire ap_clk;
  wire grp_fu_3562_ce;
  wire [2:0]p_reg_reg;
  wire r_V_1_reg_43350;

  finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_36 MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U
       (.D(D),
        .P(P),
        .Q(Q),
        .ap_NS_iter2_fsm1153_out(ap_NS_iter2_fsm1153_out),
        .ap_clk(ap_clk),
        .grp_fu_3562_ce(grp_fu_3562_ce),
        .p_reg_reg_0(p_reg_reg),
        .r_V_1_reg_43350(r_V_1_reg_43350));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_16
   (P,
    r_V_1_reg_43350,
    grp_fu_3562_ce,
    ap_NS_iter2_fsm1153_out,
    S,
    ap_clk,
    Q,
    p_reg_reg,
    p_reg_reg_0,
    ap_CS_iter5_fsm_state6,
    ap_CS_iter3_fsm_state4,
    p_reg_reg_1,
    ap_CS_iter4_fsm_state5,
    ap_CS_iter2_fsm_state3,
    icmp_ln249_reg_4053,
    ap_CS_iter1_fsm_state2,
    p_reg_reg_2,
    out_V_TREADY_int_regslice,
    icmp_ln290_reg_4318_pp0_iter6_reg,
    icmp_ln249_reg_4053_pp0_iter6_reg,
    ap_CS_iter7_fsm_state8,
    \add_ln840_34_reg_4695_reg[13] );
  output [11:0]P;
  output r_V_1_reg_43350;
  output grp_fu_3562_ce;
  output ap_NS_iter2_fsm1153_out;
  output [0:0]S;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg;
  input [11:0]p_reg_reg_0;
  input ap_CS_iter5_fsm_state6;
  input ap_CS_iter3_fsm_state4;
  input p_reg_reg_1;
  input ap_CS_iter4_fsm_state5;
  input ap_CS_iter2_fsm_state3;
  input icmp_ln249_reg_4053;
  input ap_CS_iter1_fsm_state2;
  input [0:0]p_reg_reg_2;
  input out_V_TREADY_int_regslice;
  input icmp_ln290_reg_4318_pp0_iter6_reg;
  input icmp_ln249_reg_4053_pp0_iter6_reg;
  input ap_CS_iter7_fsm_state8;
  input [0:0]\add_ln840_34_reg_4695_reg[13] ;

  wire [11:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln840_34_reg_4695_reg[13] ;
  wire ap_CS_iter1_fsm_state2;
  wire ap_CS_iter2_fsm_state3;
  wire ap_CS_iter3_fsm_state4;
  wire ap_CS_iter4_fsm_state5;
  wire ap_CS_iter5_fsm_state6;
  wire ap_CS_iter7_fsm_state8;
  wire ap_NS_iter2_fsm1153_out;
  wire ap_clk;
  wire grp_fu_3562_ce;
  wire icmp_ln249_reg_4053;
  wire icmp_ln249_reg_4053_pp0_iter6_reg;
  wire icmp_ln290_reg_4318_pp0_iter6_reg;
  wire out_V_TREADY_int_regslice;
  wire [2:0]p_reg_reg;
  wire [11:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire [0:0]p_reg_reg_2;
  wire r_V_1_reg_43350;

  finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_35 MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U
       (.P(P),
        .Q(Q),
        .S(S),
        .\add_ln840_34_reg_4695_reg[13] (\add_ln840_34_reg_4695_reg[13] ),
        .ap_CS_iter1_fsm_state2(ap_CS_iter1_fsm_state2),
        .ap_CS_iter2_fsm_state3(ap_CS_iter2_fsm_state3),
        .ap_CS_iter3_fsm_state4(ap_CS_iter3_fsm_state4),
        .ap_CS_iter4_fsm_state5(ap_CS_iter4_fsm_state5),
        .\ap_CS_iter5_fsm_reg[1] (grp_fu_3562_ce),
        .ap_CS_iter5_fsm_state6(ap_CS_iter5_fsm_state6),
        .ap_CS_iter7_fsm_state8(ap_CS_iter7_fsm_state8),
        .ap_NS_iter2_fsm1153_out(ap_NS_iter2_fsm1153_out),
        .ap_clk(ap_clk),
        .icmp_ln249_reg_4053(icmp_ln249_reg_4053),
        .icmp_ln249_reg_4053_pp0_iter6_reg(icmp_ln249_reg_4053_pp0_iter6_reg),
        .icmp_ln290_reg_4318_pp0_iter6_reg(icmp_ln290_reg_4318_pp0_iter6_reg),
        .out_V_TREADY_int_regslice(out_V_TREADY_int_regslice),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .r_V_1_reg_43350(r_V_1_reg_43350));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_17
   (D,
    r_V_1_reg_43350,
    grp_fu_3562_ce,
    ap_NS_iter2_fsm1153_out,
    ap_clk,
    Q,
    p_reg_reg,
    P);
  output [12:0]D;
  input r_V_1_reg_43350;
  input grp_fu_3562_ce;
  input ap_NS_iter2_fsm1153_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg;
  input [11:0]P;

  wire [12:0]D;
  wire [11:0]P;
  wire [7:0]Q;
  wire ap_NS_iter2_fsm1153_out;
  wire ap_clk;
  wire grp_fu_3562_ce;
  wire [2:0]p_reg_reg;
  wire r_V_1_reg_43350;

  finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1 MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U
       (.D(D),
        .P(P),
        .Q(Q),
        .ap_NS_iter2_fsm1153_out(ap_NS_iter2_fsm1153_out),
        .ap_clk(ap_clk),
        .grp_fu_3562_ce(grp_fu_3562_ce),
        .p_reg_reg_0(p_reg_reg),
        .r_V_1_reg_43350(r_V_1_reg_43350));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1
   (D,
    r_V_1_reg_43350,
    grp_fu_3562_ce,
    ap_NS_iter2_fsm1153_out,
    ap_clk,
    Q,
    p_reg_reg_0,
    P);
  output [12:0]D;
  input r_V_1_reg_43350;
  input grp_fu_3562_ce;
  input ap_NS_iter2_fsm1153_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_0;
  input [11:0]P;

  wire [12:0]D;
  wire [11:0]P;
  wire [7:0]Q;
  wire ap_NS_iter2_fsm1153_out;
  wire ap_clk;
  wire grp_fu_3562_ce;
  wire [2:0]p_reg_reg_0;
  wire r_V_1_reg_43350;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(r_V_1_reg_43350),
        .CEA2(grp_fu_3562_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter2_fsm1153_out),
        .CEB2(grp_fu_3562_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3562_ce),
        .CEP(grp_fu_3562_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:13],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_35
   (P,
    r_V_1_reg_43350,
    \ap_CS_iter5_fsm_reg[1] ,
    ap_NS_iter2_fsm1153_out,
    S,
    ap_clk,
    Q,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_CS_iter5_fsm_state6,
    ap_CS_iter3_fsm_state4,
    p_reg_reg_2,
    ap_CS_iter4_fsm_state5,
    ap_CS_iter2_fsm_state3,
    icmp_ln249_reg_4053,
    ap_CS_iter1_fsm_state2,
    p_reg_reg_3,
    out_V_TREADY_int_regslice,
    icmp_ln290_reg_4318_pp0_iter6_reg,
    icmp_ln249_reg_4053_pp0_iter6_reg,
    ap_CS_iter7_fsm_state8,
    \add_ln840_34_reg_4695_reg[13] );
  output [11:0]P;
  output r_V_1_reg_43350;
  output \ap_CS_iter5_fsm_reg[1] ;
  output ap_NS_iter2_fsm1153_out;
  output [0:0]S;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_0;
  input [11:0]p_reg_reg_1;
  input ap_CS_iter5_fsm_state6;
  input ap_CS_iter3_fsm_state4;
  input p_reg_reg_2;
  input ap_CS_iter4_fsm_state5;
  input ap_CS_iter2_fsm_state3;
  input icmp_ln249_reg_4053;
  input ap_CS_iter1_fsm_state2;
  input [0:0]p_reg_reg_3;
  input out_V_TREADY_int_regslice;
  input icmp_ln290_reg_4318_pp0_iter6_reg;
  input icmp_ln249_reg_4053_pp0_iter6_reg;
  input ap_CS_iter7_fsm_state8;
  input [0:0]\add_ln840_34_reg_4695_reg[13] ;

  wire [11:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln840_34_reg_4695_reg[13] ;
  wire ap_CS_iter1_fsm_state2;
  wire ap_CS_iter2_fsm_state3;
  wire ap_CS_iter3_fsm_state4;
  wire ap_CS_iter4_fsm_state5;
  wire \ap_CS_iter5_fsm_reg[1] ;
  wire ap_CS_iter5_fsm_state6;
  wire ap_CS_iter7_fsm_state8;
  wire ap_NS_iter2_fsm1153_out;
  wire ap_clk;
  wire icmp_ln249_reg_4053;
  wire icmp_ln249_reg_4053_pp0_iter6_reg;
  wire icmp_ln290_reg_4318_pp0_iter6_reg;
  wire out_V_TREADY_int_regslice;
  wire [2:0]p_reg_reg_0;
  wire [11:0]p_reg_reg_1;
  wire p_reg_reg_2;
  wire [0:0]p_reg_reg_3;
  wire p_reg_reg_n_96;
  wire r_V_1_reg_43350;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_34_reg_4695[13]_i_3 
       (.I0(\add_ln840_34_reg_4695_reg[13] ),
        .I1(p_reg_reg_n_96),
        .O(S));
  LUT2 #(
    .INIT(4'h2)) 
    dout_i_1
       (.I0(ap_NS_iter2_fsm1153_out),
        .I1(icmp_ln249_reg_4053),
        .O(r_V_1_reg_43350));
  LUT6 #(
    .INIT(64'hAAAA80AAAAAAAAAA)) 
    \icmp_ln249_reg_4053_pp0_iter1_reg[0]_i_1 
       (.I0(ap_CS_iter1_fsm_state2),
        .I1(p_reg_reg_3),
        .I2(out_V_TREADY_int_regslice),
        .I3(icmp_ln290_reg_4318_pp0_iter6_reg),
        .I4(icmp_ln249_reg_4053_pp0_iter6_reg),
        .I5(ap_CS_iter7_fsm_state8),
        .O(ap_NS_iter2_fsm1153_out));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(r_V_1_reg_43350),
        .CEA2(\ap_CS_iter5_fsm_reg[1] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter2_fsm1153_out),
        .CEB2(\ap_CS_iter5_fsm_reg[1] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(\ap_CS_iter5_fsm_reg[1] ),
        .CEP(\ap_CS_iter5_fsm_reg[1] ),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:13],p_reg_reg_n_96,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h0F0F0F0E)) 
    p_reg_reg_i_1__1
       (.I0(ap_CS_iter5_fsm_state6),
        .I1(ap_CS_iter3_fsm_state4),
        .I2(p_reg_reg_2),
        .I3(ap_CS_iter4_fsm_state5),
        .I4(ap_CS_iter2_fsm_state3),
        .O(\ap_CS_iter5_fsm_reg[1] ));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_36
   (D,
    r_V_1_reg_43350,
    grp_fu_3562_ce,
    ap_NS_iter2_fsm1153_out,
    ap_clk,
    Q,
    p_reg_reg_0,
    P);
  output [12:0]D;
  input r_V_1_reg_43350;
  input grp_fu_3562_ce;
  input ap_NS_iter2_fsm1153_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_0;
  input [11:0]P;

  wire [12:0]D;
  wire [11:0]P;
  wire [7:0]Q;
  wire ap_NS_iter2_fsm1153_out;
  wire ap_clk;
  wire grp_fu_3562_ce;
  wire [2:0]p_reg_reg_0;
  wire r_V_1_reg_43350;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(r_V_1_reg_43350),
        .CEA2(grp_fu_3562_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter2_fsm1153_out),
        .CEB2(grp_fu_3562_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3562_ce),
        .CEP(grp_fu_3562_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:13],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_37
   (P,
    S,
    r_V_1_reg_43350,
    grp_fu_3562_ce,
    ap_NS_iter2_fsm1153_out,
    ap_clk,
    Q,
    p_reg_reg_0,
    p_reg_reg_1,
    \add_ln840_25_reg_4685_reg[13] );
  output [11:0]P;
  output [0:0]S;
  input r_V_1_reg_43350;
  input grp_fu_3562_ce;
  input ap_NS_iter2_fsm1153_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_0;
  input [11:0]p_reg_reg_1;
  input [0:0]\add_ln840_25_reg_4685_reg[13] ;

  wire [11:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln840_25_reg_4685_reg[13] ;
  wire ap_NS_iter2_fsm1153_out;
  wire ap_clk;
  wire grp_fu_3562_ce;
  wire [2:0]p_reg_reg_0;
  wire [11:0]p_reg_reg_1;
  wire p_reg_reg_n_96;
  wire r_V_1_reg_43350;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_25_reg_4685[13]_i_3 
       (.I0(\add_ln840_25_reg_4685_reg[13] ),
        .I1(p_reg_reg_n_96),
        .O(S));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(r_V_1_reg_43350),
        .CEA2(grp_fu_3562_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter2_fsm1153_out),
        .CEB2(grp_fu_3562_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3562_ce),
        .CEP(grp_fu_3562_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:13],p_reg_reg_n_96,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_38
   (D,
    r_V_1_reg_43350,
    grp_fu_3562_ce,
    ap_NS_iter2_fsm1153_out,
    ap_clk,
    Q,
    p_reg_reg_0,
    P);
  output [12:0]D;
  input r_V_1_reg_43350;
  input grp_fu_3562_ce;
  input ap_NS_iter2_fsm1153_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_0;
  input [11:0]P;

  wire [12:0]D;
  wire [11:0]P;
  wire [7:0]Q;
  wire ap_NS_iter2_fsm1153_out;
  wire ap_clk;
  wire grp_fu_3562_ce;
  wire [2:0]p_reg_reg_0;
  wire r_V_1_reg_43350;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(r_V_1_reg_43350),
        .CEA2(grp_fu_3562_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter2_fsm1153_out),
        .CEB2(grp_fu_3562_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3562_ce),
        .CEP(grp_fu_3562_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:13],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_39
   (P,
    S,
    r_V_1_reg_43350,
    grp_fu_3562_ce,
    ap_NS_iter2_fsm1153_out,
    ap_clk,
    Q,
    p_reg_reg_0,
    p_reg_reg_1,
    \add_ln840_16_reg_4675_reg[13] );
  output [11:0]P;
  output [0:0]S;
  input r_V_1_reg_43350;
  input grp_fu_3562_ce;
  input ap_NS_iter2_fsm1153_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_0;
  input [11:0]p_reg_reg_1;
  input [0:0]\add_ln840_16_reg_4675_reg[13] ;

  wire [11:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln840_16_reg_4675_reg[13] ;
  wire ap_NS_iter2_fsm1153_out;
  wire ap_clk;
  wire grp_fu_3562_ce;
  wire [2:0]p_reg_reg_0;
  wire [11:0]p_reg_reg_1;
  wire p_reg_reg_n_96;
  wire r_V_1_reg_43350;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_16_reg_4675[13]_i_3 
       (.I0(\add_ln840_16_reg_4675_reg[13] ),
        .I1(p_reg_reg_n_96),
        .O(S));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(r_V_1_reg_43350),
        .CEA2(grp_fu_3562_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter2_fsm1153_out),
        .CEB2(grp_fu_3562_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3562_ce),
        .CEP(grp_fu_3562_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:13],p_reg_reg_n_96,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_40
   (D,
    r_V_1_reg_43350,
    grp_fu_3562_ce,
    ap_NS_iter2_fsm1153_out,
    ap_clk,
    Q,
    p_reg_reg_0,
    P);
  output [12:0]D;
  input r_V_1_reg_43350;
  input grp_fu_3562_ce;
  input ap_NS_iter2_fsm1153_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_0;
  input [11:0]P;

  wire [12:0]D;
  wire [11:0]P;
  wire [7:0]Q;
  wire ap_NS_iter2_fsm1153_out;
  wire ap_clk;
  wire grp_fu_3562_ce;
  wire [2:0]p_reg_reg_0;
  wire r_V_1_reg_43350;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(r_V_1_reg_43350),
        .CEA2(grp_fu_3562_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter2_fsm1153_out),
        .CEB2(grp_fu_3562_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3562_ce),
        .CEP(grp_fu_3562_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:13],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_41
   (P,
    S,
    r_V_1_reg_43350,
    grp_fu_3562_ce,
    ap_NS_iter2_fsm1153_out,
    ap_clk,
    Q,
    p_reg_reg_0,
    p_reg_reg_1,
    \add_ln840_7_reg_4665_reg[13] );
  output [11:0]P;
  output [0:0]S;
  input r_V_1_reg_43350;
  input grp_fu_3562_ce;
  input ap_NS_iter2_fsm1153_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_0;
  input [11:0]p_reg_reg_1;
  input [0:0]\add_ln840_7_reg_4665_reg[13] ;

  wire [11:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln840_7_reg_4665_reg[13] ;
  wire ap_NS_iter2_fsm1153_out;
  wire ap_clk;
  wire grp_fu_3562_ce;
  wire [2:0]p_reg_reg_0;
  wire [11:0]p_reg_reg_1;
  wire p_reg_reg_n_96;
  wire r_V_1_reg_43350;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_7_reg_4665[13]_i_3 
       (.I0(\add_ln840_7_reg_4665_reg[13] ),
        .I1(p_reg_reg_n_96),
        .O(S));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(r_V_1_reg_43350),
        .CEA2(grp_fu_3562_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter2_fsm1153_out),
        .CEB2(grp_fu_3562_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3562_ce),
        .CEP(grp_fu_3562_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:13],p_reg_reg_n_96,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1
   (OPMODE,
    D,
    ap_NS_iter3_fsm1152_out,
    grp_fu_3630_ce,
    ap_clk,
    Q,
    A,
    p_reg_reg,
    p_reg_reg_0,
    ap_CS_iter6_fsm_state7,
    \accu_V_8_reg_4840_reg[15] ,
    \accu_V_8_reg_4840_reg[15]_0 ,
    icmp_ln272_reg_4130_pp0_iter4_reg);
  output [0:0]OPMODE;
  output [17:0]D;
  input ap_NS_iter3_fsm1152_out;
  input grp_fu_3630_ce;
  input ap_clk;
  input [7:0]Q;
  input [2:0]A;
  input [17:0]p_reg_reg;
  input p_reg_reg_0;
  input ap_CS_iter6_fsm_state7;
  input [13:0]\accu_V_8_reg_4840_reg[15] ;
  input [12:0]\accu_V_8_reg_4840_reg[15]_0 ;
  input icmp_ln272_reg_4130_pp0_iter4_reg;

  wire [2:0]A;
  wire [17:0]D;
  wire [0:0]OPMODE;
  wire [7:0]Q;
  wire [13:0]\accu_V_8_reg_4840_reg[15] ;
  wire [12:0]\accu_V_8_reg_4840_reg[15]_0 ;
  wire ap_CS_iter6_fsm_state7;
  wire ap_NS_iter3_fsm1152_out;
  wire ap_clk;
  wire grp_fu_3630_ce;
  wire icmp_ln272_reg_4130_pp0_iter4_reg;
  wire [17:0]p_reg_reg;
  wire p_reg_reg_0;

  finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_34 MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U
       (.A(A),
        .D(D),
        .OPMODE(OPMODE),
        .Q(Q),
        .\accu_V_8_reg_4840_reg[15] (\accu_V_8_reg_4840_reg[15] ),
        .\accu_V_8_reg_4840_reg[15]_0 (\accu_V_8_reg_4840_reg[15]_0 ),
        .ap_CS_iter6_fsm_state7(ap_CS_iter6_fsm_state7),
        .ap_NS_iter3_fsm1152_out(ap_NS_iter3_fsm1152_out),
        .ap_clk(ap_clk),
        .grp_fu_3630_ce(grp_fu_3630_ce),
        .icmp_ln272_reg_4130_pp0_iter4_reg(icmp_ln272_reg_4130_pp0_iter4_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_18
   (D,
    ap_NS_iter3_fsm1152_out,
    grp_fu_3630_ce,
    ap_clk,
    Q,
    A,
    OPMODE,
    p_reg_reg,
    p_reg_reg_0,
    ap_CS_iter6_fsm_state7,
    \accu_V_1_fu_398_reg[15] ,
    \accu_V_1_fu_398_reg[15]_0 );
  output [17:0]D;
  input ap_NS_iter3_fsm1152_out;
  input grp_fu_3630_ce;
  input ap_clk;
  input [7:0]Q;
  input [2:0]A;
  input [0:0]OPMODE;
  input [17:0]p_reg_reg;
  input p_reg_reg_0;
  input ap_CS_iter6_fsm_state7;
  input [13:0]\accu_V_1_fu_398_reg[15] ;
  input [12:0]\accu_V_1_fu_398_reg[15]_0 ;

  wire [2:0]A;
  wire [17:0]D;
  wire [0:0]OPMODE;
  wire [7:0]Q;
  wire [13:0]\accu_V_1_fu_398_reg[15] ;
  wire [12:0]\accu_V_1_fu_398_reg[15]_0 ;
  wire ap_CS_iter6_fsm_state7;
  wire ap_NS_iter3_fsm1152_out;
  wire ap_clk;
  wire grp_fu_3630_ce;
  wire [17:0]p_reg_reg;
  wire p_reg_reg_0;

  finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_33 MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U
       (.A(A),
        .D(D),
        .OPMODE(OPMODE),
        .Q(Q),
        .\accu_V_1_fu_398_reg[15] (\accu_V_1_fu_398_reg[15] ),
        .\accu_V_1_fu_398_reg[15]_0 (\accu_V_1_fu_398_reg[15]_0 ),
        .ap_CS_iter6_fsm_state7(ap_CS_iter6_fsm_state7),
        .ap_NS_iter3_fsm1152_out(ap_NS_iter3_fsm1152_out),
        .ap_clk(ap_clk),
        .grp_fu_3630_ce(grp_fu_3630_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_19
   (D,
    ap_NS_iter3_fsm1152_out,
    grp_fu_3630_ce,
    ap_clk,
    Q,
    A,
    OPMODE,
    p_reg_reg,
    p_reg_reg_0,
    ap_CS_iter6_fsm_state7,
    \accu_V_10_reg_4862_reg[15] ,
    \accu_V_10_reg_4862_reg[15]_0 );
  output [17:0]D;
  input ap_NS_iter3_fsm1152_out;
  input grp_fu_3630_ce;
  input ap_clk;
  input [7:0]Q;
  input [2:0]A;
  input [0:0]OPMODE;
  input [17:0]p_reg_reg;
  input p_reg_reg_0;
  input ap_CS_iter6_fsm_state7;
  input [13:0]\accu_V_10_reg_4862_reg[15] ;
  input [12:0]\accu_V_10_reg_4862_reg[15]_0 ;

  wire [2:0]A;
  wire [17:0]D;
  wire [0:0]OPMODE;
  wire [7:0]Q;
  wire [13:0]\accu_V_10_reg_4862_reg[15] ;
  wire [12:0]\accu_V_10_reg_4862_reg[15]_0 ;
  wire ap_CS_iter6_fsm_state7;
  wire ap_NS_iter3_fsm1152_out;
  wire ap_clk;
  wire grp_fu_3630_ce;
  wire [17:0]p_reg_reg;
  wire p_reg_reg_0;

  finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_32 MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U
       (.A(A),
        .D(D),
        .OPMODE(OPMODE),
        .Q(Q),
        .\accu_V_10_reg_4862_reg[15] (\accu_V_10_reg_4862_reg[15] ),
        .\accu_V_10_reg_4862_reg[15]_0 (\accu_V_10_reg_4862_reg[15]_0 ),
        .ap_CS_iter6_fsm_state7(ap_CS_iter6_fsm_state7),
        .ap_NS_iter3_fsm1152_out(ap_NS_iter3_fsm1152_out),
        .ap_clk(ap_clk),
        .grp_fu_3630_ce(grp_fu_3630_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_20
   (grp_fu_3630_ce,
    D,
    ap_NS_iter3_fsm1152_out,
    ap_clk,
    Q,
    A,
    OPMODE,
    ap_CS_iter4_fsm_state5,
    ap_CS_iter3_fsm_state4,
    ap_CS_iter6_fsm_state7,
    p_reg_reg,
    ap_CS_iter5_fsm_state6,
    p_reg_reg_0,
    p_reg_reg_1,
    \accu_V_11_reg_4873_reg[15] ,
    \accu_V_11_reg_4873_reg[15]_0 );
  output grp_fu_3630_ce;
  output [17:0]D;
  input ap_NS_iter3_fsm1152_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]A;
  input [0:0]OPMODE;
  input ap_CS_iter4_fsm_state5;
  input ap_CS_iter3_fsm_state4;
  input ap_CS_iter6_fsm_state7;
  input p_reg_reg;
  input ap_CS_iter5_fsm_state6;
  input [17:0]p_reg_reg_0;
  input p_reg_reg_1;
  input [13:0]\accu_V_11_reg_4873_reg[15] ;
  input [12:0]\accu_V_11_reg_4873_reg[15]_0 ;

  wire [2:0]A;
  wire [17:0]D;
  wire [0:0]OPMODE;
  wire [7:0]Q;
  wire [13:0]\accu_V_11_reg_4873_reg[15] ;
  wire [12:0]\accu_V_11_reg_4873_reg[15]_0 ;
  wire ap_CS_iter3_fsm_state4;
  wire ap_CS_iter4_fsm_state5;
  wire ap_CS_iter5_fsm_state6;
  wire ap_CS_iter6_fsm_state7;
  wire ap_NS_iter3_fsm1152_out;
  wire ap_clk;
  wire grp_fu_3630_ce;
  wire p_reg_reg;
  wire [17:0]p_reg_reg_0;
  wire p_reg_reg_1;

  finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2 MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U
       (.A(A),
        .D(D),
        .OPMODE(OPMODE),
        .Q(Q),
        .\accu_V_11_reg_4873_reg[15] (\accu_V_11_reg_4873_reg[15] ),
        .\accu_V_11_reg_4873_reg[15]_0 (\accu_V_11_reg_4873_reg[15]_0 ),
        .ap_CS_iter3_fsm_state4(ap_CS_iter3_fsm_state4),
        .\ap_CS_iter4_fsm_reg[1] (grp_fu_3630_ce),
        .ap_CS_iter4_fsm_state5(ap_CS_iter4_fsm_state5),
        .ap_CS_iter5_fsm_state6(ap_CS_iter5_fsm_state6),
        .ap_CS_iter6_fsm_state7(ap_CS_iter6_fsm_state7),
        .ap_NS_iter3_fsm1152_out(ap_NS_iter3_fsm1152_out),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2
   (\ap_CS_iter4_fsm_reg[1] ,
    D,
    ap_NS_iter3_fsm1152_out,
    ap_clk,
    Q,
    A,
    OPMODE,
    ap_CS_iter4_fsm_state5,
    ap_CS_iter3_fsm_state4,
    ap_CS_iter6_fsm_state7,
    p_reg_reg_0,
    ap_CS_iter5_fsm_state6,
    p_reg_reg_1,
    p_reg_reg_2,
    \accu_V_11_reg_4873_reg[15] ,
    \accu_V_11_reg_4873_reg[15]_0 );
  output \ap_CS_iter4_fsm_reg[1] ;
  output [17:0]D;
  input ap_NS_iter3_fsm1152_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]A;
  input [0:0]OPMODE;
  input ap_CS_iter4_fsm_state5;
  input ap_CS_iter3_fsm_state4;
  input ap_CS_iter6_fsm_state7;
  input p_reg_reg_0;
  input ap_CS_iter5_fsm_state6;
  input [17:0]p_reg_reg_1;
  input p_reg_reg_2;
  input [13:0]\accu_V_11_reg_4873_reg[15] ;
  input [12:0]\accu_V_11_reg_4873_reg[15]_0 ;

  wire [2:0]A;
  wire [17:0]D;
  wire [0:0]OPMODE;
  wire [7:0]Q;
  wire \accu_V_11_reg_4873[11]_i_2_n_3 ;
  wire \accu_V_11_reg_4873[11]_i_3_n_3 ;
  wire \accu_V_11_reg_4873[11]_i_4_n_3 ;
  wire \accu_V_11_reg_4873[11]_i_5_n_3 ;
  wire \accu_V_11_reg_4873[11]_i_6_n_3 ;
  wire \accu_V_11_reg_4873[11]_i_7_n_3 ;
  wire \accu_V_11_reg_4873[11]_i_8_n_3 ;
  wire \accu_V_11_reg_4873[11]_i_9_n_3 ;
  wire \accu_V_11_reg_4873[15]_i_2_n_3 ;
  wire \accu_V_11_reg_4873[15]_i_3_n_3 ;
  wire \accu_V_11_reg_4873[15]_i_4_n_3 ;
  wire \accu_V_11_reg_4873[15]_i_5_n_3 ;
  wire \accu_V_11_reg_4873[15]_i_6_n_3 ;
  wire \accu_V_11_reg_4873[15]_i_7_n_3 ;
  wire \accu_V_11_reg_4873[15]_i_8_n_3 ;
  wire \accu_V_11_reg_4873[17]_i_2_n_3 ;
  wire \accu_V_11_reg_4873[17]_i_3_n_3 ;
  wire \accu_V_11_reg_4873[3]_i_2_n_3 ;
  wire \accu_V_11_reg_4873[3]_i_3_n_3 ;
  wire \accu_V_11_reg_4873[3]_i_4_n_3 ;
  wire \accu_V_11_reg_4873[3]_i_5_n_3 ;
  wire \accu_V_11_reg_4873[3]_i_6_n_3 ;
  wire \accu_V_11_reg_4873[3]_i_7_n_3 ;
  wire \accu_V_11_reg_4873[3]_i_8_n_3 ;
  wire \accu_V_11_reg_4873[7]_i_2_n_3 ;
  wire \accu_V_11_reg_4873[7]_i_3_n_3 ;
  wire \accu_V_11_reg_4873[7]_i_4_n_3 ;
  wire \accu_V_11_reg_4873[7]_i_5_n_3 ;
  wire \accu_V_11_reg_4873[7]_i_6_n_3 ;
  wire \accu_V_11_reg_4873[7]_i_7_n_3 ;
  wire \accu_V_11_reg_4873[7]_i_8_n_3 ;
  wire \accu_V_11_reg_4873[7]_i_9_n_3 ;
  wire \accu_V_11_reg_4873_reg[11]_i_1_n_3 ;
  wire \accu_V_11_reg_4873_reg[11]_i_1_n_4 ;
  wire \accu_V_11_reg_4873_reg[11]_i_1_n_5 ;
  wire \accu_V_11_reg_4873_reg[11]_i_1_n_6 ;
  wire [13:0]\accu_V_11_reg_4873_reg[15] ;
  wire [12:0]\accu_V_11_reg_4873_reg[15]_0 ;
  wire \accu_V_11_reg_4873_reg[15]_i_1_n_3 ;
  wire \accu_V_11_reg_4873_reg[15]_i_1_n_4 ;
  wire \accu_V_11_reg_4873_reg[15]_i_1_n_5 ;
  wire \accu_V_11_reg_4873_reg[15]_i_1_n_6 ;
  wire \accu_V_11_reg_4873_reg[17]_i_1_n_6 ;
  wire \accu_V_11_reg_4873_reg[3]_i_1_n_3 ;
  wire \accu_V_11_reg_4873_reg[3]_i_1_n_4 ;
  wire \accu_V_11_reg_4873_reg[3]_i_1_n_5 ;
  wire \accu_V_11_reg_4873_reg[3]_i_1_n_6 ;
  wire \accu_V_11_reg_4873_reg[7]_i_1_n_3 ;
  wire \accu_V_11_reg_4873_reg[7]_i_1_n_4 ;
  wire \accu_V_11_reg_4873_reg[7]_i_1_n_5 ;
  wire \accu_V_11_reg_4873_reg[7]_i_1_n_6 ;
  wire ap_CS_iter3_fsm_state4;
  wire \ap_CS_iter4_fsm_reg[1] ;
  wire ap_CS_iter4_fsm_state5;
  wire ap_CS_iter5_fsm_state6;
  wire ap_CS_iter6_fsm_state7;
  wire ap_NS_iter3_fsm1152_out;
  wire ap_clk;
  wire [17:0]ap_sig_allocacmp_accu_V_3_load;
  wire p_reg_reg_0;
  wire [17:0]p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [3:1]\NLW_accu_V_11_reg_4873_reg[17]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_accu_V_11_reg_4873_reg[17]_i_1_O_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  (* HLUTNM = "lutpair43" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_11_reg_4873[11]_i_2 
       (.I0(p_reg_reg_n_98),
        .I1(\accu_V_11_reg_4873_reg[15] [10]),
        .I2(\accu_V_11_reg_4873_reg[15]_0 [10]),
        .O(\accu_V_11_reg_4873[11]_i_2_n_3 ));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_11_reg_4873[11]_i_3 
       (.I0(p_reg_reg_n_99),
        .I1(\accu_V_11_reg_4873_reg[15] [9]),
        .I2(\accu_V_11_reg_4873_reg[15]_0 [9]),
        .O(\accu_V_11_reg_4873[11]_i_3_n_3 ));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_11_reg_4873[11]_i_4 
       (.I0(p_reg_reg_n_100),
        .I1(\accu_V_11_reg_4873_reg[15] [8]),
        .I2(\accu_V_11_reg_4873_reg[15]_0 [8]),
        .O(\accu_V_11_reg_4873[11]_i_4_n_3 ));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_11_reg_4873[11]_i_5 
       (.I0(p_reg_reg_n_101),
        .I1(\accu_V_11_reg_4873_reg[15] [7]),
        .I2(\accu_V_11_reg_4873_reg[15]_0 [7]),
        .O(\accu_V_11_reg_4873[11]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_11_reg_4873[11]_i_6 
       (.I0(\accu_V_11_reg_4873[11]_i_2_n_3 ),
        .I1(p_reg_reg_n_97),
        .I2(\accu_V_11_reg_4873_reg[15] [11]),
        .I3(\accu_V_11_reg_4873_reg[15]_0 [11]),
        .O(\accu_V_11_reg_4873[11]_i_6_n_3 ));
  (* HLUTNM = "lutpair43" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_11_reg_4873[11]_i_7 
       (.I0(p_reg_reg_n_98),
        .I1(\accu_V_11_reg_4873_reg[15] [10]),
        .I2(\accu_V_11_reg_4873_reg[15]_0 [10]),
        .I3(\accu_V_11_reg_4873[11]_i_3_n_3 ),
        .O(\accu_V_11_reg_4873[11]_i_7_n_3 ));
  (* HLUTNM = "lutpair42" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_11_reg_4873[11]_i_8 
       (.I0(p_reg_reg_n_99),
        .I1(\accu_V_11_reg_4873_reg[15] [9]),
        .I2(\accu_V_11_reg_4873_reg[15]_0 [9]),
        .I3(\accu_V_11_reg_4873[11]_i_4_n_3 ),
        .O(\accu_V_11_reg_4873[11]_i_8_n_3 ));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_11_reg_4873[11]_i_9 
       (.I0(p_reg_reg_n_100),
        .I1(\accu_V_11_reg_4873_reg[15] [8]),
        .I2(\accu_V_11_reg_4873_reg[15]_0 [8]),
        .I3(\accu_V_11_reg_4873[11]_i_5_n_3 ),
        .O(\accu_V_11_reg_4873[11]_i_9_n_3 ));
  LUT4 #(
    .INIT(16'hBB2B)) 
    \accu_V_11_reg_4873[15]_i_2 
       (.I0(p_reg_reg_n_95),
        .I1(\accu_V_11_reg_4873_reg[15] [13]),
        .I2(\accu_V_11_reg_4873_reg[15]_0 [12]),
        .I3(p_reg_reg_n_96),
        .O(\accu_V_11_reg_4873[15]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h28)) 
    \accu_V_11_reg_4873[15]_i_3 
       (.I0(\accu_V_11_reg_4873_reg[15] [12]),
        .I1(\accu_V_11_reg_4873_reg[15]_0 [12]),
        .I2(p_reg_reg_n_96),
        .O(\accu_V_11_reg_4873[15]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \accu_V_11_reg_4873[15]_i_4 
       (.I0(\accu_V_11_reg_4873_reg[15]_0 [12]),
        .I1(p_reg_reg_n_96),
        .I2(\accu_V_11_reg_4873_reg[15] [12]),
        .O(\accu_V_11_reg_4873[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_11_reg_4873[15]_i_5 
       (.I0(p_reg_reg_n_94),
        .I1(p_reg_reg_n_93),
        .O(\accu_V_11_reg_4873[15]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hBF0B40F4)) 
    \accu_V_11_reg_4873[15]_i_6 
       (.I0(p_reg_reg_n_96),
        .I1(\accu_V_11_reg_4873_reg[15]_0 [12]),
        .I2(\accu_V_11_reg_4873_reg[15] [13]),
        .I3(p_reg_reg_n_95),
        .I4(p_reg_reg_n_94),
        .O(\accu_V_11_reg_4873[15]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h96966996)) 
    \accu_V_11_reg_4873[15]_i_7 
       (.I0(\accu_V_11_reg_4873[15]_i_3_n_3 ),
        .I1(p_reg_reg_n_95),
        .I2(\accu_V_11_reg_4873_reg[15] [13]),
        .I3(\accu_V_11_reg_4873_reg[15]_0 [12]),
        .I4(p_reg_reg_n_96),
        .O(\accu_V_11_reg_4873[15]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \accu_V_11_reg_4873[15]_i_8 
       (.I0(\accu_V_11_reg_4873_reg[15] [12]),
        .I1(p_reg_reg_n_96),
        .I2(\accu_V_11_reg_4873_reg[15]_0 [12]),
        .I3(\accu_V_11_reg_4873_reg[15]_0 [11]),
        .I4(\accu_V_11_reg_4873_reg[15] [11]),
        .I5(p_reg_reg_n_97),
        .O(\accu_V_11_reg_4873[15]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_11_reg_4873[17]_i_2 
       (.I0(p_reg_reg_n_92),
        .I1(p_reg_reg_n_91),
        .O(\accu_V_11_reg_4873[17]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_11_reg_4873[17]_i_3 
       (.I0(p_reg_reg_n_93),
        .I1(p_reg_reg_n_92),
        .O(\accu_V_11_reg_4873[17]_i_3_n_3 ));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_11_reg_4873[3]_i_2 
       (.I0(p_reg_reg_n_106),
        .I1(\accu_V_11_reg_4873_reg[15] [2]),
        .I2(\accu_V_11_reg_4873_reg[15]_0 [2]),
        .O(\accu_V_11_reg_4873[3]_i_2_n_3 ));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_11_reg_4873[3]_i_3 
       (.I0(p_reg_reg_n_107),
        .I1(\accu_V_11_reg_4873_reg[15] [1]),
        .I2(\accu_V_11_reg_4873_reg[15]_0 [1]),
        .O(\accu_V_11_reg_4873[3]_i_3_n_3 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_11_reg_4873[3]_i_4 
       (.I0(\accu_V_11_reg_4873_reg[15] [0]),
        .I1(p_reg_reg_n_108),
        .I2(\accu_V_11_reg_4873_reg[15]_0 [0]),
        .O(\accu_V_11_reg_4873[3]_i_4_n_3 ));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_11_reg_4873[3]_i_5 
       (.I0(p_reg_reg_n_105),
        .I1(\accu_V_11_reg_4873_reg[15] [3]),
        .I2(\accu_V_11_reg_4873_reg[15]_0 [3]),
        .I3(\accu_V_11_reg_4873[3]_i_2_n_3 ),
        .O(\accu_V_11_reg_4873[3]_i_5_n_3 ));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_11_reg_4873[3]_i_6 
       (.I0(p_reg_reg_n_106),
        .I1(\accu_V_11_reg_4873_reg[15] [2]),
        .I2(\accu_V_11_reg_4873_reg[15]_0 [2]),
        .I3(\accu_V_11_reg_4873[3]_i_3_n_3 ),
        .O(\accu_V_11_reg_4873[3]_i_6_n_3 ));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_11_reg_4873[3]_i_7 
       (.I0(p_reg_reg_n_107),
        .I1(\accu_V_11_reg_4873_reg[15] [1]),
        .I2(\accu_V_11_reg_4873_reg[15]_0 [1]),
        .I3(\accu_V_11_reg_4873[3]_i_4_n_3 ),
        .O(\accu_V_11_reg_4873[3]_i_7_n_3 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \accu_V_11_reg_4873[3]_i_8 
       (.I0(\accu_V_11_reg_4873_reg[15] [0]),
        .I1(p_reg_reg_n_108),
        .I2(\accu_V_11_reg_4873_reg[15]_0 [0]),
        .O(\accu_V_11_reg_4873[3]_i_8_n_3 ));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_11_reg_4873[7]_i_2 
       (.I0(p_reg_reg_n_102),
        .I1(\accu_V_11_reg_4873_reg[15] [6]),
        .I2(\accu_V_11_reg_4873_reg[15]_0 [6]),
        .O(\accu_V_11_reg_4873[7]_i_2_n_3 ));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_11_reg_4873[7]_i_3 
       (.I0(p_reg_reg_n_103),
        .I1(\accu_V_11_reg_4873_reg[15] [5]),
        .I2(\accu_V_11_reg_4873_reg[15]_0 [5]),
        .O(\accu_V_11_reg_4873[7]_i_3_n_3 ));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_11_reg_4873[7]_i_4 
       (.I0(p_reg_reg_n_104),
        .I1(\accu_V_11_reg_4873_reg[15] [4]),
        .I2(\accu_V_11_reg_4873_reg[15]_0 [4]),
        .O(\accu_V_11_reg_4873[7]_i_4_n_3 ));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_11_reg_4873[7]_i_5 
       (.I0(p_reg_reg_n_105),
        .I1(\accu_V_11_reg_4873_reg[15] [3]),
        .I2(\accu_V_11_reg_4873_reg[15]_0 [3]),
        .O(\accu_V_11_reg_4873[7]_i_5_n_3 ));
  (* HLUTNM = "lutpair40" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_11_reg_4873[7]_i_6 
       (.I0(p_reg_reg_n_101),
        .I1(\accu_V_11_reg_4873_reg[15] [7]),
        .I2(\accu_V_11_reg_4873_reg[15]_0 [7]),
        .I3(\accu_V_11_reg_4873[7]_i_2_n_3 ),
        .O(\accu_V_11_reg_4873[7]_i_6_n_3 ));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_11_reg_4873[7]_i_7 
       (.I0(p_reg_reg_n_102),
        .I1(\accu_V_11_reg_4873_reg[15] [6]),
        .I2(\accu_V_11_reg_4873_reg[15]_0 [6]),
        .I3(\accu_V_11_reg_4873[7]_i_3_n_3 ),
        .O(\accu_V_11_reg_4873[7]_i_7_n_3 ));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_11_reg_4873[7]_i_8 
       (.I0(p_reg_reg_n_103),
        .I1(\accu_V_11_reg_4873_reg[15] [5]),
        .I2(\accu_V_11_reg_4873_reg[15]_0 [5]),
        .I3(\accu_V_11_reg_4873[7]_i_4_n_3 ),
        .O(\accu_V_11_reg_4873[7]_i_8_n_3 ));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_11_reg_4873[7]_i_9 
       (.I0(p_reg_reg_n_104),
        .I1(\accu_V_11_reg_4873_reg[15] [4]),
        .I2(\accu_V_11_reg_4873_reg[15]_0 [4]),
        .I3(\accu_V_11_reg_4873[7]_i_5_n_3 ),
        .O(\accu_V_11_reg_4873[7]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_11_reg_4873_reg[11]_i_1 
       (.CI(\accu_V_11_reg_4873_reg[7]_i_1_n_3 ),
        .CO({\accu_V_11_reg_4873_reg[11]_i_1_n_3 ,\accu_V_11_reg_4873_reg[11]_i_1_n_4 ,\accu_V_11_reg_4873_reg[11]_i_1_n_5 ,\accu_V_11_reg_4873_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_11_reg_4873[11]_i_2_n_3 ,\accu_V_11_reg_4873[11]_i_3_n_3 ,\accu_V_11_reg_4873[11]_i_4_n_3 ,\accu_V_11_reg_4873[11]_i_5_n_3 }),
        .O(D[11:8]),
        .S({\accu_V_11_reg_4873[11]_i_6_n_3 ,\accu_V_11_reg_4873[11]_i_7_n_3 ,\accu_V_11_reg_4873[11]_i_8_n_3 ,\accu_V_11_reg_4873[11]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_11_reg_4873_reg[15]_i_1 
       (.CI(\accu_V_11_reg_4873_reg[11]_i_1_n_3 ),
        .CO({\accu_V_11_reg_4873_reg[15]_i_1_n_3 ,\accu_V_11_reg_4873_reg[15]_i_1_n_4 ,\accu_V_11_reg_4873_reg[15]_i_1_n_5 ,\accu_V_11_reg_4873_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_94,\accu_V_11_reg_4873[15]_i_2_n_3 ,\accu_V_11_reg_4873[15]_i_3_n_3 ,\accu_V_11_reg_4873[15]_i_4_n_3 }),
        .O(D[15:12]),
        .S({\accu_V_11_reg_4873[15]_i_5_n_3 ,\accu_V_11_reg_4873[15]_i_6_n_3 ,\accu_V_11_reg_4873[15]_i_7_n_3 ,\accu_V_11_reg_4873[15]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_11_reg_4873_reg[17]_i_1 
       (.CI(\accu_V_11_reg_4873_reg[15]_i_1_n_3 ),
        .CO({\NLW_accu_V_11_reg_4873_reg[17]_i_1_CO_UNCONNECTED [3:1],\accu_V_11_reg_4873_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_reg_reg_n_93}),
        .O({\NLW_accu_V_11_reg_4873_reg[17]_i_1_O_UNCONNECTED [3:2],D[17:16]}),
        .S({1'b0,1'b0,\accu_V_11_reg_4873[17]_i_2_n_3 ,\accu_V_11_reg_4873[17]_i_3_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_11_reg_4873_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\accu_V_11_reg_4873_reg[3]_i_1_n_3 ,\accu_V_11_reg_4873_reg[3]_i_1_n_4 ,\accu_V_11_reg_4873_reg[3]_i_1_n_5 ,\accu_V_11_reg_4873_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_11_reg_4873[3]_i_2_n_3 ,\accu_V_11_reg_4873[3]_i_3_n_3 ,\accu_V_11_reg_4873[3]_i_4_n_3 ,1'b0}),
        .O(D[3:0]),
        .S({\accu_V_11_reg_4873[3]_i_5_n_3 ,\accu_V_11_reg_4873[3]_i_6_n_3 ,\accu_V_11_reg_4873[3]_i_7_n_3 ,\accu_V_11_reg_4873[3]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_11_reg_4873_reg[7]_i_1 
       (.CI(\accu_V_11_reg_4873_reg[3]_i_1_n_3 ),
        .CO({\accu_V_11_reg_4873_reg[7]_i_1_n_3 ,\accu_V_11_reg_4873_reg[7]_i_1_n_4 ,\accu_V_11_reg_4873_reg[7]_i_1_n_5 ,\accu_V_11_reg_4873_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_11_reg_4873[7]_i_2_n_3 ,\accu_V_11_reg_4873[7]_i_3_n_3 ,\accu_V_11_reg_4873[7]_i_4_n_3 ,\accu_V_11_reg_4873[7]_i_5_n_3 }),
        .O(D[7:4]),
        .S({\accu_V_11_reg_4873[7]_i_6_n_3 ,\accu_V_11_reg_4873[7]_i_7_n_3 ,\accu_V_11_reg_4873[7]_i_8_n_3 ,\accu_V_11_reg_4873[7]_i_9_n_3 }));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter3_fsm1152_out),
        .CEA2(\ap_CS_iter4_fsm_reg[1] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter3_fsm1152_out),
        .CEB2(\ap_CS_iter4_fsm_reg[1] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(\ap_CS_iter4_fsm_reg[1] ),
        .CEP(\ap_CS_iter4_fsm_reg[1] ),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,OPMODE,OPMODE,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_10__1
       (.I0(p_reg_reg_1[8]),
        .I1(p_reg_reg_2),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[8]),
        .O(ap_sig_allocacmp_accu_V_3_load[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_11__1
       (.I0(p_reg_reg_1[7]),
        .I1(p_reg_reg_2),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[7]),
        .O(ap_sig_allocacmp_accu_V_3_load[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_12__2
       (.I0(p_reg_reg_1[6]),
        .I1(p_reg_reg_2),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[6]),
        .O(ap_sig_allocacmp_accu_V_3_load[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_13__2
       (.I0(p_reg_reg_1[5]),
        .I1(p_reg_reg_2),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[5]),
        .O(ap_sig_allocacmp_accu_V_3_load[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_14__2
       (.I0(p_reg_reg_1[4]),
        .I1(p_reg_reg_2),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[4]),
        .O(ap_sig_allocacmp_accu_V_3_load[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_15__2
       (.I0(p_reg_reg_1[3]),
        .I1(p_reg_reg_2),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[3]),
        .O(ap_sig_allocacmp_accu_V_3_load[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_16__2
       (.I0(p_reg_reg_1[2]),
        .I1(p_reg_reg_2),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[2]),
        .O(ap_sig_allocacmp_accu_V_3_load[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_17__2
       (.I0(p_reg_reg_1[1]),
        .I1(p_reg_reg_2),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[1]),
        .O(ap_sig_allocacmp_accu_V_3_load[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_18__2
       (.I0(p_reg_reg_1[0]),
        .I1(p_reg_reg_2),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[0]),
        .O(ap_sig_allocacmp_accu_V_3_load[0]));
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    p_reg_reg_i_1__0
       (.I0(ap_CS_iter4_fsm_state5),
        .I1(ap_CS_iter3_fsm_state4),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(p_reg_reg_0),
        .I4(ap_CS_iter5_fsm_state6),
        .O(\ap_CS_iter4_fsm_reg[1] ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_1__3
       (.I0(p_reg_reg_1[17]),
        .I1(p_reg_reg_2),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[17]),
        .O(ap_sig_allocacmp_accu_V_3_load[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_2__0
       (.I0(p_reg_reg_1[16]),
        .I1(p_reg_reg_2),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[16]),
        .O(ap_sig_allocacmp_accu_V_3_load[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_3__0
       (.I0(p_reg_reg_1[15]),
        .I1(p_reg_reg_2),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[15]),
        .O(ap_sig_allocacmp_accu_V_3_load[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_4
       (.I0(p_reg_reg_1[14]),
        .I1(p_reg_reg_2),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[14]),
        .O(ap_sig_allocacmp_accu_V_3_load[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_5
       (.I0(p_reg_reg_1[13]),
        .I1(p_reg_reg_2),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[13]),
        .O(ap_sig_allocacmp_accu_V_3_load[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_6
       (.I0(p_reg_reg_1[12]),
        .I1(p_reg_reg_2),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[12]),
        .O(ap_sig_allocacmp_accu_V_3_load[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_7
       (.I0(p_reg_reg_1[11]),
        .I1(p_reg_reg_2),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[11]),
        .O(ap_sig_allocacmp_accu_V_3_load[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_8
       (.I0(p_reg_reg_1[10]),
        .I1(p_reg_reg_2),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[10]),
        .O(ap_sig_allocacmp_accu_V_3_load[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_9__0
       (.I0(p_reg_reg_1[9]),
        .I1(p_reg_reg_2),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[9]),
        .O(ap_sig_allocacmp_accu_V_3_load[9]));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_32
   (D,
    ap_NS_iter3_fsm1152_out,
    grp_fu_3630_ce,
    ap_clk,
    Q,
    A,
    OPMODE,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_CS_iter6_fsm_state7,
    \accu_V_10_reg_4862_reg[15] ,
    \accu_V_10_reg_4862_reg[15]_0 );
  output [17:0]D;
  input ap_NS_iter3_fsm1152_out;
  input grp_fu_3630_ce;
  input ap_clk;
  input [7:0]Q;
  input [2:0]A;
  input [0:0]OPMODE;
  input [17:0]p_reg_reg_0;
  input p_reg_reg_1;
  input ap_CS_iter6_fsm_state7;
  input [13:0]\accu_V_10_reg_4862_reg[15] ;
  input [12:0]\accu_V_10_reg_4862_reg[15]_0 ;

  wire [2:0]A;
  wire [17:0]D;
  wire [0:0]OPMODE;
  wire [7:0]Q;
  wire \accu_V_10_reg_4862[11]_i_2_n_3 ;
  wire \accu_V_10_reg_4862[11]_i_3_n_3 ;
  wire \accu_V_10_reg_4862[11]_i_4_n_3 ;
  wire \accu_V_10_reg_4862[11]_i_5_n_3 ;
  wire \accu_V_10_reg_4862[11]_i_6_n_3 ;
  wire \accu_V_10_reg_4862[11]_i_7_n_3 ;
  wire \accu_V_10_reg_4862[11]_i_8_n_3 ;
  wire \accu_V_10_reg_4862[11]_i_9_n_3 ;
  wire \accu_V_10_reg_4862[15]_i_2_n_3 ;
  wire \accu_V_10_reg_4862[15]_i_3_n_3 ;
  wire \accu_V_10_reg_4862[15]_i_4_n_3 ;
  wire \accu_V_10_reg_4862[15]_i_5_n_3 ;
  wire \accu_V_10_reg_4862[15]_i_6_n_3 ;
  wire \accu_V_10_reg_4862[15]_i_7_n_3 ;
  wire \accu_V_10_reg_4862[15]_i_8_n_3 ;
  wire \accu_V_10_reg_4862[17]_i_2_n_3 ;
  wire \accu_V_10_reg_4862[17]_i_3_n_3 ;
  wire \accu_V_10_reg_4862[3]_i_2_n_3 ;
  wire \accu_V_10_reg_4862[3]_i_3_n_3 ;
  wire \accu_V_10_reg_4862[3]_i_4_n_3 ;
  wire \accu_V_10_reg_4862[3]_i_5_n_3 ;
  wire \accu_V_10_reg_4862[3]_i_6_n_3 ;
  wire \accu_V_10_reg_4862[3]_i_7_n_3 ;
  wire \accu_V_10_reg_4862[3]_i_8_n_3 ;
  wire \accu_V_10_reg_4862[7]_i_2_n_3 ;
  wire \accu_V_10_reg_4862[7]_i_3_n_3 ;
  wire \accu_V_10_reg_4862[7]_i_4_n_3 ;
  wire \accu_V_10_reg_4862[7]_i_5_n_3 ;
  wire \accu_V_10_reg_4862[7]_i_6_n_3 ;
  wire \accu_V_10_reg_4862[7]_i_7_n_3 ;
  wire \accu_V_10_reg_4862[7]_i_8_n_3 ;
  wire \accu_V_10_reg_4862[7]_i_9_n_3 ;
  wire \accu_V_10_reg_4862_reg[11]_i_1_n_3 ;
  wire \accu_V_10_reg_4862_reg[11]_i_1_n_4 ;
  wire \accu_V_10_reg_4862_reg[11]_i_1_n_5 ;
  wire \accu_V_10_reg_4862_reg[11]_i_1_n_6 ;
  wire [13:0]\accu_V_10_reg_4862_reg[15] ;
  wire [12:0]\accu_V_10_reg_4862_reg[15]_0 ;
  wire \accu_V_10_reg_4862_reg[15]_i_1_n_3 ;
  wire \accu_V_10_reg_4862_reg[15]_i_1_n_4 ;
  wire \accu_V_10_reg_4862_reg[15]_i_1_n_5 ;
  wire \accu_V_10_reg_4862_reg[15]_i_1_n_6 ;
  wire \accu_V_10_reg_4862_reg[17]_i_1_n_6 ;
  wire \accu_V_10_reg_4862_reg[3]_i_1_n_3 ;
  wire \accu_V_10_reg_4862_reg[3]_i_1_n_4 ;
  wire \accu_V_10_reg_4862_reg[3]_i_1_n_5 ;
  wire \accu_V_10_reg_4862_reg[3]_i_1_n_6 ;
  wire \accu_V_10_reg_4862_reg[7]_i_1_n_3 ;
  wire \accu_V_10_reg_4862_reg[7]_i_1_n_4 ;
  wire \accu_V_10_reg_4862_reg[7]_i_1_n_5 ;
  wire \accu_V_10_reg_4862_reg[7]_i_1_n_6 ;
  wire ap_CS_iter6_fsm_state7;
  wire ap_NS_iter3_fsm1152_out;
  wire ap_clk;
  wire [17:0]ap_sig_allocacmp_accu_V_2_load;
  wire grp_fu_3630_ce;
  wire [17:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [3:1]\NLW_accu_V_10_reg_4862_reg[17]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_accu_V_10_reg_4862_reg[17]_i_1_O_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_10_reg_4862[11]_i_2 
       (.I0(p_reg_reg_n_98),
        .I1(\accu_V_10_reg_4862_reg[15] [10]),
        .I2(\accu_V_10_reg_4862_reg[15]_0 [10]),
        .O(\accu_V_10_reg_4862[11]_i_2_n_3 ));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_10_reg_4862[11]_i_3 
       (.I0(p_reg_reg_n_99),
        .I1(\accu_V_10_reg_4862_reg[15] [9]),
        .I2(\accu_V_10_reg_4862_reg[15]_0 [9]),
        .O(\accu_V_10_reg_4862[11]_i_3_n_3 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_10_reg_4862[11]_i_4 
       (.I0(p_reg_reg_n_100),
        .I1(\accu_V_10_reg_4862_reg[15] [8]),
        .I2(\accu_V_10_reg_4862_reg[15]_0 [8]),
        .O(\accu_V_10_reg_4862[11]_i_4_n_3 ));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_10_reg_4862[11]_i_5 
       (.I0(p_reg_reg_n_101),
        .I1(\accu_V_10_reg_4862_reg[15] [7]),
        .I2(\accu_V_10_reg_4862_reg[15]_0 [7]),
        .O(\accu_V_10_reg_4862[11]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_10_reg_4862[11]_i_6 
       (.I0(\accu_V_10_reg_4862[11]_i_2_n_3 ),
        .I1(p_reg_reg_n_97),
        .I2(\accu_V_10_reg_4862_reg[15] [11]),
        .I3(\accu_V_10_reg_4862_reg[15]_0 [11]),
        .O(\accu_V_10_reg_4862[11]_i_6_n_3 ));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_10_reg_4862[11]_i_7 
       (.I0(p_reg_reg_n_98),
        .I1(\accu_V_10_reg_4862_reg[15] [10]),
        .I2(\accu_V_10_reg_4862_reg[15]_0 [10]),
        .I3(\accu_V_10_reg_4862[11]_i_3_n_3 ),
        .O(\accu_V_10_reg_4862[11]_i_7_n_3 ));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_10_reg_4862[11]_i_8 
       (.I0(p_reg_reg_n_99),
        .I1(\accu_V_10_reg_4862_reg[15] [9]),
        .I2(\accu_V_10_reg_4862_reg[15]_0 [9]),
        .I3(\accu_V_10_reg_4862[11]_i_4_n_3 ),
        .O(\accu_V_10_reg_4862[11]_i_8_n_3 ));
  (* HLUTNM = "lutpair30" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_10_reg_4862[11]_i_9 
       (.I0(p_reg_reg_n_100),
        .I1(\accu_V_10_reg_4862_reg[15] [8]),
        .I2(\accu_V_10_reg_4862_reg[15]_0 [8]),
        .I3(\accu_V_10_reg_4862[11]_i_5_n_3 ),
        .O(\accu_V_10_reg_4862[11]_i_9_n_3 ));
  LUT4 #(
    .INIT(16'hBB2B)) 
    \accu_V_10_reg_4862[15]_i_2 
       (.I0(p_reg_reg_n_95),
        .I1(\accu_V_10_reg_4862_reg[15] [13]),
        .I2(\accu_V_10_reg_4862_reg[15]_0 [12]),
        .I3(p_reg_reg_n_96),
        .O(\accu_V_10_reg_4862[15]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h28)) 
    \accu_V_10_reg_4862[15]_i_3 
       (.I0(\accu_V_10_reg_4862_reg[15] [12]),
        .I1(\accu_V_10_reg_4862_reg[15]_0 [12]),
        .I2(p_reg_reg_n_96),
        .O(\accu_V_10_reg_4862[15]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \accu_V_10_reg_4862[15]_i_4 
       (.I0(\accu_V_10_reg_4862_reg[15]_0 [12]),
        .I1(p_reg_reg_n_96),
        .I2(\accu_V_10_reg_4862_reg[15] [12]),
        .O(\accu_V_10_reg_4862[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_10_reg_4862[15]_i_5 
       (.I0(p_reg_reg_n_94),
        .I1(p_reg_reg_n_93),
        .O(\accu_V_10_reg_4862[15]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hBF0B40F4)) 
    \accu_V_10_reg_4862[15]_i_6 
       (.I0(p_reg_reg_n_96),
        .I1(\accu_V_10_reg_4862_reg[15]_0 [12]),
        .I2(\accu_V_10_reg_4862_reg[15] [13]),
        .I3(p_reg_reg_n_95),
        .I4(p_reg_reg_n_94),
        .O(\accu_V_10_reg_4862[15]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h96966996)) 
    \accu_V_10_reg_4862[15]_i_7 
       (.I0(\accu_V_10_reg_4862[15]_i_3_n_3 ),
        .I1(p_reg_reg_n_95),
        .I2(\accu_V_10_reg_4862_reg[15] [13]),
        .I3(\accu_V_10_reg_4862_reg[15]_0 [12]),
        .I4(p_reg_reg_n_96),
        .O(\accu_V_10_reg_4862[15]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \accu_V_10_reg_4862[15]_i_8 
       (.I0(\accu_V_10_reg_4862_reg[15] [12]),
        .I1(p_reg_reg_n_96),
        .I2(\accu_V_10_reg_4862_reg[15]_0 [12]),
        .I3(\accu_V_10_reg_4862_reg[15]_0 [11]),
        .I4(\accu_V_10_reg_4862_reg[15] [11]),
        .I5(p_reg_reg_n_97),
        .O(\accu_V_10_reg_4862[15]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_10_reg_4862[17]_i_2 
       (.I0(p_reg_reg_n_92),
        .I1(p_reg_reg_n_91),
        .O(\accu_V_10_reg_4862[17]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_10_reg_4862[17]_i_3 
       (.I0(p_reg_reg_n_93),
        .I1(p_reg_reg_n_92),
        .O(\accu_V_10_reg_4862[17]_i_3_n_3 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_10_reg_4862[3]_i_2 
       (.I0(p_reg_reg_n_106),
        .I1(\accu_V_10_reg_4862_reg[15] [2]),
        .I2(\accu_V_10_reg_4862_reg[15]_0 [2]),
        .O(\accu_V_10_reg_4862[3]_i_2_n_3 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_10_reg_4862[3]_i_3 
       (.I0(p_reg_reg_n_107),
        .I1(\accu_V_10_reg_4862_reg[15] [1]),
        .I2(\accu_V_10_reg_4862_reg[15]_0 [1]),
        .O(\accu_V_10_reg_4862[3]_i_3_n_3 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_10_reg_4862[3]_i_4 
       (.I0(\accu_V_10_reg_4862_reg[15] [0]),
        .I1(p_reg_reg_n_108),
        .I2(\accu_V_10_reg_4862_reg[15]_0 [0]),
        .O(\accu_V_10_reg_4862[3]_i_4_n_3 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_10_reg_4862[3]_i_5 
       (.I0(p_reg_reg_n_105),
        .I1(\accu_V_10_reg_4862_reg[15] [3]),
        .I2(\accu_V_10_reg_4862_reg[15]_0 [3]),
        .I3(\accu_V_10_reg_4862[3]_i_2_n_3 ),
        .O(\accu_V_10_reg_4862[3]_i_5_n_3 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_10_reg_4862[3]_i_6 
       (.I0(p_reg_reg_n_106),
        .I1(\accu_V_10_reg_4862_reg[15] [2]),
        .I2(\accu_V_10_reg_4862_reg[15]_0 [2]),
        .I3(\accu_V_10_reg_4862[3]_i_3_n_3 ),
        .O(\accu_V_10_reg_4862[3]_i_6_n_3 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_10_reg_4862[3]_i_7 
       (.I0(p_reg_reg_n_107),
        .I1(\accu_V_10_reg_4862_reg[15] [1]),
        .I2(\accu_V_10_reg_4862_reg[15]_0 [1]),
        .I3(\accu_V_10_reg_4862[3]_i_4_n_3 ),
        .O(\accu_V_10_reg_4862[3]_i_7_n_3 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \accu_V_10_reg_4862[3]_i_8 
       (.I0(\accu_V_10_reg_4862_reg[15] [0]),
        .I1(p_reg_reg_n_108),
        .I2(\accu_V_10_reg_4862_reg[15]_0 [0]),
        .O(\accu_V_10_reg_4862[3]_i_8_n_3 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_10_reg_4862[7]_i_2 
       (.I0(p_reg_reg_n_102),
        .I1(\accu_V_10_reg_4862_reg[15] [6]),
        .I2(\accu_V_10_reg_4862_reg[15]_0 [6]),
        .O(\accu_V_10_reg_4862[7]_i_2_n_3 ));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_10_reg_4862[7]_i_3 
       (.I0(p_reg_reg_n_103),
        .I1(\accu_V_10_reg_4862_reg[15] [5]),
        .I2(\accu_V_10_reg_4862_reg[15]_0 [5]),
        .O(\accu_V_10_reg_4862[7]_i_3_n_3 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_10_reg_4862[7]_i_4 
       (.I0(p_reg_reg_n_104),
        .I1(\accu_V_10_reg_4862_reg[15] [4]),
        .I2(\accu_V_10_reg_4862_reg[15]_0 [4]),
        .O(\accu_V_10_reg_4862[7]_i_4_n_3 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_10_reg_4862[7]_i_5 
       (.I0(p_reg_reg_n_105),
        .I1(\accu_V_10_reg_4862_reg[15] [3]),
        .I2(\accu_V_10_reg_4862_reg[15]_0 [3]),
        .O(\accu_V_10_reg_4862[7]_i_5_n_3 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_10_reg_4862[7]_i_6 
       (.I0(p_reg_reg_n_101),
        .I1(\accu_V_10_reg_4862_reg[15] [7]),
        .I2(\accu_V_10_reg_4862_reg[15]_0 [7]),
        .I3(\accu_V_10_reg_4862[7]_i_2_n_3 ),
        .O(\accu_V_10_reg_4862[7]_i_6_n_3 ));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_10_reg_4862[7]_i_7 
       (.I0(p_reg_reg_n_102),
        .I1(\accu_V_10_reg_4862_reg[15] [6]),
        .I2(\accu_V_10_reg_4862_reg[15]_0 [6]),
        .I3(\accu_V_10_reg_4862[7]_i_3_n_3 ),
        .O(\accu_V_10_reg_4862[7]_i_7_n_3 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_10_reg_4862[7]_i_8 
       (.I0(p_reg_reg_n_103),
        .I1(\accu_V_10_reg_4862_reg[15] [5]),
        .I2(\accu_V_10_reg_4862_reg[15]_0 [5]),
        .I3(\accu_V_10_reg_4862[7]_i_4_n_3 ),
        .O(\accu_V_10_reg_4862[7]_i_8_n_3 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_10_reg_4862[7]_i_9 
       (.I0(p_reg_reg_n_104),
        .I1(\accu_V_10_reg_4862_reg[15] [4]),
        .I2(\accu_V_10_reg_4862_reg[15]_0 [4]),
        .I3(\accu_V_10_reg_4862[7]_i_5_n_3 ),
        .O(\accu_V_10_reg_4862[7]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_10_reg_4862_reg[11]_i_1 
       (.CI(\accu_V_10_reg_4862_reg[7]_i_1_n_3 ),
        .CO({\accu_V_10_reg_4862_reg[11]_i_1_n_3 ,\accu_V_10_reg_4862_reg[11]_i_1_n_4 ,\accu_V_10_reg_4862_reg[11]_i_1_n_5 ,\accu_V_10_reg_4862_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_10_reg_4862[11]_i_2_n_3 ,\accu_V_10_reg_4862[11]_i_3_n_3 ,\accu_V_10_reg_4862[11]_i_4_n_3 ,\accu_V_10_reg_4862[11]_i_5_n_3 }),
        .O(D[11:8]),
        .S({\accu_V_10_reg_4862[11]_i_6_n_3 ,\accu_V_10_reg_4862[11]_i_7_n_3 ,\accu_V_10_reg_4862[11]_i_8_n_3 ,\accu_V_10_reg_4862[11]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_10_reg_4862_reg[15]_i_1 
       (.CI(\accu_V_10_reg_4862_reg[11]_i_1_n_3 ),
        .CO({\accu_V_10_reg_4862_reg[15]_i_1_n_3 ,\accu_V_10_reg_4862_reg[15]_i_1_n_4 ,\accu_V_10_reg_4862_reg[15]_i_1_n_5 ,\accu_V_10_reg_4862_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_94,\accu_V_10_reg_4862[15]_i_2_n_3 ,\accu_V_10_reg_4862[15]_i_3_n_3 ,\accu_V_10_reg_4862[15]_i_4_n_3 }),
        .O(D[15:12]),
        .S({\accu_V_10_reg_4862[15]_i_5_n_3 ,\accu_V_10_reg_4862[15]_i_6_n_3 ,\accu_V_10_reg_4862[15]_i_7_n_3 ,\accu_V_10_reg_4862[15]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_10_reg_4862_reg[17]_i_1 
       (.CI(\accu_V_10_reg_4862_reg[15]_i_1_n_3 ),
        .CO({\NLW_accu_V_10_reg_4862_reg[17]_i_1_CO_UNCONNECTED [3:1],\accu_V_10_reg_4862_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_reg_reg_n_93}),
        .O({\NLW_accu_V_10_reg_4862_reg[17]_i_1_O_UNCONNECTED [3:2],D[17:16]}),
        .S({1'b0,1'b0,\accu_V_10_reg_4862[17]_i_2_n_3 ,\accu_V_10_reg_4862[17]_i_3_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_10_reg_4862_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\accu_V_10_reg_4862_reg[3]_i_1_n_3 ,\accu_V_10_reg_4862_reg[3]_i_1_n_4 ,\accu_V_10_reg_4862_reg[3]_i_1_n_5 ,\accu_V_10_reg_4862_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_10_reg_4862[3]_i_2_n_3 ,\accu_V_10_reg_4862[3]_i_3_n_3 ,\accu_V_10_reg_4862[3]_i_4_n_3 ,1'b0}),
        .O(D[3:0]),
        .S({\accu_V_10_reg_4862[3]_i_5_n_3 ,\accu_V_10_reg_4862[3]_i_6_n_3 ,\accu_V_10_reg_4862[3]_i_7_n_3 ,\accu_V_10_reg_4862[3]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_10_reg_4862_reg[7]_i_1 
       (.CI(\accu_V_10_reg_4862_reg[3]_i_1_n_3 ),
        .CO({\accu_V_10_reg_4862_reg[7]_i_1_n_3 ,\accu_V_10_reg_4862_reg[7]_i_1_n_4 ,\accu_V_10_reg_4862_reg[7]_i_1_n_5 ,\accu_V_10_reg_4862_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_10_reg_4862[7]_i_2_n_3 ,\accu_V_10_reg_4862[7]_i_3_n_3 ,\accu_V_10_reg_4862[7]_i_4_n_3 ,\accu_V_10_reg_4862[7]_i_5_n_3 }),
        .O(D[7:4]),
        .S({\accu_V_10_reg_4862[7]_i_6_n_3 ,\accu_V_10_reg_4862[7]_i_7_n_3 ,\accu_V_10_reg_4862[7]_i_8_n_3 ,\accu_V_10_reg_4862[7]_i_9_n_3 }));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter3_fsm1152_out),
        .CEA2(grp_fu_3630_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter3_fsm1152_out),
        .CEB2(grp_fu_3630_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3630_ce),
        .CEP(grp_fu_3630_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,OPMODE,OPMODE,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_10__2
       (.I0(p_reg_reg_0[8]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[8]),
        .O(ap_sig_allocacmp_accu_V_2_load[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_11__2
       (.I0(p_reg_reg_0[7]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[7]),
        .O(ap_sig_allocacmp_accu_V_2_load[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_12__3
       (.I0(p_reg_reg_0[6]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[6]),
        .O(ap_sig_allocacmp_accu_V_2_load[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_13__3
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[5]),
        .O(ap_sig_allocacmp_accu_V_2_load[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_14__3
       (.I0(p_reg_reg_0[4]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[4]),
        .O(ap_sig_allocacmp_accu_V_2_load[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_15__3
       (.I0(p_reg_reg_0[3]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[3]),
        .O(ap_sig_allocacmp_accu_V_2_load[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_16__3
       (.I0(p_reg_reg_0[2]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[2]),
        .O(ap_sig_allocacmp_accu_V_2_load[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_17__3
       (.I0(p_reg_reg_0[1]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[1]),
        .O(ap_sig_allocacmp_accu_V_2_load[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_18__3
       (.I0(p_reg_reg_0[0]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[0]),
        .O(ap_sig_allocacmp_accu_V_2_load[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_1__4
       (.I0(p_reg_reg_0[17]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[17]),
        .O(ap_sig_allocacmp_accu_V_2_load[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_2__1
       (.I0(p_reg_reg_0[16]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[16]),
        .O(ap_sig_allocacmp_accu_V_2_load[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_3__1
       (.I0(p_reg_reg_0[15]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[15]),
        .O(ap_sig_allocacmp_accu_V_2_load[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_4__0
       (.I0(p_reg_reg_0[14]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[14]),
        .O(ap_sig_allocacmp_accu_V_2_load[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_5__0
       (.I0(p_reg_reg_0[13]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[13]),
        .O(ap_sig_allocacmp_accu_V_2_load[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_6__0
       (.I0(p_reg_reg_0[12]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[12]),
        .O(ap_sig_allocacmp_accu_V_2_load[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_7__0
       (.I0(p_reg_reg_0[11]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[11]),
        .O(ap_sig_allocacmp_accu_V_2_load[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_8__0
       (.I0(p_reg_reg_0[10]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[10]),
        .O(ap_sig_allocacmp_accu_V_2_load[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_9__1
       (.I0(p_reg_reg_0[9]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[9]),
        .O(ap_sig_allocacmp_accu_V_2_load[9]));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_33
   (D,
    ap_NS_iter3_fsm1152_out,
    grp_fu_3630_ce,
    ap_clk,
    Q,
    A,
    OPMODE,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_CS_iter6_fsm_state7,
    \accu_V_1_fu_398_reg[15] ,
    \accu_V_1_fu_398_reg[15]_0 );
  output [17:0]D;
  input ap_NS_iter3_fsm1152_out;
  input grp_fu_3630_ce;
  input ap_clk;
  input [7:0]Q;
  input [2:0]A;
  input [0:0]OPMODE;
  input [17:0]p_reg_reg_0;
  input p_reg_reg_1;
  input ap_CS_iter6_fsm_state7;
  input [13:0]\accu_V_1_fu_398_reg[15] ;
  input [12:0]\accu_V_1_fu_398_reg[15]_0 ;

  wire [2:0]A;
  wire [17:0]D;
  wire [0:0]OPMODE;
  wire [7:0]Q;
  wire \accu_V_1_fu_398[11]_i_2_n_3 ;
  wire \accu_V_1_fu_398[11]_i_3_n_3 ;
  wire \accu_V_1_fu_398[11]_i_4_n_3 ;
  wire \accu_V_1_fu_398[11]_i_5_n_3 ;
  wire \accu_V_1_fu_398[11]_i_6_n_3 ;
  wire \accu_V_1_fu_398[11]_i_7_n_3 ;
  wire \accu_V_1_fu_398[11]_i_8_n_3 ;
  wire \accu_V_1_fu_398[11]_i_9_n_3 ;
  wire \accu_V_1_fu_398[15]_i_2_n_3 ;
  wire \accu_V_1_fu_398[15]_i_3_n_3 ;
  wire \accu_V_1_fu_398[15]_i_4_n_3 ;
  wire \accu_V_1_fu_398[15]_i_5_n_3 ;
  wire \accu_V_1_fu_398[15]_i_6_n_3 ;
  wire \accu_V_1_fu_398[15]_i_7_n_3 ;
  wire \accu_V_1_fu_398[15]_i_8_n_3 ;
  wire \accu_V_1_fu_398[17]_i_2_n_3 ;
  wire \accu_V_1_fu_398[17]_i_3_n_3 ;
  wire \accu_V_1_fu_398[3]_i_2_n_3 ;
  wire \accu_V_1_fu_398[3]_i_3_n_3 ;
  wire \accu_V_1_fu_398[3]_i_4_n_3 ;
  wire \accu_V_1_fu_398[3]_i_5_n_3 ;
  wire \accu_V_1_fu_398[3]_i_6_n_3 ;
  wire \accu_V_1_fu_398[3]_i_7_n_3 ;
  wire \accu_V_1_fu_398[3]_i_8_n_3 ;
  wire \accu_V_1_fu_398[7]_i_2_n_3 ;
  wire \accu_V_1_fu_398[7]_i_3_n_3 ;
  wire \accu_V_1_fu_398[7]_i_4_n_3 ;
  wire \accu_V_1_fu_398[7]_i_5_n_3 ;
  wire \accu_V_1_fu_398[7]_i_6_n_3 ;
  wire \accu_V_1_fu_398[7]_i_7_n_3 ;
  wire \accu_V_1_fu_398[7]_i_8_n_3 ;
  wire \accu_V_1_fu_398[7]_i_9_n_3 ;
  wire \accu_V_1_fu_398_reg[11]_i_1_n_3 ;
  wire \accu_V_1_fu_398_reg[11]_i_1_n_4 ;
  wire \accu_V_1_fu_398_reg[11]_i_1_n_5 ;
  wire \accu_V_1_fu_398_reg[11]_i_1_n_6 ;
  wire [13:0]\accu_V_1_fu_398_reg[15] ;
  wire [12:0]\accu_V_1_fu_398_reg[15]_0 ;
  wire \accu_V_1_fu_398_reg[15]_i_1_n_3 ;
  wire \accu_V_1_fu_398_reg[15]_i_1_n_4 ;
  wire \accu_V_1_fu_398_reg[15]_i_1_n_5 ;
  wire \accu_V_1_fu_398_reg[15]_i_1_n_6 ;
  wire \accu_V_1_fu_398_reg[17]_i_1_n_6 ;
  wire \accu_V_1_fu_398_reg[3]_i_1_n_3 ;
  wire \accu_V_1_fu_398_reg[3]_i_1_n_4 ;
  wire \accu_V_1_fu_398_reg[3]_i_1_n_5 ;
  wire \accu_V_1_fu_398_reg[3]_i_1_n_6 ;
  wire \accu_V_1_fu_398_reg[7]_i_1_n_3 ;
  wire \accu_V_1_fu_398_reg[7]_i_1_n_4 ;
  wire \accu_V_1_fu_398_reg[7]_i_1_n_5 ;
  wire \accu_V_1_fu_398_reg[7]_i_1_n_6 ;
  wire ap_CS_iter6_fsm_state7;
  wire ap_NS_iter3_fsm1152_out;
  wire ap_clk;
  wire [17:0]ap_sig_allocacmp_accu_V_1_load;
  wire grp_fu_3630_ce;
  wire [17:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [3:1]\NLW_accu_V_1_fu_398_reg[17]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_accu_V_1_fu_398_reg[17]_i_1_O_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_1_fu_398[11]_i_2 
       (.I0(p_reg_reg_n_98),
        .I1(\accu_V_1_fu_398_reg[15] [10]),
        .I2(\accu_V_1_fu_398_reg[15]_0 [10]),
        .O(\accu_V_1_fu_398[11]_i_2_n_3 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_1_fu_398[11]_i_3 
       (.I0(p_reg_reg_n_99),
        .I1(\accu_V_1_fu_398_reg[15] [9]),
        .I2(\accu_V_1_fu_398_reg[15]_0 [9]),
        .O(\accu_V_1_fu_398[11]_i_3_n_3 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_1_fu_398[11]_i_4 
       (.I0(p_reg_reg_n_100),
        .I1(\accu_V_1_fu_398_reg[15] [8]),
        .I2(\accu_V_1_fu_398_reg[15]_0 [8]),
        .O(\accu_V_1_fu_398[11]_i_4_n_3 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_1_fu_398[11]_i_5 
       (.I0(p_reg_reg_n_101),
        .I1(\accu_V_1_fu_398_reg[15] [7]),
        .I2(\accu_V_1_fu_398_reg[15]_0 [7]),
        .O(\accu_V_1_fu_398[11]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_1_fu_398[11]_i_6 
       (.I0(\accu_V_1_fu_398[11]_i_2_n_3 ),
        .I1(p_reg_reg_n_97),
        .I2(\accu_V_1_fu_398_reg[15] [11]),
        .I3(\accu_V_1_fu_398_reg[15]_0 [11]),
        .O(\accu_V_1_fu_398[11]_i_6_n_3 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_1_fu_398[11]_i_7 
       (.I0(p_reg_reg_n_98),
        .I1(\accu_V_1_fu_398_reg[15] [10]),
        .I2(\accu_V_1_fu_398_reg[15]_0 [10]),
        .I3(\accu_V_1_fu_398[11]_i_3_n_3 ),
        .O(\accu_V_1_fu_398[11]_i_7_n_3 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_1_fu_398[11]_i_8 
       (.I0(p_reg_reg_n_99),
        .I1(\accu_V_1_fu_398_reg[15] [9]),
        .I2(\accu_V_1_fu_398_reg[15]_0 [9]),
        .I3(\accu_V_1_fu_398[11]_i_4_n_3 ),
        .O(\accu_V_1_fu_398[11]_i_8_n_3 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_1_fu_398[11]_i_9 
       (.I0(p_reg_reg_n_100),
        .I1(\accu_V_1_fu_398_reg[15] [8]),
        .I2(\accu_V_1_fu_398_reg[15]_0 [8]),
        .I3(\accu_V_1_fu_398[11]_i_5_n_3 ),
        .O(\accu_V_1_fu_398[11]_i_9_n_3 ));
  LUT4 #(
    .INIT(16'hBB2B)) 
    \accu_V_1_fu_398[15]_i_2 
       (.I0(p_reg_reg_n_95),
        .I1(\accu_V_1_fu_398_reg[15] [13]),
        .I2(\accu_V_1_fu_398_reg[15]_0 [12]),
        .I3(p_reg_reg_n_96),
        .O(\accu_V_1_fu_398[15]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h28)) 
    \accu_V_1_fu_398[15]_i_3 
       (.I0(\accu_V_1_fu_398_reg[15] [12]),
        .I1(\accu_V_1_fu_398_reg[15]_0 [12]),
        .I2(p_reg_reg_n_96),
        .O(\accu_V_1_fu_398[15]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \accu_V_1_fu_398[15]_i_4 
       (.I0(\accu_V_1_fu_398_reg[15]_0 [12]),
        .I1(p_reg_reg_n_96),
        .I2(\accu_V_1_fu_398_reg[15] [12]),
        .O(\accu_V_1_fu_398[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_1_fu_398[15]_i_5 
       (.I0(p_reg_reg_n_94),
        .I1(p_reg_reg_n_93),
        .O(\accu_V_1_fu_398[15]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hBF0B40F4)) 
    \accu_V_1_fu_398[15]_i_6 
       (.I0(p_reg_reg_n_96),
        .I1(\accu_V_1_fu_398_reg[15]_0 [12]),
        .I2(\accu_V_1_fu_398_reg[15] [13]),
        .I3(p_reg_reg_n_95),
        .I4(p_reg_reg_n_94),
        .O(\accu_V_1_fu_398[15]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h96966996)) 
    \accu_V_1_fu_398[15]_i_7 
       (.I0(\accu_V_1_fu_398[15]_i_3_n_3 ),
        .I1(p_reg_reg_n_95),
        .I2(\accu_V_1_fu_398_reg[15] [13]),
        .I3(\accu_V_1_fu_398_reg[15]_0 [12]),
        .I4(p_reg_reg_n_96),
        .O(\accu_V_1_fu_398[15]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \accu_V_1_fu_398[15]_i_8 
       (.I0(\accu_V_1_fu_398_reg[15] [12]),
        .I1(p_reg_reg_n_96),
        .I2(\accu_V_1_fu_398_reg[15]_0 [12]),
        .I3(\accu_V_1_fu_398_reg[15]_0 [11]),
        .I4(\accu_V_1_fu_398_reg[15] [11]),
        .I5(p_reg_reg_n_97),
        .O(\accu_V_1_fu_398[15]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_1_fu_398[17]_i_2 
       (.I0(p_reg_reg_n_92),
        .I1(p_reg_reg_n_91),
        .O(\accu_V_1_fu_398[17]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_1_fu_398[17]_i_3 
       (.I0(p_reg_reg_n_93),
        .I1(p_reg_reg_n_92),
        .O(\accu_V_1_fu_398[17]_i_3_n_3 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_1_fu_398[3]_i_2 
       (.I0(p_reg_reg_n_106),
        .I1(\accu_V_1_fu_398_reg[15] [2]),
        .I2(\accu_V_1_fu_398_reg[15]_0 [2]),
        .O(\accu_V_1_fu_398[3]_i_2_n_3 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_1_fu_398[3]_i_3 
       (.I0(p_reg_reg_n_107),
        .I1(\accu_V_1_fu_398_reg[15] [1]),
        .I2(\accu_V_1_fu_398_reg[15]_0 [1]),
        .O(\accu_V_1_fu_398[3]_i_3_n_3 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_1_fu_398[3]_i_4 
       (.I0(\accu_V_1_fu_398_reg[15] [0]),
        .I1(p_reg_reg_n_108),
        .I2(\accu_V_1_fu_398_reg[15]_0 [0]),
        .O(\accu_V_1_fu_398[3]_i_4_n_3 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_1_fu_398[3]_i_5 
       (.I0(p_reg_reg_n_105),
        .I1(\accu_V_1_fu_398_reg[15] [3]),
        .I2(\accu_V_1_fu_398_reg[15]_0 [3]),
        .I3(\accu_V_1_fu_398[3]_i_2_n_3 ),
        .O(\accu_V_1_fu_398[3]_i_5_n_3 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_1_fu_398[3]_i_6 
       (.I0(p_reg_reg_n_106),
        .I1(\accu_V_1_fu_398_reg[15] [2]),
        .I2(\accu_V_1_fu_398_reg[15]_0 [2]),
        .I3(\accu_V_1_fu_398[3]_i_3_n_3 ),
        .O(\accu_V_1_fu_398[3]_i_6_n_3 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_1_fu_398[3]_i_7 
       (.I0(p_reg_reg_n_107),
        .I1(\accu_V_1_fu_398_reg[15] [1]),
        .I2(\accu_V_1_fu_398_reg[15]_0 [1]),
        .I3(\accu_V_1_fu_398[3]_i_4_n_3 ),
        .O(\accu_V_1_fu_398[3]_i_7_n_3 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \accu_V_1_fu_398[3]_i_8 
       (.I0(\accu_V_1_fu_398_reg[15] [0]),
        .I1(p_reg_reg_n_108),
        .I2(\accu_V_1_fu_398_reg[15]_0 [0]),
        .O(\accu_V_1_fu_398[3]_i_8_n_3 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_1_fu_398[7]_i_2 
       (.I0(p_reg_reg_n_102),
        .I1(\accu_V_1_fu_398_reg[15] [6]),
        .I2(\accu_V_1_fu_398_reg[15]_0 [6]),
        .O(\accu_V_1_fu_398[7]_i_2_n_3 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_1_fu_398[7]_i_3 
       (.I0(p_reg_reg_n_103),
        .I1(\accu_V_1_fu_398_reg[15] [5]),
        .I2(\accu_V_1_fu_398_reg[15]_0 [5]),
        .O(\accu_V_1_fu_398[7]_i_3_n_3 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_1_fu_398[7]_i_4 
       (.I0(p_reg_reg_n_104),
        .I1(\accu_V_1_fu_398_reg[15] [4]),
        .I2(\accu_V_1_fu_398_reg[15]_0 [4]),
        .O(\accu_V_1_fu_398[7]_i_4_n_3 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_1_fu_398[7]_i_5 
       (.I0(p_reg_reg_n_105),
        .I1(\accu_V_1_fu_398_reg[15] [3]),
        .I2(\accu_V_1_fu_398_reg[15]_0 [3]),
        .O(\accu_V_1_fu_398[7]_i_5_n_3 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_1_fu_398[7]_i_6 
       (.I0(p_reg_reg_n_101),
        .I1(\accu_V_1_fu_398_reg[15] [7]),
        .I2(\accu_V_1_fu_398_reg[15]_0 [7]),
        .I3(\accu_V_1_fu_398[7]_i_2_n_3 ),
        .O(\accu_V_1_fu_398[7]_i_6_n_3 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_1_fu_398[7]_i_7 
       (.I0(p_reg_reg_n_102),
        .I1(\accu_V_1_fu_398_reg[15] [6]),
        .I2(\accu_V_1_fu_398_reg[15]_0 [6]),
        .I3(\accu_V_1_fu_398[7]_i_3_n_3 ),
        .O(\accu_V_1_fu_398[7]_i_7_n_3 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_1_fu_398[7]_i_8 
       (.I0(p_reg_reg_n_103),
        .I1(\accu_V_1_fu_398_reg[15] [5]),
        .I2(\accu_V_1_fu_398_reg[15]_0 [5]),
        .I3(\accu_V_1_fu_398[7]_i_4_n_3 ),
        .O(\accu_V_1_fu_398[7]_i_8_n_3 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_1_fu_398[7]_i_9 
       (.I0(p_reg_reg_n_104),
        .I1(\accu_V_1_fu_398_reg[15] [4]),
        .I2(\accu_V_1_fu_398_reg[15]_0 [4]),
        .I3(\accu_V_1_fu_398[7]_i_5_n_3 ),
        .O(\accu_V_1_fu_398[7]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_1_fu_398_reg[11]_i_1 
       (.CI(\accu_V_1_fu_398_reg[7]_i_1_n_3 ),
        .CO({\accu_V_1_fu_398_reg[11]_i_1_n_3 ,\accu_V_1_fu_398_reg[11]_i_1_n_4 ,\accu_V_1_fu_398_reg[11]_i_1_n_5 ,\accu_V_1_fu_398_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_1_fu_398[11]_i_2_n_3 ,\accu_V_1_fu_398[11]_i_3_n_3 ,\accu_V_1_fu_398[11]_i_4_n_3 ,\accu_V_1_fu_398[11]_i_5_n_3 }),
        .O(D[11:8]),
        .S({\accu_V_1_fu_398[11]_i_6_n_3 ,\accu_V_1_fu_398[11]_i_7_n_3 ,\accu_V_1_fu_398[11]_i_8_n_3 ,\accu_V_1_fu_398[11]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_1_fu_398_reg[15]_i_1 
       (.CI(\accu_V_1_fu_398_reg[11]_i_1_n_3 ),
        .CO({\accu_V_1_fu_398_reg[15]_i_1_n_3 ,\accu_V_1_fu_398_reg[15]_i_1_n_4 ,\accu_V_1_fu_398_reg[15]_i_1_n_5 ,\accu_V_1_fu_398_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_94,\accu_V_1_fu_398[15]_i_2_n_3 ,\accu_V_1_fu_398[15]_i_3_n_3 ,\accu_V_1_fu_398[15]_i_4_n_3 }),
        .O(D[15:12]),
        .S({\accu_V_1_fu_398[15]_i_5_n_3 ,\accu_V_1_fu_398[15]_i_6_n_3 ,\accu_V_1_fu_398[15]_i_7_n_3 ,\accu_V_1_fu_398[15]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_1_fu_398_reg[17]_i_1 
       (.CI(\accu_V_1_fu_398_reg[15]_i_1_n_3 ),
        .CO({\NLW_accu_V_1_fu_398_reg[17]_i_1_CO_UNCONNECTED [3:1],\accu_V_1_fu_398_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_reg_reg_n_93}),
        .O({\NLW_accu_V_1_fu_398_reg[17]_i_1_O_UNCONNECTED [3:2],D[17:16]}),
        .S({1'b0,1'b0,\accu_V_1_fu_398[17]_i_2_n_3 ,\accu_V_1_fu_398[17]_i_3_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_1_fu_398_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\accu_V_1_fu_398_reg[3]_i_1_n_3 ,\accu_V_1_fu_398_reg[3]_i_1_n_4 ,\accu_V_1_fu_398_reg[3]_i_1_n_5 ,\accu_V_1_fu_398_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_1_fu_398[3]_i_2_n_3 ,\accu_V_1_fu_398[3]_i_3_n_3 ,\accu_V_1_fu_398[3]_i_4_n_3 ,1'b0}),
        .O(D[3:0]),
        .S({\accu_V_1_fu_398[3]_i_5_n_3 ,\accu_V_1_fu_398[3]_i_6_n_3 ,\accu_V_1_fu_398[3]_i_7_n_3 ,\accu_V_1_fu_398[3]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_1_fu_398_reg[7]_i_1 
       (.CI(\accu_V_1_fu_398_reg[3]_i_1_n_3 ),
        .CO({\accu_V_1_fu_398_reg[7]_i_1_n_3 ,\accu_V_1_fu_398_reg[7]_i_1_n_4 ,\accu_V_1_fu_398_reg[7]_i_1_n_5 ,\accu_V_1_fu_398_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_1_fu_398[7]_i_2_n_3 ,\accu_V_1_fu_398[7]_i_3_n_3 ,\accu_V_1_fu_398[7]_i_4_n_3 ,\accu_V_1_fu_398[7]_i_5_n_3 }),
        .O(D[7:4]),
        .S({\accu_V_1_fu_398[7]_i_6_n_3 ,\accu_V_1_fu_398[7]_i_7_n_3 ,\accu_V_1_fu_398[7]_i_8_n_3 ,\accu_V_1_fu_398[7]_i_9_n_3 }));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter3_fsm1152_out),
        .CEA2(grp_fu_3630_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter3_fsm1152_out),
        .CEB2(grp_fu_3630_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3630_ce),
        .CEP(grp_fu_3630_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,OPMODE,OPMODE,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_10__3
       (.I0(p_reg_reg_0[8]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[8]),
        .O(ap_sig_allocacmp_accu_V_1_load[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_11__3
       (.I0(p_reg_reg_0[7]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[7]),
        .O(ap_sig_allocacmp_accu_V_1_load[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_12__4
       (.I0(p_reg_reg_0[6]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[6]),
        .O(ap_sig_allocacmp_accu_V_1_load[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_13__4
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[5]),
        .O(ap_sig_allocacmp_accu_V_1_load[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_14__4
       (.I0(p_reg_reg_0[4]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[4]),
        .O(ap_sig_allocacmp_accu_V_1_load[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_15__4
       (.I0(p_reg_reg_0[3]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[3]),
        .O(ap_sig_allocacmp_accu_V_1_load[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_16__4
       (.I0(p_reg_reg_0[2]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[2]),
        .O(ap_sig_allocacmp_accu_V_1_load[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_17__4
       (.I0(p_reg_reg_0[1]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[1]),
        .O(ap_sig_allocacmp_accu_V_1_load[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_18__4
       (.I0(p_reg_reg_0[0]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[0]),
        .O(ap_sig_allocacmp_accu_V_1_load[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_1__5
       (.I0(p_reg_reg_0[17]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[17]),
        .O(ap_sig_allocacmp_accu_V_1_load[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_2__2
       (.I0(p_reg_reg_0[16]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[16]),
        .O(ap_sig_allocacmp_accu_V_1_load[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_3__2
       (.I0(p_reg_reg_0[15]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[15]),
        .O(ap_sig_allocacmp_accu_V_1_load[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_4__1
       (.I0(p_reg_reg_0[14]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[14]),
        .O(ap_sig_allocacmp_accu_V_1_load[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_5__1
       (.I0(p_reg_reg_0[13]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[13]),
        .O(ap_sig_allocacmp_accu_V_1_load[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_6__1
       (.I0(p_reg_reg_0[12]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[12]),
        .O(ap_sig_allocacmp_accu_V_1_load[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_7__1
       (.I0(p_reg_reg_0[11]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[11]),
        .O(ap_sig_allocacmp_accu_V_1_load[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_8__1
       (.I0(p_reg_reg_0[10]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[10]),
        .O(ap_sig_allocacmp_accu_V_1_load[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_9__2
       (.I0(p_reg_reg_0[9]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[9]),
        .O(ap_sig_allocacmp_accu_V_1_load[9]));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_34
   (OPMODE,
    D,
    ap_NS_iter3_fsm1152_out,
    grp_fu_3630_ce,
    ap_clk,
    Q,
    A,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_CS_iter6_fsm_state7,
    \accu_V_8_reg_4840_reg[15] ,
    \accu_V_8_reg_4840_reg[15]_0 ,
    icmp_ln272_reg_4130_pp0_iter4_reg);
  output [0:0]OPMODE;
  output [17:0]D;
  input ap_NS_iter3_fsm1152_out;
  input grp_fu_3630_ce;
  input ap_clk;
  input [7:0]Q;
  input [2:0]A;
  input [17:0]p_reg_reg_0;
  input p_reg_reg_1;
  input ap_CS_iter6_fsm_state7;
  input [13:0]\accu_V_8_reg_4840_reg[15] ;
  input [12:0]\accu_V_8_reg_4840_reg[15]_0 ;
  input icmp_ln272_reg_4130_pp0_iter4_reg;

  wire [2:0]A;
  wire [17:0]D;
  wire [0:0]OPMODE;
  wire [7:0]Q;
  wire \accu_V_8_reg_4840[11]_i_2_n_3 ;
  wire \accu_V_8_reg_4840[11]_i_3_n_3 ;
  wire \accu_V_8_reg_4840[11]_i_4_n_3 ;
  wire \accu_V_8_reg_4840[11]_i_5_n_3 ;
  wire \accu_V_8_reg_4840[11]_i_6_n_3 ;
  wire \accu_V_8_reg_4840[11]_i_7_n_3 ;
  wire \accu_V_8_reg_4840[11]_i_8_n_3 ;
  wire \accu_V_8_reg_4840[11]_i_9_n_3 ;
  wire \accu_V_8_reg_4840[15]_i_2_n_3 ;
  wire \accu_V_8_reg_4840[15]_i_3_n_3 ;
  wire \accu_V_8_reg_4840[15]_i_4_n_3 ;
  wire \accu_V_8_reg_4840[15]_i_5_n_3 ;
  wire \accu_V_8_reg_4840[15]_i_6_n_3 ;
  wire \accu_V_8_reg_4840[15]_i_7_n_3 ;
  wire \accu_V_8_reg_4840[15]_i_8_n_3 ;
  wire \accu_V_8_reg_4840[17]_i_4_n_3 ;
  wire \accu_V_8_reg_4840[17]_i_5_n_3 ;
  wire \accu_V_8_reg_4840[3]_i_2_n_3 ;
  wire \accu_V_8_reg_4840[3]_i_3_n_3 ;
  wire \accu_V_8_reg_4840[3]_i_4_n_3 ;
  wire \accu_V_8_reg_4840[3]_i_5_n_3 ;
  wire \accu_V_8_reg_4840[3]_i_6_n_3 ;
  wire \accu_V_8_reg_4840[3]_i_7_n_3 ;
  wire \accu_V_8_reg_4840[3]_i_8_n_3 ;
  wire \accu_V_8_reg_4840[7]_i_2_n_3 ;
  wire \accu_V_8_reg_4840[7]_i_3_n_3 ;
  wire \accu_V_8_reg_4840[7]_i_4_n_3 ;
  wire \accu_V_8_reg_4840[7]_i_5_n_3 ;
  wire \accu_V_8_reg_4840[7]_i_6_n_3 ;
  wire \accu_V_8_reg_4840[7]_i_7_n_3 ;
  wire \accu_V_8_reg_4840[7]_i_8_n_3 ;
  wire \accu_V_8_reg_4840[7]_i_9_n_3 ;
  wire \accu_V_8_reg_4840_reg[11]_i_1_n_3 ;
  wire \accu_V_8_reg_4840_reg[11]_i_1_n_4 ;
  wire \accu_V_8_reg_4840_reg[11]_i_1_n_5 ;
  wire \accu_V_8_reg_4840_reg[11]_i_1_n_6 ;
  wire [13:0]\accu_V_8_reg_4840_reg[15] ;
  wire [12:0]\accu_V_8_reg_4840_reg[15]_0 ;
  wire \accu_V_8_reg_4840_reg[15]_i_1_n_3 ;
  wire \accu_V_8_reg_4840_reg[15]_i_1_n_4 ;
  wire \accu_V_8_reg_4840_reg[15]_i_1_n_5 ;
  wire \accu_V_8_reg_4840_reg[15]_i_1_n_6 ;
  wire \accu_V_8_reg_4840_reg[17]_i_2_n_6 ;
  wire \accu_V_8_reg_4840_reg[3]_i_1_n_3 ;
  wire \accu_V_8_reg_4840_reg[3]_i_1_n_4 ;
  wire \accu_V_8_reg_4840_reg[3]_i_1_n_5 ;
  wire \accu_V_8_reg_4840_reg[3]_i_1_n_6 ;
  wire \accu_V_8_reg_4840_reg[7]_i_1_n_3 ;
  wire \accu_V_8_reg_4840_reg[7]_i_1_n_4 ;
  wire \accu_V_8_reg_4840_reg[7]_i_1_n_5 ;
  wire \accu_V_8_reg_4840_reg[7]_i_1_n_6 ;
  wire ap_CS_iter6_fsm_state7;
  wire ap_NS_iter3_fsm1152_out;
  wire ap_clk;
  wire [17:0]ap_sig_allocacmp_accu_V_load;
  wire grp_fu_3630_ce;
  wire icmp_ln272_reg_4130_pp0_iter4_reg;
  wire [17:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [3:1]\NLW_accu_V_8_reg_4840_reg[17]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_accu_V_8_reg_4840_reg[17]_i_2_O_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_8_reg_4840[11]_i_2 
       (.I0(p_reg_reg_n_98),
        .I1(\accu_V_8_reg_4840_reg[15] [10]),
        .I2(\accu_V_8_reg_4840_reg[15]_0 [10]),
        .O(\accu_V_8_reg_4840[11]_i_2_n_3 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_8_reg_4840[11]_i_3 
       (.I0(p_reg_reg_n_99),
        .I1(\accu_V_8_reg_4840_reg[15] [9]),
        .I2(\accu_V_8_reg_4840_reg[15]_0 [9]),
        .O(\accu_V_8_reg_4840[11]_i_3_n_3 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_8_reg_4840[11]_i_4 
       (.I0(p_reg_reg_n_100),
        .I1(\accu_V_8_reg_4840_reg[15] [8]),
        .I2(\accu_V_8_reg_4840_reg[15]_0 [8]),
        .O(\accu_V_8_reg_4840[11]_i_4_n_3 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_8_reg_4840[11]_i_5 
       (.I0(p_reg_reg_n_101),
        .I1(\accu_V_8_reg_4840_reg[15] [7]),
        .I2(\accu_V_8_reg_4840_reg[15]_0 [7]),
        .O(\accu_V_8_reg_4840[11]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_8_reg_4840[11]_i_6 
       (.I0(\accu_V_8_reg_4840[11]_i_2_n_3 ),
        .I1(p_reg_reg_n_97),
        .I2(\accu_V_8_reg_4840_reg[15] [11]),
        .I3(\accu_V_8_reg_4840_reg[15]_0 [11]),
        .O(\accu_V_8_reg_4840[11]_i_6_n_3 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_8_reg_4840[11]_i_7 
       (.I0(p_reg_reg_n_98),
        .I1(\accu_V_8_reg_4840_reg[15] [10]),
        .I2(\accu_V_8_reg_4840_reg[15]_0 [10]),
        .I3(\accu_V_8_reg_4840[11]_i_3_n_3 ),
        .O(\accu_V_8_reg_4840[11]_i_7_n_3 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_8_reg_4840[11]_i_8 
       (.I0(p_reg_reg_n_99),
        .I1(\accu_V_8_reg_4840_reg[15] [9]),
        .I2(\accu_V_8_reg_4840_reg[15]_0 [9]),
        .I3(\accu_V_8_reg_4840[11]_i_4_n_3 ),
        .O(\accu_V_8_reg_4840[11]_i_8_n_3 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_8_reg_4840[11]_i_9 
       (.I0(p_reg_reg_n_100),
        .I1(\accu_V_8_reg_4840_reg[15] [8]),
        .I2(\accu_V_8_reg_4840_reg[15]_0 [8]),
        .I3(\accu_V_8_reg_4840[11]_i_5_n_3 ),
        .O(\accu_V_8_reg_4840[11]_i_9_n_3 ));
  LUT4 #(
    .INIT(16'hBB2B)) 
    \accu_V_8_reg_4840[15]_i_2 
       (.I0(p_reg_reg_n_95),
        .I1(\accu_V_8_reg_4840_reg[15] [13]),
        .I2(\accu_V_8_reg_4840_reg[15]_0 [12]),
        .I3(p_reg_reg_n_96),
        .O(\accu_V_8_reg_4840[15]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h28)) 
    \accu_V_8_reg_4840[15]_i_3 
       (.I0(\accu_V_8_reg_4840_reg[15] [12]),
        .I1(\accu_V_8_reg_4840_reg[15]_0 [12]),
        .I2(p_reg_reg_n_96),
        .O(\accu_V_8_reg_4840[15]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \accu_V_8_reg_4840[15]_i_4 
       (.I0(\accu_V_8_reg_4840_reg[15]_0 [12]),
        .I1(p_reg_reg_n_96),
        .I2(\accu_V_8_reg_4840_reg[15] [12]),
        .O(\accu_V_8_reg_4840[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_8_reg_4840[15]_i_5 
       (.I0(p_reg_reg_n_94),
        .I1(p_reg_reg_n_93),
        .O(\accu_V_8_reg_4840[15]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hBF0B40F4)) 
    \accu_V_8_reg_4840[15]_i_6 
       (.I0(p_reg_reg_n_96),
        .I1(\accu_V_8_reg_4840_reg[15]_0 [12]),
        .I2(\accu_V_8_reg_4840_reg[15] [13]),
        .I3(p_reg_reg_n_95),
        .I4(p_reg_reg_n_94),
        .O(\accu_V_8_reg_4840[15]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h96966996)) 
    \accu_V_8_reg_4840[15]_i_7 
       (.I0(\accu_V_8_reg_4840[15]_i_3_n_3 ),
        .I1(p_reg_reg_n_95),
        .I2(\accu_V_8_reg_4840_reg[15] [13]),
        .I3(\accu_V_8_reg_4840_reg[15]_0 [12]),
        .I4(p_reg_reg_n_96),
        .O(\accu_V_8_reg_4840[15]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \accu_V_8_reg_4840[15]_i_8 
       (.I0(\accu_V_8_reg_4840_reg[15] [12]),
        .I1(p_reg_reg_n_96),
        .I2(\accu_V_8_reg_4840_reg[15]_0 [12]),
        .I3(\accu_V_8_reg_4840_reg[15]_0 [11]),
        .I4(\accu_V_8_reg_4840_reg[15] [11]),
        .I5(p_reg_reg_n_97),
        .O(\accu_V_8_reg_4840[15]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_8_reg_4840[17]_i_4 
       (.I0(p_reg_reg_n_92),
        .I1(p_reg_reg_n_91),
        .O(\accu_V_8_reg_4840[17]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_8_reg_4840[17]_i_5 
       (.I0(p_reg_reg_n_93),
        .I1(p_reg_reg_n_92),
        .O(\accu_V_8_reg_4840[17]_i_5_n_3 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_8_reg_4840[3]_i_2 
       (.I0(p_reg_reg_n_106),
        .I1(\accu_V_8_reg_4840_reg[15] [2]),
        .I2(\accu_V_8_reg_4840_reg[15]_0 [2]),
        .O(\accu_V_8_reg_4840[3]_i_2_n_3 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_8_reg_4840[3]_i_3 
       (.I0(p_reg_reg_n_107),
        .I1(\accu_V_8_reg_4840_reg[15] [1]),
        .I2(\accu_V_8_reg_4840_reg[15]_0 [1]),
        .O(\accu_V_8_reg_4840[3]_i_3_n_3 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_8_reg_4840[3]_i_4 
       (.I0(\accu_V_8_reg_4840_reg[15] [0]),
        .I1(p_reg_reg_n_108),
        .I2(\accu_V_8_reg_4840_reg[15]_0 [0]),
        .O(\accu_V_8_reg_4840[3]_i_4_n_3 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_8_reg_4840[3]_i_5 
       (.I0(p_reg_reg_n_105),
        .I1(\accu_V_8_reg_4840_reg[15] [3]),
        .I2(\accu_V_8_reg_4840_reg[15]_0 [3]),
        .I3(\accu_V_8_reg_4840[3]_i_2_n_3 ),
        .O(\accu_V_8_reg_4840[3]_i_5_n_3 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_8_reg_4840[3]_i_6 
       (.I0(p_reg_reg_n_106),
        .I1(\accu_V_8_reg_4840_reg[15] [2]),
        .I2(\accu_V_8_reg_4840_reg[15]_0 [2]),
        .I3(\accu_V_8_reg_4840[3]_i_3_n_3 ),
        .O(\accu_V_8_reg_4840[3]_i_6_n_3 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_8_reg_4840[3]_i_7 
       (.I0(p_reg_reg_n_107),
        .I1(\accu_V_8_reg_4840_reg[15] [1]),
        .I2(\accu_V_8_reg_4840_reg[15]_0 [1]),
        .I3(\accu_V_8_reg_4840[3]_i_4_n_3 ),
        .O(\accu_V_8_reg_4840[3]_i_7_n_3 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \accu_V_8_reg_4840[3]_i_8 
       (.I0(\accu_V_8_reg_4840_reg[15] [0]),
        .I1(p_reg_reg_n_108),
        .I2(\accu_V_8_reg_4840_reg[15]_0 [0]),
        .O(\accu_V_8_reg_4840[3]_i_8_n_3 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_8_reg_4840[7]_i_2 
       (.I0(p_reg_reg_n_102),
        .I1(\accu_V_8_reg_4840_reg[15] [6]),
        .I2(\accu_V_8_reg_4840_reg[15]_0 [6]),
        .O(\accu_V_8_reg_4840[7]_i_2_n_3 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_8_reg_4840[7]_i_3 
       (.I0(p_reg_reg_n_103),
        .I1(\accu_V_8_reg_4840_reg[15] [5]),
        .I2(\accu_V_8_reg_4840_reg[15]_0 [5]),
        .O(\accu_V_8_reg_4840[7]_i_3_n_3 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_8_reg_4840[7]_i_4 
       (.I0(p_reg_reg_n_104),
        .I1(\accu_V_8_reg_4840_reg[15] [4]),
        .I2(\accu_V_8_reg_4840_reg[15]_0 [4]),
        .O(\accu_V_8_reg_4840[7]_i_4_n_3 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_8_reg_4840[7]_i_5 
       (.I0(p_reg_reg_n_105),
        .I1(\accu_V_8_reg_4840_reg[15] [3]),
        .I2(\accu_V_8_reg_4840_reg[15]_0 [3]),
        .O(\accu_V_8_reg_4840[7]_i_5_n_3 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_8_reg_4840[7]_i_6 
       (.I0(p_reg_reg_n_101),
        .I1(\accu_V_8_reg_4840_reg[15] [7]),
        .I2(\accu_V_8_reg_4840_reg[15]_0 [7]),
        .I3(\accu_V_8_reg_4840[7]_i_2_n_3 ),
        .O(\accu_V_8_reg_4840[7]_i_6_n_3 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_8_reg_4840[7]_i_7 
       (.I0(p_reg_reg_n_102),
        .I1(\accu_V_8_reg_4840_reg[15] [6]),
        .I2(\accu_V_8_reg_4840_reg[15]_0 [6]),
        .I3(\accu_V_8_reg_4840[7]_i_3_n_3 ),
        .O(\accu_V_8_reg_4840[7]_i_7_n_3 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_8_reg_4840[7]_i_8 
       (.I0(p_reg_reg_n_103),
        .I1(\accu_V_8_reg_4840_reg[15] [5]),
        .I2(\accu_V_8_reg_4840_reg[15]_0 [5]),
        .I3(\accu_V_8_reg_4840[7]_i_4_n_3 ),
        .O(\accu_V_8_reg_4840[7]_i_8_n_3 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_8_reg_4840[7]_i_9 
       (.I0(p_reg_reg_n_104),
        .I1(\accu_V_8_reg_4840_reg[15] [4]),
        .I2(\accu_V_8_reg_4840_reg[15]_0 [4]),
        .I3(\accu_V_8_reg_4840[7]_i_5_n_3 ),
        .O(\accu_V_8_reg_4840[7]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_8_reg_4840_reg[11]_i_1 
       (.CI(\accu_V_8_reg_4840_reg[7]_i_1_n_3 ),
        .CO({\accu_V_8_reg_4840_reg[11]_i_1_n_3 ,\accu_V_8_reg_4840_reg[11]_i_1_n_4 ,\accu_V_8_reg_4840_reg[11]_i_1_n_5 ,\accu_V_8_reg_4840_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_8_reg_4840[11]_i_2_n_3 ,\accu_V_8_reg_4840[11]_i_3_n_3 ,\accu_V_8_reg_4840[11]_i_4_n_3 ,\accu_V_8_reg_4840[11]_i_5_n_3 }),
        .O(D[11:8]),
        .S({\accu_V_8_reg_4840[11]_i_6_n_3 ,\accu_V_8_reg_4840[11]_i_7_n_3 ,\accu_V_8_reg_4840[11]_i_8_n_3 ,\accu_V_8_reg_4840[11]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_8_reg_4840_reg[15]_i_1 
       (.CI(\accu_V_8_reg_4840_reg[11]_i_1_n_3 ),
        .CO({\accu_V_8_reg_4840_reg[15]_i_1_n_3 ,\accu_V_8_reg_4840_reg[15]_i_1_n_4 ,\accu_V_8_reg_4840_reg[15]_i_1_n_5 ,\accu_V_8_reg_4840_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_94,\accu_V_8_reg_4840[15]_i_2_n_3 ,\accu_V_8_reg_4840[15]_i_3_n_3 ,\accu_V_8_reg_4840[15]_i_4_n_3 }),
        .O(D[15:12]),
        .S({\accu_V_8_reg_4840[15]_i_5_n_3 ,\accu_V_8_reg_4840[15]_i_6_n_3 ,\accu_V_8_reg_4840[15]_i_7_n_3 ,\accu_V_8_reg_4840[15]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_8_reg_4840_reg[17]_i_2 
       (.CI(\accu_V_8_reg_4840_reg[15]_i_1_n_3 ),
        .CO({\NLW_accu_V_8_reg_4840_reg[17]_i_2_CO_UNCONNECTED [3:1],\accu_V_8_reg_4840_reg[17]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_reg_reg_n_93}),
        .O({\NLW_accu_V_8_reg_4840_reg[17]_i_2_O_UNCONNECTED [3:2],D[17:16]}),
        .S({1'b0,1'b0,\accu_V_8_reg_4840[17]_i_4_n_3 ,\accu_V_8_reg_4840[17]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_8_reg_4840_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\accu_V_8_reg_4840_reg[3]_i_1_n_3 ,\accu_V_8_reg_4840_reg[3]_i_1_n_4 ,\accu_V_8_reg_4840_reg[3]_i_1_n_5 ,\accu_V_8_reg_4840_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_8_reg_4840[3]_i_2_n_3 ,\accu_V_8_reg_4840[3]_i_3_n_3 ,\accu_V_8_reg_4840[3]_i_4_n_3 ,1'b0}),
        .O(D[3:0]),
        .S({\accu_V_8_reg_4840[3]_i_5_n_3 ,\accu_V_8_reg_4840[3]_i_6_n_3 ,\accu_V_8_reg_4840[3]_i_7_n_3 ,\accu_V_8_reg_4840[3]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_8_reg_4840_reg[7]_i_1 
       (.CI(\accu_V_8_reg_4840_reg[3]_i_1_n_3 ),
        .CO({\accu_V_8_reg_4840_reg[7]_i_1_n_3 ,\accu_V_8_reg_4840_reg[7]_i_1_n_4 ,\accu_V_8_reg_4840_reg[7]_i_1_n_5 ,\accu_V_8_reg_4840_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_8_reg_4840[7]_i_2_n_3 ,\accu_V_8_reg_4840[7]_i_3_n_3 ,\accu_V_8_reg_4840[7]_i_4_n_3 ,\accu_V_8_reg_4840[7]_i_5_n_3 }),
        .O(D[7:4]),
        .S({\accu_V_8_reg_4840[7]_i_6_n_3 ,\accu_V_8_reg_4840[7]_i_7_n_3 ,\accu_V_8_reg_4840[7]_i_8_n_3 ,\accu_V_8_reg_4840[7]_i_9_n_3 }));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter3_fsm1152_out),
        .CEA2(grp_fu_3630_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter3_fsm1152_out),
        .CEB2(grp_fu_3630_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3630_ce),
        .CEP(grp_fu_3630_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,OPMODE,OPMODE,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_10__4
       (.I0(p_reg_reg_0[9]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[9]),
        .O(ap_sig_allocacmp_accu_V_load[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_11__4
       (.I0(p_reg_reg_0[8]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[8]),
        .O(ap_sig_allocacmp_accu_V_load[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_12__5
       (.I0(p_reg_reg_0[7]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[7]),
        .O(ap_sig_allocacmp_accu_V_load[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_13__5
       (.I0(p_reg_reg_0[6]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[6]),
        .O(ap_sig_allocacmp_accu_V_load[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_14__5
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[5]),
        .O(ap_sig_allocacmp_accu_V_load[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_15__5
       (.I0(p_reg_reg_0[4]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[4]),
        .O(ap_sig_allocacmp_accu_V_load[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_16__5
       (.I0(p_reg_reg_0[3]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[3]),
        .O(ap_sig_allocacmp_accu_V_load[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_17__5
       (.I0(p_reg_reg_0[2]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[2]),
        .O(ap_sig_allocacmp_accu_V_load[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_18__5
       (.I0(p_reg_reg_0[1]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[1]),
        .O(ap_sig_allocacmp_accu_V_load[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_19__2
       (.I0(p_reg_reg_0[0]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[0]),
        .O(ap_sig_allocacmp_accu_V_load[0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_20__2
       (.I0(icmp_ln272_reg_4130_pp0_iter4_reg),
        .O(OPMODE));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_2__3
       (.I0(p_reg_reg_0[17]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[17]),
        .O(ap_sig_allocacmp_accu_V_load[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_3__3
       (.I0(p_reg_reg_0[16]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[16]),
        .O(ap_sig_allocacmp_accu_V_load[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_4__2
       (.I0(p_reg_reg_0[15]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[15]),
        .O(ap_sig_allocacmp_accu_V_load[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_5__2
       (.I0(p_reg_reg_0[14]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[14]),
        .O(ap_sig_allocacmp_accu_V_load[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_6__2
       (.I0(p_reg_reg_0[13]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[13]),
        .O(ap_sig_allocacmp_accu_V_load[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_7__2
       (.I0(p_reg_reg_0[12]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[12]),
        .O(ap_sig_allocacmp_accu_V_load[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_8__2
       (.I0(p_reg_reg_0[11]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[11]),
        .O(ap_sig_allocacmp_accu_V_load[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_9__3
       (.I0(p_reg_reg_0[10]),
        .I1(p_reg_reg_1),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(D[10]),
        .O(ap_sig_allocacmp_accu_V_load[10]));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mul_8s_3ns_11_1_1" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1
   (dout_0,
    ap_NS_iter2_fsm1153_out,
    ap_NS_iter3_fsm1152_out,
    r_V_1_reg_43350,
    ap_clk,
    Q,
    dout_1);
  output [10:0]dout_0;
  input ap_NS_iter2_fsm1153_out;
  input ap_NS_iter3_fsm1152_out;
  input r_V_1_reg_43350;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_1;

  wire [2:0]Q;
  wire ap_NS_iter2_fsm1153_out;
  wire ap_NS_iter3_fsm1152_out;
  wire ap_clk;
  wire [10:0]dout_0;
  wire [7:0]dout_1;
  wire dout_n_97;
  wire r_V_1_reg_43350;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1153_out),
        .CEA2(ap_NS_iter3_fsm1152_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(r_V_1_reg_43350),
        .CEB2(ap_NS_iter3_fsm1152_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,dout_0}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mul_8s_3ns_11_1_1" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_21
   (dout_0,
    ap_NS_iter3_fsm1152_out,
    ap_NS_iter2_fsm1153_out,
    r_V_1_reg_43350,
    ap_clk,
    Q,
    dout_1,
    ap_CS_iter2_fsm_state3,
    dout_2,
    out_V_TREADY_int_regslice,
    icmp_ln290_reg_4318_pp0_iter6_reg,
    icmp_ln249_reg_4053_pp0_iter6_reg,
    ap_CS_iter7_fsm_state8);
  output [10:0]dout_0;
  output ap_NS_iter3_fsm1152_out;
  input ap_NS_iter2_fsm1153_out;
  input r_V_1_reg_43350;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_1;
  input ap_CS_iter2_fsm_state3;
  input [0:0]dout_2;
  input out_V_TREADY_int_regslice;
  input icmp_ln290_reg_4318_pp0_iter6_reg;
  input icmp_ln249_reg_4053_pp0_iter6_reg;
  input ap_CS_iter7_fsm_state8;

  wire [2:0]Q;
  wire ap_CS_iter2_fsm_state3;
  wire ap_CS_iter7_fsm_state8;
  wire ap_NS_iter2_fsm1153_out;
  wire ap_NS_iter3_fsm1152_out;
  wire ap_clk;
  wire [10:0]dout_0;
  wire [7:0]dout_1;
  wire [0:0]dout_2;
  wire dout_n_97;
  wire icmp_ln249_reg_4053_pp0_iter6_reg;
  wire icmp_ln290_reg_4318_pp0_iter6_reg;
  wire out_V_TREADY_int_regslice;
  wire r_V_1_reg_43350;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1153_out),
        .CEA2(ap_NS_iter3_fsm1152_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(r_V_1_reg_43350),
        .CEB2(ap_NS_iter3_fsm1152_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,dout_0}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hAAAA80AAAAAAAAAA)) 
    \icmp_ln249_reg_4053_pp0_iter2_reg[0]_i_1 
       (.I0(ap_CS_iter2_fsm_state3),
        .I1(dout_2),
        .I2(out_V_TREADY_int_regslice),
        .I3(icmp_ln290_reg_4318_pp0_iter6_reg),
        .I4(icmp_ln249_reg_4053_pp0_iter6_reg),
        .I5(ap_CS_iter7_fsm_state8),
        .O(ap_NS_iter3_fsm1152_out));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mul_8s_3ns_11_1_1" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_22
   (P,
    ap_NS_iter2_fsm1153_out,
    ap_NS_iter3_fsm1152_out,
    r_V_1_reg_43350,
    ap_clk,
    Q,
    dout_0);
  output [10:0]P;
  input ap_NS_iter2_fsm1153_out;
  input ap_NS_iter3_fsm1152_out;
  input r_V_1_reg_43350;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_0;

  wire [10:0]P;
  wire [2:0]Q;
  wire ap_NS_iter2_fsm1153_out;
  wire ap_NS_iter3_fsm1152_out;
  wire ap_clk;
  wire [7:0]dout_0;
  wire dout_n_97;
  wire r_V_1_reg_43350;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1153_out),
        .CEA2(ap_NS_iter3_fsm1152_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(r_V_1_reg_43350),
        .CEB2(ap_NS_iter3_fsm1152_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,P}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mul_8s_3ns_11_1_1" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_23
   (dout_0,
    ap_NS_iter2_fsm1153_out,
    ap_NS_iter3_fsm1152_out,
    r_V_1_reg_43350,
    ap_clk,
    Q,
    dout_1);
  output [10:0]dout_0;
  input ap_NS_iter2_fsm1153_out;
  input ap_NS_iter3_fsm1152_out;
  input r_V_1_reg_43350;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_1;

  wire [2:0]Q;
  wire ap_NS_iter2_fsm1153_out;
  wire ap_NS_iter3_fsm1152_out;
  wire ap_clk;
  wire [10:0]dout_0;
  wire [7:0]dout_1;
  wire dout_n_97;
  wire r_V_1_reg_43350;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1153_out),
        .CEA2(ap_NS_iter3_fsm1152_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(r_V_1_reg_43350),
        .CEB2(ap_NS_iter3_fsm1152_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,dout_0}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mul_8s_3ns_11_1_1" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_24
   (dout_0,
    ap_NS_iter2_fsm1153_out,
    ap_NS_iter3_fsm1152_out,
    r_V_1_reg_43350,
    ap_clk,
    Q,
    dout_1);
  output [10:0]dout_0;
  input ap_NS_iter2_fsm1153_out;
  input ap_NS_iter3_fsm1152_out;
  input r_V_1_reg_43350;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_1;

  wire [2:0]Q;
  wire ap_NS_iter2_fsm1153_out;
  wire ap_NS_iter3_fsm1152_out;
  wire ap_clk;
  wire [10:0]dout_0;
  wire [7:0]dout_1;
  wire dout_n_97;
  wire r_V_1_reg_43350;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1153_out),
        .CEA2(ap_NS_iter3_fsm1152_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(r_V_1_reg_43350),
        .CEB2(ap_NS_iter3_fsm1152_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,dout_0}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mul_8s_3ns_11_1_1" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_25
   (P,
    ap_NS_iter2_fsm1153_out,
    ap_NS_iter3_fsm1152_out,
    r_V_1_reg_43350,
    ap_clk,
    Q,
    dout_0);
  output [10:0]P;
  input ap_NS_iter2_fsm1153_out;
  input ap_NS_iter3_fsm1152_out;
  input r_V_1_reg_43350;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_0;

  wire [10:0]P;
  wire [2:0]Q;
  wire ap_NS_iter2_fsm1153_out;
  wire ap_NS_iter3_fsm1152_out;
  wire ap_clk;
  wire [7:0]dout_0;
  wire dout_n_97;
  wire r_V_1_reg_43350;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1153_out),
        .CEA2(ap_NS_iter3_fsm1152_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(r_V_1_reg_43350),
        .CEB2(ap_NS_iter3_fsm1152_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,P}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mul_8s_3ns_11_1_1" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_26
   (dout_0,
    ap_NS_iter2_fsm1153_out,
    ap_NS_iter3_fsm1152_out,
    r_V_1_reg_43350,
    ap_clk,
    Q,
    dout_1);
  output [10:0]dout_0;
  input ap_NS_iter2_fsm1153_out;
  input ap_NS_iter3_fsm1152_out;
  input r_V_1_reg_43350;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_1;

  wire [2:0]Q;
  wire ap_NS_iter2_fsm1153_out;
  wire ap_NS_iter3_fsm1152_out;
  wire ap_clk;
  wire [10:0]dout_0;
  wire [7:0]dout_1;
  wire dout_n_97;
  wire r_V_1_reg_43350;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1153_out),
        .CEA2(ap_NS_iter3_fsm1152_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(r_V_1_reg_43350),
        .CEB2(ap_NS_iter3_fsm1152_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,dout_0}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mul_8s_3ns_11_1_1" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_27
   (dout_0,
    ap_NS_iter2_fsm1153_out,
    ap_NS_iter3_fsm1152_out,
    r_V_1_reg_43350,
    ap_clk,
    Q,
    dout_1);
  output [10:0]dout_0;
  input ap_NS_iter2_fsm1153_out;
  input ap_NS_iter3_fsm1152_out;
  input r_V_1_reg_43350;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_1;

  wire [2:0]Q;
  wire ap_NS_iter2_fsm1153_out;
  wire ap_NS_iter3_fsm1152_out;
  wire ap_clk;
  wire [10:0]dout_0;
  wire [7:0]dout_1;
  wire dout_n_97;
  wire r_V_1_reg_43350;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1153_out),
        .CEA2(ap_NS_iter3_fsm1152_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(r_V_1_reg_43350),
        .CEB2(ap_NS_iter3_fsm1152_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,dout_0}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mul_8s_3ns_11_1_1" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_28
   (P,
    ap_NS_iter2_fsm1153_out,
    ap_NS_iter3_fsm1152_out,
    r_V_1_reg_43350,
    ap_clk,
    Q,
    dout_0);
  output [10:0]P;
  input ap_NS_iter2_fsm1153_out;
  input ap_NS_iter3_fsm1152_out;
  input r_V_1_reg_43350;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_0;

  wire [10:0]P;
  wire [2:0]Q;
  wire ap_NS_iter2_fsm1153_out;
  wire ap_NS_iter3_fsm1152_out;
  wire ap_clk;
  wire [7:0]dout_0;
  wire dout_n_97;
  wire r_V_1_reg_43350;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1153_out),
        .CEA2(ap_NS_iter3_fsm1152_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(r_V_1_reg_43350),
        .CEB2(ap_NS_iter3_fsm1152_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,P}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mul_8s_3ns_11_1_1" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_29
   (dout_0,
    ap_NS_iter2_fsm1153_out,
    ap_NS_iter3_fsm1152_out,
    r_V_1_reg_43350,
    ap_clk,
    Q,
    dout_1);
  output [10:0]dout_0;
  input ap_NS_iter2_fsm1153_out;
  input ap_NS_iter3_fsm1152_out;
  input r_V_1_reg_43350;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_1;

  wire [2:0]Q;
  wire ap_NS_iter2_fsm1153_out;
  wire ap_NS_iter3_fsm1152_out;
  wire ap_clk;
  wire [10:0]dout_0;
  wire [7:0]dout_1;
  wire dout_n_97;
  wire r_V_1_reg_43350;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1153_out),
        .CEA2(ap_NS_iter3_fsm1152_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(r_V_1_reg_43350),
        .CEB2(ap_NS_iter3_fsm1152_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,dout_0}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mul_8s_3ns_11_1_1" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_30
   (dout_0,
    ap_NS_iter2_fsm1153_out,
    ap_NS_iter3_fsm1152_out,
    r_V_1_reg_43350,
    ap_clk,
    Q,
    dout_1);
  output [10:0]dout_0;
  input ap_NS_iter2_fsm1153_out;
  input ap_NS_iter3_fsm1152_out;
  input r_V_1_reg_43350;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_1;

  wire [2:0]Q;
  wire ap_NS_iter2_fsm1153_out;
  wire ap_NS_iter3_fsm1152_out;
  wire ap_clk;
  wire [10:0]dout_0;
  wire [7:0]dout_1;
  wire dout_n_97;
  wire r_V_1_reg_43350;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1153_out),
        .CEA2(ap_NS_iter3_fsm1152_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(r_V_1_reg_43350),
        .CEB2(ap_NS_iter3_fsm1152_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,dout_0}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_mul_8s_3ns_11_1_1" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_mul_8s_3ns_11_1_1_31
   (P,
    ap_NS_iter2_fsm1153_out,
    ap_NS_iter3_fsm1152_out,
    r_V_1_reg_43350,
    ap_clk,
    Q,
    dout_0);
  output [10:0]P;
  input ap_NS_iter2_fsm1153_out;
  input ap_NS_iter3_fsm1152_out;
  input r_V_1_reg_43350;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_0;

  wire [10:0]P;
  wire [2:0]Q;
  wire ap_NS_iter2_fsm1153_out;
  wire ap_NS_iter3_fsm1152_out;
  wire ap_clk;
  wire [7:0]dout_0;
  wire dout_n_97;
  wire r_V_1_reg_43350;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1153_out),
        .CEA2(ap_NS_iter3_fsm1152_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(r_V_1_reg_43350),
        .CEB2(ap_NS_iter3_fsm1152_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,P}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_regslice_both" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_regslice_both
   (\B_V_data_1_state_reg[1]_0 ,
    in0_V_TVALID_int_regslice,
    B,
    A,
    \B_V_data_1_payload_B_reg[26]_0 ,
    \B_V_data_1_payload_B_reg[23]_0 ,
    \B_V_data_1_payload_B_reg[26]_1 ,
    ap_rst_n_inv,
    ap_clk,
    p_reg_reg,
    i_fu_390,
    tmp_fu_1354_p58,
    ap_rst_n,
    \B_V_data_1_state_reg[1]_1 ,
    Q,
    in0_V_TVALID,
    in0_V_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output in0_V_TVALID_int_regslice;
  output [2:0]B;
  output [2:0]A;
  output [2:0]\B_V_data_1_payload_B_reg[26]_0 ;
  output [17:0]\B_V_data_1_payload_B_reg[23]_0 ;
  output [26:0]\B_V_data_1_payload_B_reg[26]_1 ;
  input ap_rst_n_inv;
  input ap_clk;
  input p_reg_reg;
  input i_fu_390;
  input [26:0]tmp_fu_1354_p58;
  input ap_rst_n;
  input \B_V_data_1_state_reg[1]_1 ;
  input [0:0]Q;
  input in0_V_TVALID;
  input [26:0]in0_V_TDATA;

  wire [2:0]A;
  wire [2:0]B;
  wire B_V_data_1_load_B;
  wire [26:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[26]_i_1_n_3 ;
  wire [26:0]B_V_data_1_payload_B;
  wire [17:0]\B_V_data_1_payload_B_reg[23]_0 ;
  wire [2:0]\B_V_data_1_payload_B_reg[26]_0 ;
  wire [26:0]\B_V_data_1_payload_B_reg[26]_1 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_3;
  wire \B_V_data_1_state[0]_i_1__1_n_3 ;
  wire \B_V_data_1_state[1]_i_2_n_3 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg[1]_1 ;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire i_fu_390;
  wire [26:0]in0_V_TDATA;
  wire in0_V_TVALID;
  wire in0_V_TVALID_int_regslice;
  wire p_reg_reg;
  wire [26:0]tmp_fu_1354_p58;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[26]_i_1 
       (.I0(in0_V_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[26]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[16]),
        .Q(B_V_data_1_payload_A[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[17]),
        .Q(B_V_data_1_payload_A[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[18]),
        .Q(B_V_data_1_payload_A[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[19]),
        .Q(B_V_data_1_payload_A[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[20]),
        .Q(B_V_data_1_payload_A[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[21]),
        .Q(B_V_data_1_payload_A[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[22]),
        .Q(B_V_data_1_payload_A[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[23]),
        .Q(B_V_data_1_payload_A[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[24]),
        .Q(B_V_data_1_payload_A[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[25]),
        .Q(B_V_data_1_payload_A[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[26]),
        .Q(B_V_data_1_payload_A[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[26]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(in0_V_TVALID_int_regslice),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[16]),
        .Q(B_V_data_1_payload_B[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[17]),
        .Q(B_V_data_1_payload_B[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[18]),
        .Q(B_V_data_1_payload_B[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[19]),
        .Q(B_V_data_1_payload_B[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[20]),
        .Q(B_V_data_1_payload_B[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[21]),
        .Q(B_V_data_1_payload_B[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[22]),
        .Q(B_V_data_1_payload_B[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[23]),
        .Q(B_V_data_1_payload_B[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[24]),
        .Q(B_V_data_1_payload_B[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[25]),
        .Q(B_V_data_1_payload_B[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[26]),
        .Q(B_V_data_1_payload_B[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hDF20)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(Q),
        .I1(\B_V_data_1_state_reg[1]_1 ),
        .I2(in0_V_TVALID_int_regslice),
        .I3(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(in0_V_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAA8AAAAAAA000000)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg[1]_1 ),
        .I2(Q),
        .I3(in0_V_TVALID),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .I5(in0_V_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__1_n_3 ));
  LUT5 #(
    .INIT(32'h2F2FFF2F)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(Q),
        .I1(\B_V_data_1_state_reg[1]_1 ),
        .I2(in0_V_TVALID_int_regslice),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(in0_V_TVALID),
        .O(\B_V_data_1_state[1]_i_2_n_3 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_3 ),
        .Q(in0_V_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_2_n_3 ),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'hFFAC00AC)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[10]_i_1 
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .I3(p_reg_reg),
        .I4(tmp_fu_1354_p58[10]),
        .O(\B_V_data_1_payload_B_reg[23]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hFFAC00AC)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[11]_i_1 
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .I3(p_reg_reg),
        .I4(tmp_fu_1354_p58[11]),
        .O(\B_V_data_1_payload_B_reg[23]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hFFAC00AC)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[15]_i_1 
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .I3(p_reg_reg),
        .I4(tmp_fu_1354_p58[15]),
        .O(\B_V_data_1_payload_B_reg[23]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hFFAC00AC)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[16]_i_1 
       (.I0(B_V_data_1_payload_B[16]),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_sel),
        .I3(p_reg_reg),
        .I4(tmp_fu_1354_p58[16]),
        .O(\B_V_data_1_payload_B_reg[23]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hFFAC00AC)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[17]_i_1 
       (.I0(B_V_data_1_payload_B[17]),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_sel),
        .I3(p_reg_reg),
        .I4(tmp_fu_1354_p58[17]),
        .O(\B_V_data_1_payload_B_reg[23]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'hFFAC00AC)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[18]_i_1 
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel),
        .I3(p_reg_reg),
        .I4(tmp_fu_1354_p58[18]),
        .O(\B_V_data_1_payload_B_reg[23]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'hFFAC00AC)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[19]_i_1 
       (.I0(B_V_data_1_payload_B[19]),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_sel),
        .I3(p_reg_reg),
        .I4(tmp_fu_1354_p58[19]),
        .O(\B_V_data_1_payload_B_reg[23]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hFFAC00AC)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[20]_i_1 
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel),
        .I3(p_reg_reg),
        .I4(tmp_fu_1354_p58[20]),
        .O(\B_V_data_1_payload_B_reg[23]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hFFAC00AC)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[21]_i_1 
       (.I0(B_V_data_1_payload_B[21]),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_sel),
        .I3(p_reg_reg),
        .I4(tmp_fu_1354_p58[21]),
        .O(\B_V_data_1_payload_B_reg[23]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hFFAC00AC)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[22]_i_1 
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel),
        .I3(p_reg_reg),
        .I4(tmp_fu_1354_p58[22]),
        .O(\B_V_data_1_payload_B_reg[23]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hFFAC00AC)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[23]_i_1 
       (.I0(B_V_data_1_payload_B[23]),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_sel),
        .I3(p_reg_reg),
        .I4(tmp_fu_1354_p58[23]),
        .O(\B_V_data_1_payload_B_reg[23]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'hFFAC00AC)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .I3(p_reg_reg),
        .I4(tmp_fu_1354_p58[3]),
        .O(\B_V_data_1_payload_B_reg[23]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hFFAC00AC)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[4]_i_1 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .I3(p_reg_reg),
        .I4(tmp_fu_1354_p58[4]),
        .O(\B_V_data_1_payload_B_reg[23]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'hFFAC00AC)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[5]_i_1 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .I3(p_reg_reg),
        .I4(tmp_fu_1354_p58[5]),
        .O(\B_V_data_1_payload_B_reg[23]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hFFAC00AC)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[6]_i_1 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .I3(p_reg_reg),
        .I4(tmp_fu_1354_p58[6]),
        .O(\B_V_data_1_payload_B_reg[23]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hFFAC00AC)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[7]_i_1 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .I3(p_reg_reg),
        .I4(tmp_fu_1354_p58[7]),
        .O(\B_V_data_1_payload_B_reg[23]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hFFAC00AC)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[8]_i_1 
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .I3(p_reg_reg),
        .I4(tmp_fu_1354_p58[8]),
        .O(\B_V_data_1_payload_B_reg[23]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hFFAC00AC)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_1021[9]_i_1 
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .I3(p_reg_reg),
        .I4(tmp_fu_1354_p58[9]),
        .O(\B_V_data_1_payload_B_reg[23]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_410[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_410[10]_i_1 
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_1 [10]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_410[11]_i_1 
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_1 [11]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_410[12]_i_1 
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_1 [12]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_410[13]_i_1 
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_1 [13]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_410[14]_i_1 
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_1 [14]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_410[15]_i_1 
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_1 [15]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_410[16]_i_1 
       (.I0(B_V_data_1_payload_B[16]),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_1 [16]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_410[17]_i_1 
       (.I0(B_V_data_1_payload_B[17]),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_1 [17]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_410[18]_i_1 
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_1 [18]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_410[19]_i_1 
       (.I0(B_V_data_1_payload_B[19]),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_1 [19]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_410[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_410[20]_i_1 
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_1 [20]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_410[21]_i_1 
       (.I0(B_V_data_1_payload_B[21]),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_1 [21]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_410[22]_i_1 
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_1 [22]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_410[23]_i_1 
       (.I0(B_V_data_1_payload_B[23]),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_1 [23]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_410[24]_i_1 
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_1 [24]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_410[25]_i_1 
       (.I0(B_V_data_1_payload_B[25]),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_1 [25]));
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_410[26]_i_2 
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_1 [26]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_410[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_410[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_410[4]_i_1 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_410[5]_i_1 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_410[6]_i_1 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_410[7]_i_1 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_410[8]_i_1 
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_1 [8]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_410[9]_i_1 
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_1 [9]));
  LUT6 #(
    .INIT(64'hFFACACAC00ACACAC)) 
    p_reg_reg_i_1
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .I3(p_reg_reg),
        .I4(i_fu_390),
        .I5(tmp_fu_1354_p58[2]),
        .O(B[2]));
  LUT6 #(
    .INIT(64'hFFACACAC00ACACAC)) 
    p_reg_reg_i_10
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .I3(p_reg_reg),
        .I4(i_fu_390),
        .I5(tmp_fu_1354_p58[14]),
        .O(A[2]));
  LUT6 #(
    .INIT(64'hFFACACAC00ACACAC)) 
    p_reg_reg_i_10__0
       (.I0(B_V_data_1_payload_B[25]),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_sel),
        .I3(p_reg_reg),
        .I4(i_fu_390),
        .I5(tmp_fu_1354_p58[25]),
        .O(\B_V_data_1_payload_B_reg[26]_0 [1]));
  LUT6 #(
    .INIT(64'hFFACACAC00ACACAC)) 
    p_reg_reg_i_11
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .I3(p_reg_reg),
        .I4(i_fu_390),
        .I5(tmp_fu_1354_p58[13]),
        .O(A[1]));
  LUT6 #(
    .INIT(64'hFFACACAC00ACACAC)) 
    p_reg_reg_i_11__0
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel),
        .I3(p_reg_reg),
        .I4(i_fu_390),
        .I5(tmp_fu_1354_p58[24]),
        .O(\B_V_data_1_payload_B_reg[26]_0 [0]));
  LUT6 #(
    .INIT(64'hFFACACAC00ACACAC)) 
    p_reg_reg_i_12__1
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .I3(p_reg_reg),
        .I4(i_fu_390),
        .I5(tmp_fu_1354_p58[12]),
        .O(A[0]));
  LUT6 #(
    .INIT(64'hFFACACAC00ACACAC)) 
    p_reg_reg_i_2
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .I3(p_reg_reg),
        .I4(i_fu_390),
        .I5(tmp_fu_1354_p58[1]),
        .O(B[1]));
  LUT6 #(
    .INIT(64'hFFACACAC00ACACAC)) 
    p_reg_reg_i_3
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .I3(p_reg_reg),
        .I4(i_fu_390),
        .I5(tmp_fu_1354_p58[0]),
        .O(B[0]));
  LUT6 #(
    .INIT(64'hFFACACAC00ACACAC)) 
    p_reg_reg_i_9
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel),
        .I3(p_reg_reg),
        .I4(i_fu_390),
        .I5(tmp_fu_1354_p58[26]),
        .O(\B_V_data_1_payload_B_reg[26]_0 [2]));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_regslice_both" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_regslice_both__parameterized0
   (\B_V_data_1_state_reg[1]_0 ,
    weights_V_TVALID_int_regslice,
    weights_V_TDATA_int_regslice,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    i_fu_390,
    Q,
    weights_V_TVALID,
    weights_V_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output weights_V_TVALID_int_regslice;
  output [287:0]weights_V_TDATA_int_regslice;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input i_fu_390;
  input [0:0]Q;
  input weights_V_TVALID;
  input [287:0]weights_V_TDATA;

  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A[287]_i_1_n_3 ;
  wire \B_V_data_1_payload_A_reg_n_3_[0] ;
  wire \B_V_data_1_payload_A_reg_n_3_[100] ;
  wire \B_V_data_1_payload_A_reg_n_3_[101] ;
  wire \B_V_data_1_payload_A_reg_n_3_[102] ;
  wire \B_V_data_1_payload_A_reg_n_3_[103] ;
  wire \B_V_data_1_payload_A_reg_n_3_[104] ;
  wire \B_V_data_1_payload_A_reg_n_3_[105] ;
  wire \B_V_data_1_payload_A_reg_n_3_[106] ;
  wire \B_V_data_1_payload_A_reg_n_3_[107] ;
  wire \B_V_data_1_payload_A_reg_n_3_[108] ;
  wire \B_V_data_1_payload_A_reg_n_3_[109] ;
  wire \B_V_data_1_payload_A_reg_n_3_[10] ;
  wire \B_V_data_1_payload_A_reg_n_3_[110] ;
  wire \B_V_data_1_payload_A_reg_n_3_[111] ;
  wire \B_V_data_1_payload_A_reg_n_3_[112] ;
  wire \B_V_data_1_payload_A_reg_n_3_[113] ;
  wire \B_V_data_1_payload_A_reg_n_3_[114] ;
  wire \B_V_data_1_payload_A_reg_n_3_[115] ;
  wire \B_V_data_1_payload_A_reg_n_3_[116] ;
  wire \B_V_data_1_payload_A_reg_n_3_[117] ;
  wire \B_V_data_1_payload_A_reg_n_3_[118] ;
  wire \B_V_data_1_payload_A_reg_n_3_[119] ;
  wire \B_V_data_1_payload_A_reg_n_3_[11] ;
  wire \B_V_data_1_payload_A_reg_n_3_[120] ;
  wire \B_V_data_1_payload_A_reg_n_3_[121] ;
  wire \B_V_data_1_payload_A_reg_n_3_[122] ;
  wire \B_V_data_1_payload_A_reg_n_3_[123] ;
  wire \B_V_data_1_payload_A_reg_n_3_[124] ;
  wire \B_V_data_1_payload_A_reg_n_3_[125] ;
  wire \B_V_data_1_payload_A_reg_n_3_[126] ;
  wire \B_V_data_1_payload_A_reg_n_3_[127] ;
  wire \B_V_data_1_payload_A_reg_n_3_[128] ;
  wire \B_V_data_1_payload_A_reg_n_3_[129] ;
  wire \B_V_data_1_payload_A_reg_n_3_[12] ;
  wire \B_V_data_1_payload_A_reg_n_3_[130] ;
  wire \B_V_data_1_payload_A_reg_n_3_[131] ;
  wire \B_V_data_1_payload_A_reg_n_3_[132] ;
  wire \B_V_data_1_payload_A_reg_n_3_[133] ;
  wire \B_V_data_1_payload_A_reg_n_3_[134] ;
  wire \B_V_data_1_payload_A_reg_n_3_[135] ;
  wire \B_V_data_1_payload_A_reg_n_3_[136] ;
  wire \B_V_data_1_payload_A_reg_n_3_[137] ;
  wire \B_V_data_1_payload_A_reg_n_3_[138] ;
  wire \B_V_data_1_payload_A_reg_n_3_[139] ;
  wire \B_V_data_1_payload_A_reg_n_3_[13] ;
  wire \B_V_data_1_payload_A_reg_n_3_[140] ;
  wire \B_V_data_1_payload_A_reg_n_3_[141] ;
  wire \B_V_data_1_payload_A_reg_n_3_[142] ;
  wire \B_V_data_1_payload_A_reg_n_3_[143] ;
  wire \B_V_data_1_payload_A_reg_n_3_[144] ;
  wire \B_V_data_1_payload_A_reg_n_3_[145] ;
  wire \B_V_data_1_payload_A_reg_n_3_[146] ;
  wire \B_V_data_1_payload_A_reg_n_3_[147] ;
  wire \B_V_data_1_payload_A_reg_n_3_[148] ;
  wire \B_V_data_1_payload_A_reg_n_3_[149] ;
  wire \B_V_data_1_payload_A_reg_n_3_[14] ;
  wire \B_V_data_1_payload_A_reg_n_3_[150] ;
  wire \B_V_data_1_payload_A_reg_n_3_[151] ;
  wire \B_V_data_1_payload_A_reg_n_3_[152] ;
  wire \B_V_data_1_payload_A_reg_n_3_[153] ;
  wire \B_V_data_1_payload_A_reg_n_3_[154] ;
  wire \B_V_data_1_payload_A_reg_n_3_[155] ;
  wire \B_V_data_1_payload_A_reg_n_3_[156] ;
  wire \B_V_data_1_payload_A_reg_n_3_[157] ;
  wire \B_V_data_1_payload_A_reg_n_3_[158] ;
  wire \B_V_data_1_payload_A_reg_n_3_[159] ;
  wire \B_V_data_1_payload_A_reg_n_3_[15] ;
  wire \B_V_data_1_payload_A_reg_n_3_[160] ;
  wire \B_V_data_1_payload_A_reg_n_3_[161] ;
  wire \B_V_data_1_payload_A_reg_n_3_[162] ;
  wire \B_V_data_1_payload_A_reg_n_3_[163] ;
  wire \B_V_data_1_payload_A_reg_n_3_[164] ;
  wire \B_V_data_1_payload_A_reg_n_3_[165] ;
  wire \B_V_data_1_payload_A_reg_n_3_[166] ;
  wire \B_V_data_1_payload_A_reg_n_3_[167] ;
  wire \B_V_data_1_payload_A_reg_n_3_[168] ;
  wire \B_V_data_1_payload_A_reg_n_3_[169] ;
  wire \B_V_data_1_payload_A_reg_n_3_[16] ;
  wire \B_V_data_1_payload_A_reg_n_3_[170] ;
  wire \B_V_data_1_payload_A_reg_n_3_[171] ;
  wire \B_V_data_1_payload_A_reg_n_3_[172] ;
  wire \B_V_data_1_payload_A_reg_n_3_[173] ;
  wire \B_V_data_1_payload_A_reg_n_3_[174] ;
  wire \B_V_data_1_payload_A_reg_n_3_[175] ;
  wire \B_V_data_1_payload_A_reg_n_3_[176] ;
  wire \B_V_data_1_payload_A_reg_n_3_[177] ;
  wire \B_V_data_1_payload_A_reg_n_3_[178] ;
  wire \B_V_data_1_payload_A_reg_n_3_[179] ;
  wire \B_V_data_1_payload_A_reg_n_3_[17] ;
  wire \B_V_data_1_payload_A_reg_n_3_[180] ;
  wire \B_V_data_1_payload_A_reg_n_3_[181] ;
  wire \B_V_data_1_payload_A_reg_n_3_[182] ;
  wire \B_V_data_1_payload_A_reg_n_3_[183] ;
  wire \B_V_data_1_payload_A_reg_n_3_[184] ;
  wire \B_V_data_1_payload_A_reg_n_3_[185] ;
  wire \B_V_data_1_payload_A_reg_n_3_[186] ;
  wire \B_V_data_1_payload_A_reg_n_3_[187] ;
  wire \B_V_data_1_payload_A_reg_n_3_[188] ;
  wire \B_V_data_1_payload_A_reg_n_3_[189] ;
  wire \B_V_data_1_payload_A_reg_n_3_[18] ;
  wire \B_V_data_1_payload_A_reg_n_3_[190] ;
  wire \B_V_data_1_payload_A_reg_n_3_[191] ;
  wire \B_V_data_1_payload_A_reg_n_3_[192] ;
  wire \B_V_data_1_payload_A_reg_n_3_[193] ;
  wire \B_V_data_1_payload_A_reg_n_3_[194] ;
  wire \B_V_data_1_payload_A_reg_n_3_[195] ;
  wire \B_V_data_1_payload_A_reg_n_3_[196] ;
  wire \B_V_data_1_payload_A_reg_n_3_[197] ;
  wire \B_V_data_1_payload_A_reg_n_3_[198] ;
  wire \B_V_data_1_payload_A_reg_n_3_[199] ;
  wire \B_V_data_1_payload_A_reg_n_3_[19] ;
  wire \B_V_data_1_payload_A_reg_n_3_[1] ;
  wire \B_V_data_1_payload_A_reg_n_3_[200] ;
  wire \B_V_data_1_payload_A_reg_n_3_[201] ;
  wire \B_V_data_1_payload_A_reg_n_3_[202] ;
  wire \B_V_data_1_payload_A_reg_n_3_[203] ;
  wire \B_V_data_1_payload_A_reg_n_3_[204] ;
  wire \B_V_data_1_payload_A_reg_n_3_[205] ;
  wire \B_V_data_1_payload_A_reg_n_3_[206] ;
  wire \B_V_data_1_payload_A_reg_n_3_[207] ;
  wire \B_V_data_1_payload_A_reg_n_3_[208] ;
  wire \B_V_data_1_payload_A_reg_n_3_[209] ;
  wire \B_V_data_1_payload_A_reg_n_3_[20] ;
  wire \B_V_data_1_payload_A_reg_n_3_[210] ;
  wire \B_V_data_1_payload_A_reg_n_3_[211] ;
  wire \B_V_data_1_payload_A_reg_n_3_[212] ;
  wire \B_V_data_1_payload_A_reg_n_3_[213] ;
  wire \B_V_data_1_payload_A_reg_n_3_[214] ;
  wire \B_V_data_1_payload_A_reg_n_3_[215] ;
  wire \B_V_data_1_payload_A_reg_n_3_[216] ;
  wire \B_V_data_1_payload_A_reg_n_3_[217] ;
  wire \B_V_data_1_payload_A_reg_n_3_[218] ;
  wire \B_V_data_1_payload_A_reg_n_3_[219] ;
  wire \B_V_data_1_payload_A_reg_n_3_[21] ;
  wire \B_V_data_1_payload_A_reg_n_3_[220] ;
  wire \B_V_data_1_payload_A_reg_n_3_[221] ;
  wire \B_V_data_1_payload_A_reg_n_3_[222] ;
  wire \B_V_data_1_payload_A_reg_n_3_[223] ;
  wire \B_V_data_1_payload_A_reg_n_3_[224] ;
  wire \B_V_data_1_payload_A_reg_n_3_[225] ;
  wire \B_V_data_1_payload_A_reg_n_3_[226] ;
  wire \B_V_data_1_payload_A_reg_n_3_[227] ;
  wire \B_V_data_1_payload_A_reg_n_3_[228] ;
  wire \B_V_data_1_payload_A_reg_n_3_[229] ;
  wire \B_V_data_1_payload_A_reg_n_3_[22] ;
  wire \B_V_data_1_payload_A_reg_n_3_[230] ;
  wire \B_V_data_1_payload_A_reg_n_3_[231] ;
  wire \B_V_data_1_payload_A_reg_n_3_[232] ;
  wire \B_V_data_1_payload_A_reg_n_3_[233] ;
  wire \B_V_data_1_payload_A_reg_n_3_[234] ;
  wire \B_V_data_1_payload_A_reg_n_3_[235] ;
  wire \B_V_data_1_payload_A_reg_n_3_[236] ;
  wire \B_V_data_1_payload_A_reg_n_3_[237] ;
  wire \B_V_data_1_payload_A_reg_n_3_[238] ;
  wire \B_V_data_1_payload_A_reg_n_3_[239] ;
  wire \B_V_data_1_payload_A_reg_n_3_[23] ;
  wire \B_V_data_1_payload_A_reg_n_3_[240] ;
  wire \B_V_data_1_payload_A_reg_n_3_[241] ;
  wire \B_V_data_1_payload_A_reg_n_3_[242] ;
  wire \B_V_data_1_payload_A_reg_n_3_[243] ;
  wire \B_V_data_1_payload_A_reg_n_3_[244] ;
  wire \B_V_data_1_payload_A_reg_n_3_[245] ;
  wire \B_V_data_1_payload_A_reg_n_3_[246] ;
  wire \B_V_data_1_payload_A_reg_n_3_[247] ;
  wire \B_V_data_1_payload_A_reg_n_3_[248] ;
  wire \B_V_data_1_payload_A_reg_n_3_[249] ;
  wire \B_V_data_1_payload_A_reg_n_3_[24] ;
  wire \B_V_data_1_payload_A_reg_n_3_[250] ;
  wire \B_V_data_1_payload_A_reg_n_3_[251] ;
  wire \B_V_data_1_payload_A_reg_n_3_[252] ;
  wire \B_V_data_1_payload_A_reg_n_3_[253] ;
  wire \B_V_data_1_payload_A_reg_n_3_[254] ;
  wire \B_V_data_1_payload_A_reg_n_3_[255] ;
  wire \B_V_data_1_payload_A_reg_n_3_[256] ;
  wire \B_V_data_1_payload_A_reg_n_3_[257] ;
  wire \B_V_data_1_payload_A_reg_n_3_[258] ;
  wire \B_V_data_1_payload_A_reg_n_3_[259] ;
  wire \B_V_data_1_payload_A_reg_n_3_[25] ;
  wire \B_V_data_1_payload_A_reg_n_3_[260] ;
  wire \B_V_data_1_payload_A_reg_n_3_[261] ;
  wire \B_V_data_1_payload_A_reg_n_3_[262] ;
  wire \B_V_data_1_payload_A_reg_n_3_[263] ;
  wire \B_V_data_1_payload_A_reg_n_3_[264] ;
  wire \B_V_data_1_payload_A_reg_n_3_[265] ;
  wire \B_V_data_1_payload_A_reg_n_3_[266] ;
  wire \B_V_data_1_payload_A_reg_n_3_[267] ;
  wire \B_V_data_1_payload_A_reg_n_3_[268] ;
  wire \B_V_data_1_payload_A_reg_n_3_[269] ;
  wire \B_V_data_1_payload_A_reg_n_3_[26] ;
  wire \B_V_data_1_payload_A_reg_n_3_[270] ;
  wire \B_V_data_1_payload_A_reg_n_3_[271] ;
  wire \B_V_data_1_payload_A_reg_n_3_[272] ;
  wire \B_V_data_1_payload_A_reg_n_3_[273] ;
  wire \B_V_data_1_payload_A_reg_n_3_[274] ;
  wire \B_V_data_1_payload_A_reg_n_3_[275] ;
  wire \B_V_data_1_payload_A_reg_n_3_[276] ;
  wire \B_V_data_1_payload_A_reg_n_3_[277] ;
  wire \B_V_data_1_payload_A_reg_n_3_[278] ;
  wire \B_V_data_1_payload_A_reg_n_3_[279] ;
  wire \B_V_data_1_payload_A_reg_n_3_[27] ;
  wire \B_V_data_1_payload_A_reg_n_3_[280] ;
  wire \B_V_data_1_payload_A_reg_n_3_[281] ;
  wire \B_V_data_1_payload_A_reg_n_3_[282] ;
  wire \B_V_data_1_payload_A_reg_n_3_[283] ;
  wire \B_V_data_1_payload_A_reg_n_3_[284] ;
  wire \B_V_data_1_payload_A_reg_n_3_[285] ;
  wire \B_V_data_1_payload_A_reg_n_3_[286] ;
  wire \B_V_data_1_payload_A_reg_n_3_[287] ;
  wire \B_V_data_1_payload_A_reg_n_3_[28] ;
  wire \B_V_data_1_payload_A_reg_n_3_[29] ;
  wire \B_V_data_1_payload_A_reg_n_3_[2] ;
  wire \B_V_data_1_payload_A_reg_n_3_[30] ;
  wire \B_V_data_1_payload_A_reg_n_3_[31] ;
  wire \B_V_data_1_payload_A_reg_n_3_[32] ;
  wire \B_V_data_1_payload_A_reg_n_3_[33] ;
  wire \B_V_data_1_payload_A_reg_n_3_[34] ;
  wire \B_V_data_1_payload_A_reg_n_3_[35] ;
  wire \B_V_data_1_payload_A_reg_n_3_[36] ;
  wire \B_V_data_1_payload_A_reg_n_3_[37] ;
  wire \B_V_data_1_payload_A_reg_n_3_[38] ;
  wire \B_V_data_1_payload_A_reg_n_3_[39] ;
  wire \B_V_data_1_payload_A_reg_n_3_[3] ;
  wire \B_V_data_1_payload_A_reg_n_3_[40] ;
  wire \B_V_data_1_payload_A_reg_n_3_[41] ;
  wire \B_V_data_1_payload_A_reg_n_3_[42] ;
  wire \B_V_data_1_payload_A_reg_n_3_[43] ;
  wire \B_V_data_1_payload_A_reg_n_3_[44] ;
  wire \B_V_data_1_payload_A_reg_n_3_[45] ;
  wire \B_V_data_1_payload_A_reg_n_3_[46] ;
  wire \B_V_data_1_payload_A_reg_n_3_[47] ;
  wire \B_V_data_1_payload_A_reg_n_3_[48] ;
  wire \B_V_data_1_payload_A_reg_n_3_[49] ;
  wire \B_V_data_1_payload_A_reg_n_3_[4] ;
  wire \B_V_data_1_payload_A_reg_n_3_[50] ;
  wire \B_V_data_1_payload_A_reg_n_3_[51] ;
  wire \B_V_data_1_payload_A_reg_n_3_[52] ;
  wire \B_V_data_1_payload_A_reg_n_3_[53] ;
  wire \B_V_data_1_payload_A_reg_n_3_[54] ;
  wire \B_V_data_1_payload_A_reg_n_3_[55] ;
  wire \B_V_data_1_payload_A_reg_n_3_[56] ;
  wire \B_V_data_1_payload_A_reg_n_3_[57] ;
  wire \B_V_data_1_payload_A_reg_n_3_[58] ;
  wire \B_V_data_1_payload_A_reg_n_3_[59] ;
  wire \B_V_data_1_payload_A_reg_n_3_[5] ;
  wire \B_V_data_1_payload_A_reg_n_3_[60] ;
  wire \B_V_data_1_payload_A_reg_n_3_[61] ;
  wire \B_V_data_1_payload_A_reg_n_3_[62] ;
  wire \B_V_data_1_payload_A_reg_n_3_[63] ;
  wire \B_V_data_1_payload_A_reg_n_3_[64] ;
  wire \B_V_data_1_payload_A_reg_n_3_[65] ;
  wire \B_V_data_1_payload_A_reg_n_3_[66] ;
  wire \B_V_data_1_payload_A_reg_n_3_[67] ;
  wire \B_V_data_1_payload_A_reg_n_3_[68] ;
  wire \B_V_data_1_payload_A_reg_n_3_[69] ;
  wire \B_V_data_1_payload_A_reg_n_3_[6] ;
  wire \B_V_data_1_payload_A_reg_n_3_[70] ;
  wire \B_V_data_1_payload_A_reg_n_3_[71] ;
  wire \B_V_data_1_payload_A_reg_n_3_[72] ;
  wire \B_V_data_1_payload_A_reg_n_3_[73] ;
  wire \B_V_data_1_payload_A_reg_n_3_[74] ;
  wire \B_V_data_1_payload_A_reg_n_3_[75] ;
  wire \B_V_data_1_payload_A_reg_n_3_[76] ;
  wire \B_V_data_1_payload_A_reg_n_3_[77] ;
  wire \B_V_data_1_payload_A_reg_n_3_[78] ;
  wire \B_V_data_1_payload_A_reg_n_3_[79] ;
  wire \B_V_data_1_payload_A_reg_n_3_[7] ;
  wire \B_V_data_1_payload_A_reg_n_3_[80] ;
  wire \B_V_data_1_payload_A_reg_n_3_[81] ;
  wire \B_V_data_1_payload_A_reg_n_3_[82] ;
  wire \B_V_data_1_payload_A_reg_n_3_[83] ;
  wire \B_V_data_1_payload_A_reg_n_3_[84] ;
  wire \B_V_data_1_payload_A_reg_n_3_[85] ;
  wire \B_V_data_1_payload_A_reg_n_3_[86] ;
  wire \B_V_data_1_payload_A_reg_n_3_[87] ;
  wire \B_V_data_1_payload_A_reg_n_3_[88] ;
  wire \B_V_data_1_payload_A_reg_n_3_[89] ;
  wire \B_V_data_1_payload_A_reg_n_3_[8] ;
  wire \B_V_data_1_payload_A_reg_n_3_[90] ;
  wire \B_V_data_1_payload_A_reg_n_3_[91] ;
  wire \B_V_data_1_payload_A_reg_n_3_[92] ;
  wire \B_V_data_1_payload_A_reg_n_3_[93] ;
  wire \B_V_data_1_payload_A_reg_n_3_[94] ;
  wire \B_V_data_1_payload_A_reg_n_3_[95] ;
  wire \B_V_data_1_payload_A_reg_n_3_[96] ;
  wire \B_V_data_1_payload_A_reg_n_3_[97] ;
  wire \B_V_data_1_payload_A_reg_n_3_[98] ;
  wire \B_V_data_1_payload_A_reg_n_3_[99] ;
  wire \B_V_data_1_payload_A_reg_n_3_[9] ;
  wire \B_V_data_1_payload_B_reg_n_3_[0] ;
  wire \B_V_data_1_payload_B_reg_n_3_[100] ;
  wire \B_V_data_1_payload_B_reg_n_3_[101] ;
  wire \B_V_data_1_payload_B_reg_n_3_[102] ;
  wire \B_V_data_1_payload_B_reg_n_3_[103] ;
  wire \B_V_data_1_payload_B_reg_n_3_[104] ;
  wire \B_V_data_1_payload_B_reg_n_3_[105] ;
  wire \B_V_data_1_payload_B_reg_n_3_[106] ;
  wire \B_V_data_1_payload_B_reg_n_3_[107] ;
  wire \B_V_data_1_payload_B_reg_n_3_[108] ;
  wire \B_V_data_1_payload_B_reg_n_3_[109] ;
  wire \B_V_data_1_payload_B_reg_n_3_[10] ;
  wire \B_V_data_1_payload_B_reg_n_3_[110] ;
  wire \B_V_data_1_payload_B_reg_n_3_[111] ;
  wire \B_V_data_1_payload_B_reg_n_3_[112] ;
  wire \B_V_data_1_payload_B_reg_n_3_[113] ;
  wire \B_V_data_1_payload_B_reg_n_3_[114] ;
  wire \B_V_data_1_payload_B_reg_n_3_[115] ;
  wire \B_V_data_1_payload_B_reg_n_3_[116] ;
  wire \B_V_data_1_payload_B_reg_n_3_[117] ;
  wire \B_V_data_1_payload_B_reg_n_3_[118] ;
  wire \B_V_data_1_payload_B_reg_n_3_[119] ;
  wire \B_V_data_1_payload_B_reg_n_3_[11] ;
  wire \B_V_data_1_payload_B_reg_n_3_[120] ;
  wire \B_V_data_1_payload_B_reg_n_3_[121] ;
  wire \B_V_data_1_payload_B_reg_n_3_[122] ;
  wire \B_V_data_1_payload_B_reg_n_3_[123] ;
  wire \B_V_data_1_payload_B_reg_n_3_[124] ;
  wire \B_V_data_1_payload_B_reg_n_3_[125] ;
  wire \B_V_data_1_payload_B_reg_n_3_[126] ;
  wire \B_V_data_1_payload_B_reg_n_3_[127] ;
  wire \B_V_data_1_payload_B_reg_n_3_[128] ;
  wire \B_V_data_1_payload_B_reg_n_3_[129] ;
  wire \B_V_data_1_payload_B_reg_n_3_[12] ;
  wire \B_V_data_1_payload_B_reg_n_3_[130] ;
  wire \B_V_data_1_payload_B_reg_n_3_[131] ;
  wire \B_V_data_1_payload_B_reg_n_3_[132] ;
  wire \B_V_data_1_payload_B_reg_n_3_[133] ;
  wire \B_V_data_1_payload_B_reg_n_3_[134] ;
  wire \B_V_data_1_payload_B_reg_n_3_[135] ;
  wire \B_V_data_1_payload_B_reg_n_3_[136] ;
  wire \B_V_data_1_payload_B_reg_n_3_[137] ;
  wire \B_V_data_1_payload_B_reg_n_3_[138] ;
  wire \B_V_data_1_payload_B_reg_n_3_[139] ;
  wire \B_V_data_1_payload_B_reg_n_3_[13] ;
  wire \B_V_data_1_payload_B_reg_n_3_[140] ;
  wire \B_V_data_1_payload_B_reg_n_3_[141] ;
  wire \B_V_data_1_payload_B_reg_n_3_[142] ;
  wire \B_V_data_1_payload_B_reg_n_3_[143] ;
  wire \B_V_data_1_payload_B_reg_n_3_[144] ;
  wire \B_V_data_1_payload_B_reg_n_3_[145] ;
  wire \B_V_data_1_payload_B_reg_n_3_[146] ;
  wire \B_V_data_1_payload_B_reg_n_3_[147] ;
  wire \B_V_data_1_payload_B_reg_n_3_[148] ;
  wire \B_V_data_1_payload_B_reg_n_3_[149] ;
  wire \B_V_data_1_payload_B_reg_n_3_[14] ;
  wire \B_V_data_1_payload_B_reg_n_3_[150] ;
  wire \B_V_data_1_payload_B_reg_n_3_[151] ;
  wire \B_V_data_1_payload_B_reg_n_3_[152] ;
  wire \B_V_data_1_payload_B_reg_n_3_[153] ;
  wire \B_V_data_1_payload_B_reg_n_3_[154] ;
  wire \B_V_data_1_payload_B_reg_n_3_[155] ;
  wire \B_V_data_1_payload_B_reg_n_3_[156] ;
  wire \B_V_data_1_payload_B_reg_n_3_[157] ;
  wire \B_V_data_1_payload_B_reg_n_3_[158] ;
  wire \B_V_data_1_payload_B_reg_n_3_[159] ;
  wire \B_V_data_1_payload_B_reg_n_3_[15] ;
  wire \B_V_data_1_payload_B_reg_n_3_[160] ;
  wire \B_V_data_1_payload_B_reg_n_3_[161] ;
  wire \B_V_data_1_payload_B_reg_n_3_[162] ;
  wire \B_V_data_1_payload_B_reg_n_3_[163] ;
  wire \B_V_data_1_payload_B_reg_n_3_[164] ;
  wire \B_V_data_1_payload_B_reg_n_3_[165] ;
  wire \B_V_data_1_payload_B_reg_n_3_[166] ;
  wire \B_V_data_1_payload_B_reg_n_3_[167] ;
  wire \B_V_data_1_payload_B_reg_n_3_[168] ;
  wire \B_V_data_1_payload_B_reg_n_3_[169] ;
  wire \B_V_data_1_payload_B_reg_n_3_[16] ;
  wire \B_V_data_1_payload_B_reg_n_3_[170] ;
  wire \B_V_data_1_payload_B_reg_n_3_[171] ;
  wire \B_V_data_1_payload_B_reg_n_3_[172] ;
  wire \B_V_data_1_payload_B_reg_n_3_[173] ;
  wire \B_V_data_1_payload_B_reg_n_3_[174] ;
  wire \B_V_data_1_payload_B_reg_n_3_[175] ;
  wire \B_V_data_1_payload_B_reg_n_3_[176] ;
  wire \B_V_data_1_payload_B_reg_n_3_[177] ;
  wire \B_V_data_1_payload_B_reg_n_3_[178] ;
  wire \B_V_data_1_payload_B_reg_n_3_[179] ;
  wire \B_V_data_1_payload_B_reg_n_3_[17] ;
  wire \B_V_data_1_payload_B_reg_n_3_[180] ;
  wire \B_V_data_1_payload_B_reg_n_3_[181] ;
  wire \B_V_data_1_payload_B_reg_n_3_[182] ;
  wire \B_V_data_1_payload_B_reg_n_3_[183] ;
  wire \B_V_data_1_payload_B_reg_n_3_[184] ;
  wire \B_V_data_1_payload_B_reg_n_3_[185] ;
  wire \B_V_data_1_payload_B_reg_n_3_[186] ;
  wire \B_V_data_1_payload_B_reg_n_3_[187] ;
  wire \B_V_data_1_payload_B_reg_n_3_[188] ;
  wire \B_V_data_1_payload_B_reg_n_3_[189] ;
  wire \B_V_data_1_payload_B_reg_n_3_[18] ;
  wire \B_V_data_1_payload_B_reg_n_3_[190] ;
  wire \B_V_data_1_payload_B_reg_n_3_[191] ;
  wire \B_V_data_1_payload_B_reg_n_3_[192] ;
  wire \B_V_data_1_payload_B_reg_n_3_[193] ;
  wire \B_V_data_1_payload_B_reg_n_3_[194] ;
  wire \B_V_data_1_payload_B_reg_n_3_[195] ;
  wire \B_V_data_1_payload_B_reg_n_3_[196] ;
  wire \B_V_data_1_payload_B_reg_n_3_[197] ;
  wire \B_V_data_1_payload_B_reg_n_3_[198] ;
  wire \B_V_data_1_payload_B_reg_n_3_[199] ;
  wire \B_V_data_1_payload_B_reg_n_3_[19] ;
  wire \B_V_data_1_payload_B_reg_n_3_[1] ;
  wire \B_V_data_1_payload_B_reg_n_3_[200] ;
  wire \B_V_data_1_payload_B_reg_n_3_[201] ;
  wire \B_V_data_1_payload_B_reg_n_3_[202] ;
  wire \B_V_data_1_payload_B_reg_n_3_[203] ;
  wire \B_V_data_1_payload_B_reg_n_3_[204] ;
  wire \B_V_data_1_payload_B_reg_n_3_[205] ;
  wire \B_V_data_1_payload_B_reg_n_3_[206] ;
  wire \B_V_data_1_payload_B_reg_n_3_[207] ;
  wire \B_V_data_1_payload_B_reg_n_3_[208] ;
  wire \B_V_data_1_payload_B_reg_n_3_[209] ;
  wire \B_V_data_1_payload_B_reg_n_3_[20] ;
  wire \B_V_data_1_payload_B_reg_n_3_[210] ;
  wire \B_V_data_1_payload_B_reg_n_3_[211] ;
  wire \B_V_data_1_payload_B_reg_n_3_[212] ;
  wire \B_V_data_1_payload_B_reg_n_3_[213] ;
  wire \B_V_data_1_payload_B_reg_n_3_[214] ;
  wire \B_V_data_1_payload_B_reg_n_3_[215] ;
  wire \B_V_data_1_payload_B_reg_n_3_[216] ;
  wire \B_V_data_1_payload_B_reg_n_3_[217] ;
  wire \B_V_data_1_payload_B_reg_n_3_[218] ;
  wire \B_V_data_1_payload_B_reg_n_3_[219] ;
  wire \B_V_data_1_payload_B_reg_n_3_[21] ;
  wire \B_V_data_1_payload_B_reg_n_3_[220] ;
  wire \B_V_data_1_payload_B_reg_n_3_[221] ;
  wire \B_V_data_1_payload_B_reg_n_3_[222] ;
  wire \B_V_data_1_payload_B_reg_n_3_[223] ;
  wire \B_V_data_1_payload_B_reg_n_3_[224] ;
  wire \B_V_data_1_payload_B_reg_n_3_[225] ;
  wire \B_V_data_1_payload_B_reg_n_3_[226] ;
  wire \B_V_data_1_payload_B_reg_n_3_[227] ;
  wire \B_V_data_1_payload_B_reg_n_3_[228] ;
  wire \B_V_data_1_payload_B_reg_n_3_[229] ;
  wire \B_V_data_1_payload_B_reg_n_3_[22] ;
  wire \B_V_data_1_payload_B_reg_n_3_[230] ;
  wire \B_V_data_1_payload_B_reg_n_3_[231] ;
  wire \B_V_data_1_payload_B_reg_n_3_[232] ;
  wire \B_V_data_1_payload_B_reg_n_3_[233] ;
  wire \B_V_data_1_payload_B_reg_n_3_[234] ;
  wire \B_V_data_1_payload_B_reg_n_3_[235] ;
  wire \B_V_data_1_payload_B_reg_n_3_[236] ;
  wire \B_V_data_1_payload_B_reg_n_3_[237] ;
  wire \B_V_data_1_payload_B_reg_n_3_[238] ;
  wire \B_V_data_1_payload_B_reg_n_3_[239] ;
  wire \B_V_data_1_payload_B_reg_n_3_[23] ;
  wire \B_V_data_1_payload_B_reg_n_3_[240] ;
  wire \B_V_data_1_payload_B_reg_n_3_[241] ;
  wire \B_V_data_1_payload_B_reg_n_3_[242] ;
  wire \B_V_data_1_payload_B_reg_n_3_[243] ;
  wire \B_V_data_1_payload_B_reg_n_3_[244] ;
  wire \B_V_data_1_payload_B_reg_n_3_[245] ;
  wire \B_V_data_1_payload_B_reg_n_3_[246] ;
  wire \B_V_data_1_payload_B_reg_n_3_[247] ;
  wire \B_V_data_1_payload_B_reg_n_3_[248] ;
  wire \B_V_data_1_payload_B_reg_n_3_[249] ;
  wire \B_V_data_1_payload_B_reg_n_3_[24] ;
  wire \B_V_data_1_payload_B_reg_n_3_[250] ;
  wire \B_V_data_1_payload_B_reg_n_3_[251] ;
  wire \B_V_data_1_payload_B_reg_n_3_[252] ;
  wire \B_V_data_1_payload_B_reg_n_3_[253] ;
  wire \B_V_data_1_payload_B_reg_n_3_[254] ;
  wire \B_V_data_1_payload_B_reg_n_3_[255] ;
  wire \B_V_data_1_payload_B_reg_n_3_[256] ;
  wire \B_V_data_1_payload_B_reg_n_3_[257] ;
  wire \B_V_data_1_payload_B_reg_n_3_[258] ;
  wire \B_V_data_1_payload_B_reg_n_3_[259] ;
  wire \B_V_data_1_payload_B_reg_n_3_[25] ;
  wire \B_V_data_1_payload_B_reg_n_3_[260] ;
  wire \B_V_data_1_payload_B_reg_n_3_[261] ;
  wire \B_V_data_1_payload_B_reg_n_3_[262] ;
  wire \B_V_data_1_payload_B_reg_n_3_[263] ;
  wire \B_V_data_1_payload_B_reg_n_3_[264] ;
  wire \B_V_data_1_payload_B_reg_n_3_[265] ;
  wire \B_V_data_1_payload_B_reg_n_3_[266] ;
  wire \B_V_data_1_payload_B_reg_n_3_[267] ;
  wire \B_V_data_1_payload_B_reg_n_3_[268] ;
  wire \B_V_data_1_payload_B_reg_n_3_[269] ;
  wire \B_V_data_1_payload_B_reg_n_3_[26] ;
  wire \B_V_data_1_payload_B_reg_n_3_[270] ;
  wire \B_V_data_1_payload_B_reg_n_3_[271] ;
  wire \B_V_data_1_payload_B_reg_n_3_[272] ;
  wire \B_V_data_1_payload_B_reg_n_3_[273] ;
  wire \B_V_data_1_payload_B_reg_n_3_[274] ;
  wire \B_V_data_1_payload_B_reg_n_3_[275] ;
  wire \B_V_data_1_payload_B_reg_n_3_[276] ;
  wire \B_V_data_1_payload_B_reg_n_3_[277] ;
  wire \B_V_data_1_payload_B_reg_n_3_[278] ;
  wire \B_V_data_1_payload_B_reg_n_3_[279] ;
  wire \B_V_data_1_payload_B_reg_n_3_[27] ;
  wire \B_V_data_1_payload_B_reg_n_3_[280] ;
  wire \B_V_data_1_payload_B_reg_n_3_[281] ;
  wire \B_V_data_1_payload_B_reg_n_3_[282] ;
  wire \B_V_data_1_payload_B_reg_n_3_[283] ;
  wire \B_V_data_1_payload_B_reg_n_3_[284] ;
  wire \B_V_data_1_payload_B_reg_n_3_[285] ;
  wire \B_V_data_1_payload_B_reg_n_3_[286] ;
  wire \B_V_data_1_payload_B_reg_n_3_[287] ;
  wire \B_V_data_1_payload_B_reg_n_3_[28] ;
  wire \B_V_data_1_payload_B_reg_n_3_[29] ;
  wire \B_V_data_1_payload_B_reg_n_3_[2] ;
  wire \B_V_data_1_payload_B_reg_n_3_[30] ;
  wire \B_V_data_1_payload_B_reg_n_3_[31] ;
  wire \B_V_data_1_payload_B_reg_n_3_[32] ;
  wire \B_V_data_1_payload_B_reg_n_3_[33] ;
  wire \B_V_data_1_payload_B_reg_n_3_[34] ;
  wire \B_V_data_1_payload_B_reg_n_3_[35] ;
  wire \B_V_data_1_payload_B_reg_n_3_[36] ;
  wire \B_V_data_1_payload_B_reg_n_3_[37] ;
  wire \B_V_data_1_payload_B_reg_n_3_[38] ;
  wire \B_V_data_1_payload_B_reg_n_3_[39] ;
  wire \B_V_data_1_payload_B_reg_n_3_[3] ;
  wire \B_V_data_1_payload_B_reg_n_3_[40] ;
  wire \B_V_data_1_payload_B_reg_n_3_[41] ;
  wire \B_V_data_1_payload_B_reg_n_3_[42] ;
  wire \B_V_data_1_payload_B_reg_n_3_[43] ;
  wire \B_V_data_1_payload_B_reg_n_3_[44] ;
  wire \B_V_data_1_payload_B_reg_n_3_[45] ;
  wire \B_V_data_1_payload_B_reg_n_3_[46] ;
  wire \B_V_data_1_payload_B_reg_n_3_[47] ;
  wire \B_V_data_1_payload_B_reg_n_3_[48] ;
  wire \B_V_data_1_payload_B_reg_n_3_[49] ;
  wire \B_V_data_1_payload_B_reg_n_3_[4] ;
  wire \B_V_data_1_payload_B_reg_n_3_[50] ;
  wire \B_V_data_1_payload_B_reg_n_3_[51] ;
  wire \B_V_data_1_payload_B_reg_n_3_[52] ;
  wire \B_V_data_1_payload_B_reg_n_3_[53] ;
  wire \B_V_data_1_payload_B_reg_n_3_[54] ;
  wire \B_V_data_1_payload_B_reg_n_3_[55] ;
  wire \B_V_data_1_payload_B_reg_n_3_[56] ;
  wire \B_V_data_1_payload_B_reg_n_3_[57] ;
  wire \B_V_data_1_payload_B_reg_n_3_[58] ;
  wire \B_V_data_1_payload_B_reg_n_3_[59] ;
  wire \B_V_data_1_payload_B_reg_n_3_[5] ;
  wire \B_V_data_1_payload_B_reg_n_3_[60] ;
  wire \B_V_data_1_payload_B_reg_n_3_[61] ;
  wire \B_V_data_1_payload_B_reg_n_3_[62] ;
  wire \B_V_data_1_payload_B_reg_n_3_[63] ;
  wire \B_V_data_1_payload_B_reg_n_3_[64] ;
  wire \B_V_data_1_payload_B_reg_n_3_[65] ;
  wire \B_V_data_1_payload_B_reg_n_3_[66] ;
  wire \B_V_data_1_payload_B_reg_n_3_[67] ;
  wire \B_V_data_1_payload_B_reg_n_3_[68] ;
  wire \B_V_data_1_payload_B_reg_n_3_[69] ;
  wire \B_V_data_1_payload_B_reg_n_3_[6] ;
  wire \B_V_data_1_payload_B_reg_n_3_[70] ;
  wire \B_V_data_1_payload_B_reg_n_3_[71] ;
  wire \B_V_data_1_payload_B_reg_n_3_[72] ;
  wire \B_V_data_1_payload_B_reg_n_3_[73] ;
  wire \B_V_data_1_payload_B_reg_n_3_[74] ;
  wire \B_V_data_1_payload_B_reg_n_3_[75] ;
  wire \B_V_data_1_payload_B_reg_n_3_[76] ;
  wire \B_V_data_1_payload_B_reg_n_3_[77] ;
  wire \B_V_data_1_payload_B_reg_n_3_[78] ;
  wire \B_V_data_1_payload_B_reg_n_3_[79] ;
  wire \B_V_data_1_payload_B_reg_n_3_[7] ;
  wire \B_V_data_1_payload_B_reg_n_3_[80] ;
  wire \B_V_data_1_payload_B_reg_n_3_[81] ;
  wire \B_V_data_1_payload_B_reg_n_3_[82] ;
  wire \B_V_data_1_payload_B_reg_n_3_[83] ;
  wire \B_V_data_1_payload_B_reg_n_3_[84] ;
  wire \B_V_data_1_payload_B_reg_n_3_[85] ;
  wire \B_V_data_1_payload_B_reg_n_3_[86] ;
  wire \B_V_data_1_payload_B_reg_n_3_[87] ;
  wire \B_V_data_1_payload_B_reg_n_3_[88] ;
  wire \B_V_data_1_payload_B_reg_n_3_[89] ;
  wire \B_V_data_1_payload_B_reg_n_3_[8] ;
  wire \B_V_data_1_payload_B_reg_n_3_[90] ;
  wire \B_V_data_1_payload_B_reg_n_3_[91] ;
  wire \B_V_data_1_payload_B_reg_n_3_[92] ;
  wire \B_V_data_1_payload_B_reg_n_3_[93] ;
  wire \B_V_data_1_payload_B_reg_n_3_[94] ;
  wire \B_V_data_1_payload_B_reg_n_3_[95] ;
  wire \B_V_data_1_payload_B_reg_n_3_[96] ;
  wire \B_V_data_1_payload_B_reg_n_3_[97] ;
  wire \B_V_data_1_payload_B_reg_n_3_[98] ;
  wire \B_V_data_1_payload_B_reg_n_3_[99] ;
  wire \B_V_data_1_payload_B_reg_n_3_[9] ;
  wire B_V_data_1_sel_rd_i_1_n_3;
  wire B_V_data_1_sel_rd_reg_n_3;
  wire B_V_data_1_sel_rd_reg_rep_n_3;
  wire B_V_data_1_sel_rd_rep_i_1_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_3;
  wire \B_V_data_1_state[0]_i_1__0_n_3 ;
  wire \B_V_data_1_state[1]_i_1__1_n_3 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire i_fu_390;
  wire [287:0]weights_V_TDATA;
  wire [287:0]weights_V_TDATA_int_regslice;
  wire weights_V_TVALID;
  wire weights_V_TVALID_int_regslice;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[287]_i_1 
       (.I0(weights_V_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[287]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[100] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[100]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[100] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[101] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[101]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[101] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[102] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[102]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[102] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[103] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[103]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[103] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[104] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[104]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[104] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[105] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[105]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[105] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[106] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[106]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[106] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[107] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[107]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[107] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[108] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[108]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[108] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[109] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[109]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[109] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[10]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[110] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[110]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[110] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[111] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[111]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[111] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[112] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[112]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[112] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[113] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[113]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[113] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[114] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[114]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[114] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[115] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[115]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[115] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[116] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[116]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[116] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[117] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[117]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[117] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[118] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[118]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[118] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[119] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[119]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[119] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[11]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[120] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[120]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[120] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[121] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[121]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[121] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[122] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[122]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[122] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[123] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[123]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[123] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[124] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[124]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[124] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[125] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[125]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[125] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[126] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[126]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[126] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[127] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[127]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[127] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[128] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[128]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[128] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[129] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[129]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[129] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[12]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[130] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[130]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[130] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[131] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[131]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[131] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[132] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[132]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[132] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[133] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[133]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[133] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[134] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[134]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[134] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[135] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[135]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[135] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[136] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[136]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[136] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[137] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[137]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[137] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[138] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[138]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[138] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[139] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[139]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[139] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[13]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[140] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[140]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[140] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[141] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[141]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[141] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[142] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[142]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[142] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[143] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[143]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[143] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[144] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[144]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[144] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[145] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[145]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[145] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[146] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[146]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[146] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[147] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[147]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[147] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[148] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[148]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[148] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[149] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[149]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[149] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[14]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[150] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[150]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[150] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[151] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[151]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[151] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[152] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[152]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[152] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[153] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[153]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[153] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[154] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[154]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[154] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[155] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[155]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[155] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[156] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[156]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[156] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[157] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[157]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[157] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[158] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[158]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[158] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[159] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[159]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[159] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[15]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[160] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[160]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[160] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[161] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[161]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[161] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[162] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[162]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[162] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[163] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[163]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[163] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[164] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[164]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[164] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[165] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[165]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[165] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[166] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[166]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[166] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[167] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[167]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[167] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[168] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[168]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[168] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[169] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[169]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[169] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[16]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[170] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[170]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[170] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[171] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[171]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[171] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[172] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[172]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[172] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[173] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[173]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[173] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[174] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[174]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[174] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[175] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[175]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[175] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[176] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[176]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[176] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[177] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[177]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[177] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[178] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[178]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[178] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[179] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[179]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[179] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[17]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[180] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[180]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[180] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[181] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[181]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[181] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[182] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[182]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[182] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[183] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[183]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[183] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[184] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[184]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[184] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[185] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[185]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[185] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[186] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[186]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[186] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[187] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[187]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[187] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[188] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[188]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[188] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[189] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[189]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[189] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[18]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[190] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[190]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[190] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[191] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[191]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[191] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[192] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[192]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[192] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[193] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[193]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[193] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[194] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[194]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[194] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[195] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[195]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[195] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[196] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[196]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[196] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[197] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[197]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[197] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[198] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[198]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[198] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[199] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[199]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[199] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[19]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[200] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[200]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[200] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[201] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[201]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[201] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[202] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[202]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[202] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[203] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[203]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[203] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[204] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[204]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[204] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[205] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[205]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[205] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[206] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[206]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[206] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[207] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[207]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[207] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[208] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[208]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[208] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[209] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[209]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[209] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[20]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[210] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[210]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[210] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[211] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[211]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[211] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[212] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[212]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[212] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[213] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[213]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[213] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[214] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[214]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[214] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[215] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[215]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[215] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[216] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[216]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[216] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[217] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[217]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[217] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[218] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[218]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[218] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[219] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[219]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[219] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[21]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[220] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[220]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[220] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[221] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[221]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[221] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[222] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[222]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[222] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[223] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[223]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[223] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[224] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[224]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[224] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[225] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[225]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[225] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[226] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[226]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[226] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[227] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[227]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[227] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[228] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[228]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[228] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[229] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[229]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[229] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[22]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[230] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[230]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[230] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[231] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[231]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[231] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[232] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[232]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[232] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[233] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[233]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[233] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[234] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[234]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[234] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[235] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[235]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[235] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[236] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[236]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[236] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[237] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[237]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[237] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[238] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[238]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[238] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[239] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[239]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[239] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[23]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[240] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[240]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[240] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[241] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[241]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[241] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[242] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[242]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[242] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[243] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[243]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[243] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[244] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[244]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[244] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[245] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[245]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[245] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[246] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[246]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[246] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[247] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[247]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[247] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[248] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[248]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[248] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[249] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[249]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[249] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[24]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[250] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[250]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[250] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[251] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[251]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[251] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[252] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[252]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[252] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[253] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[253]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[253] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[254] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[254]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[254] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[255] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[255]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[255] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[256] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[256]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[256] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[257] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[257]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[257] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[258] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[258]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[258] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[259] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[259]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[259] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[25]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[260] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[260]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[260] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[261] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[261]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[261] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[262] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[262]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[262] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[263] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[263]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[263] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[264] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[264]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[264] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[265] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[265]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[265] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[266] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[266]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[266] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[267] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[267]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[267] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[268] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[268]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[268] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[269] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[269]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[269] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[26]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[270] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[270]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[270] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[271] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[271]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[271] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[272] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[272]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[272] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[273] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[273]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[273] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[274] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[274]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[274] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[275] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[275]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[275] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[276] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[276]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[276] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[277] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[277]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[277] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[278] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[278]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[278] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[279] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[279]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[279] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[27]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[280] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[280]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[280] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[281] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[281]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[281] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[282] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[282]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[282] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[283] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[283]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[283] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[284] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[284]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[284] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[285] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[285]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[285] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[286] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[286]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[286] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[287] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[287]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[287] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[28]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[29]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[30]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[31]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[32] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[32]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[33] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[33]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[33] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[34] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[34]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[34] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[35] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[35]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[35] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[36] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[36]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[36] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[37] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[37]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[37] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[38] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[38]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[38] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[39] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[39]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[39] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[40] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[40]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[40] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[41] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[41]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[41] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[42] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[42]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[42] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[43] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[43]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[43] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[44] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[44]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[44] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[45] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[45]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[45] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[46] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[46]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[46] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[47] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[47]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[47] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[48] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[48]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[48] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[49] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[49]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[49] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[50] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[50]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[50] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[51] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[51]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[51] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[52] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[52]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[52] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[53] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[53]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[53] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[54] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[54]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[54] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[55] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[55]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[55] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[56] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[56]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[56] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[57] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[57]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[57] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[58] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[58]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[58] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[59] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[59]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[59] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[60] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[60]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[60] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[61] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[61]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[61] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[62] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[62]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[62] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[63] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[63]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[63] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[64] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[64]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[64] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[65] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[65]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[65] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[66] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[66]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[66] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[67] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[67]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[67] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[68] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[68]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[68] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[69] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[69]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[69] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[70] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[70]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[70] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[71] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[71]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[71] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[72] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[72]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[72] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[73] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[73]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[73] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[74] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[74]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[74] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[75] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[75]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[75] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[76] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[76]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[76] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[77] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[77]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[77] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[78] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[78]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[78] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[79] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[79]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[79] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[80] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[80]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[80] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[81] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[81]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[81] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[82] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[82]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[82] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[83] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[83]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[83] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[84] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[84]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[84] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[85] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[85]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[85] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[86] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[86]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[86] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[87] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[87]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[87] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[88] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[88]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[88] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[89] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[89]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[89] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[8]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[90] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[90]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[90] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[91] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[91]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[91] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[92] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[92]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[92] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[93] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[93]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[93] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[94] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[94]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[94] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[95] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[95]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[95] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[96] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[96]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[96] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[97] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[97]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[97] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[98] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[98]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[98] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[99] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[99]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[99] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[287]_i_1_n_3 ),
        .D(weights_V_TDATA[9]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[287]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(weights_V_TVALID_int_regslice),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[0]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[100] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[100]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[100] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[101] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[101]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[101] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[102] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[102]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[102] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[103] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[103]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[103] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[104] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[104]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[104] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[105] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[105]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[105] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[106] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[106]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[106] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[107] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[107]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[107] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[108] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[108]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[108] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[109] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[109]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[109] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[10]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[110] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[110]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[110] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[111] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[111]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[111] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[112] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[112]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[112] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[113] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[113]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[113] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[114] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[114]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[114] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[115] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[115]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[115] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[116] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[116]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[116] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[117] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[117]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[117] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[118] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[118]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[118] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[119] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[119]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[119] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[11]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[120] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[120]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[120] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[121] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[121]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[121] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[122] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[122]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[122] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[123] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[123]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[123] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[124] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[124]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[124] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[125] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[125]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[125] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[126] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[126]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[126] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[127] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[127]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[127] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[128] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[128]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[128] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[129] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[129]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[129] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[12]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[130] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[130]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[130] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[131] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[131]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[131] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[132] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[132]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[132] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[133] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[133]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[133] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[134] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[134]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[134] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[135] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[135]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[135] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[136] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[136]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[136] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[137] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[137]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[137] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[138] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[138]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[138] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[139] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[139]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[139] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[13]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[140] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[140]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[140] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[141] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[141]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[141] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[142] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[142]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[142] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[143] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[143]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[143] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[144] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[144]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[144] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[145] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[145]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[145] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[146] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[146]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[146] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[147] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[147]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[147] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[148] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[148]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[148] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[149] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[149]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[149] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[14]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[150] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[150]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[150] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[151] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[151]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[151] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[152] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[152]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[152] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[153] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[153]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[153] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[154] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[154]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[154] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[155] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[155]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[155] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[156] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[156]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[156] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[157] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[157]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[157] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[158] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[158]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[158] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[159] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[159]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[159] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[15]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[160] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[160]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[160] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[161] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[161]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[161] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[162] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[162]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[162] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[163] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[163]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[163] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[164] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[164]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[164] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[165] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[165]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[165] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[166] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[166]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[166] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[167] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[167]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[167] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[168] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[168]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[168] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[169] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[169]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[169] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[16]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[170] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[170]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[170] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[171] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[171]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[171] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[172] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[172]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[172] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[173] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[173]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[173] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[174] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[174]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[174] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[175] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[175]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[175] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[176] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[176]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[176] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[177] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[177]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[177] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[178] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[178]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[178] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[179] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[179]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[179] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[17]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[180] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[180]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[180] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[181] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[181]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[181] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[182] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[182]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[182] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[183] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[183]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[183] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[184] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[184]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[184] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[185] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[185]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[185] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[186] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[186]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[186] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[187] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[187]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[187] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[188] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[188]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[188] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[189] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[189]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[189] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[18]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[190] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[190]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[190] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[191] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[191]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[191] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[192] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[192]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[192] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[193] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[193]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[193] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[194] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[194]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[194] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[195] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[195]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[195] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[196] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[196]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[196] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[197] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[197]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[197] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[198] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[198]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[198] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[199] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[199]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[199] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[19]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[1]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[200] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[200]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[200] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[201] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[201]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[201] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[202] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[202]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[202] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[203] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[203]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[203] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[204] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[204]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[204] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[205] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[205]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[205] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[206] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[206]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[206] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[207] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[207]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[207] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[208] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[208]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[208] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[209] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[209]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[209] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[20]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[210] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[210]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[210] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[211] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[211]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[211] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[212] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[212]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[212] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[213] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[213]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[213] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[214] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[214]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[214] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[215] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[215]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[215] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[216] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[216]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[216] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[217] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[217]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[217] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[218] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[218]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[218] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[219] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[219]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[219] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[21]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[220] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[220]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[220] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[221] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[221]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[221] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[222] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[222]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[222] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[223] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[223]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[223] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[224] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[224]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[224] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[225] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[225]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[225] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[226] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[226]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[226] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[227] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[227]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[227] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[228] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[228]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[228] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[229] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[229]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[229] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[22]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[230] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[230]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[230] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[231] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[231]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[231] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[232] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[232]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[232] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[233] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[233]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[233] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[234] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[234]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[234] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[235] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[235]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[235] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[236] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[236]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[236] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[237] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[237]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[237] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[238] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[238]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[238] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[239] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[239]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[239] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[23]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[240] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[240]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[240] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[241] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[241]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[241] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[242] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[242]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[242] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[243] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[243]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[243] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[244] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[244]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[244] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[245] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[245]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[245] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[246] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[246]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[246] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[247] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[247]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[247] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[248] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[248]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[248] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[249] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[249]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[249] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[24]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[250] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[250]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[250] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[251] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[251]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[251] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[252] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[252]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[252] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[253] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[253]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[253] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[254] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[254]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[254] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[255] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[255]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[255] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[256] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[256]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[256] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[257] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[257]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[257] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[258] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[258]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[258] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[259] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[259]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[259] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[25]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[260] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[260]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[260] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[261] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[261]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[261] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[262] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[262]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[262] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[263] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[263]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[263] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[264] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[264]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[264] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[265] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[265]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[265] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[266] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[266]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[266] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[267] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[267]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[267] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[268] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[268]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[268] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[269] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[269]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[269] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[26]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[270] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[270]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[270] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[271] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[271]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[271] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[272] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[272]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[272] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[273] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[273]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[273] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[274] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[274]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[274] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[275] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[275]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[275] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[276] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[276]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[276] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[277] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[277]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[277] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[278] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[278]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[278] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[279] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[279]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[279] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[27]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[280] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[280]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[280] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[281] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[281]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[281] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[282] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[282]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[282] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[283] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[283]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[283] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[284] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[284]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[284] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[285] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[285]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[285] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[286] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[286]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[286] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[287] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[287]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[287] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[28]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[29]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[2]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[30]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[31]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[32]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[33]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[33] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[34]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[34] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[35]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[35] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[36]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[36] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[37]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[37] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[38]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[38] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[39]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[39] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[3]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[40]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[40] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[41]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[41] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[42]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[42] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[43]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[43] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[44]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[44] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[45]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[45] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[46]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[46] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[47]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[47] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[48] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[48]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[48] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[49] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[49]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[49] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[4]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[50] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[50]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[50] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[51] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[51]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[51] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[52] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[52]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[52] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[53] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[53]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[53] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[54] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[54]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[54] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[55] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[55]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[55] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[56] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[56]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[56] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[57] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[57]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[57] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[58] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[58]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[58] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[59] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[59]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[59] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[5]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[60] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[60]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[60] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[61] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[61]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[61] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[62] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[62]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[62] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[63] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[63]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[63] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[64] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[64]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[64] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[65] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[65]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[65] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[66] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[66]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[66] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[67] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[67]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[67] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[68] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[68]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[68] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[69] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[69]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[69] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[6]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[70] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[70]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[70] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[71] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[71]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[71] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[72] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[72]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[72] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[73] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[73]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[73] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[74] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[74]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[74] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[75] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[75]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[75] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[76] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[76]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[76] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[77] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[77]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[77] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[78] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[78]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[78] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[79] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[79]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[79] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[7]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[80] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[80]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[80] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[81] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[81]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[81] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[82] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[82]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[82] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[83] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[83]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[83] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[84] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[84]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[84] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[85] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[85]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[85] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[86] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[86]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[86] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[87] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[87]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[87] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[88] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[88]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[88] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[89] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[89]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[89] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[8]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[90] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[90]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[90] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[91] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[91]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[91] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[92] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[92]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[92] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[93] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[93]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[93] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[94] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[94]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[94] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[95] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[95]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[95] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[96] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[96]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[96] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[97] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[97]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[97] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[98] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[98]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[98] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[99] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[99]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[99] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[9]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_rd_i_1
       (.I0(Q),
        .I1(i_fu_390),
        .I2(weights_V_TVALID_int_regslice),
        .I3(B_V_data_1_sel_rd_reg_n_3),
        .O(B_V_data_1_sel_rd_i_1_n_3));
  (* ORIG_CELL_NAME = "B_V_data_1_sel_rd_reg" *) 
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_3),
        .Q(B_V_data_1_sel_rd_reg_n_3),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "B_V_data_1_sel_rd_reg" *) 
  FDRE B_V_data_1_sel_rd_reg_rep
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_rep_i_1_n_3),
        .Q(B_V_data_1_sel_rd_reg_rep_n_3),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_rd_rep_i_1
       (.I0(Q),
        .I1(i_fu_390),
        .I2(weights_V_TVALID_int_regslice),
        .I3(B_V_data_1_sel_rd_reg_n_3),
        .O(B_V_data_1_sel_rd_rep_i_1_n_3));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(weights_V_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAA2AAAAAAA000000)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(i_fu_390),
        .I2(Q),
        .I3(weights_V_TVALID),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .I5(weights_V_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'h8F8FFF8F)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(Q),
        .I1(i_fu_390),
        .I2(weights_V_TVALID_int_regslice),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(weights_V_TVALID),
        .O(\B_V_data_1_state[1]_i_1__1_n_3 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_3 ),
        .Q(weights_V_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__1_n_3 ),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_11_reg_4193[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[88] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[88] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[88]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_11_reg_4193[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[89] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[89] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[89]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_11_reg_4193[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[90] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[90] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[90]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_11_reg_4193[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[91] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[91] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[91]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_11_reg_4193[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[92] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[92] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[92]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_11_reg_4193[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[93] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[93] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[93]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_11_reg_4193[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[94] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[94] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[94]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_11_reg_4193[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[95] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[95] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[95]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_12_reg_4198[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[96] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[96] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[96]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_12_reg_4198[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[97] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[97] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[97]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_12_reg_4198[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[98] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[98] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[98]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_12_reg_4198[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[99] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[99] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[99]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_12_reg_4198[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[100] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[100] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[100]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_12_reg_4198[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[101] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[101] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[101]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_12_reg_4198[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[102] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[102] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[102]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_12_reg_4198[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[103] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[103] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[103]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_14_reg_4208[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[112] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[112] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[112]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_14_reg_4208[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[113] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[113] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[113]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_14_reg_4208[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[114] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[114] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[114]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_14_reg_4208[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[115] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[115] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[115]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_14_reg_4208[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[116] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[116] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[116]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_14_reg_4208[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[117] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[117] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[117]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_14_reg_4208[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[118] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[118] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[118]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_14_reg_4208[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[119] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[119] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[119]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_15_reg_4213[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[120] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[120] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[120]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_15_reg_4213[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[121] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[121] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[121]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_15_reg_4213[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[122] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[122] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[122]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_15_reg_4213[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[123] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[123] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[123]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_15_reg_4213[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[124] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[124] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[124]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_15_reg_4213[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[125] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[125] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[125]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_15_reg_4213[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[126] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[126] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[126]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_15_reg_4213[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[127] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[127] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[127]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_16_reg_4218[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[128] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[128] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[128]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_16_reg_4218[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[129] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[129] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[129]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_16_reg_4218[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[130] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[130] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[130]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_16_reg_4218[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[131] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[131] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[131]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_16_reg_4218[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[132] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[132] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[132]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_16_reg_4218[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[133] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[133] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[133]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_16_reg_4218[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[134] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[134] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[134]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_16_reg_4218[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[135] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[135] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[135]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_19_reg_4233[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[152] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[152] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[152]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_19_reg_4233[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[153] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[153] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[153]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_19_reg_4233[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[154] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[154] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[154]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_19_reg_4233[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[155] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[155] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[155]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_19_reg_4233[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[156] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[156] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[156]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_19_reg_4233[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[157] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[157] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[157]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_19_reg_4233[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[158] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[158] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[158]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_19_reg_4233[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[159] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[159] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[159]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_20_reg_4238[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[160] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[160] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[160]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_20_reg_4238[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[161] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[161] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[161]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_20_reg_4238[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[162] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[162] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[162]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_20_reg_4238[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[163] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[163] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[163]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_20_reg_4238[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[164] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[164] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[164]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_20_reg_4238[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[165] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[165] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[165]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_20_reg_4238[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[166] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[166] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[166]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_20_reg_4238[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[167] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[167] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[167]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_21_reg_4243[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[168] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[168] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[168]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_21_reg_4243[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[169] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[169] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[169]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_21_reg_4243[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[170] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[170] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[170]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_21_reg_4243[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[171] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[171] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[171]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_21_reg_4243[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[172] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[172] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[172]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_21_reg_4243[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[173] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[173] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[173]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_21_reg_4243[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[174] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[174] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[174]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_21_reg_4243[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[175] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[175] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[175]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_23_reg_4253[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[184] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[184] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[184]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_23_reg_4253[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[185] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[185] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[185]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_23_reg_4253[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[186] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[186] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[186]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_23_reg_4253[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[187] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[187] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[187]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_23_reg_4253[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[188] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[188] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[188]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_23_reg_4253[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[189] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[189] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[189]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_23_reg_4253[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[190] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[190] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[190]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_23_reg_4253[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[191] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[191] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[191]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_24_reg_4258[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[192] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[192] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[192]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_24_reg_4258[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[193] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[193] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[193]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_24_reg_4258[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[194] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[194] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[194]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_24_reg_4258[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[195] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[195] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[195]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_24_reg_4258[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[196] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[196] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[196]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_24_reg_4258[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[197] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[197] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[197]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_24_reg_4258[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[198] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[198] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[198]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_24_reg_4258[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[199] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[199] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[199]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_25_reg_4263[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[200] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[200] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[200]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_25_reg_4263[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[201] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[201] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[201]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_25_reg_4263[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[202] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[202] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[202]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_25_reg_4263[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[203] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[203] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[203]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_25_reg_4263[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[204] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[204] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[204]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_25_reg_4263[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[205] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[205] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[205]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_25_reg_4263[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[206] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[206] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[206]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_25_reg_4263[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[207] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[207] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[207]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_28_reg_4278[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[224] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[224] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[224]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_28_reg_4278[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[225] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[225] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[225]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_28_reg_4278[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[226] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[226] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[226]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_28_reg_4278[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[227] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[227] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[227]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_28_reg_4278[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[228] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[228] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[228]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_28_reg_4278[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[229] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[229] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[229]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_28_reg_4278[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[230] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[230] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[230]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_28_reg_4278[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[231] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[231] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[231]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_29_reg_4283[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[232] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[232] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[232]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_29_reg_4283[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[233] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[233] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[233]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_29_reg_4283[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[234] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[234] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[234]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_29_reg_4283[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[235] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[235] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[235]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_29_reg_4283[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[236] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[236] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[236]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_29_reg_4283[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[237] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[237] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[237]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_29_reg_4283[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[238] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[238] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[238]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_29_reg_4283[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[239] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[239] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[239]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_30_reg_4288[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[240] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[240] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[240]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_30_reg_4288[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[241] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[241] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[241]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_30_reg_4288[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[242] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[242] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[242]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_30_reg_4288[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[243] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[243] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[243]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_30_reg_4288[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[244] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[244] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[244]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_30_reg_4288[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[245] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[245] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[245]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_30_reg_4288[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[246] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[246] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[246]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_30_reg_4288[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[247] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[247] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[247]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_32_reg_4298[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[256] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[256] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[256]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_32_reg_4298[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[257] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[257] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[257]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_32_reg_4298[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[258] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[258] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[258]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_32_reg_4298[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[259] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[259] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[259]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_32_reg_4298[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[260] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[260] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[260]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_32_reg_4298[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[261] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[261] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[261]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_32_reg_4298[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[262] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[262] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[262]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_32_reg_4298[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[263] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[263] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[263]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_33_reg_4303[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[264] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[264] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[264]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_33_reg_4303[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[265] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[265] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[265]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_33_reg_4303[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[266] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[266] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[266]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_33_reg_4303[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[267] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[267] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[267]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_33_reg_4303[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[268] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[268] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[268]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_33_reg_4303[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[269] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[269] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[269]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_33_reg_4303[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[270] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[270] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[270]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_33_reg_4303[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[271] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[271] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[271]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_34_reg_4308[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[272] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[272] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[272]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_34_reg_4308[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[273] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[273] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[273]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_34_reg_4308[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[274] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[274] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[274]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_34_reg_4308[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[275] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[275] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[275]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_34_reg_4308[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[276] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[276] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[276]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_34_reg_4308[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[277] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[277] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[277]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_34_reg_4308[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[278] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[278] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[278]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_34_reg_4308[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[279] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[279] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[279]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_37_reg_4143[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[8]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_37_reg_4143[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[9]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_37_reg_4143[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[10]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_37_reg_4143[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[11]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_37_reg_4143[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[12]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_37_reg_4143[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[13]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_37_reg_4143[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[14]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_37_reg_4143[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[15]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_38_reg_4148[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[16]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_38_reg_4148[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[17]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_38_reg_4148[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[18]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_38_reg_4148[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[19]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_38_reg_4148[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[20]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_38_reg_4148[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[21]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_38_reg_4148[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[22]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_38_reg_4148[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[23]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_39_reg_4153[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[24] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[24] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[24]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_39_reg_4153[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[25] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[25] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[25]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_39_reg_4153[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[26] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[26] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[26]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_39_reg_4153[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[27] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[27] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[27]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_39_reg_4153[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[28] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[28] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[28]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_39_reg_4153[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[29] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[29] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[29]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_39_reg_4153[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[30] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[30] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[30]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_39_reg_4153[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[31] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[31] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[31]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_41_reg_4163[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[40] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[40] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[40]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_41_reg_4163[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[41] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[41] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[41]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_41_reg_4163[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[42] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[42] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[42]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_41_reg_4163[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[43] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[43] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[43]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_41_reg_4163[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[44] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[44] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[44]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_41_reg_4163[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[45] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[45] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[45]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_41_reg_4163[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[46] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[46] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[46]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_41_reg_4163[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[47] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[47] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[47]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_42_reg_4168[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[48] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[48] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[48]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_42_reg_4168[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[49] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[49] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[49]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_42_reg_4168[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[50] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[50] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[50]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_42_reg_4168[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[51] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[51] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[51]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_42_reg_4168[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[52] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[52] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[52]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_42_reg_4168[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[53] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[53] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[53]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_42_reg_4168[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[54] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[54] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[54]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_42_reg_4168[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[55] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[55] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[55]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_43_reg_4173[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[56] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[56] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[56]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_43_reg_4173[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[57] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[57] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[57]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_43_reg_4173[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[58] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[58] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[58]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_43_reg_4173[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[59] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[59] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[59]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_43_reg_4173[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[60] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[60] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[60]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_43_reg_4173[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[61] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[61] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[61]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_43_reg_4173[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[62] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[62] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[62]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_43_reg_4173[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[63] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[63] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[63]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_9_reg_4188[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[80] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[80] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[80]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_9_reg_4188[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[81] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[81] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[81]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_9_reg_4188[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[82] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[82] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[82]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_9_reg_4188[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[83] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[83] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[83]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_9_reg_4188[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[84] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[84] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[84]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_9_reg_4188[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[85] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[85] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[85]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_9_reg_4188[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[86] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[86] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[86]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_9_reg_4188[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[87] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[87] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[87]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1
       (.I0(\B_V_data_1_payload_B_reg_n_3_[71] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[71] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[71]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_10
       (.I0(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_11
       (.I0(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__0
       (.I0(\B_V_data_1_payload_B_reg_n_3_[79] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[79] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[79]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__1
       (.I0(\B_V_data_1_payload_B_reg_n_3_[111] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[111] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[111]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__2
       (.I0(\B_V_data_1_payload_B_reg_n_3_[143] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[143] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[143]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__3
       (.I0(\B_V_data_1_payload_B_reg_n_3_[151] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[151] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[151]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__4
       (.I0(\B_V_data_1_payload_B_reg_n_3_[183] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[183] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[183]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__5
       (.I0(\B_V_data_1_payload_B_reg_n_3_[215] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[215] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[215]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__6
       (.I0(\B_V_data_1_payload_B_reg_n_3_[223] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[223] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[223]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__7
       (.I0(\B_V_data_1_payload_B_reg_n_3_[255] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[255] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[255]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__8
       (.I0(\B_V_data_1_payload_B_reg_n_3_[287] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[287] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[287]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2
       (.I0(\B_V_data_1_payload_B_reg_n_3_[39] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[39] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[39]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__0
       (.I0(\B_V_data_1_payload_B_reg_n_3_[70] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[70] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[70]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__1
       (.I0(\B_V_data_1_payload_B_reg_n_3_[78] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[78] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[78]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__2
       (.I0(\B_V_data_1_payload_B_reg_n_3_[110] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[110] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[110]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__3
       (.I0(\B_V_data_1_payload_B_reg_n_3_[142] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[142] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[142]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__4
       (.I0(\B_V_data_1_payload_B_reg_n_3_[150] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[150] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[150]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__5
       (.I0(\B_V_data_1_payload_B_reg_n_3_[182] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[182] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[182]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__6
       (.I0(\B_V_data_1_payload_B_reg_n_3_[214] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[214] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[214]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__7
       (.I0(\B_V_data_1_payload_B_reg_n_3_[222] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[222] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[222]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__8
       (.I0(\B_V_data_1_payload_B_reg_n_3_[254] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[254] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[254]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__9
       (.I0(\B_V_data_1_payload_B_reg_n_3_[286] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[286] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[286]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3
       (.I0(\B_V_data_1_payload_B_reg_n_3_[38] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[38] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[38]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__0
       (.I0(\B_V_data_1_payload_B_reg_n_3_[69] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[69] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[69]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__1
       (.I0(\B_V_data_1_payload_B_reg_n_3_[77] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[77] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[77]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__2
       (.I0(\B_V_data_1_payload_B_reg_n_3_[109] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[109] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[109]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__3
       (.I0(\B_V_data_1_payload_B_reg_n_3_[141] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[141] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[141]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__4
       (.I0(\B_V_data_1_payload_B_reg_n_3_[149] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[149] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[149]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__5
       (.I0(\B_V_data_1_payload_B_reg_n_3_[181] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[181] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[181]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__6
       (.I0(\B_V_data_1_payload_B_reg_n_3_[213] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[213] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[213]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__7
       (.I0(\B_V_data_1_payload_B_reg_n_3_[221] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[221] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[221]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__8
       (.I0(\B_V_data_1_payload_B_reg_n_3_[253] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[253] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[253]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__9
       (.I0(\B_V_data_1_payload_B_reg_n_3_[285] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[285] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[285]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4
       (.I0(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__0
       (.I0(\B_V_data_1_payload_B_reg_n_3_[37] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[37] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[37]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__1
       (.I0(\B_V_data_1_payload_B_reg_n_3_[68] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[68] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[68]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__10
       (.I0(\B_V_data_1_payload_B_reg_n_3_[284] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[284] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[284]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__2
       (.I0(\B_V_data_1_payload_B_reg_n_3_[76] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[76] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[76]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__3
       (.I0(\B_V_data_1_payload_B_reg_n_3_[108] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[108] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[108]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__4
       (.I0(\B_V_data_1_payload_B_reg_n_3_[140] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[140] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[140]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__5
       (.I0(\B_V_data_1_payload_B_reg_n_3_[148] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[148] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[148]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__6
       (.I0(\B_V_data_1_payload_B_reg_n_3_[180] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[180] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[180]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__7
       (.I0(\B_V_data_1_payload_B_reg_n_3_[212] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[212] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[212]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__8
       (.I0(\B_V_data_1_payload_B_reg_n_3_[220] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[220] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[220]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__9
       (.I0(\B_V_data_1_payload_B_reg_n_3_[252] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[252] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[252]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5
       (.I0(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__0
       (.I0(\B_V_data_1_payload_B_reg_n_3_[36] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[36] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[36]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__1
       (.I0(\B_V_data_1_payload_B_reg_n_3_[67] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[67] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[67]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__10
       (.I0(\B_V_data_1_payload_B_reg_n_3_[283] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[283] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[283]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__2
       (.I0(\B_V_data_1_payload_B_reg_n_3_[75] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[75] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[75]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__3
       (.I0(\B_V_data_1_payload_B_reg_n_3_[107] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[107] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[107]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__4
       (.I0(\B_V_data_1_payload_B_reg_n_3_[139] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[139] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[139]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__5
       (.I0(\B_V_data_1_payload_B_reg_n_3_[147] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[147] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[147]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__6
       (.I0(\B_V_data_1_payload_B_reg_n_3_[179] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[179] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[179]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__7
       (.I0(\B_V_data_1_payload_B_reg_n_3_[211] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[211] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[211]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__8
       (.I0(\B_V_data_1_payload_B_reg_n_3_[219] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[219] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[219]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__9
       (.I0(\B_V_data_1_payload_B_reg_n_3_[251] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[251] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[251]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6
       (.I0(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__0
       (.I0(\B_V_data_1_payload_B_reg_n_3_[35] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[35] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[35]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__1
       (.I0(\B_V_data_1_payload_B_reg_n_3_[66] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[66] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[66]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__10
       (.I0(\B_V_data_1_payload_B_reg_n_3_[282] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[282] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[282]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__2
       (.I0(\B_V_data_1_payload_B_reg_n_3_[74] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[74] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[74]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__3
       (.I0(\B_V_data_1_payload_B_reg_n_3_[106] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[106] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[106]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__4
       (.I0(\B_V_data_1_payload_B_reg_n_3_[138] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[138] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[138]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__5
       (.I0(\B_V_data_1_payload_B_reg_n_3_[146] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[146] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[146]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__6
       (.I0(\B_V_data_1_payload_B_reg_n_3_[178] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[178] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[178]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__7
       (.I0(\B_V_data_1_payload_B_reg_n_3_[210] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[210] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[210]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__8
       (.I0(\B_V_data_1_payload_B_reg_n_3_[218] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[218] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[218]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__9
       (.I0(\B_V_data_1_payload_B_reg_n_3_[250] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[250] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[250]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7
       (.I0(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__0
       (.I0(\B_V_data_1_payload_B_reg_n_3_[34] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[34] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[34]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__1
       (.I0(\B_V_data_1_payload_B_reg_n_3_[65] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[65] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[65]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__10
       (.I0(\B_V_data_1_payload_B_reg_n_3_[281] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[281] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[281]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__2
       (.I0(\B_V_data_1_payload_B_reg_n_3_[73] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[73] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[73]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__3
       (.I0(\B_V_data_1_payload_B_reg_n_3_[105] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[105] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[105]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__4
       (.I0(\B_V_data_1_payload_B_reg_n_3_[137] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[137] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[137]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__5
       (.I0(\B_V_data_1_payload_B_reg_n_3_[145] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[145] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[145]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__6
       (.I0(\B_V_data_1_payload_B_reg_n_3_[177] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[177] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[177]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__7
       (.I0(\B_V_data_1_payload_B_reg_n_3_[209] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[209] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[209]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__8
       (.I0(\B_V_data_1_payload_B_reg_n_3_[217] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[217] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[217]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__9
       (.I0(\B_V_data_1_payload_B_reg_n_3_[249] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[249] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[249]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8
       (.I0(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__0
       (.I0(\B_V_data_1_payload_B_reg_n_3_[33] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[33] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[33]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__1
       (.I0(\B_V_data_1_payload_B_reg_n_3_[64] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[64] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[64]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__10
       (.I0(\B_V_data_1_payload_B_reg_n_3_[280] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[280] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[280]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__2
       (.I0(\B_V_data_1_payload_B_reg_n_3_[72] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[72] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[72]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__3
       (.I0(\B_V_data_1_payload_B_reg_n_3_[104] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[104] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[104]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__4
       (.I0(\B_V_data_1_payload_B_reg_n_3_[136] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[136] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[136]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__5
       (.I0(\B_V_data_1_payload_B_reg_n_3_[144] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[144] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[144]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__6
       (.I0(\B_V_data_1_payload_B_reg_n_3_[176] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[176] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[176]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__7
       (.I0(\B_V_data_1_payload_B_reg_n_3_[208] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[208] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[208]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__8
       (.I0(\B_V_data_1_payload_B_reg_n_3_[216] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[216] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[216]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__9
       (.I0(\B_V_data_1_payload_B_reg_n_3_[248] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[248] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(weights_V_TDATA_int_regslice[248]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_9
       (.I0(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_9__0
       (.I0(\B_V_data_1_payload_B_reg_n_3_[32] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[32] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(weights_V_TDATA_int_regslice[32]));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_7_regslice_both" *) 
module finn_design_MVAU_hls_7_0_MVAU_hls_7_regslice_both__parameterized1
   (out_V_TREADY_int_regslice,
    \B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel_wr,
    D,
    ap_NS_fsm10_out,
    out_V_TDATA,
    ap_rst_n_inv,
    ap_clk,
    B_V_data_1_sel_wr_reg_0,
    ap_rst_n,
    out_V_TREADY,
    grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID,
    Q,
    \B_V_data_1_payload_B_reg[11]_0 );
  output out_V_TREADY_int_regslice;
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel_wr;
  output [0:0]D;
  output ap_NS_fsm10_out;
  output [3:0]out_V_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input B_V_data_1_sel_wr_reg_0;
  input ap_rst_n;
  input out_V_TREADY;
  input grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID;
  input [0:0]Q;
  input [3:0]\B_V_data_1_payload_B_reg[11]_0 ;

  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A[11]_i_1_n_3 ;
  wire \B_V_data_1_payload_A_reg_n_3_[11] ;
  wire \B_V_data_1_payload_A_reg_n_3_[2] ;
  wire \B_V_data_1_payload_A_reg_n_3_[5] ;
  wire \B_V_data_1_payload_A_reg_n_3_[8] ;
  wire [3:0]\B_V_data_1_payload_B_reg[11]_0 ;
  wire \B_V_data_1_payload_B_reg_n_3_[11] ;
  wire \B_V_data_1_payload_B_reg_n_3_[2] ;
  wire \B_V_data_1_payload_B_reg_n_3_[5] ;
  wire \B_V_data_1_payload_B_reg_n_3_[8] ;
  wire B_V_data_1_sel_rd_i_1__1_n_3;
  wire B_V_data_1_sel_rd_reg_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_reg_0;
  wire \B_V_data_1_state[0]_i_1_n_3 ;
  wire \B_V_data_1_state[1]_i_1__0_n_3 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire [0:0]D;
  wire [0:0]Q;
  wire ap_NS_fsm10_out;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID;
  wire [3:0]out_V_TDATA;
  wire out_V_TREADY;
  wire out_V_TREADY_int_regslice;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[11]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(out_V_TREADY_int_regslice),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[11]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[11]_i_1_n_3 ),
        .D(\B_V_data_1_payload_B_reg[11]_0 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[11]_i_1_n_3 ),
        .D(\B_V_data_1_payload_B_reg[11]_0 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[11]_i_1_n_3 ),
        .D(\B_V_data_1_payload_B_reg[11]_0 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[11]_i_1_n_3 ),
        .D(\B_V_data_1_payload_B_reg[11]_0 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[11]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(out_V_TREADY_int_regslice),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[11]_0 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[11]_0 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[11]_0 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[11]_0 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(out_V_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(B_V_data_1_sel_rd_i_1__1_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_3),
        .Q(B_V_data_1_sel_rd_reg_n_3),
        .R(ap_rst_n_inv));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_reg_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(out_V_TREADY),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID),
        .I3(out_V_TREADY_int_regslice),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(out_V_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(out_V_TREADY_int_regslice),
        .I3(grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID),
        .O(\B_V_data_1_state[1]_i_1__0_n_3 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_3 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__0_n_3 ),
        .Q(out_V_TREADY_int_regslice),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(out_V_TREADY),
        .I1(out_V_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(Q),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(out_V_TREADY_int_regslice),
        .I3(out_V_TREADY),
        .O(ap_NS_fsm10_out));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_V_TDATA[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(out_V_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_V_TDATA[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(out_V_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_V_TDATA[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(out_V_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_V_TDATA[9]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(out_V_TDATA[3]));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
