
CANbus_example_2022_May_07.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000324c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  0800335c  0800335c  0001335c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800337c  0800337c  00020030  2**0
                  CONTENTS
  4 .ARM          00000000  0800337c  0800337c  00020030  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800337c  0800337c  00020030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800337c  0800337c  0001337c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003380  08003380  00013380  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000030  20000000  08003384  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000015c  20000030  080033b4  00020030  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000018c  080033b4  0002018c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020030  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007bc6  00000000  00000000  00020059  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000183f  00000000  00000000  00027c1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007d8  00000000  00000000  00029460  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000710  00000000  00000000  00029c38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017786  00000000  00000000  0002a348  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008aa3  00000000  00000000  00041ace  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00085625  00000000  00000000  0004a571  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000cfb96  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002234  00000000  00000000  000cfbe8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000030 	.word	0x20000030
 800012c:	00000000 	.word	0x00000000
 8000130:	08003344 	.word	0x08003344

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000034 	.word	0x20000034
 800014c:	08003344 	.word	0x08003344

08000150 <__aeabi_fmul>:
 8000150:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000154:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000158:	bf1e      	ittt	ne
 800015a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800015e:	ea92 0f0c 	teqne	r2, ip
 8000162:	ea93 0f0c 	teqne	r3, ip
 8000166:	d06f      	beq.n	8000248 <__aeabi_fmul+0xf8>
 8000168:	441a      	add	r2, r3
 800016a:	ea80 0c01 	eor.w	ip, r0, r1
 800016e:	0240      	lsls	r0, r0, #9
 8000170:	bf18      	it	ne
 8000172:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000176:	d01e      	beq.n	80001b6 <__aeabi_fmul+0x66>
 8000178:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800017c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000180:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000184:	fba0 3101 	umull	r3, r1, r0, r1
 8000188:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800018c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000190:	bf3e      	ittt	cc
 8000192:	0049      	lslcc	r1, r1, #1
 8000194:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000198:	005b      	lslcc	r3, r3, #1
 800019a:	ea40 0001 	orr.w	r0, r0, r1
 800019e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80001a2:	2afd      	cmp	r2, #253	; 0xfd
 80001a4:	d81d      	bhi.n	80001e2 <__aeabi_fmul+0x92>
 80001a6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80001aa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001ae:	bf08      	it	eq
 80001b0:	f020 0001 	biceq.w	r0, r0, #1
 80001b4:	4770      	bx	lr
 80001b6:	f090 0f00 	teq	r0, #0
 80001ba:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80001be:	bf08      	it	eq
 80001c0:	0249      	lsleq	r1, r1, #9
 80001c2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001c6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001ca:	3a7f      	subs	r2, #127	; 0x7f
 80001cc:	bfc2      	ittt	gt
 80001ce:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80001d2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001d6:	4770      	bxgt	lr
 80001d8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001dc:	f04f 0300 	mov.w	r3, #0
 80001e0:	3a01      	subs	r2, #1
 80001e2:	dc5d      	bgt.n	80002a0 <__aeabi_fmul+0x150>
 80001e4:	f112 0f19 	cmn.w	r2, #25
 80001e8:	bfdc      	itt	le
 80001ea:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80001ee:	4770      	bxle	lr
 80001f0:	f1c2 0200 	rsb	r2, r2, #0
 80001f4:	0041      	lsls	r1, r0, #1
 80001f6:	fa21 f102 	lsr.w	r1, r1, r2
 80001fa:	f1c2 0220 	rsb	r2, r2, #32
 80001fe:	fa00 fc02 	lsl.w	ip, r0, r2
 8000202:	ea5f 0031 	movs.w	r0, r1, rrx
 8000206:	f140 0000 	adc.w	r0, r0, #0
 800020a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800020e:	bf08      	it	eq
 8000210:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000214:	4770      	bx	lr
 8000216:	f092 0f00 	teq	r2, #0
 800021a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800021e:	bf02      	ittt	eq
 8000220:	0040      	lsleq	r0, r0, #1
 8000222:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000226:	3a01      	subeq	r2, #1
 8000228:	d0f9      	beq.n	800021e <__aeabi_fmul+0xce>
 800022a:	ea40 000c 	orr.w	r0, r0, ip
 800022e:	f093 0f00 	teq	r3, #0
 8000232:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000236:	bf02      	ittt	eq
 8000238:	0049      	lsleq	r1, r1, #1
 800023a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800023e:	3b01      	subeq	r3, #1
 8000240:	d0f9      	beq.n	8000236 <__aeabi_fmul+0xe6>
 8000242:	ea41 010c 	orr.w	r1, r1, ip
 8000246:	e78f      	b.n	8000168 <__aeabi_fmul+0x18>
 8000248:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800024c:	ea92 0f0c 	teq	r2, ip
 8000250:	bf18      	it	ne
 8000252:	ea93 0f0c 	teqne	r3, ip
 8000256:	d00a      	beq.n	800026e <__aeabi_fmul+0x11e>
 8000258:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800025c:	bf18      	it	ne
 800025e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000262:	d1d8      	bne.n	8000216 <__aeabi_fmul+0xc6>
 8000264:	ea80 0001 	eor.w	r0, r0, r1
 8000268:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800026c:	4770      	bx	lr
 800026e:	f090 0f00 	teq	r0, #0
 8000272:	bf17      	itett	ne
 8000274:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000278:	4608      	moveq	r0, r1
 800027a:	f091 0f00 	teqne	r1, #0
 800027e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000282:	d014      	beq.n	80002ae <__aeabi_fmul+0x15e>
 8000284:	ea92 0f0c 	teq	r2, ip
 8000288:	d101      	bne.n	800028e <__aeabi_fmul+0x13e>
 800028a:	0242      	lsls	r2, r0, #9
 800028c:	d10f      	bne.n	80002ae <__aeabi_fmul+0x15e>
 800028e:	ea93 0f0c 	teq	r3, ip
 8000292:	d103      	bne.n	800029c <__aeabi_fmul+0x14c>
 8000294:	024b      	lsls	r3, r1, #9
 8000296:	bf18      	it	ne
 8000298:	4608      	movne	r0, r1
 800029a:	d108      	bne.n	80002ae <__aeabi_fmul+0x15e>
 800029c:	ea80 0001 	eor.w	r0, r0, r1
 80002a0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80002a4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002a8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002ac:	4770      	bx	lr
 80002ae:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002b2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_drsub>:
 80002b8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002bc:	e002      	b.n	80002c4 <__adddf3>
 80002be:	bf00      	nop

080002c0 <__aeabi_dsub>:
 80002c0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002c4 <__adddf3>:
 80002c4:	b530      	push	{r4, r5, lr}
 80002c6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002ca:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002ce:	ea94 0f05 	teq	r4, r5
 80002d2:	bf08      	it	eq
 80002d4:	ea90 0f02 	teqeq	r0, r2
 80002d8:	bf1f      	itttt	ne
 80002da:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002de:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002e2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002e6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002ea:	f000 80e2 	beq.w	80004b2 <__adddf3+0x1ee>
 80002ee:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002f2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002f6:	bfb8      	it	lt
 80002f8:	426d      	neglt	r5, r5
 80002fa:	dd0c      	ble.n	8000316 <__adddf3+0x52>
 80002fc:	442c      	add	r4, r5
 80002fe:	ea80 0202 	eor.w	r2, r0, r2
 8000302:	ea81 0303 	eor.w	r3, r1, r3
 8000306:	ea82 0000 	eor.w	r0, r2, r0
 800030a:	ea83 0101 	eor.w	r1, r3, r1
 800030e:	ea80 0202 	eor.w	r2, r0, r2
 8000312:	ea81 0303 	eor.w	r3, r1, r3
 8000316:	2d36      	cmp	r5, #54	; 0x36
 8000318:	bf88      	it	hi
 800031a:	bd30      	pophi	{r4, r5, pc}
 800031c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000320:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000324:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000328:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800032c:	d002      	beq.n	8000334 <__adddf3+0x70>
 800032e:	4240      	negs	r0, r0
 8000330:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000334:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000338:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800033c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000340:	d002      	beq.n	8000348 <__adddf3+0x84>
 8000342:	4252      	negs	r2, r2
 8000344:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000348:	ea94 0f05 	teq	r4, r5
 800034c:	f000 80a7 	beq.w	800049e <__adddf3+0x1da>
 8000350:	f1a4 0401 	sub.w	r4, r4, #1
 8000354:	f1d5 0e20 	rsbs	lr, r5, #32
 8000358:	db0d      	blt.n	8000376 <__adddf3+0xb2>
 800035a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800035e:	fa22 f205 	lsr.w	r2, r2, r5
 8000362:	1880      	adds	r0, r0, r2
 8000364:	f141 0100 	adc.w	r1, r1, #0
 8000368:	fa03 f20e 	lsl.w	r2, r3, lr
 800036c:	1880      	adds	r0, r0, r2
 800036e:	fa43 f305 	asr.w	r3, r3, r5
 8000372:	4159      	adcs	r1, r3
 8000374:	e00e      	b.n	8000394 <__adddf3+0xd0>
 8000376:	f1a5 0520 	sub.w	r5, r5, #32
 800037a:	f10e 0e20 	add.w	lr, lr, #32
 800037e:	2a01      	cmp	r2, #1
 8000380:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000384:	bf28      	it	cs
 8000386:	f04c 0c02 	orrcs.w	ip, ip, #2
 800038a:	fa43 f305 	asr.w	r3, r3, r5
 800038e:	18c0      	adds	r0, r0, r3
 8000390:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000394:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000398:	d507      	bpl.n	80003aa <__adddf3+0xe6>
 800039a:	f04f 0e00 	mov.w	lr, #0
 800039e:	f1dc 0c00 	rsbs	ip, ip, #0
 80003a2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003a6:	eb6e 0101 	sbc.w	r1, lr, r1
 80003aa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003ae:	d31b      	bcc.n	80003e8 <__adddf3+0x124>
 80003b0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003b4:	d30c      	bcc.n	80003d0 <__adddf3+0x10c>
 80003b6:	0849      	lsrs	r1, r1, #1
 80003b8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003bc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c0:	f104 0401 	add.w	r4, r4, #1
 80003c4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003cc:	f080 809a 	bcs.w	8000504 <__adddf3+0x240>
 80003d0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003d4:	bf08      	it	eq
 80003d6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003da:	f150 0000 	adcs.w	r0, r0, #0
 80003de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003e2:	ea41 0105 	orr.w	r1, r1, r5
 80003e6:	bd30      	pop	{r4, r5, pc}
 80003e8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003ec:	4140      	adcs	r0, r0
 80003ee:	eb41 0101 	adc.w	r1, r1, r1
 80003f2:	3c01      	subs	r4, #1
 80003f4:	bf28      	it	cs
 80003f6:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003fa:	d2e9      	bcs.n	80003d0 <__adddf3+0x10c>
 80003fc:	f091 0f00 	teq	r1, #0
 8000400:	bf04      	itt	eq
 8000402:	4601      	moveq	r1, r0
 8000404:	2000      	moveq	r0, #0
 8000406:	fab1 f381 	clz	r3, r1
 800040a:	bf08      	it	eq
 800040c:	3320      	addeq	r3, #32
 800040e:	f1a3 030b 	sub.w	r3, r3, #11
 8000412:	f1b3 0220 	subs.w	r2, r3, #32
 8000416:	da0c      	bge.n	8000432 <__adddf3+0x16e>
 8000418:	320c      	adds	r2, #12
 800041a:	dd08      	ble.n	800042e <__adddf3+0x16a>
 800041c:	f102 0c14 	add.w	ip, r2, #20
 8000420:	f1c2 020c 	rsb	r2, r2, #12
 8000424:	fa01 f00c 	lsl.w	r0, r1, ip
 8000428:	fa21 f102 	lsr.w	r1, r1, r2
 800042c:	e00c      	b.n	8000448 <__adddf3+0x184>
 800042e:	f102 0214 	add.w	r2, r2, #20
 8000432:	bfd8      	it	le
 8000434:	f1c2 0c20 	rsble	ip, r2, #32
 8000438:	fa01 f102 	lsl.w	r1, r1, r2
 800043c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000440:	bfdc      	itt	le
 8000442:	ea41 010c 	orrle.w	r1, r1, ip
 8000446:	4090      	lslle	r0, r2
 8000448:	1ae4      	subs	r4, r4, r3
 800044a:	bfa2      	ittt	ge
 800044c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000450:	4329      	orrge	r1, r5
 8000452:	bd30      	popge	{r4, r5, pc}
 8000454:	ea6f 0404 	mvn.w	r4, r4
 8000458:	3c1f      	subs	r4, #31
 800045a:	da1c      	bge.n	8000496 <__adddf3+0x1d2>
 800045c:	340c      	adds	r4, #12
 800045e:	dc0e      	bgt.n	800047e <__adddf3+0x1ba>
 8000460:	f104 0414 	add.w	r4, r4, #20
 8000464:	f1c4 0220 	rsb	r2, r4, #32
 8000468:	fa20 f004 	lsr.w	r0, r0, r4
 800046c:	fa01 f302 	lsl.w	r3, r1, r2
 8000470:	ea40 0003 	orr.w	r0, r0, r3
 8000474:	fa21 f304 	lsr.w	r3, r1, r4
 8000478:	ea45 0103 	orr.w	r1, r5, r3
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	f1c4 040c 	rsb	r4, r4, #12
 8000482:	f1c4 0220 	rsb	r2, r4, #32
 8000486:	fa20 f002 	lsr.w	r0, r0, r2
 800048a:	fa01 f304 	lsl.w	r3, r1, r4
 800048e:	ea40 0003 	orr.w	r0, r0, r3
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	fa21 f004 	lsr.w	r0, r1, r4
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	f094 0f00 	teq	r4, #0
 80004a2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004a6:	bf06      	itte	eq
 80004a8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004ac:	3401      	addeq	r4, #1
 80004ae:	3d01      	subne	r5, #1
 80004b0:	e74e      	b.n	8000350 <__adddf3+0x8c>
 80004b2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004b6:	bf18      	it	ne
 80004b8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004bc:	d029      	beq.n	8000512 <__adddf3+0x24e>
 80004be:	ea94 0f05 	teq	r4, r5
 80004c2:	bf08      	it	eq
 80004c4:	ea90 0f02 	teqeq	r0, r2
 80004c8:	d005      	beq.n	80004d6 <__adddf3+0x212>
 80004ca:	ea54 0c00 	orrs.w	ip, r4, r0
 80004ce:	bf04      	itt	eq
 80004d0:	4619      	moveq	r1, r3
 80004d2:	4610      	moveq	r0, r2
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	ea91 0f03 	teq	r1, r3
 80004da:	bf1e      	ittt	ne
 80004dc:	2100      	movne	r1, #0
 80004de:	2000      	movne	r0, #0
 80004e0:	bd30      	popne	{r4, r5, pc}
 80004e2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004e6:	d105      	bne.n	80004f4 <__adddf3+0x230>
 80004e8:	0040      	lsls	r0, r0, #1
 80004ea:	4149      	adcs	r1, r1
 80004ec:	bf28      	it	cs
 80004ee:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004f2:	bd30      	pop	{r4, r5, pc}
 80004f4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f8:	bf3c      	itt	cc
 80004fa:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004fe:	bd30      	popcc	{r4, r5, pc}
 8000500:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000504:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000508:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800050c:	f04f 0000 	mov.w	r0, #0
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000516:	bf1a      	itte	ne
 8000518:	4619      	movne	r1, r3
 800051a:	4610      	movne	r0, r2
 800051c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000520:	bf1c      	itt	ne
 8000522:	460b      	movne	r3, r1
 8000524:	4602      	movne	r2, r0
 8000526:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800052a:	bf06      	itte	eq
 800052c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000530:	ea91 0f03 	teqeq	r1, r3
 8000534:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	bf00      	nop

0800053c <__aeabi_ui2d>:
 800053c:	f090 0f00 	teq	r0, #0
 8000540:	bf04      	itt	eq
 8000542:	2100      	moveq	r1, #0
 8000544:	4770      	bxeq	lr
 8000546:	b530      	push	{r4, r5, lr}
 8000548:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800054c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000550:	f04f 0500 	mov.w	r5, #0
 8000554:	f04f 0100 	mov.w	r1, #0
 8000558:	e750      	b.n	80003fc <__adddf3+0x138>
 800055a:	bf00      	nop

0800055c <__aeabi_i2d>:
 800055c:	f090 0f00 	teq	r0, #0
 8000560:	bf04      	itt	eq
 8000562:	2100      	moveq	r1, #0
 8000564:	4770      	bxeq	lr
 8000566:	b530      	push	{r4, r5, lr}
 8000568:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000570:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000574:	bf48      	it	mi
 8000576:	4240      	negmi	r0, r0
 8000578:	f04f 0100 	mov.w	r1, #0
 800057c:	e73e      	b.n	80003fc <__adddf3+0x138>
 800057e:	bf00      	nop

08000580 <__aeabi_f2d>:
 8000580:	0042      	lsls	r2, r0, #1
 8000582:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000586:	ea4f 0131 	mov.w	r1, r1, rrx
 800058a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800058e:	bf1f      	itttt	ne
 8000590:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000594:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000598:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800059c:	4770      	bxne	lr
 800059e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005a2:	bf08      	it	eq
 80005a4:	4770      	bxeq	lr
 80005a6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005aa:	bf04      	itt	eq
 80005ac:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b0:	4770      	bxeq	lr
 80005b2:	b530      	push	{r4, r5, lr}
 80005b4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005bc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c0:	e71c      	b.n	80003fc <__adddf3+0x138>
 80005c2:	bf00      	nop

080005c4 <__aeabi_ul2d>:
 80005c4:	ea50 0201 	orrs.w	r2, r0, r1
 80005c8:	bf08      	it	eq
 80005ca:	4770      	bxeq	lr
 80005cc:	b530      	push	{r4, r5, lr}
 80005ce:	f04f 0500 	mov.w	r5, #0
 80005d2:	e00a      	b.n	80005ea <__aeabi_l2d+0x16>

080005d4 <__aeabi_l2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005e2:	d502      	bpl.n	80005ea <__aeabi_l2d+0x16>
 80005e4:	4240      	negs	r0, r0
 80005e6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ea:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ee:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005f2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005f6:	f43f aed8 	beq.w	80003aa <__adddf3+0xe6>
 80005fa:	f04f 0203 	mov.w	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000612:	f1c2 0320 	rsb	r3, r2, #32
 8000616:	fa00 fc03 	lsl.w	ip, r0, r3
 800061a:	fa20 f002 	lsr.w	r0, r0, r2
 800061e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000622:	ea40 000e 	orr.w	r0, r0, lr
 8000626:	fa21 f102 	lsr.w	r1, r1, r2
 800062a:	4414      	add	r4, r2
 800062c:	e6bd      	b.n	80003aa <__adddf3+0xe6>
 800062e:	bf00      	nop

08000630 <__aeabi_dmul>:
 8000630:	b570      	push	{r4, r5, r6, lr}
 8000632:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000636:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800063a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800063e:	bf1d      	ittte	ne
 8000640:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000644:	ea94 0f0c 	teqne	r4, ip
 8000648:	ea95 0f0c 	teqne	r5, ip
 800064c:	f000 f8de 	bleq	800080c <__aeabi_dmul+0x1dc>
 8000650:	442c      	add	r4, r5
 8000652:	ea81 0603 	eor.w	r6, r1, r3
 8000656:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800065a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800065e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000662:	bf18      	it	ne
 8000664:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000668:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800066c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000670:	d038      	beq.n	80006e4 <__aeabi_dmul+0xb4>
 8000672:	fba0 ce02 	umull	ip, lr, r0, r2
 8000676:	f04f 0500 	mov.w	r5, #0
 800067a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800067e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000682:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000686:	f04f 0600 	mov.w	r6, #0
 800068a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800068e:	f09c 0f00 	teq	ip, #0
 8000692:	bf18      	it	ne
 8000694:	f04e 0e01 	orrne.w	lr, lr, #1
 8000698:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800069c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006a4:	d204      	bcs.n	80006b0 <__aeabi_dmul+0x80>
 80006a6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006aa:	416d      	adcs	r5, r5
 80006ac:	eb46 0606 	adc.w	r6, r6, r6
 80006b0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006b4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006bc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006c4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c8:	bf88      	it	hi
 80006ca:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006ce:	d81e      	bhi.n	800070e <__aeabi_dmul+0xde>
 80006d0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006d4:	bf08      	it	eq
 80006d6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006da:	f150 0000 	adcs.w	r0, r0, #0
 80006de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e8:	ea46 0101 	orr.w	r1, r6, r1
 80006ec:	ea40 0002 	orr.w	r0, r0, r2
 80006f0:	ea81 0103 	eor.w	r1, r1, r3
 80006f4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f8:	bfc2      	ittt	gt
 80006fa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000702:	bd70      	popgt	{r4, r5, r6, pc}
 8000704:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000708:	f04f 0e00 	mov.w	lr, #0
 800070c:	3c01      	subs	r4, #1
 800070e:	f300 80ab 	bgt.w	8000868 <__aeabi_dmul+0x238>
 8000712:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000716:	bfde      	ittt	le
 8000718:	2000      	movle	r0, #0
 800071a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800071e:	bd70      	pople	{r4, r5, r6, pc}
 8000720:	f1c4 0400 	rsb	r4, r4, #0
 8000724:	3c20      	subs	r4, #32
 8000726:	da35      	bge.n	8000794 <__aeabi_dmul+0x164>
 8000728:	340c      	adds	r4, #12
 800072a:	dc1b      	bgt.n	8000764 <__aeabi_dmul+0x134>
 800072c:	f104 0414 	add.w	r4, r4, #20
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f305 	lsl.w	r3, r0, r5
 8000738:	fa20 f004 	lsr.w	r0, r0, r4
 800073c:	fa01 f205 	lsl.w	r2, r1, r5
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000748:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800074c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000750:	fa21 f604 	lsr.w	r6, r1, r4
 8000754:	eb42 0106 	adc.w	r1, r2, r6
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 040c 	rsb	r4, r4, #12
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f304 	lsl.w	r3, r0, r4
 8000770:	fa20 f005 	lsr.w	r0, r0, r5
 8000774:	fa01 f204 	lsl.w	r2, r1, r4
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000780:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000784:	f141 0100 	adc.w	r1, r1, #0
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f1c4 0520 	rsb	r5, r4, #32
 8000798:	fa00 f205 	lsl.w	r2, r0, r5
 800079c:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a0:	fa20 f304 	lsr.w	r3, r0, r4
 80007a4:	fa01 f205 	lsl.w	r2, r1, r5
 80007a8:	ea43 0302 	orr.w	r3, r3, r2
 80007ac:	fa21 f004 	lsr.w	r0, r1, r4
 80007b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b4:	fa21 f204 	lsr.w	r2, r1, r4
 80007b8:	ea20 0002 	bic.w	r0, r0, r2
 80007bc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f094 0f00 	teq	r4, #0
 80007d0:	d10f      	bne.n	80007f2 <__aeabi_dmul+0x1c2>
 80007d2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007d6:	0040      	lsls	r0, r0, #1
 80007d8:	eb41 0101 	adc.w	r1, r1, r1
 80007dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e0:	bf08      	it	eq
 80007e2:	3c01      	subeq	r4, #1
 80007e4:	d0f7      	beq.n	80007d6 <__aeabi_dmul+0x1a6>
 80007e6:	ea41 0106 	orr.w	r1, r1, r6
 80007ea:	f095 0f00 	teq	r5, #0
 80007ee:	bf18      	it	ne
 80007f0:	4770      	bxne	lr
 80007f2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007f6:	0052      	lsls	r2, r2, #1
 80007f8:	eb43 0303 	adc.w	r3, r3, r3
 80007fc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000800:	bf08      	it	eq
 8000802:	3d01      	subeq	r5, #1
 8000804:	d0f7      	beq.n	80007f6 <__aeabi_dmul+0x1c6>
 8000806:	ea43 0306 	orr.w	r3, r3, r6
 800080a:	4770      	bx	lr
 800080c:	ea94 0f0c 	teq	r4, ip
 8000810:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000814:	bf18      	it	ne
 8000816:	ea95 0f0c 	teqne	r5, ip
 800081a:	d00c      	beq.n	8000836 <__aeabi_dmul+0x206>
 800081c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000820:	bf18      	it	ne
 8000822:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000826:	d1d1      	bne.n	80007cc <__aeabi_dmul+0x19c>
 8000828:	ea81 0103 	eor.w	r1, r1, r3
 800082c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000830:	f04f 0000 	mov.w	r0, #0
 8000834:	bd70      	pop	{r4, r5, r6, pc}
 8000836:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800083a:	bf06      	itte	eq
 800083c:	4610      	moveq	r0, r2
 800083e:	4619      	moveq	r1, r3
 8000840:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000844:	d019      	beq.n	800087a <__aeabi_dmul+0x24a>
 8000846:	ea94 0f0c 	teq	r4, ip
 800084a:	d102      	bne.n	8000852 <__aeabi_dmul+0x222>
 800084c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000850:	d113      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000852:	ea95 0f0c 	teq	r5, ip
 8000856:	d105      	bne.n	8000864 <__aeabi_dmul+0x234>
 8000858:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800085c:	bf1c      	itt	ne
 800085e:	4610      	movne	r0, r2
 8000860:	4619      	movne	r1, r3
 8000862:	d10a      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000864:	ea81 0103 	eor.w	r1, r1, r3
 8000868:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800086c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000870:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000874:	f04f 0000 	mov.w	r0, #0
 8000878:	bd70      	pop	{r4, r5, r6, pc}
 800087a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800087e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000882:	bd70      	pop	{r4, r5, r6, pc}

08000884 <__aeabi_ddiv>:
 8000884:	b570      	push	{r4, r5, r6, lr}
 8000886:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800088a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800088e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000892:	bf1d      	ittte	ne
 8000894:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000898:	ea94 0f0c 	teqne	r4, ip
 800089c:	ea95 0f0c 	teqne	r5, ip
 80008a0:	f000 f8a7 	bleq	80009f2 <__aeabi_ddiv+0x16e>
 80008a4:	eba4 0405 	sub.w	r4, r4, r5
 80008a8:	ea81 0e03 	eor.w	lr, r1, r3
 80008ac:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008b4:	f000 8088 	beq.w	80009c8 <__aeabi_ddiv+0x144>
 80008b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008bc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008c4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008cc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008d4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008dc:	429d      	cmp	r5, r3
 80008de:	bf08      	it	eq
 80008e0:	4296      	cmpeq	r6, r2
 80008e2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008e6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ea:	d202      	bcs.n	80008f2 <__aeabi_ddiv+0x6e>
 80008ec:	085b      	lsrs	r3, r3, #1
 80008ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f2:	1ab6      	subs	r6, r6, r2
 80008f4:	eb65 0503 	sbc.w	r5, r5, r3
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000902:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 000c 	orrcs.w	r0, r0, ip
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000960:	ea55 0e06 	orrs.w	lr, r5, r6
 8000964:	d018      	beq.n	8000998 <__aeabi_ddiv+0x114>
 8000966:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800096a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800096e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000972:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000976:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800097a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800097e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000982:	d1c0      	bne.n	8000906 <__aeabi_ddiv+0x82>
 8000984:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000988:	d10b      	bne.n	80009a2 <__aeabi_ddiv+0x11e>
 800098a:	ea41 0100 	orr.w	r1, r1, r0
 800098e:	f04f 0000 	mov.w	r0, #0
 8000992:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000996:	e7b6      	b.n	8000906 <__aeabi_ddiv+0x82>
 8000998:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800099c:	bf04      	itt	eq
 800099e:	4301      	orreq	r1, r0
 80009a0:	2000      	moveq	r0, #0
 80009a2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009a6:	bf88      	it	hi
 80009a8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009ac:	f63f aeaf 	bhi.w	800070e <__aeabi_dmul+0xde>
 80009b0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009b4:	bf04      	itt	eq
 80009b6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ba:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009be:	f150 0000 	adcs.w	r0, r0, #0
 80009c2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	pop	{r4, r5, r6, pc}
 80009c8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009cc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009d4:	bfc2      	ittt	gt
 80009d6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009da:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009de:	bd70      	popgt	{r4, r5, r6, pc}
 80009e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009e4:	f04f 0e00 	mov.w	lr, #0
 80009e8:	3c01      	subs	r4, #1
 80009ea:	e690      	b.n	800070e <__aeabi_dmul+0xde>
 80009ec:	ea45 0e06 	orr.w	lr, r5, r6
 80009f0:	e68d      	b.n	800070e <__aeabi_dmul+0xde>
 80009f2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009f6:	ea94 0f0c 	teq	r4, ip
 80009fa:	bf08      	it	eq
 80009fc:	ea95 0f0c 	teqeq	r5, ip
 8000a00:	f43f af3b 	beq.w	800087a <__aeabi_dmul+0x24a>
 8000a04:	ea94 0f0c 	teq	r4, ip
 8000a08:	d10a      	bne.n	8000a20 <__aeabi_ddiv+0x19c>
 8000a0a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a0e:	f47f af34 	bne.w	800087a <__aeabi_dmul+0x24a>
 8000a12:	ea95 0f0c 	teq	r5, ip
 8000a16:	f47f af25 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	e72c      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a20:	ea95 0f0c 	teq	r5, ip
 8000a24:	d106      	bne.n	8000a34 <__aeabi_ddiv+0x1b0>
 8000a26:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a2a:	f43f aefd 	beq.w	8000828 <__aeabi_dmul+0x1f8>
 8000a2e:	4610      	mov	r0, r2
 8000a30:	4619      	mov	r1, r3
 8000a32:	e722      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a34:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a3e:	f47f aec5 	bne.w	80007cc <__aeabi_dmul+0x19c>
 8000a42:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a46:	f47f af0d 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a4a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a4e:	f47f aeeb 	bne.w	8000828 <__aeabi_dmul+0x1f8>
 8000a52:	e712      	b.n	800087a <__aeabi_dmul+0x24a>

08000a54 <__gedf2>:
 8000a54:	f04f 3cff 	mov.w	ip, #4294967295
 8000a58:	e006      	b.n	8000a68 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__ledf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	e002      	b.n	8000a68 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__cmpdf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a74:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a78:	bf18      	it	ne
 8000a7a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a7e:	d01b      	beq.n	8000ab8 <__cmpdf2+0x54>
 8000a80:	b001      	add	sp, #4
 8000a82:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a86:	bf0c      	ite	eq
 8000a88:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a8c:	ea91 0f03 	teqne	r1, r3
 8000a90:	bf02      	ittt	eq
 8000a92:	ea90 0f02 	teqeq	r0, r2
 8000a96:	2000      	moveq	r0, #0
 8000a98:	4770      	bxeq	lr
 8000a9a:	f110 0f00 	cmn.w	r0, #0
 8000a9e:	ea91 0f03 	teq	r1, r3
 8000aa2:	bf58      	it	pl
 8000aa4:	4299      	cmppl	r1, r3
 8000aa6:	bf08      	it	eq
 8000aa8:	4290      	cmpeq	r0, r2
 8000aaa:	bf2c      	ite	cs
 8000aac:	17d8      	asrcs	r0, r3, #31
 8000aae:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ab2:	f040 0001 	orr.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000abc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac0:	d102      	bne.n	8000ac8 <__cmpdf2+0x64>
 8000ac2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ac6:	d107      	bne.n	8000ad8 <__cmpdf2+0x74>
 8000ac8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000acc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad0:	d1d6      	bne.n	8000a80 <__cmpdf2+0x1c>
 8000ad2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ad6:	d0d3      	beq.n	8000a80 <__cmpdf2+0x1c>
 8000ad8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop

08000ae0 <__aeabi_cdrcmple>:
 8000ae0:	4684      	mov	ip, r0
 8000ae2:	4610      	mov	r0, r2
 8000ae4:	4662      	mov	r2, ip
 8000ae6:	468c      	mov	ip, r1
 8000ae8:	4619      	mov	r1, r3
 8000aea:	4663      	mov	r3, ip
 8000aec:	e000      	b.n	8000af0 <__aeabi_cdcmpeq>
 8000aee:	bf00      	nop

08000af0 <__aeabi_cdcmpeq>:
 8000af0:	b501      	push	{r0, lr}
 8000af2:	f7ff ffb7 	bl	8000a64 <__cmpdf2>
 8000af6:	2800      	cmp	r0, #0
 8000af8:	bf48      	it	mi
 8000afa:	f110 0f00 	cmnmi.w	r0, #0
 8000afe:	bd01      	pop	{r0, pc}

08000b00 <__aeabi_dcmpeq>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff fff4 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b08:	bf0c      	ite	eq
 8000b0a:	2001      	moveq	r0, #1
 8000b0c:	2000      	movne	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmplt>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffea 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b1c:	bf34      	ite	cc
 8000b1e:	2001      	movcc	r0, #1
 8000b20:	2000      	movcs	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmple>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffe0 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b30:	bf94      	ite	ls
 8000b32:	2001      	movls	r0, #1
 8000b34:	2000      	movhi	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpge>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffce 	bl	8000ae0 <__aeabi_cdrcmple>
 8000b44:	bf94      	ite	ls
 8000b46:	2001      	movls	r0, #1
 8000b48:	2000      	movhi	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmpgt>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffc4 	bl	8000ae0 <__aeabi_cdrcmple>
 8000b58:	bf34      	ite	cc
 8000b5a:	2001      	movcc	r0, #1
 8000b5c:	2000      	movcs	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_d2uiz>:
 8000b64:	004a      	lsls	r2, r1, #1
 8000b66:	d211      	bcs.n	8000b8c <__aeabi_d2uiz+0x28>
 8000b68:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b6c:	d211      	bcs.n	8000b92 <__aeabi_d2uiz+0x2e>
 8000b6e:	d50d      	bpl.n	8000b8c <__aeabi_d2uiz+0x28>
 8000b70:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b74:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b78:	d40e      	bmi.n	8000b98 <__aeabi_d2uiz+0x34>
 8000b7a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b82:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b86:	fa23 f002 	lsr.w	r0, r3, r2
 8000b8a:	4770      	bx	lr
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b96:	d102      	bne.n	8000b9e <__aeabi_d2uiz+0x3a>
 8000b98:	f04f 30ff 	mov.w	r0, #4294967295
 8000b9c:	4770      	bx	lr
 8000b9e:	f04f 0000 	mov.w	r0, #0
 8000ba2:	4770      	bx	lr

08000ba4 <__aeabi_d2f>:
 8000ba4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bac:	bf24      	itt	cs
 8000bae:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bb6:	d90d      	bls.n	8000bd4 <__aeabi_d2f+0x30>
 8000bb8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bbc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bc8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bcc:	bf08      	it	eq
 8000bce:	f020 0001 	biceq.w	r0, r0, #1
 8000bd2:	4770      	bx	lr
 8000bd4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bd8:	d121      	bne.n	8000c1e <__aeabi_d2f+0x7a>
 8000bda:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bde:	bfbc      	itt	lt
 8000be0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be4:	4770      	bxlt	lr
 8000be6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bea:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bee:	f1c2 0218 	rsb	r2, r2, #24
 8000bf2:	f1c2 0c20 	rsb	ip, r2, #32
 8000bf6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfa:	fa20 f002 	lsr.w	r0, r0, r2
 8000bfe:	bf18      	it	ne
 8000c00:	f040 0001 	orrne.w	r0, r0, #1
 8000c04:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c08:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c0c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c10:	ea40 000c 	orr.w	r0, r0, ip
 8000c14:	fa23 f302 	lsr.w	r3, r3, r2
 8000c18:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c1c:	e7cc      	b.n	8000bb8 <__aeabi_d2f+0x14>
 8000c1e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c22:	d107      	bne.n	8000c34 <__aeabi_d2f+0x90>
 8000c24:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c28:	bf1e      	ittt	ne
 8000c2a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c2e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c32:	4770      	bxne	lr
 8000c34:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c3c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c40:	4770      	bx	lr
 8000c42:	bf00      	nop

08000c44 <__aeabi_frsub>:
 8000c44:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000c48:	e002      	b.n	8000c50 <__addsf3>
 8000c4a:	bf00      	nop

08000c4c <__aeabi_fsub>:
 8000c4c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000c50 <__addsf3>:
 8000c50:	0042      	lsls	r2, r0, #1
 8000c52:	bf1f      	itttt	ne
 8000c54:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c58:	ea92 0f03 	teqne	r2, r3
 8000c5c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c60:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c64:	d06a      	beq.n	8000d3c <__addsf3+0xec>
 8000c66:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c6a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c6e:	bfc1      	itttt	gt
 8000c70:	18d2      	addgt	r2, r2, r3
 8000c72:	4041      	eorgt	r1, r0
 8000c74:	4048      	eorgt	r0, r1
 8000c76:	4041      	eorgt	r1, r0
 8000c78:	bfb8      	it	lt
 8000c7a:	425b      	neglt	r3, r3
 8000c7c:	2b19      	cmp	r3, #25
 8000c7e:	bf88      	it	hi
 8000c80:	4770      	bxhi	lr
 8000c82:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c86:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c8a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c8e:	bf18      	it	ne
 8000c90:	4240      	negne	r0, r0
 8000c92:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c96:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c9a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c9e:	bf18      	it	ne
 8000ca0:	4249      	negne	r1, r1
 8000ca2:	ea92 0f03 	teq	r2, r3
 8000ca6:	d03f      	beq.n	8000d28 <__addsf3+0xd8>
 8000ca8:	f1a2 0201 	sub.w	r2, r2, #1
 8000cac:	fa41 fc03 	asr.w	ip, r1, r3
 8000cb0:	eb10 000c 	adds.w	r0, r0, ip
 8000cb4:	f1c3 0320 	rsb	r3, r3, #32
 8000cb8:	fa01 f103 	lsl.w	r1, r1, r3
 8000cbc:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cc0:	d502      	bpl.n	8000cc8 <__addsf3+0x78>
 8000cc2:	4249      	negs	r1, r1
 8000cc4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000cc8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000ccc:	d313      	bcc.n	8000cf6 <__addsf3+0xa6>
 8000cce:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000cd2:	d306      	bcc.n	8000ce2 <__addsf3+0x92>
 8000cd4:	0840      	lsrs	r0, r0, #1
 8000cd6:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cda:	f102 0201 	add.w	r2, r2, #1
 8000cde:	2afe      	cmp	r2, #254	; 0xfe
 8000ce0:	d251      	bcs.n	8000d86 <__addsf3+0x136>
 8000ce2:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000ce6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000cea:	bf08      	it	eq
 8000cec:	f020 0001 	biceq.w	r0, r0, #1
 8000cf0:	ea40 0003 	orr.w	r0, r0, r3
 8000cf4:	4770      	bx	lr
 8000cf6:	0049      	lsls	r1, r1, #1
 8000cf8:	eb40 0000 	adc.w	r0, r0, r0
 8000cfc:	3a01      	subs	r2, #1
 8000cfe:	bf28      	it	cs
 8000d00:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000d04:	d2ed      	bcs.n	8000ce2 <__addsf3+0x92>
 8000d06:	fab0 fc80 	clz	ip, r0
 8000d0a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d0e:	ebb2 020c 	subs.w	r2, r2, ip
 8000d12:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d16:	bfaa      	itet	ge
 8000d18:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d1c:	4252      	neglt	r2, r2
 8000d1e:	4318      	orrge	r0, r3
 8000d20:	bfbc      	itt	lt
 8000d22:	40d0      	lsrlt	r0, r2
 8000d24:	4318      	orrlt	r0, r3
 8000d26:	4770      	bx	lr
 8000d28:	f092 0f00 	teq	r2, #0
 8000d2c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000d30:	bf06      	itte	eq
 8000d32:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000d36:	3201      	addeq	r2, #1
 8000d38:	3b01      	subne	r3, #1
 8000d3a:	e7b5      	b.n	8000ca8 <__addsf3+0x58>
 8000d3c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d40:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d44:	bf18      	it	ne
 8000d46:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d4a:	d021      	beq.n	8000d90 <__addsf3+0x140>
 8000d4c:	ea92 0f03 	teq	r2, r3
 8000d50:	d004      	beq.n	8000d5c <__addsf3+0x10c>
 8000d52:	f092 0f00 	teq	r2, #0
 8000d56:	bf08      	it	eq
 8000d58:	4608      	moveq	r0, r1
 8000d5a:	4770      	bx	lr
 8000d5c:	ea90 0f01 	teq	r0, r1
 8000d60:	bf1c      	itt	ne
 8000d62:	2000      	movne	r0, #0
 8000d64:	4770      	bxne	lr
 8000d66:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d6a:	d104      	bne.n	8000d76 <__addsf3+0x126>
 8000d6c:	0040      	lsls	r0, r0, #1
 8000d6e:	bf28      	it	cs
 8000d70:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d74:	4770      	bx	lr
 8000d76:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d7a:	bf3c      	itt	cc
 8000d7c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d80:	4770      	bxcc	lr
 8000d82:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d86:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d8a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d8e:	4770      	bx	lr
 8000d90:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d94:	bf16      	itet	ne
 8000d96:	4608      	movne	r0, r1
 8000d98:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d9c:	4601      	movne	r1, r0
 8000d9e:	0242      	lsls	r2, r0, #9
 8000da0:	bf06      	itte	eq
 8000da2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000da6:	ea90 0f01 	teqeq	r0, r1
 8000daa:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000dae:	4770      	bx	lr

08000db0 <__aeabi_ui2f>:
 8000db0:	f04f 0300 	mov.w	r3, #0
 8000db4:	e004      	b.n	8000dc0 <__aeabi_i2f+0x8>
 8000db6:	bf00      	nop

08000db8 <__aeabi_i2f>:
 8000db8:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000dbc:	bf48      	it	mi
 8000dbe:	4240      	negmi	r0, r0
 8000dc0:	ea5f 0c00 	movs.w	ip, r0
 8000dc4:	bf08      	it	eq
 8000dc6:	4770      	bxeq	lr
 8000dc8:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000dcc:	4601      	mov	r1, r0
 8000dce:	f04f 0000 	mov.w	r0, #0
 8000dd2:	e01c      	b.n	8000e0e <__aeabi_l2f+0x2a>

08000dd4 <__aeabi_ul2f>:
 8000dd4:	ea50 0201 	orrs.w	r2, r0, r1
 8000dd8:	bf08      	it	eq
 8000dda:	4770      	bxeq	lr
 8000ddc:	f04f 0300 	mov.w	r3, #0
 8000de0:	e00a      	b.n	8000df8 <__aeabi_l2f+0x14>
 8000de2:	bf00      	nop

08000de4 <__aeabi_l2f>:
 8000de4:	ea50 0201 	orrs.w	r2, r0, r1
 8000de8:	bf08      	it	eq
 8000dea:	4770      	bxeq	lr
 8000dec:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000df0:	d502      	bpl.n	8000df8 <__aeabi_l2f+0x14>
 8000df2:	4240      	negs	r0, r0
 8000df4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000df8:	ea5f 0c01 	movs.w	ip, r1
 8000dfc:	bf02      	ittt	eq
 8000dfe:	4684      	moveq	ip, r0
 8000e00:	4601      	moveq	r1, r0
 8000e02:	2000      	moveq	r0, #0
 8000e04:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e08:	bf08      	it	eq
 8000e0a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e0e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e12:	fabc f28c 	clz	r2, ip
 8000e16:	3a08      	subs	r2, #8
 8000e18:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e1c:	db10      	blt.n	8000e40 <__aeabi_l2f+0x5c>
 8000e1e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e22:	4463      	add	r3, ip
 8000e24:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e28:	f1c2 0220 	rsb	r2, r2, #32
 8000e2c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000e30:	fa20 f202 	lsr.w	r2, r0, r2
 8000e34:	eb43 0002 	adc.w	r0, r3, r2
 8000e38:	bf08      	it	eq
 8000e3a:	f020 0001 	biceq.w	r0, r0, #1
 8000e3e:	4770      	bx	lr
 8000e40:	f102 0220 	add.w	r2, r2, #32
 8000e44:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e48:	f1c2 0220 	rsb	r2, r2, #32
 8000e4c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e50:	fa21 f202 	lsr.w	r2, r1, r2
 8000e54:	eb43 0002 	adc.w	r0, r3, r2
 8000e58:	bf08      	it	eq
 8000e5a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e5e:	4770      	bx	lr

08000e60 <__gesf2>:
 8000e60:	f04f 3cff 	mov.w	ip, #4294967295
 8000e64:	e006      	b.n	8000e74 <__cmpsf2+0x4>
 8000e66:	bf00      	nop

08000e68 <__lesf2>:
 8000e68:	f04f 0c01 	mov.w	ip, #1
 8000e6c:	e002      	b.n	8000e74 <__cmpsf2+0x4>
 8000e6e:	bf00      	nop

08000e70 <__cmpsf2>:
 8000e70:	f04f 0c01 	mov.w	ip, #1
 8000e74:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000e78:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e7c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000e80:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e84:	bf18      	it	ne
 8000e86:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000e8a:	d011      	beq.n	8000eb0 <__cmpsf2+0x40>
 8000e8c:	b001      	add	sp, #4
 8000e8e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000e92:	bf18      	it	ne
 8000e94:	ea90 0f01 	teqne	r0, r1
 8000e98:	bf58      	it	pl
 8000e9a:	ebb2 0003 	subspl.w	r0, r2, r3
 8000e9e:	bf88      	it	hi
 8000ea0:	17c8      	asrhi	r0, r1, #31
 8000ea2:	bf38      	it	cc
 8000ea4:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000ea8:	bf18      	it	ne
 8000eaa:	f040 0001 	orrne.w	r0, r0, #1
 8000eae:	4770      	bx	lr
 8000eb0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000eb4:	d102      	bne.n	8000ebc <__cmpsf2+0x4c>
 8000eb6:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000eba:	d105      	bne.n	8000ec8 <__cmpsf2+0x58>
 8000ebc:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000ec0:	d1e4      	bne.n	8000e8c <__cmpsf2+0x1c>
 8000ec2:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000ec6:	d0e1      	beq.n	8000e8c <__cmpsf2+0x1c>
 8000ec8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ecc:	4770      	bx	lr
 8000ece:	bf00      	nop

08000ed0 <__aeabi_cfrcmple>:
 8000ed0:	4684      	mov	ip, r0
 8000ed2:	4608      	mov	r0, r1
 8000ed4:	4661      	mov	r1, ip
 8000ed6:	e7ff      	b.n	8000ed8 <__aeabi_cfcmpeq>

08000ed8 <__aeabi_cfcmpeq>:
 8000ed8:	b50f      	push	{r0, r1, r2, r3, lr}
 8000eda:	f7ff ffc9 	bl	8000e70 <__cmpsf2>
 8000ede:	2800      	cmp	r0, #0
 8000ee0:	bf48      	it	mi
 8000ee2:	f110 0f00 	cmnmi.w	r0, #0
 8000ee6:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000ee8 <__aeabi_fcmpeq>:
 8000ee8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000eec:	f7ff fff4 	bl	8000ed8 <__aeabi_cfcmpeq>
 8000ef0:	bf0c      	ite	eq
 8000ef2:	2001      	moveq	r0, #1
 8000ef4:	2000      	movne	r0, #0
 8000ef6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000efa:	bf00      	nop

08000efc <__aeabi_fcmplt>:
 8000efc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f00:	f7ff ffea 	bl	8000ed8 <__aeabi_cfcmpeq>
 8000f04:	bf34      	ite	cc
 8000f06:	2001      	movcc	r0, #1
 8000f08:	2000      	movcs	r0, #0
 8000f0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f0e:	bf00      	nop

08000f10 <__aeabi_fcmple>:
 8000f10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f14:	f7ff ffe0 	bl	8000ed8 <__aeabi_cfcmpeq>
 8000f18:	bf94      	ite	ls
 8000f1a:	2001      	movls	r0, #1
 8000f1c:	2000      	movhi	r0, #0
 8000f1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f22:	bf00      	nop

08000f24 <__aeabi_fcmpge>:
 8000f24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f28:	f7ff ffd2 	bl	8000ed0 <__aeabi_cfrcmple>
 8000f2c:	bf94      	ite	ls
 8000f2e:	2001      	movls	r0, #1
 8000f30:	2000      	movhi	r0, #0
 8000f32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f36:	bf00      	nop

08000f38 <__aeabi_fcmpgt>:
 8000f38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f3c:	f7ff ffc8 	bl	8000ed0 <__aeabi_cfrcmple>
 8000f40:	bf34      	ite	cc
 8000f42:	2001      	movcc	r0, #1
 8000f44:	2000      	movcs	r0, #0
 8000f46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f4a:	bf00      	nop

08000f4c <__aeabi_f2uiz>:
 8000f4c:	0042      	lsls	r2, r0, #1
 8000f4e:	d20e      	bcs.n	8000f6e <__aeabi_f2uiz+0x22>
 8000f50:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000f54:	d30b      	bcc.n	8000f6e <__aeabi_f2uiz+0x22>
 8000f56:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000f5a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f5e:	d409      	bmi.n	8000f74 <__aeabi_f2uiz+0x28>
 8000f60:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f64:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000f68:	fa23 f002 	lsr.w	r0, r3, r2
 8000f6c:	4770      	bx	lr
 8000f6e:	f04f 0000 	mov.w	r0, #0
 8000f72:	4770      	bx	lr
 8000f74:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000f78:	d101      	bne.n	8000f7e <__aeabi_f2uiz+0x32>
 8000f7a:	0242      	lsls	r2, r0, #9
 8000f7c:	d102      	bne.n	8000f84 <__aeabi_f2uiz+0x38>
 8000f7e:	f04f 30ff 	mov.w	r0, #4294967295
 8000f82:	4770      	bx	lr
 8000f84:	f04f 0000 	mov.w	r0, #0
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop

08000f8c <BLINKY_bluepill>:
 *  Input:
 *      uint32_t time1 - time of light on in milliseconds
 *      uint32_t time2 - time in light off in milliseconds
 */
void BLINKY_bluepill(uint32_t time1, uint32_t time2)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
 8000f94:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000f96:	2200      	movs	r2, #0
 8000f98:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f9c:	4809      	ldr	r0, [pc, #36]	; (8000fc4 <BLINKY_bluepill+0x38>)
 8000f9e:	f001 fd21 	bl	80029e4 <HAL_GPIO_WritePin>
    HAL_Delay(time1); //different delays to test which of GPIO_PIN_RESET and SET turns on or off the LED.
 8000fa2:	6878      	ldr	r0, [r7, #4]
 8000fa4:	f001 f888 	bl	80020b8 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8000fa8:	2201      	movs	r2, #1
 8000faa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000fae:	4805      	ldr	r0, [pc, #20]	; (8000fc4 <BLINKY_bluepill+0x38>)
 8000fb0:	f001 fd18 	bl	80029e4 <HAL_GPIO_WritePin>
    HAL_Delay(time2);
 8000fb4:	6838      	ldr	r0, [r7, #0]
 8000fb6:	f001 f87f 	bl	80020b8 <HAL_Delay>
}
 8000fba:	bf00      	nop
 8000fbc:	3708      	adds	r7, #8
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	40011000 	.word	0x40011000

08000fc8 <CANstate_InitAll>:
*    This function handles the creation and organisation
*    of message structures preinitialised as global static
*    variables, arrays, and structs.
*/
extern Brightside_CAN_MessageSeries* CANstate_InitAll(CAN_HandleTypeDef * hcan)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b082      	sub	sp, #8
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
    //initialize handles from cubeMX
	Brightside_CAN_handle = hcan;
 8000fd0:	4a09      	ldr	r2, [pc, #36]	; (8000ff8 <CANstate_InitAll+0x30>)
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	6013      	str	r3, [r2, #0]

	//Initialize static variables
    STATIC_lastInterval = 0;
 8000fd6:	4b09      	ldr	r3, [pc, #36]	; (8000ffc <CANstate_InitAll+0x34>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	601a      	str	r2, [r3, #0]
    STATIC_lastSubInterval = 0;
 8000fdc:	4b08      	ldr	r3, [pc, #32]	; (8001000 <CANstate_InitAll+0x38>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	601a      	str	r2, [r3, #0]
    //STATIC_messageArrays = 0;

    //initialize message series structures
    CAN_InitMessageSeries_Dynamic(
 8000fe2:	2304      	movs	r3, #4
 8000fe4:	4a07      	ldr	r2, [pc, #28]	; (8001004 <CANstate_InitAll+0x3c>)
 8000fe6:	4908      	ldr	r1, [pc, #32]	; (8001008 <CANstate_InitAll+0x40>)
 8000fe8:	4808      	ldr	r0, [pc, #32]	; (800100c <CANstate_InitAll+0x44>)
 8000fea:	f000 f855 	bl	8001098 <CAN_InitMessageSeries_Dynamic>
        &STATIC_ElithionSeries,
        STATIC_messagesWiseContent,
        STATIC_messageArrays,
        CAN_ELITHION_MESSAGE_SERIES_SIZE);

    return &STATIC_ElithionSeries;
 8000fee:	4b07      	ldr	r3, [pc, #28]	; (800100c <CANstate_InitAll+0x44>)
}
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	3708      	adds	r7, #8
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}
 8000ff8:	2000004c 	.word	0x2000004c
 8000ffc:	20000054 	.word	0x20000054
 8001000:	20000058 	.word	0x20000058
 8001004:	200000e8 	.word	0x200000e8
 8001008:	20000068 	.word	0x20000068
 800100c:	2000005c 	.word	0x2000005c

08001010 <CAN_InitHeaderStruct>:
@note
    Currently, this function is meant for specific messages with CAN IDs of 622,623,626, and 627.
    This is a lazy bandaid feature and should be moved to a new function if more message series are added.
*/
void CAN_InitHeaderStruct(Brightside_CAN_Message * CANmessageWiseContent, int messageSeriesSize)
{
 8001010:	b480      	push	{r7}
 8001012:	b085      	sub	sp, #20
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
 8001018:	6039      	str	r1, [r7, #0]
    Brightside_CAN_Message* elementAddress = CANmessageWiseContent;
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	60fb      	str	r3, [r7, #12]
    for(int i=0 ; i < messageSeriesSize ; ++i)
 800101e:	2300      	movs	r3, #0
 8001020:	60bb      	str	r3, [r7, #8]
 8001022:	e01a      	b.n	800105a <CAN_InitHeaderStruct+0x4a>
    {
        elementAddress -> header.StdId = CAN_INITIAL_ELITHION_SERIES_ADDRESS + i;
 8001024:	68bb      	ldr	r3, [r7, #8]
 8001026:	f503 7316 	add.w	r3, r3, #600	; 0x258
 800102a:	461a      	mov	r2, r3
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	601a      	str	r2, [r3, #0]
        elementAddress -> header.ExtId = CAN_UNUSED_EXT_ID;
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	4a18      	ldr	r2, [pc, #96]	; (8001094 <CAN_InitHeaderStruct+0x84>)
 8001034:	605a      	str	r2, [r3, #4]
        elementAddress -> header.IDE   = CAN_ID_STD;   //Predefined constant in stm32 include file.
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	2200      	movs	r2, #0
 800103a:	609a      	str	r2, [r3, #8]
        elementAddress -> header.RTR   = CAN_RTR_DATA; //Predefined constant in stm32 include file.
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	2200      	movs	r2, #0
 8001040:	60da      	str	r2, [r3, #12]
        elementAddress -> header.DLC   = CAN_BRIGHTSIDE_DATA_LENGTH;
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	2208      	movs	r2, #8
 8001046:	611a      	str	r2, [r3, #16]
        elementAddress -> header.TransmitGlobalTime = DISABLE;//We could use this eventually, if we use a custom message format
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	2200      	movs	r2, #0
 800104c:	751a      	strb	r2, [r3, #20]

        ++elementAddress;
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	3320      	adds	r3, #32
 8001052:	60fb      	str	r3, [r7, #12]
    for(int i=0 ; i < messageSeriesSize ; ++i)
 8001054:	68bb      	ldr	r3, [r7, #8]
 8001056:	3301      	adds	r3, #1
 8001058:	60bb      	str	r3, [r7, #8]
 800105a:	68ba      	ldr	r2, [r7, #8]
 800105c:	683b      	ldr	r3, [r7, #0]
 800105e:	429a      	cmp	r2, r3
 8001060:	dbe0      	blt.n	8001024 <CAN_InitHeaderStruct+0x14>
    }

    //separate assignments for setting unique, non-consecutive addresses.
    (CANmessageWiseContent + 0) -> header.StdId = ADDRESS_622;
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	f240 226e 	movw	r2, #622	; 0x26e
 8001068:	601a      	str	r2, [r3, #0]
    (CANmessageWiseContent + 1) -> header.StdId = ADDRESS_623;
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	3320      	adds	r3, #32
 800106e:	f240 226f 	movw	r2, #623	; 0x26f
 8001072:	601a      	str	r2, [r3, #0]
    (CANmessageWiseContent + 2) -> header.StdId = ADDRESS_626;
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	3340      	adds	r3, #64	; 0x40
 8001078:	f240 2272 	movw	r2, #626	; 0x272
 800107c:	601a      	str	r2, [r3, #0]
    (CANmessageWiseContent + 3) -> header.StdId = ADDRESS_627;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	3360      	adds	r3, #96	; 0x60
 8001082:	f240 2273 	movw	r2, #627	; 0x273
 8001086:	601a      	str	r2, [r3, #0]
}
 8001088:	bf00      	nop
 800108a:	3714      	adds	r7, #20
 800108c:	46bd      	mov	sp, r7
 800108e:	bc80      	pop	{r7}
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop
 8001094:	0deadbee 	.word	0x0deadbee

08001098 <CAN_InitMessageSeries_Dynamic>:
void CAN_InitMessageSeries_Dynamic(
        Brightside_CAN_MessageSeries * seriesStruct,
        Brightside_CAN_Message * messageWiseContent,
        uint8_t messageArrays[CAN_ELITHION_MESSAGE_SERIES_SIZE][CAN_BRIGHTSIDE_DATA_LENGTH],
        int messageSeriesSize)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b086      	sub	sp, #24
 800109c:	af00      	add	r7, sp, #0
 800109e:	60f8      	str	r0, [r7, #12]
 80010a0:	60b9      	str	r1, [r7, #8]
 80010a2:	607a      	str	r2, [r7, #4]
 80010a4:	603b      	str	r3, [r7, #0]

    CAN_InitHeaderStruct(messageWiseContent, messageSeriesSize);
 80010a6:	6839      	ldr	r1, [r7, #0]
 80010a8:	68b8      	ldr	r0, [r7, #8]
 80010aa:	f7ff ffb1 	bl	8001010 <CAN_InitHeaderStruct>

    //intended function: assign to the Message struct the first address of the 2nd dimension of the message array
    for (int series_i = 0; series_i < messageSeriesSize; ++series_i)
 80010ae:	2300      	movs	r3, #0
 80010b0:	617b      	str	r3, [r7, #20]
 80010b2:	e00b      	b.n	80010cc <CAN_InitMessageSeries_Dynamic+0x34>
    {
    	//reminder: only giving the first dimension effectively passes the first address
    	//of a 1D array that contains the 2nd dimension's data.
        messageWiseContent[series_i].dataFrame = messageArrays[series_i];
 80010b4:	697b      	ldr	r3, [r7, #20]
 80010b6:	00da      	lsls	r2, r3, #3
 80010b8:	697b      	ldr	r3, [r7, #20]
 80010ba:	015b      	lsls	r3, r3, #5
 80010bc:	68b9      	ldr	r1, [r7, #8]
 80010be:	440b      	add	r3, r1
 80010c0:	6879      	ldr	r1, [r7, #4]
 80010c2:	440a      	add	r2, r1
 80010c4:	619a      	str	r2, [r3, #24]
    for (int series_i = 0; series_i < messageSeriesSize; ++series_i)
 80010c6:	697b      	ldr	r3, [r7, #20]
 80010c8:	3301      	adds	r3, #1
 80010ca:	617b      	str	r3, [r7, #20]
 80010cc:	697a      	ldr	r2, [r7, #20]
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	429a      	cmp	r2, r3
 80010d2:	dbef      	blt.n	80010b4 <CAN_InitMessageSeries_Dynamic+0x1c>
    }

    seriesStruct->message = messageWiseContent;
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	68ba      	ldr	r2, [r7, #8]
 80010d8:	601a      	str	r2, [r3, #0]
    seriesStruct->runningIndex = 0;
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	2200      	movs	r2, #0
 80010de:	605a      	str	r2, [r3, #4]
    seriesStruct->messageSeriesSize = messageSeriesSize;
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	683a      	ldr	r2, [r7, #0]
 80010e4:	609a      	str	r2, [r3, #8]

}
 80010e6:	bf00      	nop
 80010e8:	3718      	adds	r7, #24
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
	...

080010f0 <CANstate>:
        - this function used to be called "CANstate_EntryCheck"
*/


extern HAL_StatusTypeDef CANstate(Brightside_CAN_MessageSeries * pSeries)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b086      	sub	sp, #24
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
    uint32_t
        tickValue = HAL_GetTick(),
 80010f8:	f000 ffd4 	bl	80020a4 <HAL_GetTick>
 80010fc:	60f8      	str	r0, [r7, #12]
        tickDelta,
        tickSubDelta;
    HAL_StatusTypeDef
        status = HAL_OK;
 80010fe:	2300      	movs	r3, #0
 8001100:	72fb      	strb	r3, [r7, #11]

    //gets the absolute difference between tickValue and lastInterval
    //avoids counter reset edge-case
    if(tickValue >= STATIC_lastInterval)
 8001102:	4b31      	ldr	r3, [pc, #196]	; (80011c8 <CANstate+0xd8>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	68fa      	ldr	r2, [r7, #12]
 8001108:	429a      	cmp	r2, r3
 800110a:	d305      	bcc.n	8001118 <CANstate+0x28>
    {
        tickDelta = tickValue - STATIC_lastInterval;
 800110c:	4b2e      	ldr	r3, [pc, #184]	; (80011c8 <CANstate+0xd8>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	68fa      	ldr	r2, [r7, #12]
 8001112:	1ad3      	subs	r3, r2, r3
 8001114:	617b      	str	r3, [r7, #20]
 8001116:	e007      	b.n	8001128 <CANstate+0x38>
    }
    else //if(tickValue < lastInterval) //if overflow
    {
        tickDelta = PH_MAX_VALUE - STATIC_lastInterval + tickValue;
 8001118:	4b2b      	ldr	r3, [pc, #172]	; (80011c8 <CANstate+0xd8>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	68fa      	ldr	r2, [r7, #12]
 800111e:	1ad3      	subs	r3, r2, r3
 8001120:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8001124:	3b01      	subs	r3, #1
 8001126:	617b      	str	r3, [r7, #20]
    }

    //gets the absolute difference between tickValue and lastSubInterval
    if(tickValue >= STATIC_lastSubInterval)
 8001128:	4b28      	ldr	r3, [pc, #160]	; (80011cc <CANstate+0xdc>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	68fa      	ldr	r2, [r7, #12]
 800112e:	429a      	cmp	r2, r3
 8001130:	d305      	bcc.n	800113e <CANstate+0x4e>
    {
        tickSubDelta = tickValue - STATIC_lastSubInterval;
 8001132:	4b26      	ldr	r3, [pc, #152]	; (80011cc <CANstate+0xdc>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	68fa      	ldr	r2, [r7, #12]
 8001138:	1ad3      	subs	r3, r2, r3
 800113a:	613b      	str	r3, [r7, #16]
 800113c:	e007      	b.n	800114e <CANstate+0x5e>
    }
    else //if(tickValue < lastSubInterval)
    {
        tickSubDelta = PH_MAX_VALUE - STATIC_lastSubInterval + tickValue;
 800113e:	4b23      	ldr	r3, [pc, #140]	; (80011cc <CANstate+0xdc>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	68fa      	ldr	r2, [r7, #12]
 8001144:	1ad3      	subs	r3, r2, r3
 8001146:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800114a:	3b01      	subs	r3, #1
 800114c:	613b      	str	r3, [r7, #16]
    }

    //check if called at 1.0s interval or greater
    //if so, run additional functions.
    if(tickDelta >= ONE_THOUSAND_MILLISECONDS)
 800114e:	697b      	ldr	r3, [r7, #20]
 8001150:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001154:	d31c      	bcc.n	8001190 <CANstate+0xa0>
    {
        //update lastInterval to be a multiple of 1.0s.
        STATIC_lastInterval = tickValue - (tickValue % ONE_THOUSAND_MILLISECONDS);
 8001156:	68fa      	ldr	r2, [r7, #12]
 8001158:	4b1d      	ldr	r3, [pc, #116]	; (80011d0 <CANstate+0xe0>)
 800115a:	fba3 1302 	umull	r1, r3, r3, r2
 800115e:	099b      	lsrs	r3, r3, #6
 8001160:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001164:	fb01 f303 	mul.w	r3, r1, r3
 8001168:	1ad3      	subs	r3, r2, r3
 800116a:	68fa      	ldr	r2, [r7, #12]
 800116c:	1ad3      	subs	r3, r2, r3
 800116e:	4a16      	ldr	r2, [pc, #88]	; (80011c8 <CANstate+0xd8>)
 8001170:	6013      	str	r3, [r2, #0]
        if(CANstate_staleCheck() != CAN_NOT_STALE)
 8001172:	f000 f831 	bl	80011d8 <CANstate_staleCheck>
        {
            //at this moment, there isn't anything special to do with stale messages
        }
        CANstate_compileAll(pSeries);
 8001176:	6878      	ldr	r0, [r7, #4]
 8001178:	f000 f840 	bl	80011fc <CANstate_compileAll>
        CANstate_resetRequestQueue(pSeries);
 800117c:	6878      	ldr	r0, [r7, #4]
 800117e:	f000 f8c7 	bl	8001310 <CANstate_resetRequestQueue>
        status = CANstate_requestQueue(pSeries);
 8001182:	6878      	ldr	r0, [r7, #4]
 8001184:	f000 f86c 	bl	8001260 <CANstate_requestQueue>
 8001188:	4603      	mov	r3, r0
 800118a:	72fb      	strb	r3, [r7, #11]
        // if(status != HAL_OK)
        // {
        //     return status;
        // }
        // else
            return status;
 800118c:	7afb      	ldrb	r3, [r7, #11]
 800118e:	e017      	b.n	80011c0 <CANstate+0xd0>
    }

    else if(tickSubDelta < TWO_HUNDRED_MILLISECONDS)
 8001190:	693b      	ldr	r3, [r7, #16]
 8001192:	2bc7      	cmp	r3, #199	; 0xc7
 8001194:	d801      	bhi.n	800119a <CANstate+0xaa>
    {
        return status;
 8001196:	7afb      	ldrb	r3, [r7, #11]
 8001198:	e012      	b.n	80011c0 <CANstate+0xd0>
    }

    else //if(tickSubDelta >= TWO_HUNDRED_MILLISECONDS)
    {
        //update lastSubInterval to be a multiple of 0.2s.
        STATIC_lastSubInterval = tickValue - (tickValue % TWO_HUNDRED_MILLISECONDS);
 800119a:	68fa      	ldr	r2, [r7, #12]
 800119c:	4b0d      	ldr	r3, [pc, #52]	; (80011d4 <CANstate+0xe4>)
 800119e:	fba3 1302 	umull	r1, r3, r3, r2
 80011a2:	099b      	lsrs	r3, r3, #6
 80011a4:	21c8      	movs	r1, #200	; 0xc8
 80011a6:	fb01 f303 	mul.w	r3, r1, r3
 80011aa:	1ad3      	subs	r3, r2, r3
 80011ac:	68fa      	ldr	r2, [r7, #12]
 80011ae:	1ad3      	subs	r3, r2, r3
 80011b0:	4a06      	ldr	r2, [pc, #24]	; (80011cc <CANstate+0xdc>)
 80011b2:	6013      	str	r3, [r2, #0]
        status = CANstate_requestQueue(pSeries);
 80011b4:	6878      	ldr	r0, [r7, #4]
 80011b6:	f000 f853 	bl	8001260 <CANstate_requestQueue>
 80011ba:	4603      	mov	r3, r0
 80011bc:	72fb      	strb	r3, [r7, #11]
        // if(status != HAL_OK)
        // {
        //     return status;
        // }
        // else
            return status;
 80011be:	7afb      	ldrb	r3, [r7, #11]
    }
}
 80011c0:	4618      	mov	r0, r3
 80011c2:	3718      	adds	r7, #24
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bd80      	pop	{r7, pc}
 80011c8:	20000054 	.word	0x20000054
 80011cc:	20000058 	.word	0x20000058
 80011d0:	10624dd3 	.word	0x10624dd3
 80011d4:	51eb851f 	.word	0x51eb851f

080011d8 <CANstate_staleCheck>:

@returns    returns 1 if there is stale data
@returns    else, returns 0 if the mailboxes are empty, i.e. without stale data to send.
*/
uint8_t CANstate_staleCheck() //PH_ removed "static inline" to allow compilation. Consider adding keywords later or refactoring this function to be inline.
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	af00      	add	r7, sp, #0
    if(HAL_CAN_GetTxMailboxesFreeLevel(Brightside_CAN_handle) != 3)
 80011dc:	4b06      	ldr	r3, [pc, #24]	; (80011f8 <CANstate_staleCheck+0x20>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4618      	mov	r0, r3
 80011e2:	f001 f962 	bl	80024aa <HAL_CAN_GetTxMailboxesFreeLevel>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b03      	cmp	r3, #3
 80011ea:	d001      	beq.n	80011f0 <CANstate_staleCheck+0x18>
    {
        return CAN_STALE;
 80011ec:	2301      	movs	r3, #1
 80011ee:	e000      	b.n	80011f2 <CANstate_staleCheck+0x1a>
    }
    return CAN_NOT_STALE;
 80011f0:	2300      	movs	r3, #0
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	2000004c 	.word	0x2000004c

080011fc <CANstate_compileAll>:
@note
Design Notes:
    Each CompileMessage() function call takes the message[].dataFrame element of the struct parameter.
*/
void CANstate_compileAll(Brightside_CAN_MessageSeries * pSeries)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b082      	sub	sp, #8
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
    CAN_CompileMessage622(pSeries->message[0].dataFrame, CAN_PACKDATA_POINTER);
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	699b      	ldr	r3, [r3, #24]
 800120a:	4a14      	ldr	r2, [pc, #80]	; (800125c <CANstate_compileAll+0x60>)
 800120c:	6812      	ldr	r2, [r2, #0]
 800120e:	4611      	mov	r1, r2
 8001210:	4618      	mov	r0, r3
 8001212:	f000 f889 	bl	8001328 <CAN_CompileMessage622>
    CAN_CompileMessage623(pSeries->message[1].dataFrame, CAN_PACKDATA_POINTER);
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	3320      	adds	r3, #32
 800121c:	699b      	ldr	r3, [r3, #24]
 800121e:	4a0f      	ldr	r2, [pc, #60]	; (800125c <CANstate_compileAll+0x60>)
 8001220:	6812      	ldr	r2, [r2, #0]
 8001222:	4611      	mov	r1, r2
 8001224:	4618      	mov	r0, r3
 8001226:	f000 f8f7 	bl	8001418 <CAN_CompileMessage623>
    CAN_CompileMessage626(pSeries->message[2].dataFrame, CAN_PACKDATA_POINTER);
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	3340      	adds	r3, #64	; 0x40
 8001230:	699b      	ldr	r3, [r3, #24]
 8001232:	4a0a      	ldr	r2, [pc, #40]	; (800125c <CANstate_compileAll+0x60>)
 8001234:	6812      	ldr	r2, [r2, #0]
 8001236:	4611      	mov	r1, r2
 8001238:	4618      	mov	r0, r3
 800123a:	f000 f9cb 	bl	80015d4 <CAN_CompileMessage626>
    CAN_CompileMessage627(pSeries->message[3].dataFrame, CAN_PACKDATA_POINTER);
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	3360      	adds	r3, #96	; 0x60
 8001244:	699b      	ldr	r3, [r3, #24]
 8001246:	4a05      	ldr	r2, [pc, #20]	; (800125c <CANstate_compileAll+0x60>)
 8001248:	6812      	ldr	r2, [r2, #0]
 800124a:	4611      	mov	r1, r2
 800124c:	4618      	mov	r0, r3
 800124e:	f000 f9d3 	bl	80015f8 <CAN_CompileMessage627>
}
 8001252:	bf00      	nop
 8001254:	3708      	adds	r7, #8
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	20000050 	.word	0x20000050

08001260 <CANstate_requestQueue>:
@par        Algorithm:

@note       Design Notes: This function should NOT reset the runningIndex.
*/
HAL_StatusTypeDef CANstate_requestQueue(Brightside_CAN_MessageSeries * pSeries)
{
 8001260:	b590      	push	{r4, r7, lr}
 8001262:	b085      	sub	sp, #20
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]

    //else

    HAL_StatusTypeDef
        status = HAL_OK;
 8001268:	2300      	movs	r3, #0
 800126a:	73fb      	strb	r3, [r7, #15]
    uint8_t attempt = 0;
 800126c:	2300      	movs	r3, #0
 800126e:	73bb      	strb	r3, [r7, #14]

    int messageIndex = pSeries -> runningIndex;
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	685b      	ldr	r3, [r3, #4]
 8001274:	60bb      	str	r3, [r7, #8]
    if(messageIndex >= pSeries->messageSeriesSize)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	689b      	ldr	r3, [r3, #8]
 800127a:	68ba      	ldr	r2, [r7, #8]
 800127c:	429a      	cmp	r2, r3
 800127e:	db2f      	blt.n	80012e0 <CANstate_requestQueue+0x80>
    {
        return HAL_OK;
 8001280:	2300      	movs	r3, #0
 8001282:	e03e      	b.n	8001302 <CANstate_requestQueue+0xa2>
    {
#if CAN_ENABLE_REQUEST_QUEUE_REDUNDANCY == 1
        //attempt transmission at most three times
        do{
            status =
                HAL_CAN_AddTxMessage
 8001284:	4b21      	ldr	r3, [pc, #132]	; (800130c <CANstate_requestQueue+0xac>)
 8001286:	6818      	ldr	r0, [r3, #0]
                    (
                    Brightside_CAN_handle,
                    &pSeries->message[messageIndex].header,
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681a      	ldr	r2, [r3, #0]
 800128c:	68bb      	ldr	r3, [r7, #8]
 800128e:	015b      	lsls	r3, r3, #5
 8001290:	4413      	add	r3, r2
                HAL_CAN_AddTxMessage
 8001292:	461c      	mov	r4, r3
                    pSeries->message[messageIndex].dataFrame,//intent: pass the array using call by value.
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681a      	ldr	r2, [r3, #0]
 8001298:	68bb      	ldr	r3, [r7, #8]
 800129a:	015b      	lsls	r3, r3, #5
 800129c:	4413      	add	r3, r2
                HAL_CAN_AddTxMessage
 800129e:	6999      	ldr	r1, [r3, #24]
                    &pSeries->message[messageIndex].mailbox
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681a      	ldr	r2, [r3, #0]
 80012a4:	68bb      	ldr	r3, [r7, #8]
 80012a6:	015b      	lsls	r3, r3, #5
 80012a8:	4413      	add	r3, r2
                HAL_CAN_AddTxMessage
 80012aa:	331c      	adds	r3, #28
 80012ac:	460a      	mov	r2, r1
 80012ae:	4621      	mov	r1, r4
 80012b0:	f001 f821 	bl	80022f6 <HAL_CAN_AddTxMessage>
 80012b4:	4603      	mov	r3, r0
 80012b6:	73fb      	strb	r3, [r7, #15]
                    );
            attempt++;
 80012b8:	7bbb      	ldrb	r3, [r7, #14]
 80012ba:	3301      	adds	r3, #1
 80012bc:	73bb      	strb	r3, [r7, #14]
        }
        while(status != HAL_OK && attempt < CAN_REQUEST_ATTEMPT_MAX);
 80012be:	7bfb      	ldrb	r3, [r7, #15]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d002      	beq.n	80012ca <CANstate_requestQueue+0x6a>
 80012c4:	7bbb      	ldrb	r3, [r7, #14]
 80012c6:	2b02      	cmp	r3, #2
 80012c8:	d9dc      	bls.n	8001284 <CANstate_requestQueue+0x24>

        //if all three transmission retrys fail.
        if(status != HAL_OK)
 80012ca:	7bfb      	ldrb	r3, [r7, #15]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d004      	beq.n	80012da <CANstate_requestQueue+0x7a>
        {
            pSeries -> runningIndex = messageIndex;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	68ba      	ldr	r2, [r7, #8]
 80012d4:	605a      	str	r2, [r3, #4]
            return status;
 80012d6:	7bfb      	ldrb	r3, [r7, #15]
 80012d8:	e013      	b.n	8001302 <CANstate_requestQueue+0xa2>
                pSeries->message[messageIndex].dataFrame,//intent: pass the array using call by value.
                &pSeries->message[messageIndex].mailbox
                );
#endif

        messageIndex++;
 80012da:	68bb      	ldr	r3, [r7, #8]
 80012dc:	3301      	adds	r3, #1
 80012de:	60bb      	str	r3, [r7, #8]
        (HAL_CAN_GetTxMailboxesFreeLevel(Brightside_CAN_handle) > 0
 80012e0:	4b0a      	ldr	r3, [pc, #40]	; (800130c <CANstate_requestQueue+0xac>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4618      	mov	r0, r3
 80012e6:	f001 f8e0 	bl	80024aa <HAL_CAN_GetTxMailboxesFreeLevel>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d004      	beq.n	80012fa <CANstate_requestQueue+0x9a>
         && messageIndex < pSeries->messageSeriesSize)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	689b      	ldr	r3, [r3, #8]
 80012f4:	68ba      	ldr	r2, [r7, #8]
 80012f6:	429a      	cmp	r2, r3
 80012f8:	dbc4      	blt.n	8001284 <CANstate_requestQueue+0x24>
    }

    pSeries -> runningIndex = messageIndex;
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	68ba      	ldr	r2, [r7, #8]
 80012fe:	605a      	str	r2, [r3, #4]
    return status;
 8001300:	7bfb      	ldrb	r3, [r7, #15]
}
 8001302:	4618      	mov	r0, r3
 8001304:	3714      	adds	r7, #20
 8001306:	46bd      	mov	sp, r7
 8001308:	bd90      	pop	{r4, r7, pc}
 800130a:	bf00      	nop
 800130c:	2000004c 	.word	0x2000004c

08001310 <CANstate_resetRequestQueue>:

/**
@note This is the function that resets the running index in the struct
*/
void CANstate_resetRequestQueue(Brightside_CAN_MessageSeries * pSeries)//PH_ removed "static inline" to allow compilation. Consider adding keywords later or refactoring this function to be inline.
{
 8001310:	b480      	push	{r7}
 8001312:	b083      	sub	sp, #12
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
    pSeries -> runningIndex = 0;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	2200      	movs	r2, #0
 800131c:	605a      	str	r2, [r3, #4]
}
 800131e:	bf00      	nop
 8001320:	370c      	adds	r7, #12
 8001322:	46bd      	mov	sp, r7
 8001324:	bc80      	pop	{r7}
 8001326:	4770      	bx	lr

08001328 <CAN_CompileMessage622>:
    1) Retrieve fault flags specified.
    2) Place fault flag data into Elithion format.
    3) Place data into message array, while following Elithion format.
*/
void CAN_CompileMessage622(uint8_t aData_series622[CAN_BRIGHTSIDE_DATA_LENGTH], BTM_PackData_t * pPACKDATA)
{
 8001328:	b480      	push	{r7}
 800132a:	b085      	sub	sp, #20
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
 8001330:	6039      	str	r1, [r7, #0]
    uint8_t
        stateBYTE           = 0,
 8001332:	2300      	movs	r3, #0
 8001334:	73fb      	strb	r3, [r7, #15]
        //timerBYTE           = 0,
        //flagsBYTE           = 0,
        faultCodeBYTE       = 0,
 8001336:	2300      	movs	r3, #0
 8001338:	733b      	strb	r3, [r7, #12]
        levelFaultFlagsBYTE = 0,
 800133a:	2300      	movs	r3, #0
 800133c:	73bb      	strb	r3, [r7, #14]
        warningFlagsBYTE    = 0;
 800133e:	2300      	movs	r3, #0
 8001340:	737b      	strb	r3, [r7, #13]



    int
        status_var = pPACKDATA->PH_status; //should access the variable that summarizes the whole pack's warning and fault flags
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	f8d3 31d4 	ldr.w	r3, [r3, #468]	; 0x1d4
 8001348:	60bb      	str	r3, [r7, #8]
    /*
    Update stateBYTE.
    */
    //Bit 0: fault state.
    if( (status_var & CAN_FAULT_VALUES) != 0)
 800134a:	68bb      	ldr	r3, [r7, #8]
 800134c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001350:	2b00      	cmp	r3, #0
 8001352:	d003      	beq.n	800135c <CAN_CompileMessage622+0x34>
    {
        stateBYTE |= CAN_BITFLAG_FAULT_STATE;
 8001354:	7bfb      	ldrb	r3, [r7, #15]
 8001356:	f043 0301 	orr.w	r3, r3, #1
 800135a:	73fb      	strb	r3, [r7, #15]

/*
Update levelFaultFlagsBYTE.
*/
    // Bit 7: Over voltage.
    if((status_var & BMS_FAULT_OV) != 0)
 800135c:	68bb      	ldr	r3, [r7, #8]
 800135e:	f003 0310 	and.w	r3, r3, #16
 8001362:	2b00      	cmp	r3, #0
 8001364:	d003      	beq.n	800136e <CAN_CompileMessage622+0x46>
    {
        levelFaultFlagsBYTE |= CAN_FAULTFLAG_OVERVOLTAGE;
 8001366:	7bbb      	ldrb	r3, [r7, #14]
 8001368:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800136c:	73bb      	strb	r3, [r7, #14]
    }
    // Bit 6: Under voltage.
    if((status_var & BMS_FAULT_UV) != 0)
 800136e:	68bb      	ldr	r3, [r7, #8]
 8001370:	f003 0308 	and.w	r3, r3, #8
 8001374:	2b00      	cmp	r3, #0
 8001376:	d003      	beq.n	8001380 <CAN_CompileMessage622+0x58>
    {
        levelFaultFlagsBYTE |= CAN_FAULTFLAG_UNDERVOLTAGE;
 8001378:	7bbb      	ldrb	r3, [r7, #14]
 800137a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800137e:	73bb      	strb	r3, [r7, #14]
    }

    // Bit 5: Over-temperature.
    if((status_var & BMS_FAULT_OT) != 0)
 8001380:	68bb      	ldr	r3, [r7, #8]
 8001382:	f003 0304 	and.w	r3, r3, #4
 8001386:	2b00      	cmp	r3, #0
 8001388:	d003      	beq.n	8001392 <CAN_CompileMessage622+0x6a>
    {
        levelFaultFlagsBYTE |= CAN_FAULTFLAG_OVERTEMP;
 800138a:	7bbb      	ldrb	r3, [r7, #14]
 800138c:	f043 0320 	orr.w	r3, r3, #32
 8001390:	73bb      	strb	r3, [r7, #14]

    // Bit 4: Discharge overcurrent.
    // Bit 3: Charge overcurrent.

    // Bit 2: Communication fault with a bank or cell.
    if((status_var & BMS_FAULT_COMM) != 0)
 8001392:	68bb      	ldr	r3, [r7, #8]
 8001394:	f003 0301 	and.w	r3, r3, #1
 8001398:	2b00      	cmp	r3, #0
 800139a:	d003      	beq.n	80013a4 <CAN_CompileMessage622+0x7c>
    {
        levelFaultFlagsBYTE |= CAN_FAULTFLAG_COMMFAULT;
 800139c:	7bbb      	ldrb	r3, [r7, #14]
 800139e:	f043 0304 	orr.w	r3, r3, #4
 80013a2:	73bb      	strb	r3, [r7, #14]
    */

    // Bit 7 : isolation fault.
    // Bit 6 : low SOH.
    // Bit 5 : hot temperature.
    if((status_var & BMS_WARNING_HIGH_T) != 0)
 80013a4:	68bb      	ldr	r3, [r7, #8]
 80013a6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d003      	beq.n	80013b6 <CAN_CompileMessage622+0x8e>
    {
        warningFlagsBYTE |= CAN_WARNFLAG_HIGHTEMP;
 80013ae:	7b7b      	ldrb	r3, [r7, #13]
 80013b0:	f043 0320 	orr.w	r3, r3, #32
 80013b4:	737b      	strb	r3, [r7, #13]
    }

    // Bit 4 : cold temperature.
    if((status_var & BMS_WARNING_LOW_T) != 0)
 80013b6:	68bb      	ldr	r3, [r7, #8]
 80013b8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d003      	beq.n	80013c8 <CAN_CompileMessage622+0xa0>
    {
        warningFlagsBYTE |= CAN_WARNFLAG_LOWTEMP;
 80013c0:	7b7b      	ldrb	r3, [r7, #13]
 80013c2:	f043 0310 	orr.w	r3, r3, #16
 80013c6:	737b      	strb	r3, [r7, #13]
    }

    // Bit 3 : discharge overcurrent.
    // Bit 2 : charge overcurrent.
    // Bit 1 : high voltage.
    if((status_var & BMS_WARNING_HIGH_V) != 0)
 80013c8:	68bb      	ldr	r3, [r7, #8]
 80013ca:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d003      	beq.n	80013da <CAN_CompileMessage622+0xb2>
    {
        warningFlagsBYTE |= CAN_WARNFLAG_HIGHVOLTAGE;
 80013d2:	7b7b      	ldrb	r3, [r7, #13]
 80013d4:	f043 0302 	orr.w	r3, r3, #2
 80013d8:	737b      	strb	r3, [r7, #13]
    }
    // Bit 0 : low voltage.
    if((status_var & BMS_WARNING_LOW_V) != 0)
 80013da:	68bb      	ldr	r3, [r7, #8]
 80013dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d003      	beq.n	80013ec <CAN_CompileMessage622+0xc4>
    {
        warningFlagsBYTE |= CAN_WARNFLAG_LOWVOLTAGE;
 80013e4:	7b7b      	ldrb	r3, [r7, #13]
 80013e6:	f043 0301 	orr.w	r3, r3, #1
 80013ea:	737b      	strb	r3, [r7, #13]
    }

    //setting byte order in aData_series622 array
    aData_series622[0] = stateBYTE;
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	7bfa      	ldrb	r2, [r7, #15]
 80013f0:	701a      	strb	r2, [r3, #0]
    //aData_series623[1] = timerBYTE;
    //aData_series623[2] = timerBYTE;
    //aData_series622[3] = flagsBYTE;
    aData_series622[4] = faultCodeBYTE;
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	3304      	adds	r3, #4
 80013f6:	7b3a      	ldrb	r2, [r7, #12]
 80013f8:	701a      	strb	r2, [r3, #0]
    aData_series622[5] = levelFaultFlagsBYTE;
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	3305      	adds	r3, #5
 80013fe:	7bba      	ldrb	r2, [r7, #14]
 8001400:	701a      	strb	r2, [r3, #0]
    aData_series622[6] = warningFlagsBYTE;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	3306      	adds	r3, #6
 8001406:	7b7a      	ldrb	r2, [r7, #13]
 8001408:	701a      	strb	r2, [r3, #0]
    //aData_series623[7] = outOfBounds;

  //end of function
}
 800140a:	bf00      	nop
 800140c:	3714      	adds	r7, #20
 800140e:	46bd      	mov	sp, r7
 8001410:	bc80      	pop	{r7}
 8001412:	4770      	bx	lr
 8001414:	0000      	movs	r0, r0
	...

08001418 <CAN_CompileMessage623>:
                Note: this step is where data is made to match Elithion format's
                units, and where the numbers are casted to uint8_t.
        3) Place data into message array, while following Elithion format.
*/
void CAN_CompileMessage623(uint8_t aData_series623[CAN_BRIGHTSIDE_DATA_LENGTH], BTM_PackData_t * pPACKDATA)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b08e      	sub	sp, #56	; 0x38
 800141c:	af04      	add	r7, sp, #16
 800141e:	6078      	str	r0, [r7, #4]
 8001420:	6039      	str	r1, [r7, #0]
    unsigned int
        packVoltage = 0;
 8001422:	2300      	movs	r3, #0
 8001424:	627b      	str	r3, [r7, #36]	; 0x24
    uint16_t
        minVtg = 0,
 8001426:	2300      	movs	r3, #0
 8001428:	827b      	strh	r3, [r7, #18]
        maxVtg = 0;
 800142a:	2300      	movs	r3, #0
 800142c:	823b      	strh	r3, [r7, #16]
    uint8_t
        minStack = 0,
 800142e:	2300      	movs	r3, #0
 8001430:	73fb      	strb	r3, [r7, #15]
        minModule = 0,
 8001432:	2300      	movs	r3, #0
 8001434:	73bb      	strb	r3, [r7, #14]
        maxStack = 0,
 8001436:	2300      	movs	r3, #0
 8001438:	737b      	strb	r3, [r7, #13]
        maxModule = 0;
 800143a:	2300      	movs	r3, #0
 800143c:	733b      	strb	r3, [r7, #12]
    uint8_t
        minVtgBYTE = 0,
 800143e:	2300      	movs	r3, #0
 8001440:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        maxVtgBYTE = 0,
 8001444:	2300      	movs	r3, #0
 8001446:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        minBattModuleSticker = 0,
 800144a:	2300      	movs	r3, #0
 800144c:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
        maxBattModuleSticker = 0;
 8001450:	2300      	movs	r3, #0
 8001452:	f887 3020 	strb.w	r3, [r7, #32]
    uint8_t
        outOfBounds = 0;
 8001456:	2300      	movs	r3, #0
 8001458:	72fb      	strb	r3, [r7, #11]
    float
        packVoltageFLOAT = 0,
 800145a:	f04f 0300 	mov.w	r3, #0
 800145e:	61fb      	str	r3, [r7, #28]
        minVtgFLOAT = 0,
 8001460:	f04f 0300 	mov.w	r3, #0
 8001464:	61bb      	str	r3, [r7, #24]
        maxVtgFLOAT = 0;
 8001466:	f04f 0300 	mov.w	r3, #0
 800146a:	617b      	str	r3, [r7, #20]

  //Collecting and translating the collected data into CAN frame format

  //gather min and max voltages
    VoltageInfoRetrieval(
 800146c:	f107 000f 	add.w	r0, r7, #15
 8001470:	f107 0210 	add.w	r2, r7, #16
 8001474:	f107 0112 	add.w	r1, r7, #18
 8001478:	f107 030c 	add.w	r3, r7, #12
 800147c:	9302      	str	r3, [sp, #8]
 800147e:	f107 030d 	add.w	r3, r7, #13
 8001482:	9301      	str	r3, [sp, #4]
 8001484:	f107 030e 	add.w	r3, r7, #14
 8001488:	9300      	str	r3, [sp, #0]
 800148a:	4603      	mov	r3, r0
 800148c:	6838      	ldr	r0, [r7, #0]
 800148e:	f000 f967 	bl	8001760 <VoltageInfoRetrieval>
    );

    //Convert units of 100uV to V.
    //Then checks if value is outside of expected bounds, then truncates float to unsigned int.
    //packVoltageFLOAT = BTM_regValToVoltage((pPACKDATA -> pack_voltage));
    packVoltageFLOAT = (float)(pPACKDATA->pack_voltage) * 0.0001;
 8001492:	683b      	ldr	r3, [r7, #0]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	4618      	mov	r0, r3
 8001498:	f7ff fc8a 	bl	8000db0 <__aeabi_ui2f>
 800149c:	4603      	mov	r3, r0
 800149e:	4618      	mov	r0, r3
 80014a0:	f7ff f86e 	bl	8000580 <__aeabi_f2d>
 80014a4:	a348      	add	r3, pc, #288	; (adr r3, 80015c8 <CAN_CompileMessage623+0x1b0>)
 80014a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014aa:	f7ff f8c1 	bl	8000630 <__aeabi_dmul>
 80014ae:	4602      	mov	r2, r0
 80014b0:	460b      	mov	r3, r1
 80014b2:	4610      	mov	r0, r2
 80014b4:	4619      	mov	r1, r3
 80014b6:	f7ff fb75 	bl	8000ba4 <__aeabi_d2f>
 80014ba:	4603      	mov	r3, r0
 80014bc:	61fb      	str	r3, [r7, #28]
    packVoltage = outOfBoundsAndCast_packVoltage(packVoltageFLOAT, &outOfBounds);
 80014be:	f107 030b 	add.w	r3, r7, #11
 80014c2:	4619      	mov	r1, r3
 80014c4:	69f8      	ldr	r0, [r7, #28]
 80014c6:	f000 f9c9 	bl	800185c <outOfBoundsAndCast_packVoltage>
 80014ca:	6278      	str	r0, [r7, #36]	; 0x24

    //Convert units of 100uV to V.
    //Then check if value is out of out of expected bounds, and cast uint16_t to uint8_t.
    //minVtgFLOAT = BTM_regValToVoltage(minVtg);
    minVtgFLOAT = (float)minVtg * 0.0001;
 80014cc:	8a7b      	ldrh	r3, [r7, #18]
 80014ce:	4618      	mov	r0, r3
 80014d0:	f7ff fc6e 	bl	8000db0 <__aeabi_ui2f>
 80014d4:	4603      	mov	r3, r0
 80014d6:	4618      	mov	r0, r3
 80014d8:	f7ff f852 	bl	8000580 <__aeabi_f2d>
 80014dc:	a33a      	add	r3, pc, #232	; (adr r3, 80015c8 <CAN_CompileMessage623+0x1b0>)
 80014de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014e2:	f7ff f8a5 	bl	8000630 <__aeabi_dmul>
 80014e6:	4602      	mov	r2, r0
 80014e8:	460b      	mov	r3, r1
 80014ea:	4610      	mov	r0, r2
 80014ec:	4619      	mov	r1, r3
 80014ee:	f7ff fb59 	bl	8000ba4 <__aeabi_d2f>
 80014f2:	4603      	mov	r3, r0
 80014f4:	61bb      	str	r3, [r7, #24]
    minVtgBYTE = outOfBoundsAndConvert_moduleVoltage(minVtgFLOAT, &outOfBounds);
 80014f6:	f107 030b 	add.w	r3, r7, #11
 80014fa:	4619      	mov	r1, r3
 80014fc:	69b8      	ldr	r0, [r7, #24]
 80014fe:	f000 f9d7 	bl	80018b0 <outOfBoundsAndConvert_moduleVoltage>
 8001502:	4603      	mov	r3, r0
 8001504:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

    //maxVtgFLOAT = BTM_regValToVoltage(maxVtg);
    maxVtgFLOAT = (float)maxVtg * 0.0001;
 8001508:	8a3b      	ldrh	r3, [r7, #16]
 800150a:	4618      	mov	r0, r3
 800150c:	f7ff fc50 	bl	8000db0 <__aeabi_ui2f>
 8001510:	4603      	mov	r3, r0
 8001512:	4618      	mov	r0, r3
 8001514:	f7ff f834 	bl	8000580 <__aeabi_f2d>
 8001518:	a32b      	add	r3, pc, #172	; (adr r3, 80015c8 <CAN_CompileMessage623+0x1b0>)
 800151a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800151e:	f7ff f887 	bl	8000630 <__aeabi_dmul>
 8001522:	4602      	mov	r2, r0
 8001524:	460b      	mov	r3, r1
 8001526:	4610      	mov	r0, r2
 8001528:	4619      	mov	r1, r3
 800152a:	f7ff fb3b 	bl	8000ba4 <__aeabi_d2f>
 800152e:	4603      	mov	r3, r0
 8001530:	617b      	str	r3, [r7, #20]
    maxVtgBYTE = outOfBoundsAndConvert_moduleVoltage(maxVtgFLOAT, &outOfBounds);
 8001532:	f107 030b 	add.w	r3, r7, #11
 8001536:	4619      	mov	r1, r3
 8001538:	6978      	ldr	r0, [r7, #20]
 800153a:	f000 f9b9 	bl	80018b0 <outOfBoundsAndConvert_moduleVoltage>
 800153e:	4603      	mov	r3, r0
 8001540:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

    minBattModuleSticker = LUT_moduleStickers[minStack][minModule];
 8001544:	7bfb      	ldrb	r3, [r7, #15]
 8001546:	4619      	mov	r1, r3
 8001548:	7bbb      	ldrb	r3, [r7, #14]
 800154a:	4618      	mov	r0, r3
 800154c:	4a20      	ldr	r2, [pc, #128]	; (80015d0 <CAN_CompileMessage623+0x1b8>)
 800154e:	460b      	mov	r3, r1
 8001550:	00db      	lsls	r3, r3, #3
 8001552:	440b      	add	r3, r1
 8001554:	005b      	lsls	r3, r3, #1
 8001556:	4413      	add	r3, r2
 8001558:	4403      	add	r3, r0
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
    maxBattModuleSticker = LUT_moduleStickers[maxStack][maxModule];
 8001560:	7b7b      	ldrb	r3, [r7, #13]
 8001562:	4619      	mov	r1, r3
 8001564:	7b3b      	ldrb	r3, [r7, #12]
 8001566:	4618      	mov	r0, r3
 8001568:	4a19      	ldr	r2, [pc, #100]	; (80015d0 <CAN_CompileMessage623+0x1b8>)
 800156a:	460b      	mov	r3, r1
 800156c:	00db      	lsls	r3, r3, #3
 800156e:	440b      	add	r3, r1
 8001570:	005b      	lsls	r3, r3, #1
 8001572:	4413      	add	r3, r2
 8001574:	4403      	add	r3, r0
 8001576:	781b      	ldrb	r3, [r3, #0]
 8001578:	f887 3020 	strb.w	r3, [r7, #32]

    //setting byte order in aData_series623 array
    aData_series623[0] = (uint8_t)(packVoltage >> 8);//intent: most-sig half of pack_voltage is bit-shifted right by 8 bits, such that ONLY the MSH is casted.
 800157c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800157e:	0a1b      	lsrs	r3, r3, #8
 8001580:	b2da      	uxtb	r2, r3
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	701a      	strb	r2, [r3, #0]
    aData_series623[1] = (uint8_t)(packVoltage);     //intent: only the LSB half is stored. the MSB half is truncated by the casting.
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	3301      	adds	r3, #1
 800158a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800158c:	b2d2      	uxtb	r2, r2
 800158e:	701a      	strb	r2, [r3, #0]
    aData_series623[2] = minVtgBYTE;                 //NOTE: the voltage is in units of 100mV
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	3302      	adds	r3, #2
 8001594:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8001598:	701a      	strb	r2, [r3, #0]
    aData_series623[3] = minBattModuleSticker;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	3303      	adds	r3, #3
 800159e:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 80015a2:	701a      	strb	r2, [r3, #0]
    aData_series623[4] = maxVtgBYTE;                 //NOTE: the voltage is in units of 100mV
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	3304      	adds	r3, #4
 80015a8:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80015ac:	701a      	strb	r2, [r3, #0]
    aData_series623[5] = maxBattModuleSticker;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	3305      	adds	r3, #5
 80015b2:	f897 2020 	ldrb.w	r2, [r7, #32]
 80015b6:	701a      	strb	r2, [r3, #0]
    //aData_series623[6] = 0;                        //redundant
    aData_series623[7] = outOfBounds;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	3307      	adds	r3, #7
 80015bc:	7afa      	ldrb	r2, [r7, #11]
 80015be:	701a      	strb	r2, [r3, #0]

  //end of function
}
 80015c0:	bf00      	nop
 80015c2:	3728      	adds	r7, #40	; 0x28
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	eb1c432d 	.word	0xeb1c432d
 80015cc:	3f1a36e2 	.word	0x3f1a36e2
 80015d0:	20000000 	.word	0x20000000

080015d4 <CAN_CompileMessage626>:

        1) Retrieve state of charge
        2) Place data into message array, while following Elithion format.
*/
void CAN_CompileMessage626(uint8_t aData_series626[CAN_BRIGHTSIDE_DATA_LENGTH], BTM_PackData_t * pPACKDATA)
{
 80015d4:	b480      	push	{r7}
 80015d6:	b085      	sub	sp, #20
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
 80015dc:	6039      	str	r1, [r7, #0]
    uint8_t StateOfChargeBYTE;

    StateOfChargeBYTE = pPACKDATA->PH_SOC_LOCATION;
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	f893 31d8 	ldrb.w	r3, [r3, #472]	; 0x1d8
 80015e4:	73fb      	strb	r3, [r7, #15]

    //setting byte order in aData_series626 array
    aData_series626[0] = StateOfChargeBYTE;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	7bfa      	ldrb	r2, [r7, #15]
 80015ea:	701a      	strb	r2, [r3, #0]
    // aData_series626[3] = 0;
    // aData_series626[4] = 0;
    // aData_series626[5] = 0;
    // aData_series626[6] = 0;
    // aData_series623[7] = 0;
}
 80015ec:	bf00      	nop
 80015ee:	3714      	adds	r7, #20
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bc80      	pop	{r7}
 80015f4:	4770      	bx	lr
	...

080015f8 <CAN_CompileMessage627>:
                Note: this step is where data is made to match Elithion format's units,
                and where the numbers are casted to uint8_t.
        3) Place data into message array, while matching the Elithion format.

*/
void CAN_CompileMessage627(uint8_t aData_series627[CAN_BRIGHTSIDE_DATA_LENGTH], BTM_PackData_t * pPACKDATA){
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b092      	sub	sp, #72	; 0x48
 80015fc:	af04      	add	r7, sp, #16
 80015fe:	6078      	str	r0, [r7, #4]
 8001600:	6039      	str	r1, [r7, #0]
    uint8_t
        averageTemperatureBYTE = 0,
 8001602:	2300      	movs	r3, #0
 8001604:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
        minTmpBYTE = 0,
 8001608:	2300      	movs	r3, #0
 800160a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
        maxTmpBYTE = 0,
 800160e:	2300      	movs	r3, #0
 8001610:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
        minTmpModuleSticker = 255,
 8001614:	23ff      	movs	r3, #255	; 0xff
 8001616:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
        maxTmpModuleSticker = 255;
 800161a:	23ff      	movs	r3, #255	; 0xff
 800161c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    uint8_t
        minTmpStack = 0,
 8001620:	2300      	movs	r3, #0
 8001622:	75fb      	strb	r3, [r7, #23]
        maxTmpStack = 0,
 8001624:	2300      	movs	r3, #0
 8001626:	75bb      	strb	r3, [r7, #22]
        minTmpModule = 0,
 8001628:	2300      	movs	r3, #0
 800162a:	757b      	strb	r3, [r7, #21]
        maxTmpModule = 0,
 800162c:	2300      	movs	r3, #0
 800162e:	753b      	strb	r3, [r7, #20]
        outOfBounds = 0;
 8001630:	2300      	movs	r3, #0
 8001632:	74fb      	strb	r3, [r7, #19]
        averageTemperatureDOUBLE,
        minTmpDOUBLE,
        maxTmpDOUBLE;

    //1) scans the struct and calculates the relevant information needed
    temperatureDataRetrieval(
 8001634:	f107 000c 	add.w	r0, r7, #12
 8001638:	f107 020e 	add.w	r2, r7, #14
 800163c:	f107 0110 	add.w	r1, r7, #16
 8001640:	f107 0314 	add.w	r3, r7, #20
 8001644:	9303      	str	r3, [sp, #12]
 8001646:	f107 0315 	add.w	r3, r7, #21
 800164a:	9302      	str	r3, [sp, #8]
 800164c:	f107 0316 	add.w	r3, r7, #22
 8001650:	9301      	str	r3, [sp, #4]
 8001652:	f107 0317 	add.w	r3, r7, #23
 8001656:	9300      	str	r3, [sp, #0]
 8001658:	4603      	mov	r3, r0
 800165a:	6838      	ldr	r0, [r7, #0]
 800165c:	f000 f95c 	bl	8001918 <temperatureDataRetrieval>
        &maxTmpModule
    );

    //2) Translating Data

    averageTemperatureDOUBLE = BTM_TEMP_volts2temp((double)averageTemperature2BYTE);
 8001660:	8a3b      	ldrh	r3, [r7, #16]
 8001662:	4618      	mov	r0, r3
 8001664:	f7fe ff6a 	bl	800053c <__aeabi_ui2d>
 8001668:	4602      	mov	r2, r0
 800166a:	460b      	mov	r3, r1
 800166c:	4610      	mov	r0, r2
 800166e:	4619      	mov	r1, r3
 8001670:	f000 fa7a 	bl	8001b68 <BTM_TEMP_volts2temp>
 8001674:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
    averageTemperatureBYTE = TwosComplement_TemperatureConverter(averageTemperatureDOUBLE, &outOfBounds);
 8001678:	f107 0313 	add.w	r3, r7, #19
 800167c:	461a      	mov	r2, r3
 800167e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001682:	f000 fa25 	bl	8001ad0 <TwosComplement_TemperatureConverter>
 8001686:	4603      	mov	r3, r0
 8001688:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

    minTmpDOUBLE = BTM_TEMP_volts2temp((double)minTmp);
 800168c:	89fb      	ldrh	r3, [r7, #14]
 800168e:	4618      	mov	r0, r3
 8001690:	f7fe ff54 	bl	800053c <__aeabi_ui2d>
 8001694:	4602      	mov	r2, r0
 8001696:	460b      	mov	r3, r1
 8001698:	4610      	mov	r0, r2
 800169a:	4619      	mov	r1, r3
 800169c:	f000 fa64 	bl	8001b68 <BTM_TEMP_volts2temp>
 80016a0:	e9c7 0108 	strd	r0, r1, [r7, #32]
    minTmpBYTE = TwosComplement_TemperatureConverter(minTmpDOUBLE, &outOfBounds);
 80016a4:	f107 0313 	add.w	r3, r7, #19
 80016a8:	461a      	mov	r2, r3
 80016aa:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80016ae:	f000 fa0f 	bl	8001ad0 <TwosComplement_TemperatureConverter>
 80016b2:	4603      	mov	r3, r0
 80016b4:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

    maxTmpDOUBLE = BTM_TEMP_volts2temp((double)maxTmp);
 80016b8:	89bb      	ldrh	r3, [r7, #12]
 80016ba:	4618      	mov	r0, r3
 80016bc:	f7fe ff3e 	bl	800053c <__aeabi_ui2d>
 80016c0:	4602      	mov	r2, r0
 80016c2:	460b      	mov	r3, r1
 80016c4:	4610      	mov	r0, r2
 80016c6:	4619      	mov	r1, r3
 80016c8:	f000 fa4e 	bl	8001b68 <BTM_TEMP_volts2temp>
 80016cc:	e9c7 0106 	strd	r0, r1, [r7, #24]
    maxTmpBYTE = TwosComplement_TemperatureConverter(maxTmpDOUBLE, &outOfBounds);
 80016d0:	f107 0313 	add.w	r3, r7, #19
 80016d4:	461a      	mov	r2, r3
 80016d6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80016da:	f000 f9f9 	bl	8001ad0 <TwosComplement_TemperatureConverter>
 80016de:	4603      	mov	r3, r0
 80016e0:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35

    minTmpModuleSticker = LUT_moduleStickers[minTmpStack][minTmpModule];
 80016e4:	7dfb      	ldrb	r3, [r7, #23]
 80016e6:	4619      	mov	r1, r3
 80016e8:	7d7b      	ldrb	r3, [r7, #21]
 80016ea:	4618      	mov	r0, r3
 80016ec:	4a1b      	ldr	r2, [pc, #108]	; (800175c <CAN_CompileMessage627+0x164>)
 80016ee:	460b      	mov	r3, r1
 80016f0:	00db      	lsls	r3, r3, #3
 80016f2:	440b      	add	r3, r1
 80016f4:	005b      	lsls	r3, r3, #1
 80016f6:	4413      	add	r3, r2
 80016f8:	4403      	add	r3, r0
 80016fa:	781b      	ldrb	r3, [r3, #0]
 80016fc:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
    maxTmpModuleSticker = LUT_moduleStickers[maxTmpStack][maxTmpModule];
 8001700:	7dbb      	ldrb	r3, [r7, #22]
 8001702:	4619      	mov	r1, r3
 8001704:	7d3b      	ldrb	r3, [r7, #20]
 8001706:	4618      	mov	r0, r3
 8001708:	4a14      	ldr	r2, [pc, #80]	; (800175c <CAN_CompileMessage627+0x164>)
 800170a:	460b      	mov	r3, r1
 800170c:	00db      	lsls	r3, r3, #3
 800170e:	440b      	add	r3, r1
 8001710:	005b      	lsls	r3, r3, #1
 8001712:	4413      	add	r3, r2
 8001714:	4403      	add	r3, r0
 8001716:	781b      	ldrb	r3, [r3, #0]
 8001718:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

    //3) Placing data into message array.
    aData_series627[0] = averageTemperatureBYTE;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8001722:	701a      	strb	r2, [r3, #0]
    // aData_series627[1] = 0; //redundant
    aData_series627[2] = minTmpBYTE;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	3302      	adds	r3, #2
 8001728:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800172c:	701a      	strb	r2, [r3, #0]
    aData_series627[3] = minTmpModuleSticker;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	3303      	adds	r3, #3
 8001732:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 8001736:	701a      	strb	r2, [r3, #0]
    aData_series627[4] = maxTmpBYTE;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	3304      	adds	r3, #4
 800173c:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 8001740:	701a      	strb	r2, [r3, #0]
    aData_series627[5] = maxTmpModuleSticker;
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	3305      	adds	r3, #5
 8001746:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800174a:	701a      	strb	r2, [r3, #0]
    // aData_series627[6] = 0; //redundant
    aData_series627[7] = outOfBounds;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	3307      	adds	r3, #7
 8001750:	7cfa      	ldrb	r2, [r7, #19]
 8001752:	701a      	strb	r2, [r3, #0]
}
 8001754:	bf00      	nop
 8001756:	3738      	adds	r7, #56	; 0x38
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}
 800175c:	20000000 	.word	0x20000000

08001760 <VoltageInfoRetrieval>:
    uint8_t * pMinStack,
    uint8_t * pMinModule,
    uint8_t * pMaxStack,
    uint8_t * pMaxModule
)
{
 8001760:	b480      	push	{r7}
 8001762:	b08b      	sub	sp, #44	; 0x2c
 8001764:	af00      	add	r7, sp, #0
 8001766:	60f8      	str	r0, [r7, #12]
 8001768:	60b9      	str	r1, [r7, #8]
 800176a:	607a      	str	r2, [r7, #4]
 800176c:	603b      	str	r3, [r7, #0]
    uint16_t
        localMinVolt = 65535, //note that the raw register readings are decimal-shifted to avoid storing floating points. 2^16 - 1
 800176e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001772:	84fb      	strh	r3, [r7, #38]	; 0x26
        localMaxVolt = 0,
 8001774:	2300      	movs	r3, #0
 8001776:	84bb      	strh	r3, [r7, #36]	; 0x24
        localVoltage = 0;
 8001778:	2300      	movs	r3, #0
 800177a:	82fb      	strh	r3, [r7, #22]
    uint8_t
        minStack = 0,
 800177c:	2300      	movs	r3, #0
 800177e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        minModule = 0,
 8001782:	2300      	movs	r3, #0
 8001784:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        maxStack = 0,
 8001788:	2300      	movs	r3, #0
 800178a:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
        maxModule = 0;
 800178e:	2300      	movs	r3, #0
 8001790:	f887 3020 	strb.w	r3, [r7, #32]

  //combines the minVolt and maxVolt loops to reduce redundant struct pulls.
    //localMinVolt = pPACKDATA->stack[0].module[0].voltage; //Meant to avoid edge case where values are not updated from default.
    //localMaxVolt = pPACKDATA->stack[0].module[0].voltage; //Meant to avoid edge case where values are not updated.
    for(int i = 0; i < BTM_NUM_DEVICES; ++i)
 8001794:	2300      	movs	r3, #0
 8001796:	61fb      	str	r3, [r7, #28]
 8001798:	e042      	b.n	8001820 <VoltageInfoRetrieval+0xc0>
    {
        for(int j = 0; j < BTM_NUM_MODULES; ++j)
 800179a:	2300      	movs	r3, #0
 800179c:	61bb      	str	r3, [r7, #24]
 800179e:	e039      	b.n	8001814 <VoltageInfoRetrieval+0xb4>
        {
            if(pPACKDATA -> stack[i].module[j].enable == 1)
 80017a0:	68f9      	ldr	r1, [r7, #12]
 80017a2:	69ba      	ldr	r2, [r7, #24]
 80017a4:	69f8      	ldr	r0, [r7, #28]
 80017a6:	4613      	mov	r3, r2
 80017a8:	005b      	lsls	r3, r3, #1
 80017aa:	4413      	add	r3, r2
 80017ac:	009b      	lsls	r3, r3, #2
 80017ae:	22e8      	movs	r2, #232	; 0xe8
 80017b0:	fb00 f202 	mul.w	r2, r0, r2
 80017b4:	4413      	add	r3, r2
 80017b6:	440b      	add	r3, r1
 80017b8:	3314      	adds	r3, #20
 80017ba:	781b      	ldrb	r3, [r3, #0]
 80017bc:	2b01      	cmp	r3, #1
 80017be:	d126      	bne.n	800180e <VoltageInfoRetrieval+0xae>
            {
                localVoltage = pPACKDATA -> stack[i].module[j].voltage;
 80017c0:	68f9      	ldr	r1, [r7, #12]
 80017c2:	69ba      	ldr	r2, [r7, #24]
 80017c4:	69f8      	ldr	r0, [r7, #28]
 80017c6:	4613      	mov	r3, r2
 80017c8:	005b      	lsls	r3, r3, #1
 80017ca:	4413      	add	r3, r2
 80017cc:	009b      	lsls	r3, r3, #2
 80017ce:	22e8      	movs	r2, #232	; 0xe8
 80017d0:	fb00 f202 	mul.w	r2, r0, r2
 80017d4:	4413      	add	r3, r2
 80017d6:	440b      	add	r3, r1
 80017d8:	3316      	adds	r3, #22
 80017da:	881b      	ldrh	r3, [r3, #0]
 80017dc:	82fb      	strh	r3, [r7, #22]

                if(localVoltage < localMinVolt)
 80017de:	8afa      	ldrh	r2, [r7, #22]
 80017e0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80017e2:	429a      	cmp	r2, r3
 80017e4:	d207      	bcs.n	80017f6 <VoltageInfoRetrieval+0x96>
                {
                    localMinVolt = localVoltage;
 80017e6:	8afb      	ldrh	r3, [r7, #22]
 80017e8:	84fb      	strh	r3, [r7, #38]	; 0x26
                    minStack = i;
 80017ea:	69fb      	ldr	r3, [r7, #28]
 80017ec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
                    minModule = j;
 80017f0:	69bb      	ldr	r3, [r7, #24]
 80017f2:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
                }
                if(localVoltage > localMaxVolt)
 80017f6:	8afa      	ldrh	r2, [r7, #22]
 80017f8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80017fa:	429a      	cmp	r2, r3
 80017fc:	d907      	bls.n	800180e <VoltageInfoRetrieval+0xae>
                {
                    localMaxVolt = localVoltage;
 80017fe:	8afb      	ldrh	r3, [r7, #22]
 8001800:	84bb      	strh	r3, [r7, #36]	; 0x24
                    maxStack = i;
 8001802:	69fb      	ldr	r3, [r7, #28]
 8001804:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
                    maxModule = j;
 8001808:	69bb      	ldr	r3, [r7, #24]
 800180a:	f887 3020 	strb.w	r3, [r7, #32]
        for(int j = 0; j < BTM_NUM_MODULES; ++j)
 800180e:	69bb      	ldr	r3, [r7, #24]
 8001810:	3301      	adds	r3, #1
 8001812:	61bb      	str	r3, [r7, #24]
 8001814:	69bb      	ldr	r3, [r7, #24]
 8001816:	2b11      	cmp	r3, #17
 8001818:	ddc2      	ble.n	80017a0 <VoltageInfoRetrieval+0x40>
    for(int i = 0; i < BTM_NUM_DEVICES; ++i)
 800181a:	69fb      	ldr	r3, [r7, #28]
 800181c:	3301      	adds	r3, #1
 800181e:	61fb      	str	r3, [r7, #28]
 8001820:	69fb      	ldr	r3, [r7, #28]
 8001822:	2b01      	cmp	r3, #1
 8001824:	d9b9      	bls.n	800179a <VoltageInfoRetrieval+0x3a>
            }
        }
    }

  //"return" min and max voltage
    *pMinVoltage = localMinVolt;
 8001826:	68bb      	ldr	r3, [r7, #8]
 8001828:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800182a:	801a      	strh	r2, [r3, #0]
    *pMaxVoltage = localMaxVolt;
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001830:	801a      	strh	r2, [r3, #0]
    *pMinStack = minStack;
 8001832:	683b      	ldr	r3, [r7, #0]
 8001834:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8001838:	701a      	strb	r2, [r3, #0]
    *pMinModule = minModule;
 800183a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800183c:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8001840:	701a      	strb	r2, [r3, #0]
    *pMaxStack = maxStack;
 8001842:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001844:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8001848:	701a      	strb	r2, [r3, #0]
    *pMaxModule = maxModule;
 800184a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800184c:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001850:	701a      	strb	r2, [r3, #0]

}
 8001852:	bf00      	nop
 8001854:	372c      	adds	r7, #44	; 0x2c
 8001856:	46bd      	mov	sp, r7
 8001858:	bc80      	pop	{r7}
 800185a:	4770      	bx	lr

0800185c <outOfBoundsAndCast_packVoltage>:
@param      float packVoltageFLOAT - The voltage to check.
@param      uint8_t * outOfBounds - The pointer to a variable used as a flag for if bounds are broken.

@return     The packVoltageFLOAT parameter casted to unsigned int.
*/
unsigned int outOfBoundsAndCast_packVoltage(float packVoltageFLOAT, uint8_t * outOfBounds){
 800185c:	b580      	push	{r7, lr}
 800185e:	b082      	sub	sp, #8
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
 8001864:	6039      	str	r1, [r7, #0]
    if(packVoltageFLOAT < CAN_PACK_MINIMUM){
 8001866:	f04f 0100 	mov.w	r1, #0
 800186a:	6878      	ldr	r0, [r7, #4]
 800186c:	f7ff fb46 	bl	8000efc <__aeabi_fcmplt>
 8001870:	4603      	mov	r3, r0
 8001872:	2b00      	cmp	r3, #0
 8001874:	d004      	beq.n	8001880 <outOfBoundsAndCast_packVoltage+0x24>
        *outOfBounds = 1;
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	2201      	movs	r2, #1
 800187a:	701a      	strb	r2, [r3, #0]
        return CAN_PACK_MINIMUM;
 800187c:	2300      	movs	r3, #0
 800187e:	e010      	b.n	80018a2 <outOfBoundsAndCast_packVoltage+0x46>
    }
    else if(packVoltageFLOAT > CAN_PACK_MAXIMUM){
 8001880:	490a      	ldr	r1, [pc, #40]	; (80018ac <outOfBoundsAndCast_packVoltage+0x50>)
 8001882:	6878      	ldr	r0, [r7, #4]
 8001884:	f7ff fb58 	bl	8000f38 <__aeabi_fcmpgt>
 8001888:	4603      	mov	r3, r0
 800188a:	2b00      	cmp	r3, #0
 800188c:	d005      	beq.n	800189a <outOfBoundsAndCast_packVoltage+0x3e>
        *outOfBounds = 1;
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	2201      	movs	r2, #1
 8001892:	701a      	strb	r2, [r3, #0]
        return CAN_PACK_MAXIMUM;
 8001894:	f64f 53e8 	movw	r3, #65000	; 0xfde8
 8001898:	e003      	b.n	80018a2 <outOfBoundsAndCast_packVoltage+0x46>
    }
    else
    return (unsigned int)packVoltageFLOAT; //DOUBLE CHECK IF THE CASTING WORKS
 800189a:	6878      	ldr	r0, [r7, #4]
 800189c:	f7ff fb56 	bl	8000f4c <__aeabi_f2uiz>
 80018a0:	4603      	mov	r3, r0
}
 80018a2:	4618      	mov	r0, r3
 80018a4:	3708      	adds	r7, #8
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	477de800 	.word	0x477de800

080018b0 <outOfBoundsAndConvert_moduleVoltage>:
@param      uint8_t * outOfBounds - The pointer to a variable used as a flag for if bounds are broken.

@returns    The moduleVoltage100mV value, casted to uint8_t.
@note       moduleVoltage100mV is moduleVoltageFLOAT converted to units of 100mV.
*/
uint8_t outOfBoundsAndConvert_moduleVoltage(float moduleVoltageFLOAT, uint8_t * outOfBounds){
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b084      	sub	sp, #16
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
 80018b8:	6039      	str	r1, [r7, #0]
    float moduleVoltage100mV = moduleVoltageFLOAT * 10;
 80018ba:	4914      	ldr	r1, [pc, #80]	; (800190c <outOfBoundsAndConvert_moduleVoltage+0x5c>)
 80018bc:	6878      	ldr	r0, [r7, #4]
 80018be:	f7fe fc47 	bl	8000150 <__aeabi_fmul>
 80018c2:	4603      	mov	r3, r0
 80018c4:	60fb      	str	r3, [r7, #12]

    if(moduleVoltage100mV < CAN_MODULE_MINIMUM){
 80018c6:	f04f 0100 	mov.w	r1, #0
 80018ca:	68f8      	ldr	r0, [r7, #12]
 80018cc:	f7ff fb16 	bl	8000efc <__aeabi_fcmplt>
 80018d0:	4603      	mov	r3, r0
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d004      	beq.n	80018e0 <outOfBoundsAndConvert_moduleVoltage+0x30>
        *outOfBounds = 1;
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	2201      	movs	r2, #1
 80018da:	701a      	strb	r2, [r3, #0]
        return CAN_MODULE_MINIMUM;
 80018dc:	2300      	movs	r3, #0
 80018de:	e010      	b.n	8001902 <outOfBoundsAndConvert_moduleVoltage+0x52>
    }
    else if(moduleVoltage100mV > CAN_MODULE_MAXIMUM){
 80018e0:	490b      	ldr	r1, [pc, #44]	; (8001910 <outOfBoundsAndConvert_moduleVoltage+0x60>)
 80018e2:	68f8      	ldr	r0, [r7, #12]
 80018e4:	f7ff fb28 	bl	8000f38 <__aeabi_fcmpgt>
 80018e8:	4603      	mov	r3, r0
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d004      	beq.n	80018f8 <outOfBoundsAndConvert_moduleVoltage+0x48>
        *outOfBounds = 1;
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	2201      	movs	r2, #1
 80018f2:	701a      	strb	r2, [r3, #0]
        return CAN_MODULE_MAXIMUM;
 80018f4:	23ff      	movs	r3, #255	; 0xff
 80018f6:	e004      	b.n	8001902 <outOfBoundsAndConvert_moduleVoltage+0x52>
    }
    else
    return (uint8_t)moduleVoltage100mV; //DOUBLE CHECK IF THE CASTING WORKS
 80018f8:	68f8      	ldr	r0, [r7, #12]
 80018fa:	f7ff fb27 	bl	8000f4c <__aeabi_f2uiz>
 80018fe:	4603      	mov	r3, r0
 8001900:	b2db      	uxtb	r3, r3
}
 8001902:	4618      	mov	r0, r3
 8001904:	3710      	adds	r7, #16
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}
 800190a:	bf00      	nop
 800190c:	41200000 	.word	0x41200000
 8001910:	437f0000 	.word	0x437f0000
 8001914:	00000000 	.word	0x00000000

08001918 <temperatureDataRetrieval>:
    uint8_t * pMinTmpStack,
    uint8_t * pMaxTmpStack,
    uint8_t * pMinTmpModule,
    uint8_t * pMaxTmpModule
)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b08e      	sub	sp, #56	; 0x38
 800191c:	af00      	add	r7, sp, #0
 800191e:	60f8      	str	r0, [r7, #12]
 8001920:	60b9      	str	r1, [r7, #8]
 8001922:	607a      	str	r2, [r7, #4]
 8001924:	603b      	str	r3, [r7, #0]
    uint16_t
        localTemperature = 0,
 8001926:	2300      	movs	r3, #0
 8001928:	827b      	strh	r3, [r7, #18]
        localMinTmp = 65535,
 800192a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800192e:	86fb      	strh	r3, [r7, #54]	; 0x36
        localMaxTmp = 0;
 8001930:	2300      	movs	r3, #0
 8001932:	86bb      	strh	r3, [r7, #52]	; 0x34
    uint8_t
        minStack = 255,
 8001934:	23ff      	movs	r3, #255	; 0xff
 8001936:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        maxStack = 255,
 800193a:	23ff      	movs	r3, #255	; 0xff
 800193c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        minModule = 255,
 8001940:	23ff      	movs	r3, #255	; 0xff
 8001942:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
        maxModule = 255;
 8001946:	23ff      	movs	r3, #255	; 0xff
 8001948:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    double
        temperatureTotal = 0,
 800194c:	f04f 0200 	mov.w	r2, #0
 8001950:	f04f 0300 	mov.w	r3, #0
 8001954:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
        localAverage = 0;
 8001958:	f04f 0200 	mov.w	r2, #0
 800195c:	f04f 0300 	mov.w	r3, #0
 8001960:	e9c7 2308 	strd	r2, r3, [r7, #32]

    int
        i = 0,
 8001964:	2300      	movs	r3, #0
 8001966:	61fb      	str	r3, [r7, #28]
        total_mux_read = 0;
 8001968:	2300      	movs	r3, #0
 800196a:	61bb      	str	r3, [r7, #24]

    for(i = 0; i < BTM_NUM_DEVICES; ++i)
 800196c:	2300      	movs	r3, #0
 800196e:	61fb      	str	r3, [r7, #28]
 8001970:	e057      	b.n	8001a22 <temperatureDataRetrieval+0x10a>
    {
        for(int j = 0; j < BTM_NUM_MODULES; ++j)
 8001972:	2300      	movs	r3, #0
 8001974:	617b      	str	r3, [r7, #20]
 8001976:	e04e      	b.n	8001a16 <temperatureDataRetrieval+0xfe>
        {
            if(pPACKDATA -> stack[i].module[j].enable == MODULE_ENABLED)
 8001978:	68f9      	ldr	r1, [r7, #12]
 800197a:	697a      	ldr	r2, [r7, #20]
 800197c:	69f8      	ldr	r0, [r7, #28]
 800197e:	4613      	mov	r3, r2
 8001980:	005b      	lsls	r3, r3, #1
 8001982:	4413      	add	r3, r2
 8001984:	009b      	lsls	r3, r3, #2
 8001986:	22e8      	movs	r2, #232	; 0xe8
 8001988:	fb00 f202 	mul.w	r2, r0, r2
 800198c:	4413      	add	r3, r2
 800198e:	440b      	add	r3, r1
 8001990:	3314      	adds	r3, #20
 8001992:	781b      	ldrb	r3, [r3, #0]
 8001994:	2b01      	cmp	r3, #1
 8001996:	d13b      	bne.n	8001a10 <temperatureDataRetrieval+0xf8>
            {
                localTemperature = pPACKDATA -> stack[i].module[j].temperature;
 8001998:	68f9      	ldr	r1, [r7, #12]
 800199a:	697a      	ldr	r2, [r7, #20]
 800199c:	69f8      	ldr	r0, [r7, #28]
 800199e:	4613      	mov	r3, r2
 80019a0:	005b      	lsls	r3, r3, #1
 80019a2:	4413      	add	r3, r2
 80019a4:	009b      	lsls	r3, r3, #2
 80019a6:	22e8      	movs	r2, #232	; 0xe8
 80019a8:	fb00 f202 	mul.w	r2, r0, r2
 80019ac:	4413      	add	r3, r2
 80019ae:	440b      	add	r3, r1
 80019b0:	3318      	adds	r3, #24
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	4618      	mov	r0, r3
 80019b6:	f7ff fac9 	bl	8000f4c <__aeabi_f2uiz>
 80019ba:	4603      	mov	r3, r0
 80019bc:	827b      	strh	r3, [r7, #18]
                //never add up to a number greater than the max double value.
                //assuming that the thermistors can handle up to the solder melting point,
                //about 300 degree Celcius, the three digits multiplied by 12 is way-way-way
                //lower than the max value of data type double.
                //So, the risk of overflow should be negligible.
                temperatureTotal = temperatureTotal + localTemperature;
 80019be:	8a7b      	ldrh	r3, [r7, #18]
 80019c0:	4618      	mov	r0, r3
 80019c2:	f7fe fdcb 	bl	800055c <__aeabi_i2d>
 80019c6:	4602      	mov	r2, r0
 80019c8:	460b      	mov	r3, r1
 80019ca:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80019ce:	f7fe fc79 	bl	80002c4 <__adddf3>
 80019d2:	4602      	mov	r2, r0
 80019d4:	460b      	mov	r3, r1
 80019d6:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

                if(localTemperature <= localMinTmp){
 80019da:	8a7a      	ldrh	r2, [r7, #18]
 80019dc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80019de:	429a      	cmp	r2, r3
 80019e0:	d807      	bhi.n	80019f2 <temperatureDataRetrieval+0xda>
                    localMinTmp = localTemperature;
 80019e2:	8a7b      	ldrh	r3, [r7, #18]
 80019e4:	86fb      	strh	r3, [r7, #54]	; 0x36
                    minStack = i;
 80019e6:	69fb      	ldr	r3, [r7, #28]
 80019e8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
                    minModule = j;
 80019ec:	697b      	ldr	r3, [r7, #20]
 80019ee:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
                }

                if(localTemperature >= localMaxTmp){
 80019f2:	8a7a      	ldrh	r2, [r7, #18]
 80019f4:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80019f6:	429a      	cmp	r2, r3
 80019f8:	d307      	bcc.n	8001a0a <temperatureDataRetrieval+0xf2>
                    localMaxTmp = localTemperature;
 80019fa:	8a7b      	ldrh	r3, [r7, #18]
 80019fc:	86bb      	strh	r3, [r7, #52]	; 0x34
                    maxStack = i;
 80019fe:	69fb      	ldr	r3, [r7, #28]
 8001a00:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
                    maxModule = j;
 8001a04:	697b      	ldr	r3, [r7, #20]
 8001a06:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
                }
                total_mux_read++;
 8001a0a:	69bb      	ldr	r3, [r7, #24]
 8001a0c:	3301      	adds	r3, #1
 8001a0e:	61bb      	str	r3, [r7, #24]
        for(int j = 0; j < BTM_NUM_MODULES; ++j)
 8001a10:	697b      	ldr	r3, [r7, #20]
 8001a12:	3301      	adds	r3, #1
 8001a14:	617b      	str	r3, [r7, #20]
 8001a16:	697b      	ldr	r3, [r7, #20]
 8001a18:	2b11      	cmp	r3, #17
 8001a1a:	ddad      	ble.n	8001978 <temperatureDataRetrieval+0x60>
    for(i = 0; i < BTM_NUM_DEVICES; ++i)
 8001a1c:	69fb      	ldr	r3, [r7, #28]
 8001a1e:	3301      	adds	r3, #1
 8001a20:	61fb      	str	r3, [r7, #28]
 8001a22:	69fb      	ldr	r3, [r7, #28]
 8001a24:	2b01      	cmp	r3, #1
 8001a26:	d9a4      	bls.n	8001972 <temperatureDataRetrieval+0x5a>
            }

        }
    }

    localAverage = temperatureTotal / total_mux_read;
 8001a28:	69b8      	ldr	r0, [r7, #24]
 8001a2a:	f7fe fd97 	bl	800055c <__aeabi_i2d>
 8001a2e:	4602      	mov	r2, r0
 8001a30:	460b      	mov	r3, r1
 8001a32:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001a36:	f7fe ff25 	bl	8000884 <__aeabi_ddiv>
 8001a3a:	4602      	mov	r2, r0
 8001a3c:	460b      	mov	r3, r1
 8001a3e:	e9c7 2308 	strd	r2, r3, [r7, #32]

    //Ensuring that the value fits into the uint16_t size.
    //If it's breaks the bounds, it will be set to the bounds.
    //If the bounds ever appear, that is a sign that something may be off.
    if(localAverage > 65535){
 8001a42:	a321      	add	r3, pc, #132	; (adr r3, 8001ac8 <temperatureDataRetrieval+0x1b0>)
 8001a44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a48:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001a4c:	f7ff f880 	bl	8000b50 <__aeabi_dcmpgt>
 8001a50:	4603      	mov	r3, r0
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d005      	beq.n	8001a62 <temperatureDataRetrieval+0x14a>
        localAverage = 65535;
 8001a56:	a31c      	add	r3, pc, #112	; (adr r3, 8001ac8 <temperatureDataRetrieval+0x1b0>)
 8001a58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a5c:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8001a60:	e010      	b.n	8001a84 <temperatureDataRetrieval+0x16c>
    }
    else if(localAverage < 0){
 8001a62:	f04f 0200 	mov.w	r2, #0
 8001a66:	f04f 0300 	mov.w	r3, #0
 8001a6a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001a6e:	f7ff f851 	bl	8000b14 <__aeabi_dcmplt>
 8001a72:	4603      	mov	r3, r0
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d005      	beq.n	8001a84 <temperatureDataRetrieval+0x16c>
        localAverage = 0;
 8001a78:	f04f 0200 	mov.w	r2, #0
 8001a7c:	f04f 0300 	mov.w	r3, #0
 8001a80:	e9c7 2308 	strd	r2, r3, [r7, #32]
    }

    *pAverageTemperature = (uint16_t)localAverage;
 8001a84:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001a88:	f7ff f86c 	bl	8000b64 <__aeabi_d2uiz>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	b29a      	uxth	r2, r3
 8001a90:	68bb      	ldr	r3, [r7, #8]
 8001a92:	801a      	strh	r2, [r3, #0]
    *pMinTmp = localMinTmp;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8001a98:	801a      	strh	r2, [r3, #0]
    *pMaxTmp = localMaxTmp;
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8001a9e:	801a      	strh	r2, [r3, #0]
    *pMinTmpStack = minStack;
 8001aa0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001aa2:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8001aa6:	701a      	strb	r2, [r3, #0]
    *pMinTmpModule = minModule;
 8001aa8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001aaa:	f897 2031 	ldrb.w	r2, [r7, #49]	; 0x31
 8001aae:	701a      	strb	r2, [r3, #0]
    *pMaxTmpStack = maxStack;
 8001ab0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001ab2:	f897 2032 	ldrb.w	r2, [r7, #50]	; 0x32
 8001ab6:	701a      	strb	r2, [r3, #0]
    *pMaxTmpModule = maxModule;
 8001ab8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001aba:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8001abe:	701a      	strb	r2, [r3, #0]
}
 8001ac0:	bf00      	nop
 8001ac2:	3738      	adds	r7, #56	; 0x38
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bd80      	pop	{r7, pc}
 8001ac8:	00000000 	.word	0x00000000
 8001acc:	40efffe0 	.word	0x40efffe0

08001ad0 <TwosComplement_TemperatureConverter>:
    4) Convert temperatureBYTE to two's complement, then return the value.

@note       We use twos complement to match the Elithion Lithiumate format.
*/
uint8_t TwosComplement_TemperatureConverter(double temperatureDOUBLE, uint8_t * outOfBounds)
{
 8001ad0:	b5b0      	push	{r4, r5, r7, lr}
 8001ad2:	b086      	sub	sp, #24
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001ada:	607a      	str	r2, [r7, #4]
    uint8_t temperatureBYTE;

    if(temperatureDOUBLE > CAN_TEMPERATURE_MAXIMUM)
 8001adc:	a31e      	add	r3, pc, #120	; (adr r3, 8001b58 <TwosComplement_TemperatureConverter+0x88>)
 8001ade:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ae2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001ae6:	f7ff f833 	bl	8000b50 <__aeabi_dcmpgt>
 8001aea:	4603      	mov	r3, r0
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d004      	beq.n	8001afa <TwosComplement_TemperatureConverter+0x2a>
    {
        *outOfBounds = 1;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2201      	movs	r2, #1
 8001af4:	701a      	strb	r2, [r3, #0]
        return CAN_TEMPERATURE_MAXIMUM;
 8001af6:	237f      	movs	r3, #127	; 0x7f
 8001af8:	e028      	b.n	8001b4c <TwosComplement_TemperatureConverter+0x7c>
    }

    else if(temperatureDOUBLE < CAN_TEMPERATURE_MINIMUM)
 8001afa:	f04f 0200 	mov.w	r2, #0
 8001afe:	4b18      	ldr	r3, [pc, #96]	; (8001b60 <TwosComplement_TemperatureConverter+0x90>)
 8001b00:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001b04:	f7ff f806 	bl	8000b14 <__aeabi_dcmplt>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d004      	beq.n	8001b18 <TwosComplement_TemperatureConverter+0x48>
    {
        *outOfBounds = 1;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	2201      	movs	r2, #1
 8001b12:	701a      	strb	r2, [r3, #0]
        return ~(CAN_TEMPERATURE_MINIMUM)+1;
 8001b14:	2380      	movs	r3, #128	; 0x80
 8001b16:	e019      	b.n	8001b4c <TwosComplement_TemperatureConverter+0x7c>
    }

    else
    {
        temperatureBYTE = (uint8_t)fabs(temperatureDOUBLE);
 8001b18:	68bc      	ldr	r4, [r7, #8]
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8001b20:	4620      	mov	r0, r4
 8001b22:	4629      	mov	r1, r5
 8001b24:	f7ff f81e 	bl	8000b64 <__aeabi_d2uiz>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	75fb      	strb	r3, [r7, #23]
        if(temperatureDOUBLE >= 0)
 8001b2c:	f04f 0200 	mov.w	r2, #0
 8001b30:	f04f 0300 	mov.w	r3, #0
 8001b34:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001b38:	f7ff f800 	bl	8000b3c <__aeabi_dcmpge>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d001      	beq.n	8001b46 <TwosComplement_TemperatureConverter+0x76>
            return temperatureBYTE;
 8001b42:	7dfb      	ldrb	r3, [r7, #23]
 8001b44:	e002      	b.n	8001b4c <TwosComplement_TemperatureConverter+0x7c>
        else
            //Conversion to two's complement, for negative numbers.
            return ~temperatureBYTE + 1;
 8001b46:	7dfb      	ldrb	r3, [r7, #23]
 8001b48:	425b      	negs	r3, r3
 8001b4a:	b2db      	uxtb	r3, r3
    }
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	3718      	adds	r7, #24
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bdb0      	pop	{r4, r5, r7, pc}
 8001b54:	f3af 8000 	nop.w
 8001b58:	00000000 	.word	0x00000000
 8001b5c:	405fc000 	.word	0x405fc000
 8001b60:	c0600000 	.word	0xc0600000
 8001b64:	00000000 	.word	0x00000000

08001b68 <BTM_TEMP_volts2temp>:
\note
    I think this prototype was included for the sake of testing cubeIDE
    compilation. Needs to be double checked.
*/
double BTM_TEMP_volts2temp(double vout)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b083      	sub	sp, #12
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	e9c7 0100 	strd	r0, r1, [r7]
	return 1337.1337;
 8001b72:	a305      	add	r3, pc, #20	; (adr r3, 8001b88 <BTM_TEMP_volts2temp+0x20>)
 8001b74:	e9d3 2300 	ldrd	r2, r3, [r3]
}
 8001b78:	4610      	mov	r0, r2
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	370c      	adds	r7, #12
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bc80      	pop	{r7}
 8001b82:	4770      	bx	lr
 8001b84:	f3af 8000 	nop.w
 8001b88:	e8a71de7 	.word	0xe8a71de7
 8001b8c:	4094e488 	.word	0x4094e488

08001b90 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b082      	sub	sp, #8
 8001b94:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b96:	f000 fa2d 	bl	8001ff4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b9a:	f000 f815 	bl	8001bc8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b9e:	f000 f8b9 	bl	8001d14 <MX_GPIO_Init>
  MX_CAN_Init();
 8001ba2:	f000 f84d 	bl	8001c40 <MX_CAN_Init>
  MX_SPI2_Init();
 8001ba6:	f000 f87f 	bl	8001ca8 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */

  pSeries = CANstate_InitAll(&hcan);
 8001baa:	4806      	ldr	r0, [pc, #24]	; (8001bc4 <main+0x34>)
 8001bac:	f7ff fa0c 	bl	8000fc8 <CANstate_InitAll>
 8001bb0:	6078      	str	r0, [r7, #4]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  BLINKY_bluepill(100, 400);
 8001bb2:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8001bb6:	2064      	movs	r0, #100	; 0x64
 8001bb8:	f7ff f9e8 	bl	8000f8c <BLINKY_bluepill>
	  CANstate(pSeries);
 8001bbc:	6878      	ldr	r0, [r7, #4]
 8001bbe:	f7ff fa97 	bl	80010f0 <CANstate>
	  BLINKY_bluepill(100, 400);
 8001bc2:	e7f6      	b.n	8001bb2 <main+0x22>
 8001bc4:	20000108 	.word	0x20000108

08001bc8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b090      	sub	sp, #64	; 0x40
 8001bcc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001bce:	f107 0318 	add.w	r3, r7, #24
 8001bd2:	2228      	movs	r2, #40	; 0x28
 8001bd4:	2100      	movs	r1, #0
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	f001 fbac 	bl	8003334 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bdc:	1d3b      	adds	r3, r7, #4
 8001bde:	2200      	movs	r2, #0
 8001be0:	601a      	str	r2, [r3, #0]
 8001be2:	605a      	str	r2, [r3, #4]
 8001be4:	609a      	str	r2, [r3, #8]
 8001be6:	60da      	str	r2, [r3, #12]
 8001be8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001bea:	2302      	movs	r3, #2
 8001bec:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001bee:	2301      	movs	r3, #1
 8001bf0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001bf2:	2310      	movs	r3, #16
 8001bf4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001bfa:	f107 0318 	add.w	r3, r7, #24
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f000 ff08 	bl	8002a14 <HAL_RCC_OscConfig>
 8001c04:	4603      	mov	r3, r0
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d001      	beq.n	8001c0e <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001c0a:	f000 f8cf 	bl	8001dac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c0e:	230f      	movs	r3, #15
 8001c10:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001c12:	2300      	movs	r3, #0
 8001c14:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c16:	2300      	movs	r3, #0
 8001c18:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001c22:	1d3b      	adds	r3, r7, #4
 8001c24:	2100      	movs	r1, #0
 8001c26:	4618      	mov	r0, r3
 8001c28:	f001 f976 	bl	8002f18 <HAL_RCC_ClockConfig>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d001      	beq.n	8001c36 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001c32:	f000 f8bb 	bl	8001dac <Error_Handler>
  }
}
 8001c36:	bf00      	nop
 8001c38:	3740      	adds	r7, #64	; 0x40
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
	...

08001c40 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8001c44:	4b16      	ldr	r3, [pc, #88]	; (8001ca0 <MX_CAN_Init+0x60>)
 8001c46:	4a17      	ldr	r2, [pc, #92]	; (8001ca4 <MX_CAN_Init+0x64>)
 8001c48:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 16;
 8001c4a:	4b15      	ldr	r3, [pc, #84]	; (8001ca0 <MX_CAN_Init+0x60>)
 8001c4c:	2210      	movs	r2, #16
 8001c4e:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8001c50:	4b13      	ldr	r3, [pc, #76]	; (8001ca0 <MX_CAN_Init+0x60>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001c56:	4b12      	ldr	r3, [pc, #72]	; (8001ca0 <MX_CAN_Init+0x60>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_1TQ;
 8001c5c:	4b10      	ldr	r3, [pc, #64]	; (8001ca0 <MX_CAN_Init+0x60>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001c62:	4b0f      	ldr	r3, [pc, #60]	; (8001ca0 <MX_CAN_Init+0x60>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8001c68:	4b0d      	ldr	r3, [pc, #52]	; (8001ca0 <MX_CAN_Init+0x60>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8001c6e:	4b0c      	ldr	r3, [pc, #48]	; (8001ca0 <MX_CAN_Init+0x60>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8001c74:	4b0a      	ldr	r3, [pc, #40]	; (8001ca0 <MX_CAN_Init+0x60>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8001c7a:	4b09      	ldr	r3, [pc, #36]	; (8001ca0 <MX_CAN_Init+0x60>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8001c80:	4b07      	ldr	r3, [pc, #28]	; (8001ca0 <MX_CAN_Init+0x60>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8001c86:	4b06      	ldr	r3, [pc, #24]	; (8001ca0 <MX_CAN_Init+0x60>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8001c8c:	4804      	ldr	r0, [pc, #16]	; (8001ca0 <MX_CAN_Init+0x60>)
 8001c8e:	f000 fa37 	bl	8002100 <HAL_CAN_Init>
 8001c92:	4603      	mov	r3, r0
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d001      	beq.n	8001c9c <MX_CAN_Init+0x5c>
  {
    Error_Handler();
 8001c98:	f000 f888 	bl	8001dac <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8001c9c:	bf00      	nop
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	20000108 	.word	0x20000108
 8001ca4:	40006400 	.word	0x40006400

08001ca8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001cac:	4b17      	ldr	r3, [pc, #92]	; (8001d0c <MX_SPI2_Init+0x64>)
 8001cae:	4a18      	ldr	r2, [pc, #96]	; (8001d10 <MX_SPI2_Init+0x68>)
 8001cb0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001cb2:	4b16      	ldr	r3, [pc, #88]	; (8001d0c <MX_SPI2_Init+0x64>)
 8001cb4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001cb8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001cba:	4b14      	ldr	r3, [pc, #80]	; (8001d0c <MX_SPI2_Init+0x64>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001cc0:	4b12      	ldr	r3, [pc, #72]	; (8001d0c <MX_SPI2_Init+0x64>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001cc6:	4b11      	ldr	r3, [pc, #68]	; (8001d0c <MX_SPI2_Init+0x64>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ccc:	4b0f      	ldr	r3, [pc, #60]	; (8001d0c <MX_SPI2_Init+0x64>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001cd2:	4b0e      	ldr	r3, [pc, #56]	; (8001d0c <MX_SPI2_Init+0x64>)
 8001cd4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001cd8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001cda:	4b0c      	ldr	r3, [pc, #48]	; (8001d0c <MX_SPI2_Init+0x64>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001ce0:	4b0a      	ldr	r3, [pc, #40]	; (8001d0c <MX_SPI2_Init+0x64>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001ce6:	4b09      	ldr	r3, [pc, #36]	; (8001d0c <MX_SPI2_Init+0x64>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001cec:	4b07      	ldr	r3, [pc, #28]	; (8001d0c <MX_SPI2_Init+0x64>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001cf2:	4b06      	ldr	r3, [pc, #24]	; (8001d0c <MX_SPI2_Init+0x64>)
 8001cf4:	220a      	movs	r2, #10
 8001cf6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001cf8:	4804      	ldr	r0, [pc, #16]	; (8001d0c <MX_SPI2_Init+0x64>)
 8001cfa:	f001 fa73 	bl	80031e4 <HAL_SPI_Init>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d001      	beq.n	8001d08 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001d04:	f000 f852 	bl	8001dac <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001d08:	bf00      	nop
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	20000130 	.word	0x20000130
 8001d10:	40003800 	.word	0x40003800

08001d14 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b088      	sub	sp, #32
 8001d18:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d1a:	f107 0310 	add.w	r3, r7, #16
 8001d1e:	2200      	movs	r2, #0
 8001d20:	601a      	str	r2, [r3, #0]
 8001d22:	605a      	str	r2, [r3, #4]
 8001d24:	609a      	str	r2, [r3, #8]
 8001d26:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d28:	4b1e      	ldr	r3, [pc, #120]	; (8001da4 <MX_GPIO_Init+0x90>)
 8001d2a:	699b      	ldr	r3, [r3, #24]
 8001d2c:	4a1d      	ldr	r2, [pc, #116]	; (8001da4 <MX_GPIO_Init+0x90>)
 8001d2e:	f043 0310 	orr.w	r3, r3, #16
 8001d32:	6193      	str	r3, [r2, #24]
 8001d34:	4b1b      	ldr	r3, [pc, #108]	; (8001da4 <MX_GPIO_Init+0x90>)
 8001d36:	699b      	ldr	r3, [r3, #24]
 8001d38:	f003 0310 	and.w	r3, r3, #16
 8001d3c:	60fb      	str	r3, [r7, #12]
 8001d3e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d40:	4b18      	ldr	r3, [pc, #96]	; (8001da4 <MX_GPIO_Init+0x90>)
 8001d42:	699b      	ldr	r3, [r3, #24]
 8001d44:	4a17      	ldr	r2, [pc, #92]	; (8001da4 <MX_GPIO_Init+0x90>)
 8001d46:	f043 0308 	orr.w	r3, r3, #8
 8001d4a:	6193      	str	r3, [r2, #24]
 8001d4c:	4b15      	ldr	r3, [pc, #84]	; (8001da4 <MX_GPIO_Init+0x90>)
 8001d4e:	699b      	ldr	r3, [r3, #24]
 8001d50:	f003 0308 	and.w	r3, r3, #8
 8001d54:	60bb      	str	r3, [r7, #8]
 8001d56:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d58:	4b12      	ldr	r3, [pc, #72]	; (8001da4 <MX_GPIO_Init+0x90>)
 8001d5a:	699b      	ldr	r3, [r3, #24]
 8001d5c:	4a11      	ldr	r2, [pc, #68]	; (8001da4 <MX_GPIO_Init+0x90>)
 8001d5e:	f043 0304 	orr.w	r3, r3, #4
 8001d62:	6193      	str	r3, [r2, #24]
 8001d64:	4b0f      	ldr	r3, [pc, #60]	; (8001da4 <MX_GPIO_Init+0x90>)
 8001d66:	699b      	ldr	r3, [r3, #24]
 8001d68:	f003 0304 	and.w	r3, r3, #4
 8001d6c:	607b      	str	r3, [r7, #4]
 8001d6e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001d70:	2200      	movs	r2, #0
 8001d72:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d76:	480c      	ldr	r0, [pc, #48]	; (8001da8 <MX_GPIO_Init+0x94>)
 8001d78:	f000 fe34 	bl	80029e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001d7c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d80:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d82:	2301      	movs	r3, #1
 8001d84:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d86:	2300      	movs	r3, #0
 8001d88:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d8a:	2302      	movs	r3, #2
 8001d8c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d8e:	f107 0310 	add.w	r3, r7, #16
 8001d92:	4619      	mov	r1, r3
 8001d94:	4804      	ldr	r0, [pc, #16]	; (8001da8 <MX_GPIO_Init+0x94>)
 8001d96:	f000 fca1 	bl	80026dc <HAL_GPIO_Init>

}
 8001d9a:	bf00      	nop
 8001d9c:	3720      	adds	r7, #32
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	40021000 	.word	0x40021000
 8001da8:	40011000 	.word	0x40011000

08001dac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001dac:	b480      	push	{r7}
 8001dae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001db0:	b672      	cpsid	i
}
 8001db2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001db4:	e7fe      	b.n	8001db4 <Error_Handler+0x8>
	...

08001db8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001db8:	b480      	push	{r7}
 8001dba:	b085      	sub	sp, #20
 8001dbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001dbe:	4b15      	ldr	r3, [pc, #84]	; (8001e14 <HAL_MspInit+0x5c>)
 8001dc0:	699b      	ldr	r3, [r3, #24]
 8001dc2:	4a14      	ldr	r2, [pc, #80]	; (8001e14 <HAL_MspInit+0x5c>)
 8001dc4:	f043 0301 	orr.w	r3, r3, #1
 8001dc8:	6193      	str	r3, [r2, #24]
 8001dca:	4b12      	ldr	r3, [pc, #72]	; (8001e14 <HAL_MspInit+0x5c>)
 8001dcc:	699b      	ldr	r3, [r3, #24]
 8001dce:	f003 0301 	and.w	r3, r3, #1
 8001dd2:	60bb      	str	r3, [r7, #8]
 8001dd4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dd6:	4b0f      	ldr	r3, [pc, #60]	; (8001e14 <HAL_MspInit+0x5c>)
 8001dd8:	69db      	ldr	r3, [r3, #28]
 8001dda:	4a0e      	ldr	r2, [pc, #56]	; (8001e14 <HAL_MspInit+0x5c>)
 8001ddc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001de0:	61d3      	str	r3, [r2, #28]
 8001de2:	4b0c      	ldr	r3, [pc, #48]	; (8001e14 <HAL_MspInit+0x5c>)
 8001de4:	69db      	ldr	r3, [r3, #28]
 8001de6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dea:	607b      	str	r3, [r7, #4]
 8001dec:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001dee:	4b0a      	ldr	r3, [pc, #40]	; (8001e18 <HAL_MspInit+0x60>)
 8001df0:	685b      	ldr	r3, [r3, #4]
 8001df2:	60fb      	str	r3, [r7, #12]
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001dfa:	60fb      	str	r3, [r7, #12]
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001e02:	60fb      	str	r3, [r7, #12]
 8001e04:	4a04      	ldr	r2, [pc, #16]	; (8001e18 <HAL_MspInit+0x60>)
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e0a:	bf00      	nop
 8001e0c:	3714      	adds	r7, #20
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bc80      	pop	{r7}
 8001e12:	4770      	bx	lr
 8001e14:	40021000 	.word	0x40021000
 8001e18:	40010000 	.word	0x40010000

08001e1c <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b088      	sub	sp, #32
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e24:	f107 0310 	add.w	r3, r7, #16
 8001e28:	2200      	movs	r2, #0
 8001e2a:	601a      	str	r2, [r3, #0]
 8001e2c:	605a      	str	r2, [r3, #4]
 8001e2e:	609a      	str	r2, [r3, #8]
 8001e30:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	4a1c      	ldr	r2, [pc, #112]	; (8001ea8 <HAL_CAN_MspInit+0x8c>)
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	d131      	bne.n	8001ea0 <HAL_CAN_MspInit+0x84>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001e3c:	4b1b      	ldr	r3, [pc, #108]	; (8001eac <HAL_CAN_MspInit+0x90>)
 8001e3e:	69db      	ldr	r3, [r3, #28]
 8001e40:	4a1a      	ldr	r2, [pc, #104]	; (8001eac <HAL_CAN_MspInit+0x90>)
 8001e42:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001e46:	61d3      	str	r3, [r2, #28]
 8001e48:	4b18      	ldr	r3, [pc, #96]	; (8001eac <HAL_CAN_MspInit+0x90>)
 8001e4a:	69db      	ldr	r3, [r3, #28]
 8001e4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e50:	60fb      	str	r3, [r7, #12]
 8001e52:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e54:	4b15      	ldr	r3, [pc, #84]	; (8001eac <HAL_CAN_MspInit+0x90>)
 8001e56:	699b      	ldr	r3, [r3, #24]
 8001e58:	4a14      	ldr	r2, [pc, #80]	; (8001eac <HAL_CAN_MspInit+0x90>)
 8001e5a:	f043 0304 	orr.w	r3, r3, #4
 8001e5e:	6193      	str	r3, [r2, #24]
 8001e60:	4b12      	ldr	r3, [pc, #72]	; (8001eac <HAL_CAN_MspInit+0x90>)
 8001e62:	699b      	ldr	r3, [r3, #24]
 8001e64:	f003 0304 	and.w	r3, r3, #4
 8001e68:	60bb      	str	r3, [r7, #8]
 8001e6a:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001e6c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001e70:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e72:	2300      	movs	r3, #0
 8001e74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e76:	2300      	movs	r3, #0
 8001e78:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e7a:	f107 0310 	add.w	r3, r7, #16
 8001e7e:	4619      	mov	r1, r3
 8001e80:	480b      	ldr	r0, [pc, #44]	; (8001eb0 <HAL_CAN_MspInit+0x94>)
 8001e82:	f000 fc2b 	bl	80026dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001e86:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e8a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e8c:	2302      	movs	r3, #2
 8001e8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e90:	2303      	movs	r3, #3
 8001e92:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e94:	f107 0310 	add.w	r3, r7, #16
 8001e98:	4619      	mov	r1, r3
 8001e9a:	4805      	ldr	r0, [pc, #20]	; (8001eb0 <HAL_CAN_MspInit+0x94>)
 8001e9c:	f000 fc1e 	bl	80026dc <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8001ea0:	bf00      	nop
 8001ea2:	3720      	adds	r7, #32
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	bd80      	pop	{r7, pc}
 8001ea8:	40006400 	.word	0x40006400
 8001eac:	40021000 	.word	0x40021000
 8001eb0:	40010800 	.word	0x40010800

08001eb4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b088      	sub	sp, #32
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ebc:	f107 0310 	add.w	r3, r7, #16
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	601a      	str	r2, [r3, #0]
 8001ec4:	605a      	str	r2, [r3, #4]
 8001ec6:	609a      	str	r2, [r3, #8]
 8001ec8:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	4a1c      	ldr	r2, [pc, #112]	; (8001f40 <HAL_SPI_MspInit+0x8c>)
 8001ed0:	4293      	cmp	r3, r2
 8001ed2:	d131      	bne.n	8001f38 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001ed4:	4b1b      	ldr	r3, [pc, #108]	; (8001f44 <HAL_SPI_MspInit+0x90>)
 8001ed6:	69db      	ldr	r3, [r3, #28]
 8001ed8:	4a1a      	ldr	r2, [pc, #104]	; (8001f44 <HAL_SPI_MspInit+0x90>)
 8001eda:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ede:	61d3      	str	r3, [r2, #28]
 8001ee0:	4b18      	ldr	r3, [pc, #96]	; (8001f44 <HAL_SPI_MspInit+0x90>)
 8001ee2:	69db      	ldr	r3, [r3, #28]
 8001ee4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ee8:	60fb      	str	r3, [r7, #12]
 8001eea:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eec:	4b15      	ldr	r3, [pc, #84]	; (8001f44 <HAL_SPI_MspInit+0x90>)
 8001eee:	699b      	ldr	r3, [r3, #24]
 8001ef0:	4a14      	ldr	r2, [pc, #80]	; (8001f44 <HAL_SPI_MspInit+0x90>)
 8001ef2:	f043 0308 	orr.w	r3, r3, #8
 8001ef6:	6193      	str	r3, [r2, #24]
 8001ef8:	4b12      	ldr	r3, [pc, #72]	; (8001f44 <HAL_SPI_MspInit+0x90>)
 8001efa:	699b      	ldr	r3, [r3, #24]
 8001efc:	f003 0308 	and.w	r3, r3, #8
 8001f00:	60bb      	str	r3, [r7, #8]
 8001f02:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8001f04:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001f08:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f0a:	2302      	movs	r3, #2
 8001f0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f0e:	2303      	movs	r3, #3
 8001f10:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f12:	f107 0310 	add.w	r3, r7, #16
 8001f16:	4619      	mov	r1, r3
 8001f18:	480b      	ldr	r0, [pc, #44]	; (8001f48 <HAL_SPI_MspInit+0x94>)
 8001f1a:	f000 fbdf 	bl	80026dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001f1e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001f22:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f24:	2300      	movs	r3, #0
 8001f26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f2c:	f107 0310 	add.w	r3, r7, #16
 8001f30:	4619      	mov	r1, r3
 8001f32:	4805      	ldr	r0, [pc, #20]	; (8001f48 <HAL_SPI_MspInit+0x94>)
 8001f34:	f000 fbd2 	bl	80026dc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001f38:	bf00      	nop
 8001f3a:	3720      	adds	r7, #32
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	40003800 	.word	0x40003800
 8001f44:	40021000 	.word	0x40021000
 8001f48:	40010c00 	.word	0x40010c00

08001f4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f50:	e7fe      	b.n	8001f50 <NMI_Handler+0x4>

08001f52 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f52:	b480      	push	{r7}
 8001f54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f56:	e7fe      	b.n	8001f56 <HardFault_Handler+0x4>

08001f58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f5c:	e7fe      	b.n	8001f5c <MemManage_Handler+0x4>

08001f5e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f5e:	b480      	push	{r7}
 8001f60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f62:	e7fe      	b.n	8001f62 <BusFault_Handler+0x4>

08001f64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f64:	b480      	push	{r7}
 8001f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f68:	e7fe      	b.n	8001f68 <UsageFault_Handler+0x4>

08001f6a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f6a:	b480      	push	{r7}
 8001f6c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f6e:	bf00      	nop
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bc80      	pop	{r7}
 8001f74:	4770      	bx	lr

08001f76 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f76:	b480      	push	{r7}
 8001f78:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f7a:	bf00      	nop
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bc80      	pop	{r7}
 8001f80:	4770      	bx	lr

08001f82 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f82:	b480      	push	{r7}
 8001f84:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f86:	bf00      	nop
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bc80      	pop	{r7}
 8001f8c:	4770      	bx	lr

08001f8e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f8e:	b580      	push	{r7, lr}
 8001f90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f92:	f000 f875 	bl	8002080 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f96:	bf00      	nop
 8001f98:	bd80      	pop	{r7, pc}

08001f9a <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001f9a:	b480      	push	{r7}
 8001f9c:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f9e:	bf00      	nop
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bc80      	pop	{r7}
 8001fa4:	4770      	bx	lr
	...

08001fa8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001fa8:	480c      	ldr	r0, [pc, #48]	; (8001fdc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001faa:	490d      	ldr	r1, [pc, #52]	; (8001fe0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001fac:	4a0d      	ldr	r2, [pc, #52]	; (8001fe4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001fae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fb0:	e002      	b.n	8001fb8 <LoopCopyDataInit>

08001fb2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fb2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fb4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fb6:	3304      	adds	r3, #4

08001fb8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fb8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fbc:	d3f9      	bcc.n	8001fb2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fbe:	4a0a      	ldr	r2, [pc, #40]	; (8001fe8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001fc0:	4c0a      	ldr	r4, [pc, #40]	; (8001fec <LoopFillZerobss+0x22>)
  movs r3, #0
 8001fc2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fc4:	e001      	b.n	8001fca <LoopFillZerobss>

08001fc6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fc6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fc8:	3204      	adds	r2, #4

08001fca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fcc:	d3fb      	bcc.n	8001fc6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001fce:	f7ff ffe4 	bl	8001f9a <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001fd2:	f001 f98b 	bl	80032ec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001fd6:	f7ff fddb 	bl	8001b90 <main>
  bx lr
 8001fda:	4770      	bx	lr
  ldr r0, =_sdata
 8001fdc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fe0:	20000030 	.word	0x20000030
  ldr r2, =_sidata
 8001fe4:	08003384 	.word	0x08003384
  ldr r2, =_sbss
 8001fe8:	20000030 	.word	0x20000030
  ldr r4, =_ebss
 8001fec:	2000018c 	.word	0x2000018c

08001ff0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ff0:	e7fe      	b.n	8001ff0 <ADC1_2_IRQHandler>
	...

08001ff4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ff8:	4b08      	ldr	r3, [pc, #32]	; (800201c <HAL_Init+0x28>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4a07      	ldr	r2, [pc, #28]	; (800201c <HAL_Init+0x28>)
 8001ffe:	f043 0310 	orr.w	r3, r3, #16
 8002002:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002004:	2003      	movs	r0, #3
 8002006:	f000 fb35 	bl	8002674 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800200a:	200f      	movs	r0, #15
 800200c:	f000 f808 	bl	8002020 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002010:	f7ff fed2 	bl	8001db8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002014:	2300      	movs	r3, #0
}
 8002016:	4618      	mov	r0, r3
 8002018:	bd80      	pop	{r7, pc}
 800201a:	bf00      	nop
 800201c:	40022000 	.word	0x40022000

08002020 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b082      	sub	sp, #8
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002028:	4b12      	ldr	r3, [pc, #72]	; (8002074 <HAL_InitTick+0x54>)
 800202a:	681a      	ldr	r2, [r3, #0]
 800202c:	4b12      	ldr	r3, [pc, #72]	; (8002078 <HAL_InitTick+0x58>)
 800202e:	781b      	ldrb	r3, [r3, #0]
 8002030:	4619      	mov	r1, r3
 8002032:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002036:	fbb3 f3f1 	udiv	r3, r3, r1
 800203a:	fbb2 f3f3 	udiv	r3, r2, r3
 800203e:	4618      	mov	r0, r3
 8002040:	f000 fb3f 	bl	80026c2 <HAL_SYSTICK_Config>
 8002044:	4603      	mov	r3, r0
 8002046:	2b00      	cmp	r3, #0
 8002048:	d001      	beq.n	800204e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800204a:	2301      	movs	r3, #1
 800204c:	e00e      	b.n	800206c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2b0f      	cmp	r3, #15
 8002052:	d80a      	bhi.n	800206a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002054:	2200      	movs	r2, #0
 8002056:	6879      	ldr	r1, [r7, #4]
 8002058:	f04f 30ff 	mov.w	r0, #4294967295
 800205c:	f000 fb15 	bl	800268a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002060:	4a06      	ldr	r2, [pc, #24]	; (800207c <HAL_InitTick+0x5c>)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002066:	2300      	movs	r3, #0
 8002068:	e000      	b.n	800206c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800206a:	2301      	movs	r3, #1
}
 800206c:	4618      	mov	r0, r3
 800206e:	3708      	adds	r7, #8
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}
 8002074:	20000024 	.word	0x20000024
 8002078:	2000002c 	.word	0x2000002c
 800207c:	20000028 	.word	0x20000028

08002080 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002080:	b480      	push	{r7}
 8002082:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002084:	4b05      	ldr	r3, [pc, #20]	; (800209c <HAL_IncTick+0x1c>)
 8002086:	781b      	ldrb	r3, [r3, #0]
 8002088:	461a      	mov	r2, r3
 800208a:	4b05      	ldr	r3, [pc, #20]	; (80020a0 <HAL_IncTick+0x20>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	4413      	add	r3, r2
 8002090:	4a03      	ldr	r2, [pc, #12]	; (80020a0 <HAL_IncTick+0x20>)
 8002092:	6013      	str	r3, [r2, #0]
}
 8002094:	bf00      	nop
 8002096:	46bd      	mov	sp, r7
 8002098:	bc80      	pop	{r7}
 800209a:	4770      	bx	lr
 800209c:	2000002c 	.word	0x2000002c
 80020a0:	20000188 	.word	0x20000188

080020a4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020a4:	b480      	push	{r7}
 80020a6:	af00      	add	r7, sp, #0
  return uwTick;
 80020a8:	4b02      	ldr	r3, [pc, #8]	; (80020b4 <HAL_GetTick+0x10>)
 80020aa:	681b      	ldr	r3, [r3, #0]
}
 80020ac:	4618      	mov	r0, r3
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bc80      	pop	{r7}
 80020b2:	4770      	bx	lr
 80020b4:	20000188 	.word	0x20000188

080020b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b084      	sub	sp, #16
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020c0:	f7ff fff0 	bl	80020a4 <HAL_GetTick>
 80020c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020d0:	d005      	beq.n	80020de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80020d2:	4b0a      	ldr	r3, [pc, #40]	; (80020fc <HAL_Delay+0x44>)
 80020d4:	781b      	ldrb	r3, [r3, #0]
 80020d6:	461a      	mov	r2, r3
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	4413      	add	r3, r2
 80020dc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80020de:	bf00      	nop
 80020e0:	f7ff ffe0 	bl	80020a4 <HAL_GetTick>
 80020e4:	4602      	mov	r2, r0
 80020e6:	68bb      	ldr	r3, [r7, #8]
 80020e8:	1ad3      	subs	r3, r2, r3
 80020ea:	68fa      	ldr	r2, [r7, #12]
 80020ec:	429a      	cmp	r2, r3
 80020ee:	d8f7      	bhi.n	80020e0 <HAL_Delay+0x28>
  {
  }
}
 80020f0:	bf00      	nop
 80020f2:	bf00      	nop
 80020f4:	3710      	adds	r7, #16
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}
 80020fa:	bf00      	nop
 80020fc:	2000002c 	.word	0x2000002c

08002100 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b084      	sub	sp, #16
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2b00      	cmp	r3, #0
 800210c:	d101      	bne.n	8002112 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800210e:	2301      	movs	r3, #1
 8002110:	e0ed      	b.n	80022ee <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002118:	b2db      	uxtb	r3, r3
 800211a:	2b00      	cmp	r3, #0
 800211c:	d102      	bne.n	8002124 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800211e:	6878      	ldr	r0, [r7, #4]
 8002120:	f7ff fe7c 	bl	8001e1c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	681a      	ldr	r2, [r3, #0]
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f042 0201 	orr.w	r2, r2, #1
 8002132:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002134:	f7ff ffb6 	bl	80020a4 <HAL_GetTick>
 8002138:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800213a:	e012      	b.n	8002162 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800213c:	f7ff ffb2 	bl	80020a4 <HAL_GetTick>
 8002140:	4602      	mov	r2, r0
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	1ad3      	subs	r3, r2, r3
 8002146:	2b0a      	cmp	r3, #10
 8002148:	d90b      	bls.n	8002162 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800214e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2205      	movs	r2, #5
 800215a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800215e:	2301      	movs	r3, #1
 8002160:	e0c5      	b.n	80022ee <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	f003 0301 	and.w	r3, r3, #1
 800216c:	2b00      	cmp	r3, #0
 800216e:	d0e5      	beq.n	800213c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	681a      	ldr	r2, [r3, #0]
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f022 0202 	bic.w	r2, r2, #2
 800217e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002180:	f7ff ff90 	bl	80020a4 <HAL_GetTick>
 8002184:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002186:	e012      	b.n	80021ae <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002188:	f7ff ff8c 	bl	80020a4 <HAL_GetTick>
 800218c:	4602      	mov	r2, r0
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	1ad3      	subs	r3, r2, r3
 8002192:	2b0a      	cmp	r3, #10
 8002194:	d90b      	bls.n	80021ae <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800219a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2205      	movs	r2, #5
 80021a6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80021aa:	2301      	movs	r3, #1
 80021ac:	e09f      	b.n	80022ee <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	f003 0302 	and.w	r3, r3, #2
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d1e5      	bne.n	8002188 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	7e1b      	ldrb	r3, [r3, #24]
 80021c0:	2b01      	cmp	r3, #1
 80021c2:	d108      	bne.n	80021d6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	681a      	ldr	r2, [r3, #0]
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80021d2:	601a      	str	r2, [r3, #0]
 80021d4:	e007      	b.n	80021e6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	681a      	ldr	r2, [r3, #0]
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80021e4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	7e5b      	ldrb	r3, [r3, #25]
 80021ea:	2b01      	cmp	r3, #1
 80021ec:	d108      	bne.n	8002200 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	681a      	ldr	r2, [r3, #0]
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80021fc:	601a      	str	r2, [r3, #0]
 80021fe:	e007      	b.n	8002210 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	681a      	ldr	r2, [r3, #0]
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800220e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	7e9b      	ldrb	r3, [r3, #26]
 8002214:	2b01      	cmp	r3, #1
 8002216:	d108      	bne.n	800222a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	681a      	ldr	r2, [r3, #0]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f042 0220 	orr.w	r2, r2, #32
 8002226:	601a      	str	r2, [r3, #0]
 8002228:	e007      	b.n	800223a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	681a      	ldr	r2, [r3, #0]
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f022 0220 	bic.w	r2, r2, #32
 8002238:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	7edb      	ldrb	r3, [r3, #27]
 800223e:	2b01      	cmp	r3, #1
 8002240:	d108      	bne.n	8002254 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	681a      	ldr	r2, [r3, #0]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f022 0210 	bic.w	r2, r2, #16
 8002250:	601a      	str	r2, [r3, #0]
 8002252:	e007      	b.n	8002264 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	681a      	ldr	r2, [r3, #0]
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f042 0210 	orr.w	r2, r2, #16
 8002262:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	7f1b      	ldrb	r3, [r3, #28]
 8002268:	2b01      	cmp	r3, #1
 800226a:	d108      	bne.n	800227e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	681a      	ldr	r2, [r3, #0]
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f042 0208 	orr.w	r2, r2, #8
 800227a:	601a      	str	r2, [r3, #0]
 800227c:	e007      	b.n	800228e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	681a      	ldr	r2, [r3, #0]
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f022 0208 	bic.w	r2, r2, #8
 800228c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	7f5b      	ldrb	r3, [r3, #29]
 8002292:	2b01      	cmp	r3, #1
 8002294:	d108      	bne.n	80022a8 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	681a      	ldr	r2, [r3, #0]
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f042 0204 	orr.w	r2, r2, #4
 80022a4:	601a      	str	r2, [r3, #0]
 80022a6:	e007      	b.n	80022b8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	681a      	ldr	r2, [r3, #0]
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f022 0204 	bic.w	r2, r2, #4
 80022b6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	689a      	ldr	r2, [r3, #8]
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	68db      	ldr	r3, [r3, #12]
 80022c0:	431a      	orrs	r2, r3
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	691b      	ldr	r3, [r3, #16]
 80022c6:	431a      	orrs	r2, r3
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	695b      	ldr	r3, [r3, #20]
 80022cc:	ea42 0103 	orr.w	r1, r2, r3
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	1e5a      	subs	r2, r3, #1
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	430a      	orrs	r2, r1
 80022dc:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2200      	movs	r2, #0
 80022e2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2201      	movs	r2, #1
 80022e8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80022ec:	2300      	movs	r3, #0
}
 80022ee:	4618      	mov	r0, r3
 80022f0:	3710      	adds	r7, #16
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd80      	pop	{r7, pc}

080022f6 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 80022f6:	b480      	push	{r7}
 80022f8:	b089      	sub	sp, #36	; 0x24
 80022fa:	af00      	add	r7, sp, #0
 80022fc:	60f8      	str	r0, [r7, #12]
 80022fe:	60b9      	str	r1, [r7, #8]
 8002300:	607a      	str	r2, [r7, #4]
 8002302:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	f893 3020 	ldrb.w	r3, [r3, #32]
 800230a:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	689b      	ldr	r3, [r3, #8]
 8002312:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002314:	7ffb      	ldrb	r3, [r7, #31]
 8002316:	2b01      	cmp	r3, #1
 8002318:	d003      	beq.n	8002322 <HAL_CAN_AddTxMessage+0x2c>
 800231a:	7ffb      	ldrb	r3, [r7, #31]
 800231c:	2b02      	cmp	r3, #2
 800231e:	f040 80b8 	bne.w	8002492 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002322:	69bb      	ldr	r3, [r7, #24]
 8002324:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002328:	2b00      	cmp	r3, #0
 800232a:	d10a      	bne.n	8002342 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800232c:	69bb      	ldr	r3, [r7, #24]
 800232e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002332:	2b00      	cmp	r3, #0
 8002334:	d105      	bne.n	8002342 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002336:	69bb      	ldr	r3, [r7, #24]
 8002338:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800233c:	2b00      	cmp	r3, #0
 800233e:	f000 80a0 	beq.w	8002482 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002342:	69bb      	ldr	r3, [r7, #24]
 8002344:	0e1b      	lsrs	r3, r3, #24
 8002346:	f003 0303 	and.w	r3, r3, #3
 800234a:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 800234c:	697b      	ldr	r3, [r7, #20]
 800234e:	2b02      	cmp	r3, #2
 8002350:	d907      	bls.n	8002362 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002356:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800235e:	2301      	movs	r3, #1
 8002360:	e09e      	b.n	80024a0 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002362:	2201      	movs	r2, #1
 8002364:	697b      	ldr	r3, [r7, #20]
 8002366:	409a      	lsls	r2, r3
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800236c:	68bb      	ldr	r3, [r7, #8]
 800236e:	689b      	ldr	r3, [r3, #8]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d10d      	bne.n	8002390 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002374:	68bb      	ldr	r3, [r7, #8]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800237a:	68bb      	ldr	r3, [r7, #8]
 800237c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800237e:	68f9      	ldr	r1, [r7, #12]
 8002380:	6809      	ldr	r1, [r1, #0]
 8002382:	431a      	orrs	r2, r3
 8002384:	697b      	ldr	r3, [r7, #20]
 8002386:	3318      	adds	r3, #24
 8002388:	011b      	lsls	r3, r3, #4
 800238a:	440b      	add	r3, r1
 800238c:	601a      	str	r2, [r3, #0]
 800238e:	e00f      	b.n	80023b0 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002390:	68bb      	ldr	r3, [r7, #8]
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002396:	68bb      	ldr	r3, [r7, #8]
 8002398:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800239a:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800239c:	68bb      	ldr	r3, [r7, #8]
 800239e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80023a0:	68f9      	ldr	r1, [r7, #12]
 80023a2:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80023a4:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80023a6:	697b      	ldr	r3, [r7, #20]
 80023a8:	3318      	adds	r3, #24
 80023aa:	011b      	lsls	r3, r3, #4
 80023ac:	440b      	add	r3, r1
 80023ae:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	6819      	ldr	r1, [r3, #0]
 80023b4:	68bb      	ldr	r3, [r7, #8]
 80023b6:	691a      	ldr	r2, [r3, #16]
 80023b8:	697b      	ldr	r3, [r7, #20]
 80023ba:	3318      	adds	r3, #24
 80023bc:	011b      	lsls	r3, r3, #4
 80023be:	440b      	add	r3, r1
 80023c0:	3304      	adds	r3, #4
 80023c2:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80023c4:	68bb      	ldr	r3, [r7, #8]
 80023c6:	7d1b      	ldrb	r3, [r3, #20]
 80023c8:	2b01      	cmp	r3, #1
 80023ca:	d111      	bne.n	80023f0 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	681a      	ldr	r2, [r3, #0]
 80023d0:	697b      	ldr	r3, [r7, #20]
 80023d2:	3318      	adds	r3, #24
 80023d4:	011b      	lsls	r3, r3, #4
 80023d6:	4413      	add	r3, r2
 80023d8:	3304      	adds	r3, #4
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	68fa      	ldr	r2, [r7, #12]
 80023de:	6811      	ldr	r1, [r2, #0]
 80023e0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80023e4:	697b      	ldr	r3, [r7, #20]
 80023e6:	3318      	adds	r3, #24
 80023e8:	011b      	lsls	r3, r3, #4
 80023ea:	440b      	add	r3, r1
 80023ec:	3304      	adds	r3, #4
 80023ee:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	3307      	adds	r3, #7
 80023f4:	781b      	ldrb	r3, [r3, #0]
 80023f6:	061a      	lsls	r2, r3, #24
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	3306      	adds	r3, #6
 80023fc:	781b      	ldrb	r3, [r3, #0]
 80023fe:	041b      	lsls	r3, r3, #16
 8002400:	431a      	orrs	r2, r3
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	3305      	adds	r3, #5
 8002406:	781b      	ldrb	r3, [r3, #0]
 8002408:	021b      	lsls	r3, r3, #8
 800240a:	4313      	orrs	r3, r2
 800240c:	687a      	ldr	r2, [r7, #4]
 800240e:	3204      	adds	r2, #4
 8002410:	7812      	ldrb	r2, [r2, #0]
 8002412:	4610      	mov	r0, r2
 8002414:	68fa      	ldr	r2, [r7, #12]
 8002416:	6811      	ldr	r1, [r2, #0]
 8002418:	ea43 0200 	orr.w	r2, r3, r0
 800241c:	697b      	ldr	r3, [r7, #20]
 800241e:	011b      	lsls	r3, r3, #4
 8002420:	440b      	add	r3, r1
 8002422:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8002426:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	3303      	adds	r3, #3
 800242c:	781b      	ldrb	r3, [r3, #0]
 800242e:	061a      	lsls	r2, r3, #24
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	3302      	adds	r3, #2
 8002434:	781b      	ldrb	r3, [r3, #0]
 8002436:	041b      	lsls	r3, r3, #16
 8002438:	431a      	orrs	r2, r3
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	3301      	adds	r3, #1
 800243e:	781b      	ldrb	r3, [r3, #0]
 8002440:	021b      	lsls	r3, r3, #8
 8002442:	4313      	orrs	r3, r2
 8002444:	687a      	ldr	r2, [r7, #4]
 8002446:	7812      	ldrb	r2, [r2, #0]
 8002448:	4610      	mov	r0, r2
 800244a:	68fa      	ldr	r2, [r7, #12]
 800244c:	6811      	ldr	r1, [r2, #0]
 800244e:	ea43 0200 	orr.w	r2, r3, r0
 8002452:	697b      	ldr	r3, [r7, #20]
 8002454:	011b      	lsls	r3, r3, #4
 8002456:	440b      	add	r3, r1
 8002458:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 800245c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681a      	ldr	r2, [r3, #0]
 8002462:	697b      	ldr	r3, [r7, #20]
 8002464:	3318      	adds	r3, #24
 8002466:	011b      	lsls	r3, r3, #4
 8002468:	4413      	add	r3, r2
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	68fa      	ldr	r2, [r7, #12]
 800246e:	6811      	ldr	r1, [r2, #0]
 8002470:	f043 0201 	orr.w	r2, r3, #1
 8002474:	697b      	ldr	r3, [r7, #20]
 8002476:	3318      	adds	r3, #24
 8002478:	011b      	lsls	r3, r3, #4
 800247a:	440b      	add	r3, r1
 800247c:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800247e:	2300      	movs	r3, #0
 8002480:	e00e      	b.n	80024a0 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002486:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 800248e:	2301      	movs	r3, #1
 8002490:	e006      	b.n	80024a0 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002496:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800249e:	2301      	movs	r3, #1
  }
}
 80024a0:	4618      	mov	r0, r3
 80024a2:	3724      	adds	r7, #36	; 0x24
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bc80      	pop	{r7}
 80024a8:	4770      	bx	lr

080024aa <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 80024aa:	b480      	push	{r7}
 80024ac:	b085      	sub	sp, #20
 80024ae:	af00      	add	r7, sp, #0
 80024b0:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 80024b2:	2300      	movs	r3, #0
 80024b4:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80024bc:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 80024be:	7afb      	ldrb	r3, [r7, #11]
 80024c0:	2b01      	cmp	r3, #1
 80024c2:	d002      	beq.n	80024ca <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 80024c4:	7afb      	ldrb	r3, [r7, #11]
 80024c6:	2b02      	cmp	r3, #2
 80024c8:	d11d      	bne.n	8002506 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	689b      	ldr	r3, [r3, #8]
 80024d0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d002      	beq.n	80024de <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	3301      	adds	r3, #1
 80024dc:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	689b      	ldr	r3, [r3, #8]
 80024e4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d002      	beq.n	80024f2 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	3301      	adds	r3, #1
 80024f0:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	689b      	ldr	r3, [r3, #8]
 80024f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d002      	beq.n	8002506 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	3301      	adds	r3, #1
 8002504:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8002506:	68fb      	ldr	r3, [r7, #12]
}
 8002508:	4618      	mov	r0, r3
 800250a:	3714      	adds	r7, #20
 800250c:	46bd      	mov	sp, r7
 800250e:	bc80      	pop	{r7}
 8002510:	4770      	bx	lr
	...

08002514 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002514:	b480      	push	{r7}
 8002516:	b085      	sub	sp, #20
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	f003 0307 	and.w	r3, r3, #7
 8002522:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002524:	4b0c      	ldr	r3, [pc, #48]	; (8002558 <__NVIC_SetPriorityGrouping+0x44>)
 8002526:	68db      	ldr	r3, [r3, #12]
 8002528:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800252a:	68ba      	ldr	r2, [r7, #8]
 800252c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002530:	4013      	ands	r3, r2
 8002532:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002538:	68bb      	ldr	r3, [r7, #8]
 800253a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800253c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002540:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002544:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002546:	4a04      	ldr	r2, [pc, #16]	; (8002558 <__NVIC_SetPriorityGrouping+0x44>)
 8002548:	68bb      	ldr	r3, [r7, #8]
 800254a:	60d3      	str	r3, [r2, #12]
}
 800254c:	bf00      	nop
 800254e:	3714      	adds	r7, #20
 8002550:	46bd      	mov	sp, r7
 8002552:	bc80      	pop	{r7}
 8002554:	4770      	bx	lr
 8002556:	bf00      	nop
 8002558:	e000ed00 	.word	0xe000ed00

0800255c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800255c:	b480      	push	{r7}
 800255e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002560:	4b04      	ldr	r3, [pc, #16]	; (8002574 <__NVIC_GetPriorityGrouping+0x18>)
 8002562:	68db      	ldr	r3, [r3, #12]
 8002564:	0a1b      	lsrs	r3, r3, #8
 8002566:	f003 0307 	and.w	r3, r3, #7
}
 800256a:	4618      	mov	r0, r3
 800256c:	46bd      	mov	sp, r7
 800256e:	bc80      	pop	{r7}
 8002570:	4770      	bx	lr
 8002572:	bf00      	nop
 8002574:	e000ed00 	.word	0xe000ed00

08002578 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002578:	b480      	push	{r7}
 800257a:	b083      	sub	sp, #12
 800257c:	af00      	add	r7, sp, #0
 800257e:	4603      	mov	r3, r0
 8002580:	6039      	str	r1, [r7, #0]
 8002582:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002584:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002588:	2b00      	cmp	r3, #0
 800258a:	db0a      	blt.n	80025a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	b2da      	uxtb	r2, r3
 8002590:	490c      	ldr	r1, [pc, #48]	; (80025c4 <__NVIC_SetPriority+0x4c>)
 8002592:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002596:	0112      	lsls	r2, r2, #4
 8002598:	b2d2      	uxtb	r2, r2
 800259a:	440b      	add	r3, r1
 800259c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025a0:	e00a      	b.n	80025b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	b2da      	uxtb	r2, r3
 80025a6:	4908      	ldr	r1, [pc, #32]	; (80025c8 <__NVIC_SetPriority+0x50>)
 80025a8:	79fb      	ldrb	r3, [r7, #7]
 80025aa:	f003 030f 	and.w	r3, r3, #15
 80025ae:	3b04      	subs	r3, #4
 80025b0:	0112      	lsls	r2, r2, #4
 80025b2:	b2d2      	uxtb	r2, r2
 80025b4:	440b      	add	r3, r1
 80025b6:	761a      	strb	r2, [r3, #24]
}
 80025b8:	bf00      	nop
 80025ba:	370c      	adds	r7, #12
 80025bc:	46bd      	mov	sp, r7
 80025be:	bc80      	pop	{r7}
 80025c0:	4770      	bx	lr
 80025c2:	bf00      	nop
 80025c4:	e000e100 	.word	0xe000e100
 80025c8:	e000ed00 	.word	0xe000ed00

080025cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b089      	sub	sp, #36	; 0x24
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	60f8      	str	r0, [r7, #12]
 80025d4:	60b9      	str	r1, [r7, #8]
 80025d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	f003 0307 	and.w	r3, r3, #7
 80025de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025e0:	69fb      	ldr	r3, [r7, #28]
 80025e2:	f1c3 0307 	rsb	r3, r3, #7
 80025e6:	2b04      	cmp	r3, #4
 80025e8:	bf28      	it	cs
 80025ea:	2304      	movcs	r3, #4
 80025ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025ee:	69fb      	ldr	r3, [r7, #28]
 80025f0:	3304      	adds	r3, #4
 80025f2:	2b06      	cmp	r3, #6
 80025f4:	d902      	bls.n	80025fc <NVIC_EncodePriority+0x30>
 80025f6:	69fb      	ldr	r3, [r7, #28]
 80025f8:	3b03      	subs	r3, #3
 80025fa:	e000      	b.n	80025fe <NVIC_EncodePriority+0x32>
 80025fc:	2300      	movs	r3, #0
 80025fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002600:	f04f 32ff 	mov.w	r2, #4294967295
 8002604:	69bb      	ldr	r3, [r7, #24]
 8002606:	fa02 f303 	lsl.w	r3, r2, r3
 800260a:	43da      	mvns	r2, r3
 800260c:	68bb      	ldr	r3, [r7, #8]
 800260e:	401a      	ands	r2, r3
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002614:	f04f 31ff 	mov.w	r1, #4294967295
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	fa01 f303 	lsl.w	r3, r1, r3
 800261e:	43d9      	mvns	r1, r3
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002624:	4313      	orrs	r3, r2
         );
}
 8002626:	4618      	mov	r0, r3
 8002628:	3724      	adds	r7, #36	; 0x24
 800262a:	46bd      	mov	sp, r7
 800262c:	bc80      	pop	{r7}
 800262e:	4770      	bx	lr

08002630 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b082      	sub	sp, #8
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	3b01      	subs	r3, #1
 800263c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002640:	d301      	bcc.n	8002646 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002642:	2301      	movs	r3, #1
 8002644:	e00f      	b.n	8002666 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002646:	4a0a      	ldr	r2, [pc, #40]	; (8002670 <SysTick_Config+0x40>)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	3b01      	subs	r3, #1
 800264c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800264e:	210f      	movs	r1, #15
 8002650:	f04f 30ff 	mov.w	r0, #4294967295
 8002654:	f7ff ff90 	bl	8002578 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002658:	4b05      	ldr	r3, [pc, #20]	; (8002670 <SysTick_Config+0x40>)
 800265a:	2200      	movs	r2, #0
 800265c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800265e:	4b04      	ldr	r3, [pc, #16]	; (8002670 <SysTick_Config+0x40>)
 8002660:	2207      	movs	r2, #7
 8002662:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002664:	2300      	movs	r3, #0
}
 8002666:	4618      	mov	r0, r3
 8002668:	3708      	adds	r7, #8
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}
 800266e:	bf00      	nop
 8002670:	e000e010 	.word	0xe000e010

08002674 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b082      	sub	sp, #8
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800267c:	6878      	ldr	r0, [r7, #4]
 800267e:	f7ff ff49 	bl	8002514 <__NVIC_SetPriorityGrouping>
}
 8002682:	bf00      	nop
 8002684:	3708      	adds	r7, #8
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}

0800268a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800268a:	b580      	push	{r7, lr}
 800268c:	b086      	sub	sp, #24
 800268e:	af00      	add	r7, sp, #0
 8002690:	4603      	mov	r3, r0
 8002692:	60b9      	str	r1, [r7, #8]
 8002694:	607a      	str	r2, [r7, #4]
 8002696:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002698:	2300      	movs	r3, #0
 800269a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800269c:	f7ff ff5e 	bl	800255c <__NVIC_GetPriorityGrouping>
 80026a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026a2:	687a      	ldr	r2, [r7, #4]
 80026a4:	68b9      	ldr	r1, [r7, #8]
 80026a6:	6978      	ldr	r0, [r7, #20]
 80026a8:	f7ff ff90 	bl	80025cc <NVIC_EncodePriority>
 80026ac:	4602      	mov	r2, r0
 80026ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026b2:	4611      	mov	r1, r2
 80026b4:	4618      	mov	r0, r3
 80026b6:	f7ff ff5f 	bl	8002578 <__NVIC_SetPriority>
}
 80026ba:	bf00      	nop
 80026bc:	3718      	adds	r7, #24
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}

080026c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026c2:	b580      	push	{r7, lr}
 80026c4:	b082      	sub	sp, #8
 80026c6:	af00      	add	r7, sp, #0
 80026c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026ca:	6878      	ldr	r0, [r7, #4]
 80026cc:	f7ff ffb0 	bl	8002630 <SysTick_Config>
 80026d0:	4603      	mov	r3, r0
}
 80026d2:	4618      	mov	r0, r3
 80026d4:	3708      	adds	r7, #8
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}
	...

080026dc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026dc:	b480      	push	{r7}
 80026de:	b08b      	sub	sp, #44	; 0x2c
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
 80026e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80026e6:	2300      	movs	r3, #0
 80026e8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80026ea:	2300      	movs	r3, #0
 80026ec:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026ee:	e169      	b.n	80029c4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80026f0:	2201      	movs	r2, #1
 80026f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026f4:	fa02 f303 	lsl.w	r3, r2, r3
 80026f8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	69fa      	ldr	r2, [r7, #28]
 8002700:	4013      	ands	r3, r2
 8002702:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002704:	69ba      	ldr	r2, [r7, #24]
 8002706:	69fb      	ldr	r3, [r7, #28]
 8002708:	429a      	cmp	r2, r3
 800270a:	f040 8158 	bne.w	80029be <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	4a9a      	ldr	r2, [pc, #616]	; (800297c <HAL_GPIO_Init+0x2a0>)
 8002714:	4293      	cmp	r3, r2
 8002716:	d05e      	beq.n	80027d6 <HAL_GPIO_Init+0xfa>
 8002718:	4a98      	ldr	r2, [pc, #608]	; (800297c <HAL_GPIO_Init+0x2a0>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d875      	bhi.n	800280a <HAL_GPIO_Init+0x12e>
 800271e:	4a98      	ldr	r2, [pc, #608]	; (8002980 <HAL_GPIO_Init+0x2a4>)
 8002720:	4293      	cmp	r3, r2
 8002722:	d058      	beq.n	80027d6 <HAL_GPIO_Init+0xfa>
 8002724:	4a96      	ldr	r2, [pc, #600]	; (8002980 <HAL_GPIO_Init+0x2a4>)
 8002726:	4293      	cmp	r3, r2
 8002728:	d86f      	bhi.n	800280a <HAL_GPIO_Init+0x12e>
 800272a:	4a96      	ldr	r2, [pc, #600]	; (8002984 <HAL_GPIO_Init+0x2a8>)
 800272c:	4293      	cmp	r3, r2
 800272e:	d052      	beq.n	80027d6 <HAL_GPIO_Init+0xfa>
 8002730:	4a94      	ldr	r2, [pc, #592]	; (8002984 <HAL_GPIO_Init+0x2a8>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d869      	bhi.n	800280a <HAL_GPIO_Init+0x12e>
 8002736:	4a94      	ldr	r2, [pc, #592]	; (8002988 <HAL_GPIO_Init+0x2ac>)
 8002738:	4293      	cmp	r3, r2
 800273a:	d04c      	beq.n	80027d6 <HAL_GPIO_Init+0xfa>
 800273c:	4a92      	ldr	r2, [pc, #584]	; (8002988 <HAL_GPIO_Init+0x2ac>)
 800273e:	4293      	cmp	r3, r2
 8002740:	d863      	bhi.n	800280a <HAL_GPIO_Init+0x12e>
 8002742:	4a92      	ldr	r2, [pc, #584]	; (800298c <HAL_GPIO_Init+0x2b0>)
 8002744:	4293      	cmp	r3, r2
 8002746:	d046      	beq.n	80027d6 <HAL_GPIO_Init+0xfa>
 8002748:	4a90      	ldr	r2, [pc, #576]	; (800298c <HAL_GPIO_Init+0x2b0>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d85d      	bhi.n	800280a <HAL_GPIO_Init+0x12e>
 800274e:	2b12      	cmp	r3, #18
 8002750:	d82a      	bhi.n	80027a8 <HAL_GPIO_Init+0xcc>
 8002752:	2b12      	cmp	r3, #18
 8002754:	d859      	bhi.n	800280a <HAL_GPIO_Init+0x12e>
 8002756:	a201      	add	r2, pc, #4	; (adr r2, 800275c <HAL_GPIO_Init+0x80>)
 8002758:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800275c:	080027d7 	.word	0x080027d7
 8002760:	080027b1 	.word	0x080027b1
 8002764:	080027c3 	.word	0x080027c3
 8002768:	08002805 	.word	0x08002805
 800276c:	0800280b 	.word	0x0800280b
 8002770:	0800280b 	.word	0x0800280b
 8002774:	0800280b 	.word	0x0800280b
 8002778:	0800280b 	.word	0x0800280b
 800277c:	0800280b 	.word	0x0800280b
 8002780:	0800280b 	.word	0x0800280b
 8002784:	0800280b 	.word	0x0800280b
 8002788:	0800280b 	.word	0x0800280b
 800278c:	0800280b 	.word	0x0800280b
 8002790:	0800280b 	.word	0x0800280b
 8002794:	0800280b 	.word	0x0800280b
 8002798:	0800280b 	.word	0x0800280b
 800279c:	0800280b 	.word	0x0800280b
 80027a0:	080027b9 	.word	0x080027b9
 80027a4:	080027cd 	.word	0x080027cd
 80027a8:	4a79      	ldr	r2, [pc, #484]	; (8002990 <HAL_GPIO_Init+0x2b4>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d013      	beq.n	80027d6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80027ae:	e02c      	b.n	800280a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	68db      	ldr	r3, [r3, #12]
 80027b4:	623b      	str	r3, [r7, #32]
          break;
 80027b6:	e029      	b.n	800280c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	68db      	ldr	r3, [r3, #12]
 80027bc:	3304      	adds	r3, #4
 80027be:	623b      	str	r3, [r7, #32]
          break;
 80027c0:	e024      	b.n	800280c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	68db      	ldr	r3, [r3, #12]
 80027c6:	3308      	adds	r3, #8
 80027c8:	623b      	str	r3, [r7, #32]
          break;
 80027ca:	e01f      	b.n	800280c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	68db      	ldr	r3, [r3, #12]
 80027d0:	330c      	adds	r3, #12
 80027d2:	623b      	str	r3, [r7, #32]
          break;
 80027d4:	e01a      	b.n	800280c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	689b      	ldr	r3, [r3, #8]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d102      	bne.n	80027e4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80027de:	2304      	movs	r3, #4
 80027e0:	623b      	str	r3, [r7, #32]
          break;
 80027e2:	e013      	b.n	800280c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	689b      	ldr	r3, [r3, #8]
 80027e8:	2b01      	cmp	r3, #1
 80027ea:	d105      	bne.n	80027f8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80027ec:	2308      	movs	r3, #8
 80027ee:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	69fa      	ldr	r2, [r7, #28]
 80027f4:	611a      	str	r2, [r3, #16]
          break;
 80027f6:	e009      	b.n	800280c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80027f8:	2308      	movs	r3, #8
 80027fa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	69fa      	ldr	r2, [r7, #28]
 8002800:	615a      	str	r2, [r3, #20]
          break;
 8002802:	e003      	b.n	800280c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002804:	2300      	movs	r3, #0
 8002806:	623b      	str	r3, [r7, #32]
          break;
 8002808:	e000      	b.n	800280c <HAL_GPIO_Init+0x130>
          break;
 800280a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800280c:	69bb      	ldr	r3, [r7, #24]
 800280e:	2bff      	cmp	r3, #255	; 0xff
 8002810:	d801      	bhi.n	8002816 <HAL_GPIO_Init+0x13a>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	e001      	b.n	800281a <HAL_GPIO_Init+0x13e>
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	3304      	adds	r3, #4
 800281a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800281c:	69bb      	ldr	r3, [r7, #24]
 800281e:	2bff      	cmp	r3, #255	; 0xff
 8002820:	d802      	bhi.n	8002828 <HAL_GPIO_Init+0x14c>
 8002822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002824:	009b      	lsls	r3, r3, #2
 8002826:	e002      	b.n	800282e <HAL_GPIO_Init+0x152>
 8002828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800282a:	3b08      	subs	r3, #8
 800282c:	009b      	lsls	r3, r3, #2
 800282e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002830:	697b      	ldr	r3, [r7, #20]
 8002832:	681a      	ldr	r2, [r3, #0]
 8002834:	210f      	movs	r1, #15
 8002836:	693b      	ldr	r3, [r7, #16]
 8002838:	fa01 f303 	lsl.w	r3, r1, r3
 800283c:	43db      	mvns	r3, r3
 800283e:	401a      	ands	r2, r3
 8002840:	6a39      	ldr	r1, [r7, #32]
 8002842:	693b      	ldr	r3, [r7, #16]
 8002844:	fa01 f303 	lsl.w	r3, r1, r3
 8002848:	431a      	orrs	r2, r3
 800284a:	697b      	ldr	r3, [r7, #20]
 800284c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002856:	2b00      	cmp	r3, #0
 8002858:	f000 80b1 	beq.w	80029be <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800285c:	4b4d      	ldr	r3, [pc, #308]	; (8002994 <HAL_GPIO_Init+0x2b8>)
 800285e:	699b      	ldr	r3, [r3, #24]
 8002860:	4a4c      	ldr	r2, [pc, #304]	; (8002994 <HAL_GPIO_Init+0x2b8>)
 8002862:	f043 0301 	orr.w	r3, r3, #1
 8002866:	6193      	str	r3, [r2, #24]
 8002868:	4b4a      	ldr	r3, [pc, #296]	; (8002994 <HAL_GPIO_Init+0x2b8>)
 800286a:	699b      	ldr	r3, [r3, #24]
 800286c:	f003 0301 	and.w	r3, r3, #1
 8002870:	60bb      	str	r3, [r7, #8]
 8002872:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002874:	4a48      	ldr	r2, [pc, #288]	; (8002998 <HAL_GPIO_Init+0x2bc>)
 8002876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002878:	089b      	lsrs	r3, r3, #2
 800287a:	3302      	adds	r3, #2
 800287c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002880:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002882:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002884:	f003 0303 	and.w	r3, r3, #3
 8002888:	009b      	lsls	r3, r3, #2
 800288a:	220f      	movs	r2, #15
 800288c:	fa02 f303 	lsl.w	r3, r2, r3
 8002890:	43db      	mvns	r3, r3
 8002892:	68fa      	ldr	r2, [r7, #12]
 8002894:	4013      	ands	r3, r2
 8002896:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	4a40      	ldr	r2, [pc, #256]	; (800299c <HAL_GPIO_Init+0x2c0>)
 800289c:	4293      	cmp	r3, r2
 800289e:	d013      	beq.n	80028c8 <HAL_GPIO_Init+0x1ec>
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	4a3f      	ldr	r2, [pc, #252]	; (80029a0 <HAL_GPIO_Init+0x2c4>)
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d00d      	beq.n	80028c4 <HAL_GPIO_Init+0x1e8>
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	4a3e      	ldr	r2, [pc, #248]	; (80029a4 <HAL_GPIO_Init+0x2c8>)
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d007      	beq.n	80028c0 <HAL_GPIO_Init+0x1e4>
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	4a3d      	ldr	r2, [pc, #244]	; (80029a8 <HAL_GPIO_Init+0x2cc>)
 80028b4:	4293      	cmp	r3, r2
 80028b6:	d101      	bne.n	80028bc <HAL_GPIO_Init+0x1e0>
 80028b8:	2303      	movs	r3, #3
 80028ba:	e006      	b.n	80028ca <HAL_GPIO_Init+0x1ee>
 80028bc:	2304      	movs	r3, #4
 80028be:	e004      	b.n	80028ca <HAL_GPIO_Init+0x1ee>
 80028c0:	2302      	movs	r3, #2
 80028c2:	e002      	b.n	80028ca <HAL_GPIO_Init+0x1ee>
 80028c4:	2301      	movs	r3, #1
 80028c6:	e000      	b.n	80028ca <HAL_GPIO_Init+0x1ee>
 80028c8:	2300      	movs	r3, #0
 80028ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028cc:	f002 0203 	and.w	r2, r2, #3
 80028d0:	0092      	lsls	r2, r2, #2
 80028d2:	4093      	lsls	r3, r2
 80028d4:	68fa      	ldr	r2, [r7, #12]
 80028d6:	4313      	orrs	r3, r2
 80028d8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80028da:	492f      	ldr	r1, [pc, #188]	; (8002998 <HAL_GPIO_Init+0x2bc>)
 80028dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028de:	089b      	lsrs	r3, r3, #2
 80028e0:	3302      	adds	r3, #2
 80028e2:	68fa      	ldr	r2, [r7, #12]
 80028e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d006      	beq.n	8002902 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80028f4:	4b2d      	ldr	r3, [pc, #180]	; (80029ac <HAL_GPIO_Init+0x2d0>)
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	492c      	ldr	r1, [pc, #176]	; (80029ac <HAL_GPIO_Init+0x2d0>)
 80028fa:	69bb      	ldr	r3, [r7, #24]
 80028fc:	4313      	orrs	r3, r2
 80028fe:	600b      	str	r3, [r1, #0]
 8002900:	e006      	b.n	8002910 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002902:	4b2a      	ldr	r3, [pc, #168]	; (80029ac <HAL_GPIO_Init+0x2d0>)
 8002904:	681a      	ldr	r2, [r3, #0]
 8002906:	69bb      	ldr	r3, [r7, #24]
 8002908:	43db      	mvns	r3, r3
 800290a:	4928      	ldr	r1, [pc, #160]	; (80029ac <HAL_GPIO_Init+0x2d0>)
 800290c:	4013      	ands	r3, r2
 800290e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	685b      	ldr	r3, [r3, #4]
 8002914:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002918:	2b00      	cmp	r3, #0
 800291a:	d006      	beq.n	800292a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800291c:	4b23      	ldr	r3, [pc, #140]	; (80029ac <HAL_GPIO_Init+0x2d0>)
 800291e:	685a      	ldr	r2, [r3, #4]
 8002920:	4922      	ldr	r1, [pc, #136]	; (80029ac <HAL_GPIO_Init+0x2d0>)
 8002922:	69bb      	ldr	r3, [r7, #24]
 8002924:	4313      	orrs	r3, r2
 8002926:	604b      	str	r3, [r1, #4]
 8002928:	e006      	b.n	8002938 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800292a:	4b20      	ldr	r3, [pc, #128]	; (80029ac <HAL_GPIO_Init+0x2d0>)
 800292c:	685a      	ldr	r2, [r3, #4]
 800292e:	69bb      	ldr	r3, [r7, #24]
 8002930:	43db      	mvns	r3, r3
 8002932:	491e      	ldr	r1, [pc, #120]	; (80029ac <HAL_GPIO_Init+0x2d0>)
 8002934:	4013      	ands	r3, r2
 8002936:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	685b      	ldr	r3, [r3, #4]
 800293c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002940:	2b00      	cmp	r3, #0
 8002942:	d006      	beq.n	8002952 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002944:	4b19      	ldr	r3, [pc, #100]	; (80029ac <HAL_GPIO_Init+0x2d0>)
 8002946:	689a      	ldr	r2, [r3, #8]
 8002948:	4918      	ldr	r1, [pc, #96]	; (80029ac <HAL_GPIO_Init+0x2d0>)
 800294a:	69bb      	ldr	r3, [r7, #24]
 800294c:	4313      	orrs	r3, r2
 800294e:	608b      	str	r3, [r1, #8]
 8002950:	e006      	b.n	8002960 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002952:	4b16      	ldr	r3, [pc, #88]	; (80029ac <HAL_GPIO_Init+0x2d0>)
 8002954:	689a      	ldr	r2, [r3, #8]
 8002956:	69bb      	ldr	r3, [r7, #24]
 8002958:	43db      	mvns	r3, r3
 800295a:	4914      	ldr	r1, [pc, #80]	; (80029ac <HAL_GPIO_Init+0x2d0>)
 800295c:	4013      	ands	r3, r2
 800295e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002968:	2b00      	cmp	r3, #0
 800296a:	d021      	beq.n	80029b0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800296c:	4b0f      	ldr	r3, [pc, #60]	; (80029ac <HAL_GPIO_Init+0x2d0>)
 800296e:	68da      	ldr	r2, [r3, #12]
 8002970:	490e      	ldr	r1, [pc, #56]	; (80029ac <HAL_GPIO_Init+0x2d0>)
 8002972:	69bb      	ldr	r3, [r7, #24]
 8002974:	4313      	orrs	r3, r2
 8002976:	60cb      	str	r3, [r1, #12]
 8002978:	e021      	b.n	80029be <HAL_GPIO_Init+0x2e2>
 800297a:	bf00      	nop
 800297c:	10320000 	.word	0x10320000
 8002980:	10310000 	.word	0x10310000
 8002984:	10220000 	.word	0x10220000
 8002988:	10210000 	.word	0x10210000
 800298c:	10120000 	.word	0x10120000
 8002990:	10110000 	.word	0x10110000
 8002994:	40021000 	.word	0x40021000
 8002998:	40010000 	.word	0x40010000
 800299c:	40010800 	.word	0x40010800
 80029a0:	40010c00 	.word	0x40010c00
 80029a4:	40011000 	.word	0x40011000
 80029a8:	40011400 	.word	0x40011400
 80029ac:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80029b0:	4b0b      	ldr	r3, [pc, #44]	; (80029e0 <HAL_GPIO_Init+0x304>)
 80029b2:	68da      	ldr	r2, [r3, #12]
 80029b4:	69bb      	ldr	r3, [r7, #24]
 80029b6:	43db      	mvns	r3, r3
 80029b8:	4909      	ldr	r1, [pc, #36]	; (80029e0 <HAL_GPIO_Init+0x304>)
 80029ba:	4013      	ands	r3, r2
 80029bc:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80029be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029c0:	3301      	adds	r3, #1
 80029c2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	681a      	ldr	r2, [r3, #0]
 80029c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ca:	fa22 f303 	lsr.w	r3, r2, r3
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	f47f ae8e 	bne.w	80026f0 <HAL_GPIO_Init+0x14>
  }
}
 80029d4:	bf00      	nop
 80029d6:	bf00      	nop
 80029d8:	372c      	adds	r7, #44	; 0x2c
 80029da:	46bd      	mov	sp, r7
 80029dc:	bc80      	pop	{r7}
 80029de:	4770      	bx	lr
 80029e0:	40010400 	.word	0x40010400

080029e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029e4:	b480      	push	{r7}
 80029e6:	b083      	sub	sp, #12
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
 80029ec:	460b      	mov	r3, r1
 80029ee:	807b      	strh	r3, [r7, #2]
 80029f0:	4613      	mov	r3, r2
 80029f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80029f4:	787b      	ldrb	r3, [r7, #1]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d003      	beq.n	8002a02 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80029fa:	887a      	ldrh	r2, [r7, #2]
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002a00:	e003      	b.n	8002a0a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002a02:	887b      	ldrh	r3, [r7, #2]
 8002a04:	041a      	lsls	r2, r3, #16
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	611a      	str	r2, [r3, #16]
}
 8002a0a:	bf00      	nop
 8002a0c:	370c      	adds	r7, #12
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bc80      	pop	{r7}
 8002a12:	4770      	bx	lr

08002a14 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b086      	sub	sp, #24
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d101      	bne.n	8002a26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a22:	2301      	movs	r3, #1
 8002a24:	e272      	b.n	8002f0c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f003 0301 	and.w	r3, r3, #1
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	f000 8087 	beq.w	8002b42 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002a34:	4b92      	ldr	r3, [pc, #584]	; (8002c80 <HAL_RCC_OscConfig+0x26c>)
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	f003 030c 	and.w	r3, r3, #12
 8002a3c:	2b04      	cmp	r3, #4
 8002a3e:	d00c      	beq.n	8002a5a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002a40:	4b8f      	ldr	r3, [pc, #572]	; (8002c80 <HAL_RCC_OscConfig+0x26c>)
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	f003 030c 	and.w	r3, r3, #12
 8002a48:	2b08      	cmp	r3, #8
 8002a4a:	d112      	bne.n	8002a72 <HAL_RCC_OscConfig+0x5e>
 8002a4c:	4b8c      	ldr	r3, [pc, #560]	; (8002c80 <HAL_RCC_OscConfig+0x26c>)
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a58:	d10b      	bne.n	8002a72 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a5a:	4b89      	ldr	r3, [pc, #548]	; (8002c80 <HAL_RCC_OscConfig+0x26c>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d06c      	beq.n	8002b40 <HAL_RCC_OscConfig+0x12c>
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d168      	bne.n	8002b40 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002a6e:	2301      	movs	r3, #1
 8002a70:	e24c      	b.n	8002f0c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a7a:	d106      	bne.n	8002a8a <HAL_RCC_OscConfig+0x76>
 8002a7c:	4b80      	ldr	r3, [pc, #512]	; (8002c80 <HAL_RCC_OscConfig+0x26c>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4a7f      	ldr	r2, [pc, #508]	; (8002c80 <HAL_RCC_OscConfig+0x26c>)
 8002a82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a86:	6013      	str	r3, [r2, #0]
 8002a88:	e02e      	b.n	8002ae8 <HAL_RCC_OscConfig+0xd4>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	685b      	ldr	r3, [r3, #4]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d10c      	bne.n	8002aac <HAL_RCC_OscConfig+0x98>
 8002a92:	4b7b      	ldr	r3, [pc, #492]	; (8002c80 <HAL_RCC_OscConfig+0x26c>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	4a7a      	ldr	r2, [pc, #488]	; (8002c80 <HAL_RCC_OscConfig+0x26c>)
 8002a98:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a9c:	6013      	str	r3, [r2, #0]
 8002a9e:	4b78      	ldr	r3, [pc, #480]	; (8002c80 <HAL_RCC_OscConfig+0x26c>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4a77      	ldr	r2, [pc, #476]	; (8002c80 <HAL_RCC_OscConfig+0x26c>)
 8002aa4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002aa8:	6013      	str	r3, [r2, #0]
 8002aaa:	e01d      	b.n	8002ae8 <HAL_RCC_OscConfig+0xd4>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ab4:	d10c      	bne.n	8002ad0 <HAL_RCC_OscConfig+0xbc>
 8002ab6:	4b72      	ldr	r3, [pc, #456]	; (8002c80 <HAL_RCC_OscConfig+0x26c>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4a71      	ldr	r2, [pc, #452]	; (8002c80 <HAL_RCC_OscConfig+0x26c>)
 8002abc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ac0:	6013      	str	r3, [r2, #0]
 8002ac2:	4b6f      	ldr	r3, [pc, #444]	; (8002c80 <HAL_RCC_OscConfig+0x26c>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	4a6e      	ldr	r2, [pc, #440]	; (8002c80 <HAL_RCC_OscConfig+0x26c>)
 8002ac8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002acc:	6013      	str	r3, [r2, #0]
 8002ace:	e00b      	b.n	8002ae8 <HAL_RCC_OscConfig+0xd4>
 8002ad0:	4b6b      	ldr	r3, [pc, #428]	; (8002c80 <HAL_RCC_OscConfig+0x26c>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4a6a      	ldr	r2, [pc, #424]	; (8002c80 <HAL_RCC_OscConfig+0x26c>)
 8002ad6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ada:	6013      	str	r3, [r2, #0]
 8002adc:	4b68      	ldr	r3, [pc, #416]	; (8002c80 <HAL_RCC_OscConfig+0x26c>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a67      	ldr	r2, [pc, #412]	; (8002c80 <HAL_RCC_OscConfig+0x26c>)
 8002ae2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ae6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d013      	beq.n	8002b18 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002af0:	f7ff fad8 	bl	80020a4 <HAL_GetTick>
 8002af4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002af6:	e008      	b.n	8002b0a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002af8:	f7ff fad4 	bl	80020a4 <HAL_GetTick>
 8002afc:	4602      	mov	r2, r0
 8002afe:	693b      	ldr	r3, [r7, #16]
 8002b00:	1ad3      	subs	r3, r2, r3
 8002b02:	2b64      	cmp	r3, #100	; 0x64
 8002b04:	d901      	bls.n	8002b0a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002b06:	2303      	movs	r3, #3
 8002b08:	e200      	b.n	8002f0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b0a:	4b5d      	ldr	r3, [pc, #372]	; (8002c80 <HAL_RCC_OscConfig+0x26c>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d0f0      	beq.n	8002af8 <HAL_RCC_OscConfig+0xe4>
 8002b16:	e014      	b.n	8002b42 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b18:	f7ff fac4 	bl	80020a4 <HAL_GetTick>
 8002b1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b1e:	e008      	b.n	8002b32 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b20:	f7ff fac0 	bl	80020a4 <HAL_GetTick>
 8002b24:	4602      	mov	r2, r0
 8002b26:	693b      	ldr	r3, [r7, #16]
 8002b28:	1ad3      	subs	r3, r2, r3
 8002b2a:	2b64      	cmp	r3, #100	; 0x64
 8002b2c:	d901      	bls.n	8002b32 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002b2e:	2303      	movs	r3, #3
 8002b30:	e1ec      	b.n	8002f0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b32:	4b53      	ldr	r3, [pc, #332]	; (8002c80 <HAL_RCC_OscConfig+0x26c>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d1f0      	bne.n	8002b20 <HAL_RCC_OscConfig+0x10c>
 8002b3e:	e000      	b.n	8002b42 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f003 0302 	and.w	r3, r3, #2
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d063      	beq.n	8002c16 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002b4e:	4b4c      	ldr	r3, [pc, #304]	; (8002c80 <HAL_RCC_OscConfig+0x26c>)
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	f003 030c 	and.w	r3, r3, #12
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d00b      	beq.n	8002b72 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002b5a:	4b49      	ldr	r3, [pc, #292]	; (8002c80 <HAL_RCC_OscConfig+0x26c>)
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	f003 030c 	and.w	r3, r3, #12
 8002b62:	2b08      	cmp	r3, #8
 8002b64:	d11c      	bne.n	8002ba0 <HAL_RCC_OscConfig+0x18c>
 8002b66:	4b46      	ldr	r3, [pc, #280]	; (8002c80 <HAL_RCC_OscConfig+0x26c>)
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d116      	bne.n	8002ba0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b72:	4b43      	ldr	r3, [pc, #268]	; (8002c80 <HAL_RCC_OscConfig+0x26c>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f003 0302 	and.w	r3, r3, #2
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d005      	beq.n	8002b8a <HAL_RCC_OscConfig+0x176>
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	691b      	ldr	r3, [r3, #16]
 8002b82:	2b01      	cmp	r3, #1
 8002b84:	d001      	beq.n	8002b8a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002b86:	2301      	movs	r3, #1
 8002b88:	e1c0      	b.n	8002f0c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b8a:	4b3d      	ldr	r3, [pc, #244]	; (8002c80 <HAL_RCC_OscConfig+0x26c>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	695b      	ldr	r3, [r3, #20]
 8002b96:	00db      	lsls	r3, r3, #3
 8002b98:	4939      	ldr	r1, [pc, #228]	; (8002c80 <HAL_RCC_OscConfig+0x26c>)
 8002b9a:	4313      	orrs	r3, r2
 8002b9c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b9e:	e03a      	b.n	8002c16 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	691b      	ldr	r3, [r3, #16]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d020      	beq.n	8002bea <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ba8:	4b36      	ldr	r3, [pc, #216]	; (8002c84 <HAL_RCC_OscConfig+0x270>)
 8002baa:	2201      	movs	r2, #1
 8002bac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bae:	f7ff fa79 	bl	80020a4 <HAL_GetTick>
 8002bb2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bb4:	e008      	b.n	8002bc8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bb6:	f7ff fa75 	bl	80020a4 <HAL_GetTick>
 8002bba:	4602      	mov	r2, r0
 8002bbc:	693b      	ldr	r3, [r7, #16]
 8002bbe:	1ad3      	subs	r3, r2, r3
 8002bc0:	2b02      	cmp	r3, #2
 8002bc2:	d901      	bls.n	8002bc8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002bc4:	2303      	movs	r3, #3
 8002bc6:	e1a1      	b.n	8002f0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bc8:	4b2d      	ldr	r3, [pc, #180]	; (8002c80 <HAL_RCC_OscConfig+0x26c>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f003 0302 	and.w	r3, r3, #2
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d0f0      	beq.n	8002bb6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bd4:	4b2a      	ldr	r3, [pc, #168]	; (8002c80 <HAL_RCC_OscConfig+0x26c>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	695b      	ldr	r3, [r3, #20]
 8002be0:	00db      	lsls	r3, r3, #3
 8002be2:	4927      	ldr	r1, [pc, #156]	; (8002c80 <HAL_RCC_OscConfig+0x26c>)
 8002be4:	4313      	orrs	r3, r2
 8002be6:	600b      	str	r3, [r1, #0]
 8002be8:	e015      	b.n	8002c16 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002bea:	4b26      	ldr	r3, [pc, #152]	; (8002c84 <HAL_RCC_OscConfig+0x270>)
 8002bec:	2200      	movs	r2, #0
 8002bee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bf0:	f7ff fa58 	bl	80020a4 <HAL_GetTick>
 8002bf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bf6:	e008      	b.n	8002c0a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bf8:	f7ff fa54 	bl	80020a4 <HAL_GetTick>
 8002bfc:	4602      	mov	r2, r0
 8002bfe:	693b      	ldr	r3, [r7, #16]
 8002c00:	1ad3      	subs	r3, r2, r3
 8002c02:	2b02      	cmp	r3, #2
 8002c04:	d901      	bls.n	8002c0a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002c06:	2303      	movs	r3, #3
 8002c08:	e180      	b.n	8002f0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c0a:	4b1d      	ldr	r3, [pc, #116]	; (8002c80 <HAL_RCC_OscConfig+0x26c>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f003 0302 	and.w	r3, r3, #2
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d1f0      	bne.n	8002bf8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f003 0308 	and.w	r3, r3, #8
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d03a      	beq.n	8002c98 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	699b      	ldr	r3, [r3, #24]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d019      	beq.n	8002c5e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c2a:	4b17      	ldr	r3, [pc, #92]	; (8002c88 <HAL_RCC_OscConfig+0x274>)
 8002c2c:	2201      	movs	r2, #1
 8002c2e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c30:	f7ff fa38 	bl	80020a4 <HAL_GetTick>
 8002c34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c36:	e008      	b.n	8002c4a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c38:	f7ff fa34 	bl	80020a4 <HAL_GetTick>
 8002c3c:	4602      	mov	r2, r0
 8002c3e:	693b      	ldr	r3, [r7, #16]
 8002c40:	1ad3      	subs	r3, r2, r3
 8002c42:	2b02      	cmp	r3, #2
 8002c44:	d901      	bls.n	8002c4a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002c46:	2303      	movs	r3, #3
 8002c48:	e160      	b.n	8002f0c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c4a:	4b0d      	ldr	r3, [pc, #52]	; (8002c80 <HAL_RCC_OscConfig+0x26c>)
 8002c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c4e:	f003 0302 	and.w	r3, r3, #2
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d0f0      	beq.n	8002c38 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002c56:	2001      	movs	r0, #1
 8002c58:	f000 faa6 	bl	80031a8 <RCC_Delay>
 8002c5c:	e01c      	b.n	8002c98 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c5e:	4b0a      	ldr	r3, [pc, #40]	; (8002c88 <HAL_RCC_OscConfig+0x274>)
 8002c60:	2200      	movs	r2, #0
 8002c62:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c64:	f7ff fa1e 	bl	80020a4 <HAL_GetTick>
 8002c68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c6a:	e00f      	b.n	8002c8c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c6c:	f7ff fa1a 	bl	80020a4 <HAL_GetTick>
 8002c70:	4602      	mov	r2, r0
 8002c72:	693b      	ldr	r3, [r7, #16]
 8002c74:	1ad3      	subs	r3, r2, r3
 8002c76:	2b02      	cmp	r3, #2
 8002c78:	d908      	bls.n	8002c8c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002c7a:	2303      	movs	r3, #3
 8002c7c:	e146      	b.n	8002f0c <HAL_RCC_OscConfig+0x4f8>
 8002c7e:	bf00      	nop
 8002c80:	40021000 	.word	0x40021000
 8002c84:	42420000 	.word	0x42420000
 8002c88:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c8c:	4b92      	ldr	r3, [pc, #584]	; (8002ed8 <HAL_RCC_OscConfig+0x4c4>)
 8002c8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c90:	f003 0302 	and.w	r3, r3, #2
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d1e9      	bne.n	8002c6c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f003 0304 	and.w	r3, r3, #4
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	f000 80a6 	beq.w	8002df2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002caa:	4b8b      	ldr	r3, [pc, #556]	; (8002ed8 <HAL_RCC_OscConfig+0x4c4>)
 8002cac:	69db      	ldr	r3, [r3, #28]
 8002cae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d10d      	bne.n	8002cd2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002cb6:	4b88      	ldr	r3, [pc, #544]	; (8002ed8 <HAL_RCC_OscConfig+0x4c4>)
 8002cb8:	69db      	ldr	r3, [r3, #28]
 8002cba:	4a87      	ldr	r2, [pc, #540]	; (8002ed8 <HAL_RCC_OscConfig+0x4c4>)
 8002cbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cc0:	61d3      	str	r3, [r2, #28]
 8002cc2:	4b85      	ldr	r3, [pc, #532]	; (8002ed8 <HAL_RCC_OscConfig+0x4c4>)
 8002cc4:	69db      	ldr	r3, [r3, #28]
 8002cc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cca:	60bb      	str	r3, [r7, #8]
 8002ccc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cd2:	4b82      	ldr	r3, [pc, #520]	; (8002edc <HAL_RCC_OscConfig+0x4c8>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d118      	bne.n	8002d10 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002cde:	4b7f      	ldr	r3, [pc, #508]	; (8002edc <HAL_RCC_OscConfig+0x4c8>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4a7e      	ldr	r2, [pc, #504]	; (8002edc <HAL_RCC_OscConfig+0x4c8>)
 8002ce4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ce8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cea:	f7ff f9db 	bl	80020a4 <HAL_GetTick>
 8002cee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cf0:	e008      	b.n	8002d04 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cf2:	f7ff f9d7 	bl	80020a4 <HAL_GetTick>
 8002cf6:	4602      	mov	r2, r0
 8002cf8:	693b      	ldr	r3, [r7, #16]
 8002cfa:	1ad3      	subs	r3, r2, r3
 8002cfc:	2b64      	cmp	r3, #100	; 0x64
 8002cfe:	d901      	bls.n	8002d04 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002d00:	2303      	movs	r3, #3
 8002d02:	e103      	b.n	8002f0c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d04:	4b75      	ldr	r3, [pc, #468]	; (8002edc <HAL_RCC_OscConfig+0x4c8>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d0f0      	beq.n	8002cf2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	68db      	ldr	r3, [r3, #12]
 8002d14:	2b01      	cmp	r3, #1
 8002d16:	d106      	bne.n	8002d26 <HAL_RCC_OscConfig+0x312>
 8002d18:	4b6f      	ldr	r3, [pc, #444]	; (8002ed8 <HAL_RCC_OscConfig+0x4c4>)
 8002d1a:	6a1b      	ldr	r3, [r3, #32]
 8002d1c:	4a6e      	ldr	r2, [pc, #440]	; (8002ed8 <HAL_RCC_OscConfig+0x4c4>)
 8002d1e:	f043 0301 	orr.w	r3, r3, #1
 8002d22:	6213      	str	r3, [r2, #32]
 8002d24:	e02d      	b.n	8002d82 <HAL_RCC_OscConfig+0x36e>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	68db      	ldr	r3, [r3, #12]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d10c      	bne.n	8002d48 <HAL_RCC_OscConfig+0x334>
 8002d2e:	4b6a      	ldr	r3, [pc, #424]	; (8002ed8 <HAL_RCC_OscConfig+0x4c4>)
 8002d30:	6a1b      	ldr	r3, [r3, #32]
 8002d32:	4a69      	ldr	r2, [pc, #420]	; (8002ed8 <HAL_RCC_OscConfig+0x4c4>)
 8002d34:	f023 0301 	bic.w	r3, r3, #1
 8002d38:	6213      	str	r3, [r2, #32]
 8002d3a:	4b67      	ldr	r3, [pc, #412]	; (8002ed8 <HAL_RCC_OscConfig+0x4c4>)
 8002d3c:	6a1b      	ldr	r3, [r3, #32]
 8002d3e:	4a66      	ldr	r2, [pc, #408]	; (8002ed8 <HAL_RCC_OscConfig+0x4c4>)
 8002d40:	f023 0304 	bic.w	r3, r3, #4
 8002d44:	6213      	str	r3, [r2, #32]
 8002d46:	e01c      	b.n	8002d82 <HAL_RCC_OscConfig+0x36e>
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	68db      	ldr	r3, [r3, #12]
 8002d4c:	2b05      	cmp	r3, #5
 8002d4e:	d10c      	bne.n	8002d6a <HAL_RCC_OscConfig+0x356>
 8002d50:	4b61      	ldr	r3, [pc, #388]	; (8002ed8 <HAL_RCC_OscConfig+0x4c4>)
 8002d52:	6a1b      	ldr	r3, [r3, #32]
 8002d54:	4a60      	ldr	r2, [pc, #384]	; (8002ed8 <HAL_RCC_OscConfig+0x4c4>)
 8002d56:	f043 0304 	orr.w	r3, r3, #4
 8002d5a:	6213      	str	r3, [r2, #32]
 8002d5c:	4b5e      	ldr	r3, [pc, #376]	; (8002ed8 <HAL_RCC_OscConfig+0x4c4>)
 8002d5e:	6a1b      	ldr	r3, [r3, #32]
 8002d60:	4a5d      	ldr	r2, [pc, #372]	; (8002ed8 <HAL_RCC_OscConfig+0x4c4>)
 8002d62:	f043 0301 	orr.w	r3, r3, #1
 8002d66:	6213      	str	r3, [r2, #32]
 8002d68:	e00b      	b.n	8002d82 <HAL_RCC_OscConfig+0x36e>
 8002d6a:	4b5b      	ldr	r3, [pc, #364]	; (8002ed8 <HAL_RCC_OscConfig+0x4c4>)
 8002d6c:	6a1b      	ldr	r3, [r3, #32]
 8002d6e:	4a5a      	ldr	r2, [pc, #360]	; (8002ed8 <HAL_RCC_OscConfig+0x4c4>)
 8002d70:	f023 0301 	bic.w	r3, r3, #1
 8002d74:	6213      	str	r3, [r2, #32]
 8002d76:	4b58      	ldr	r3, [pc, #352]	; (8002ed8 <HAL_RCC_OscConfig+0x4c4>)
 8002d78:	6a1b      	ldr	r3, [r3, #32]
 8002d7a:	4a57      	ldr	r2, [pc, #348]	; (8002ed8 <HAL_RCC_OscConfig+0x4c4>)
 8002d7c:	f023 0304 	bic.w	r3, r3, #4
 8002d80:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	68db      	ldr	r3, [r3, #12]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d015      	beq.n	8002db6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d8a:	f7ff f98b 	bl	80020a4 <HAL_GetTick>
 8002d8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d90:	e00a      	b.n	8002da8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d92:	f7ff f987 	bl	80020a4 <HAL_GetTick>
 8002d96:	4602      	mov	r2, r0
 8002d98:	693b      	ldr	r3, [r7, #16]
 8002d9a:	1ad3      	subs	r3, r2, r3
 8002d9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002da0:	4293      	cmp	r3, r2
 8002da2:	d901      	bls.n	8002da8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002da4:	2303      	movs	r3, #3
 8002da6:	e0b1      	b.n	8002f0c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002da8:	4b4b      	ldr	r3, [pc, #300]	; (8002ed8 <HAL_RCC_OscConfig+0x4c4>)
 8002daa:	6a1b      	ldr	r3, [r3, #32]
 8002dac:	f003 0302 	and.w	r3, r3, #2
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d0ee      	beq.n	8002d92 <HAL_RCC_OscConfig+0x37e>
 8002db4:	e014      	b.n	8002de0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002db6:	f7ff f975 	bl	80020a4 <HAL_GetTick>
 8002dba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002dbc:	e00a      	b.n	8002dd4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dbe:	f7ff f971 	bl	80020a4 <HAL_GetTick>
 8002dc2:	4602      	mov	r2, r0
 8002dc4:	693b      	ldr	r3, [r7, #16]
 8002dc6:	1ad3      	subs	r3, r2, r3
 8002dc8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d901      	bls.n	8002dd4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002dd0:	2303      	movs	r3, #3
 8002dd2:	e09b      	b.n	8002f0c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002dd4:	4b40      	ldr	r3, [pc, #256]	; (8002ed8 <HAL_RCC_OscConfig+0x4c4>)
 8002dd6:	6a1b      	ldr	r3, [r3, #32]
 8002dd8:	f003 0302 	and.w	r3, r3, #2
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d1ee      	bne.n	8002dbe <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002de0:	7dfb      	ldrb	r3, [r7, #23]
 8002de2:	2b01      	cmp	r3, #1
 8002de4:	d105      	bne.n	8002df2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002de6:	4b3c      	ldr	r3, [pc, #240]	; (8002ed8 <HAL_RCC_OscConfig+0x4c4>)
 8002de8:	69db      	ldr	r3, [r3, #28]
 8002dea:	4a3b      	ldr	r2, [pc, #236]	; (8002ed8 <HAL_RCC_OscConfig+0x4c4>)
 8002dec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002df0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	69db      	ldr	r3, [r3, #28]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	f000 8087 	beq.w	8002f0a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002dfc:	4b36      	ldr	r3, [pc, #216]	; (8002ed8 <HAL_RCC_OscConfig+0x4c4>)
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	f003 030c 	and.w	r3, r3, #12
 8002e04:	2b08      	cmp	r3, #8
 8002e06:	d061      	beq.n	8002ecc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	69db      	ldr	r3, [r3, #28]
 8002e0c:	2b02      	cmp	r3, #2
 8002e0e:	d146      	bne.n	8002e9e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e10:	4b33      	ldr	r3, [pc, #204]	; (8002ee0 <HAL_RCC_OscConfig+0x4cc>)
 8002e12:	2200      	movs	r2, #0
 8002e14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e16:	f7ff f945 	bl	80020a4 <HAL_GetTick>
 8002e1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e1c:	e008      	b.n	8002e30 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e1e:	f7ff f941 	bl	80020a4 <HAL_GetTick>
 8002e22:	4602      	mov	r2, r0
 8002e24:	693b      	ldr	r3, [r7, #16]
 8002e26:	1ad3      	subs	r3, r2, r3
 8002e28:	2b02      	cmp	r3, #2
 8002e2a:	d901      	bls.n	8002e30 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002e2c:	2303      	movs	r3, #3
 8002e2e:	e06d      	b.n	8002f0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e30:	4b29      	ldr	r3, [pc, #164]	; (8002ed8 <HAL_RCC_OscConfig+0x4c4>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d1f0      	bne.n	8002e1e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6a1b      	ldr	r3, [r3, #32]
 8002e40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e44:	d108      	bne.n	8002e58 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002e46:	4b24      	ldr	r3, [pc, #144]	; (8002ed8 <HAL_RCC_OscConfig+0x4c4>)
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	689b      	ldr	r3, [r3, #8]
 8002e52:	4921      	ldr	r1, [pc, #132]	; (8002ed8 <HAL_RCC_OscConfig+0x4c4>)
 8002e54:	4313      	orrs	r3, r2
 8002e56:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e58:	4b1f      	ldr	r3, [pc, #124]	; (8002ed8 <HAL_RCC_OscConfig+0x4c4>)
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6a19      	ldr	r1, [r3, #32]
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e68:	430b      	orrs	r3, r1
 8002e6a:	491b      	ldr	r1, [pc, #108]	; (8002ed8 <HAL_RCC_OscConfig+0x4c4>)
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e70:	4b1b      	ldr	r3, [pc, #108]	; (8002ee0 <HAL_RCC_OscConfig+0x4cc>)
 8002e72:	2201      	movs	r2, #1
 8002e74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e76:	f7ff f915 	bl	80020a4 <HAL_GetTick>
 8002e7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e7c:	e008      	b.n	8002e90 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e7e:	f7ff f911 	bl	80020a4 <HAL_GetTick>
 8002e82:	4602      	mov	r2, r0
 8002e84:	693b      	ldr	r3, [r7, #16]
 8002e86:	1ad3      	subs	r3, r2, r3
 8002e88:	2b02      	cmp	r3, #2
 8002e8a:	d901      	bls.n	8002e90 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002e8c:	2303      	movs	r3, #3
 8002e8e:	e03d      	b.n	8002f0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e90:	4b11      	ldr	r3, [pc, #68]	; (8002ed8 <HAL_RCC_OscConfig+0x4c4>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d0f0      	beq.n	8002e7e <HAL_RCC_OscConfig+0x46a>
 8002e9c:	e035      	b.n	8002f0a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e9e:	4b10      	ldr	r3, [pc, #64]	; (8002ee0 <HAL_RCC_OscConfig+0x4cc>)
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ea4:	f7ff f8fe 	bl	80020a4 <HAL_GetTick>
 8002ea8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002eaa:	e008      	b.n	8002ebe <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002eac:	f7ff f8fa 	bl	80020a4 <HAL_GetTick>
 8002eb0:	4602      	mov	r2, r0
 8002eb2:	693b      	ldr	r3, [r7, #16]
 8002eb4:	1ad3      	subs	r3, r2, r3
 8002eb6:	2b02      	cmp	r3, #2
 8002eb8:	d901      	bls.n	8002ebe <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002eba:	2303      	movs	r3, #3
 8002ebc:	e026      	b.n	8002f0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ebe:	4b06      	ldr	r3, [pc, #24]	; (8002ed8 <HAL_RCC_OscConfig+0x4c4>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d1f0      	bne.n	8002eac <HAL_RCC_OscConfig+0x498>
 8002eca:	e01e      	b.n	8002f0a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	69db      	ldr	r3, [r3, #28]
 8002ed0:	2b01      	cmp	r3, #1
 8002ed2:	d107      	bne.n	8002ee4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	e019      	b.n	8002f0c <HAL_RCC_OscConfig+0x4f8>
 8002ed8:	40021000 	.word	0x40021000
 8002edc:	40007000 	.word	0x40007000
 8002ee0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002ee4:	4b0b      	ldr	r3, [pc, #44]	; (8002f14 <HAL_RCC_OscConfig+0x500>)
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6a1b      	ldr	r3, [r3, #32]
 8002ef4:	429a      	cmp	r2, r3
 8002ef6:	d106      	bne.n	8002f06 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f02:	429a      	cmp	r2, r3
 8002f04:	d001      	beq.n	8002f0a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002f06:	2301      	movs	r3, #1
 8002f08:	e000      	b.n	8002f0c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002f0a:	2300      	movs	r3, #0
}
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	3718      	adds	r7, #24
 8002f10:	46bd      	mov	sp, r7
 8002f12:	bd80      	pop	{r7, pc}
 8002f14:	40021000 	.word	0x40021000

08002f18 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b084      	sub	sp, #16
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
 8002f20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d101      	bne.n	8002f2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	e0d0      	b.n	80030ce <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f2c:	4b6a      	ldr	r3, [pc, #424]	; (80030d8 <HAL_RCC_ClockConfig+0x1c0>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f003 0307 	and.w	r3, r3, #7
 8002f34:	683a      	ldr	r2, [r7, #0]
 8002f36:	429a      	cmp	r2, r3
 8002f38:	d910      	bls.n	8002f5c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f3a:	4b67      	ldr	r3, [pc, #412]	; (80030d8 <HAL_RCC_ClockConfig+0x1c0>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f023 0207 	bic.w	r2, r3, #7
 8002f42:	4965      	ldr	r1, [pc, #404]	; (80030d8 <HAL_RCC_ClockConfig+0x1c0>)
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	4313      	orrs	r3, r2
 8002f48:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f4a:	4b63      	ldr	r3, [pc, #396]	; (80030d8 <HAL_RCC_ClockConfig+0x1c0>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f003 0307 	and.w	r3, r3, #7
 8002f52:	683a      	ldr	r2, [r7, #0]
 8002f54:	429a      	cmp	r2, r3
 8002f56:	d001      	beq.n	8002f5c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002f58:	2301      	movs	r3, #1
 8002f5a:	e0b8      	b.n	80030ce <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f003 0302 	and.w	r3, r3, #2
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d020      	beq.n	8002faa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f003 0304 	and.w	r3, r3, #4
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d005      	beq.n	8002f80 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f74:	4b59      	ldr	r3, [pc, #356]	; (80030dc <HAL_RCC_ClockConfig+0x1c4>)
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	4a58      	ldr	r2, [pc, #352]	; (80030dc <HAL_RCC_ClockConfig+0x1c4>)
 8002f7a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002f7e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f003 0308 	and.w	r3, r3, #8
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d005      	beq.n	8002f98 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f8c:	4b53      	ldr	r3, [pc, #332]	; (80030dc <HAL_RCC_ClockConfig+0x1c4>)
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	4a52      	ldr	r2, [pc, #328]	; (80030dc <HAL_RCC_ClockConfig+0x1c4>)
 8002f92:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002f96:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f98:	4b50      	ldr	r3, [pc, #320]	; (80030dc <HAL_RCC_ClockConfig+0x1c4>)
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	689b      	ldr	r3, [r3, #8]
 8002fa4:	494d      	ldr	r1, [pc, #308]	; (80030dc <HAL_RCC_ClockConfig+0x1c4>)
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f003 0301 	and.w	r3, r3, #1
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d040      	beq.n	8003038 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	685b      	ldr	r3, [r3, #4]
 8002fba:	2b01      	cmp	r3, #1
 8002fbc:	d107      	bne.n	8002fce <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fbe:	4b47      	ldr	r3, [pc, #284]	; (80030dc <HAL_RCC_ClockConfig+0x1c4>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d115      	bne.n	8002ff6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fca:	2301      	movs	r3, #1
 8002fcc:	e07f      	b.n	80030ce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	2b02      	cmp	r3, #2
 8002fd4:	d107      	bne.n	8002fe6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fd6:	4b41      	ldr	r3, [pc, #260]	; (80030dc <HAL_RCC_ClockConfig+0x1c4>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d109      	bne.n	8002ff6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	e073      	b.n	80030ce <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fe6:	4b3d      	ldr	r3, [pc, #244]	; (80030dc <HAL_RCC_ClockConfig+0x1c4>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f003 0302 	and.w	r3, r3, #2
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d101      	bne.n	8002ff6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	e06b      	b.n	80030ce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ff6:	4b39      	ldr	r3, [pc, #228]	; (80030dc <HAL_RCC_ClockConfig+0x1c4>)
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	f023 0203 	bic.w	r2, r3, #3
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	685b      	ldr	r3, [r3, #4]
 8003002:	4936      	ldr	r1, [pc, #216]	; (80030dc <HAL_RCC_ClockConfig+0x1c4>)
 8003004:	4313      	orrs	r3, r2
 8003006:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003008:	f7ff f84c 	bl	80020a4 <HAL_GetTick>
 800300c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800300e:	e00a      	b.n	8003026 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003010:	f7ff f848 	bl	80020a4 <HAL_GetTick>
 8003014:	4602      	mov	r2, r0
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	1ad3      	subs	r3, r2, r3
 800301a:	f241 3288 	movw	r2, #5000	; 0x1388
 800301e:	4293      	cmp	r3, r2
 8003020:	d901      	bls.n	8003026 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003022:	2303      	movs	r3, #3
 8003024:	e053      	b.n	80030ce <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003026:	4b2d      	ldr	r3, [pc, #180]	; (80030dc <HAL_RCC_ClockConfig+0x1c4>)
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	f003 020c 	and.w	r2, r3, #12
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	009b      	lsls	r3, r3, #2
 8003034:	429a      	cmp	r2, r3
 8003036:	d1eb      	bne.n	8003010 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003038:	4b27      	ldr	r3, [pc, #156]	; (80030d8 <HAL_RCC_ClockConfig+0x1c0>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f003 0307 	and.w	r3, r3, #7
 8003040:	683a      	ldr	r2, [r7, #0]
 8003042:	429a      	cmp	r2, r3
 8003044:	d210      	bcs.n	8003068 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003046:	4b24      	ldr	r3, [pc, #144]	; (80030d8 <HAL_RCC_ClockConfig+0x1c0>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f023 0207 	bic.w	r2, r3, #7
 800304e:	4922      	ldr	r1, [pc, #136]	; (80030d8 <HAL_RCC_ClockConfig+0x1c0>)
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	4313      	orrs	r3, r2
 8003054:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003056:	4b20      	ldr	r3, [pc, #128]	; (80030d8 <HAL_RCC_ClockConfig+0x1c0>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f003 0307 	and.w	r3, r3, #7
 800305e:	683a      	ldr	r2, [r7, #0]
 8003060:	429a      	cmp	r2, r3
 8003062:	d001      	beq.n	8003068 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003064:	2301      	movs	r3, #1
 8003066:	e032      	b.n	80030ce <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f003 0304 	and.w	r3, r3, #4
 8003070:	2b00      	cmp	r3, #0
 8003072:	d008      	beq.n	8003086 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003074:	4b19      	ldr	r3, [pc, #100]	; (80030dc <HAL_RCC_ClockConfig+0x1c4>)
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	68db      	ldr	r3, [r3, #12]
 8003080:	4916      	ldr	r1, [pc, #88]	; (80030dc <HAL_RCC_ClockConfig+0x1c4>)
 8003082:	4313      	orrs	r3, r2
 8003084:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f003 0308 	and.w	r3, r3, #8
 800308e:	2b00      	cmp	r3, #0
 8003090:	d009      	beq.n	80030a6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003092:	4b12      	ldr	r3, [pc, #72]	; (80030dc <HAL_RCC_ClockConfig+0x1c4>)
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	691b      	ldr	r3, [r3, #16]
 800309e:	00db      	lsls	r3, r3, #3
 80030a0:	490e      	ldr	r1, [pc, #56]	; (80030dc <HAL_RCC_ClockConfig+0x1c4>)
 80030a2:	4313      	orrs	r3, r2
 80030a4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80030a6:	f000 f821 	bl	80030ec <HAL_RCC_GetSysClockFreq>
 80030aa:	4602      	mov	r2, r0
 80030ac:	4b0b      	ldr	r3, [pc, #44]	; (80030dc <HAL_RCC_ClockConfig+0x1c4>)
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	091b      	lsrs	r3, r3, #4
 80030b2:	f003 030f 	and.w	r3, r3, #15
 80030b6:	490a      	ldr	r1, [pc, #40]	; (80030e0 <HAL_RCC_ClockConfig+0x1c8>)
 80030b8:	5ccb      	ldrb	r3, [r1, r3]
 80030ba:	fa22 f303 	lsr.w	r3, r2, r3
 80030be:	4a09      	ldr	r2, [pc, #36]	; (80030e4 <HAL_RCC_ClockConfig+0x1cc>)
 80030c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80030c2:	4b09      	ldr	r3, [pc, #36]	; (80030e8 <HAL_RCC_ClockConfig+0x1d0>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4618      	mov	r0, r3
 80030c8:	f7fe ffaa 	bl	8002020 <HAL_InitTick>

  return HAL_OK;
 80030cc:	2300      	movs	r3, #0
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	3710      	adds	r7, #16
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}
 80030d6:	bf00      	nop
 80030d8:	40022000 	.word	0x40022000
 80030dc:	40021000 	.word	0x40021000
 80030e0:	0800336c 	.word	0x0800336c
 80030e4:	20000024 	.word	0x20000024
 80030e8:	20000028 	.word	0x20000028

080030ec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030ec:	b490      	push	{r4, r7}
 80030ee:	b08a      	sub	sp, #40	; 0x28
 80030f0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80030f2:	4b29      	ldr	r3, [pc, #164]	; (8003198 <HAL_RCC_GetSysClockFreq+0xac>)
 80030f4:	1d3c      	adds	r4, r7, #4
 80030f6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80030f8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80030fc:	f240 2301 	movw	r3, #513	; 0x201
 8003100:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003102:	2300      	movs	r3, #0
 8003104:	61fb      	str	r3, [r7, #28]
 8003106:	2300      	movs	r3, #0
 8003108:	61bb      	str	r3, [r7, #24]
 800310a:	2300      	movs	r3, #0
 800310c:	627b      	str	r3, [r7, #36]	; 0x24
 800310e:	2300      	movs	r3, #0
 8003110:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003112:	2300      	movs	r3, #0
 8003114:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003116:	4b21      	ldr	r3, [pc, #132]	; (800319c <HAL_RCC_GetSysClockFreq+0xb0>)
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800311c:	69fb      	ldr	r3, [r7, #28]
 800311e:	f003 030c 	and.w	r3, r3, #12
 8003122:	2b04      	cmp	r3, #4
 8003124:	d002      	beq.n	800312c <HAL_RCC_GetSysClockFreq+0x40>
 8003126:	2b08      	cmp	r3, #8
 8003128:	d003      	beq.n	8003132 <HAL_RCC_GetSysClockFreq+0x46>
 800312a:	e02b      	b.n	8003184 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800312c:	4b1c      	ldr	r3, [pc, #112]	; (80031a0 <HAL_RCC_GetSysClockFreq+0xb4>)
 800312e:	623b      	str	r3, [r7, #32]
      break;
 8003130:	e02b      	b.n	800318a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003132:	69fb      	ldr	r3, [r7, #28]
 8003134:	0c9b      	lsrs	r3, r3, #18
 8003136:	f003 030f 	and.w	r3, r3, #15
 800313a:	3328      	adds	r3, #40	; 0x28
 800313c:	443b      	add	r3, r7
 800313e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003142:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003144:	69fb      	ldr	r3, [r7, #28]
 8003146:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800314a:	2b00      	cmp	r3, #0
 800314c:	d012      	beq.n	8003174 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800314e:	4b13      	ldr	r3, [pc, #76]	; (800319c <HAL_RCC_GetSysClockFreq+0xb0>)
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	0c5b      	lsrs	r3, r3, #17
 8003154:	f003 0301 	and.w	r3, r3, #1
 8003158:	3328      	adds	r3, #40	; 0x28
 800315a:	443b      	add	r3, r7
 800315c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003160:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003162:	697b      	ldr	r3, [r7, #20]
 8003164:	4a0e      	ldr	r2, [pc, #56]	; (80031a0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003166:	fb03 f202 	mul.w	r2, r3, r2
 800316a:	69bb      	ldr	r3, [r7, #24]
 800316c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003170:	627b      	str	r3, [r7, #36]	; 0x24
 8003172:	e004      	b.n	800317e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003174:	697b      	ldr	r3, [r7, #20]
 8003176:	4a0b      	ldr	r2, [pc, #44]	; (80031a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003178:	fb02 f303 	mul.w	r3, r2, r3
 800317c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800317e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003180:	623b      	str	r3, [r7, #32]
      break;
 8003182:	e002      	b.n	800318a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003184:	4b06      	ldr	r3, [pc, #24]	; (80031a0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003186:	623b      	str	r3, [r7, #32]
      break;
 8003188:	bf00      	nop
    }
  }
  return sysclockfreq;
 800318a:	6a3b      	ldr	r3, [r7, #32]
}
 800318c:	4618      	mov	r0, r3
 800318e:	3728      	adds	r7, #40	; 0x28
 8003190:	46bd      	mov	sp, r7
 8003192:	bc90      	pop	{r4, r7}
 8003194:	4770      	bx	lr
 8003196:	bf00      	nop
 8003198:	0800335c 	.word	0x0800335c
 800319c:	40021000 	.word	0x40021000
 80031a0:	007a1200 	.word	0x007a1200
 80031a4:	003d0900 	.word	0x003d0900

080031a8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80031a8:	b480      	push	{r7}
 80031aa:	b085      	sub	sp, #20
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80031b0:	4b0a      	ldr	r3, [pc, #40]	; (80031dc <RCC_Delay+0x34>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	4a0a      	ldr	r2, [pc, #40]	; (80031e0 <RCC_Delay+0x38>)
 80031b6:	fba2 2303 	umull	r2, r3, r2, r3
 80031ba:	0a5b      	lsrs	r3, r3, #9
 80031bc:	687a      	ldr	r2, [r7, #4]
 80031be:	fb02 f303 	mul.w	r3, r2, r3
 80031c2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80031c4:	bf00      	nop
  }
  while (Delay --);
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	1e5a      	subs	r2, r3, #1
 80031ca:	60fa      	str	r2, [r7, #12]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d1f9      	bne.n	80031c4 <RCC_Delay+0x1c>
}
 80031d0:	bf00      	nop
 80031d2:	bf00      	nop
 80031d4:	3714      	adds	r7, #20
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bc80      	pop	{r7}
 80031da:	4770      	bx	lr
 80031dc:	20000024 	.word	0x20000024
 80031e0:	10624dd3 	.word	0x10624dd3

080031e4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b082      	sub	sp, #8
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d101      	bne.n	80031f6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80031f2:	2301      	movs	r3, #1
 80031f4:	e076      	b.n	80032e4 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d108      	bne.n	8003210 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003206:	d009      	beq.n	800321c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2200      	movs	r2, #0
 800320c:	61da      	str	r2, [r3, #28]
 800320e:	e005      	b.n	800321c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2200      	movs	r2, #0
 8003214:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2200      	movs	r2, #0
 800321a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2200      	movs	r2, #0
 8003220:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003228:	b2db      	uxtb	r3, r3
 800322a:	2b00      	cmp	r3, #0
 800322c:	d106      	bne.n	800323c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2200      	movs	r2, #0
 8003232:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003236:	6878      	ldr	r0, [r7, #4]
 8003238:	f7fe fe3c 	bl	8001eb4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2202      	movs	r2, #2
 8003240:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	681a      	ldr	r2, [r3, #0]
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003252:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	685b      	ldr	r3, [r3, #4]
 8003258:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	689b      	ldr	r3, [r3, #8]
 8003260:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003264:	431a      	orrs	r2, r3
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	68db      	ldr	r3, [r3, #12]
 800326a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800326e:	431a      	orrs	r2, r3
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	691b      	ldr	r3, [r3, #16]
 8003274:	f003 0302 	and.w	r3, r3, #2
 8003278:	431a      	orrs	r2, r3
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	695b      	ldr	r3, [r3, #20]
 800327e:	f003 0301 	and.w	r3, r3, #1
 8003282:	431a      	orrs	r2, r3
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	699b      	ldr	r3, [r3, #24]
 8003288:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800328c:	431a      	orrs	r2, r3
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	69db      	ldr	r3, [r3, #28]
 8003292:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003296:	431a      	orrs	r2, r3
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6a1b      	ldr	r3, [r3, #32]
 800329c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032a0:	ea42 0103 	orr.w	r1, r2, r3
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032a8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	430a      	orrs	r2, r1
 80032b2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	699b      	ldr	r3, [r3, #24]
 80032b8:	0c1a      	lsrs	r2, r3, #16
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f002 0204 	and.w	r2, r2, #4
 80032c2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	69da      	ldr	r2, [r3, #28]
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80032d2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2200      	movs	r2, #0
 80032d8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2201      	movs	r2, #1
 80032de:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80032e2:	2300      	movs	r3, #0
}
 80032e4:	4618      	mov	r0, r3
 80032e6:	3708      	adds	r7, #8
 80032e8:	46bd      	mov	sp, r7
 80032ea:	bd80      	pop	{r7, pc}

080032ec <__libc_init_array>:
 80032ec:	b570      	push	{r4, r5, r6, lr}
 80032ee:	2600      	movs	r6, #0
 80032f0:	4d0c      	ldr	r5, [pc, #48]	; (8003324 <__libc_init_array+0x38>)
 80032f2:	4c0d      	ldr	r4, [pc, #52]	; (8003328 <__libc_init_array+0x3c>)
 80032f4:	1b64      	subs	r4, r4, r5
 80032f6:	10a4      	asrs	r4, r4, #2
 80032f8:	42a6      	cmp	r6, r4
 80032fa:	d109      	bne.n	8003310 <__libc_init_array+0x24>
 80032fc:	f000 f822 	bl	8003344 <_init>
 8003300:	2600      	movs	r6, #0
 8003302:	4d0a      	ldr	r5, [pc, #40]	; (800332c <__libc_init_array+0x40>)
 8003304:	4c0a      	ldr	r4, [pc, #40]	; (8003330 <__libc_init_array+0x44>)
 8003306:	1b64      	subs	r4, r4, r5
 8003308:	10a4      	asrs	r4, r4, #2
 800330a:	42a6      	cmp	r6, r4
 800330c:	d105      	bne.n	800331a <__libc_init_array+0x2e>
 800330e:	bd70      	pop	{r4, r5, r6, pc}
 8003310:	f855 3b04 	ldr.w	r3, [r5], #4
 8003314:	4798      	blx	r3
 8003316:	3601      	adds	r6, #1
 8003318:	e7ee      	b.n	80032f8 <__libc_init_array+0xc>
 800331a:	f855 3b04 	ldr.w	r3, [r5], #4
 800331e:	4798      	blx	r3
 8003320:	3601      	adds	r6, #1
 8003322:	e7f2      	b.n	800330a <__libc_init_array+0x1e>
 8003324:	0800337c 	.word	0x0800337c
 8003328:	0800337c 	.word	0x0800337c
 800332c:	0800337c 	.word	0x0800337c
 8003330:	08003380 	.word	0x08003380

08003334 <memset>:
 8003334:	4603      	mov	r3, r0
 8003336:	4402      	add	r2, r0
 8003338:	4293      	cmp	r3, r2
 800333a:	d100      	bne.n	800333e <memset+0xa>
 800333c:	4770      	bx	lr
 800333e:	f803 1b01 	strb.w	r1, [r3], #1
 8003342:	e7f9      	b.n	8003338 <memset+0x4>

08003344 <_init>:
 8003344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003346:	bf00      	nop
 8003348:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800334a:	bc08      	pop	{r3}
 800334c:	469e      	mov	lr, r3
 800334e:	4770      	bx	lr

08003350 <_fini>:
 8003350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003352:	bf00      	nop
 8003354:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003356:	bc08      	pop	{r3}
 8003358:	469e      	mov	lr, r3
 800335a:	4770      	bx	lr
