// Seed: 3318912363
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  assign id_2 = ~(1'b0);
  initial begin
    id_2 <= 1;
    id_2 <= #1 1;
  end
  reg   id_2;
  logic id_3;
  type_0 id_4 (
      .id_0 (id_2),
      .id_1 (1),
      .id_2 (id_2),
      .id_3 (id_3),
      .id_4 (id_2),
      .id_5 (id_2 - 1 - id_2),
      .id_6 (1),
      .id_7 (),
      .id_8 (1),
      .id_9 (id_1 + 1),
      .id_10({1, 1, 1}),
      .id_11(1'b0),
      .id_12(1'b0),
      .id_13(id_3),
      .id_14(id_3),
      .id_15(),
      .id_16(id_2)
  );
endmodule
