Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Sat Oct 26 07:23:38 2024
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                2.88e-02    0.156 1.50e+07    0.199 100.0
  CLK_GATE_U0 (CLK_GATE)               1.84e-03 3.18e-03 3.72e+04 5.05e-03   2.5
  ALU_U0 (ALU_OPER_WIDTH8_OUT_WIDTH16_test_1)
                                       1.46e-03 1.78e-02 4.31e+06 2.36e-02  11.8
    mult_49 (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                       4.61e-04 7.37e-04 1.67e+06 2.87e-03   1.4
    add_43 (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_0)
                                       2.96e-05 2.38e-04 2.10e+05 4.78e-04   0.2
    sub_46 (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_sub_0)
                                       4.10e-05 2.40e-04 2.50e+05 5.31e-04   0.3
    div_52 (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                       4.29e-04 1.37e-03 1.26e+06 3.07e-03   1.5
  RegFile_U0 (RegFile_WIDTH8_DEPTH16_ADDR4_test_1)
                                       3.19e-03 5.23e-02 3.64e+06 5.91e-02  29.6
  SYS_CTRL_U0 (SYS_CTRL_test_1)        6.62e-04 3.86e-03 6.48e+05 5.17e-03   2.6
  UART_U0 (UART_test_1)                3.48e-03 2.47e-02 2.24e+06 3.04e-02  15.2
    U0_UART_RX (UART_RX_test_1)        2.15e-03 1.35e-02 1.46e+06 1.71e-02   8.6
      desarilzer_u0 (desarilzer_test_1)
                                       2.20e-04 3.28e-03 2.08e+05 3.70e-03   1.9
      stop_check_u0 (stop_check)          0.000    0.000 1.30e+04 1.30e-05   0.0
      start_check_u0 (start_check)     3.08e-08 1.82e-07 3.09e+03 3.31e-06   0.0
      parity_check_u0 (parity_check)   1.45e-05 3.19e-05 1.09e+05 1.55e-04   0.1
      edge_bit_counter_u0 (edge_bit_counter_test_1)
                                       8.62e-04 5.57e-03 4.34e+05 6.87e-03   3.4
      data_sampling_u0 (data_sampling_test_1)
                                       3.46e-04 2.84e-03 4.03e+05 3.59e-03   1.8
      FSM_u0 (UART_RX_FSM_test_1)      3.21e-04 1.71e-03 2.87e+05 2.32e-03   1.2
    U0_UART_TX (UART_TX_test_1)        1.30e-03 1.12e-02 7.75e+05 1.33e-02   6.7
      MUX (MUX_4x1)                    3.03e-04 2.53e-05 3.42e+04 3.63e-04   0.2
      fsm (UART_TX_FSM_test_1)         2.17e-04 1.49e-03 9.87e+04 1.81e-03   0.9
      Serializer (serializer_test_1)   2.94e-04 5.89e-03 3.40e+05 6.52e-03   3.3
      PAR_calc (Parity_Calc_test_1)    1.02e-04 3.77e-03 2.97e+05 4.17e-03   2.1
  Clk_Div_U1 (Clk_Div_test_1)          4.38e-05 2.80e-03 5.71e+05 3.42e-03   1.7
    add_44 (Clk_Div_1_DW01_inc_0)      2.10e-06 8.07e-06 8.37e+04 9.39e-05   0.0
  CLKDIV_MUX_U0 (CLKDIV_MUX_WIDTH4)    3.24e-05 2.84e-05 3.83e+04 9.92e-05   0.0
  Clk_Div_U0 (Clk_Div_test_0)          3.14e-04 4.02e-03 5.33e+05 4.86e-03   2.4
    add_44 (Clk_Div_0_DW01_inc_0)      2.10e-05 7.87e-05 8.33e+04 1.83e-04   0.1
  PULSE_GEN_U0 (PULSE_GEN_test_1)      2.71e-05 1.09e-03 3.43e+04 1.16e-03   0.6
  FIFO_U0 (FIFO_DATA_WIDTH8_test_1)    2.15e-03 3.76e-02 2.55e+06 4.23e-02  21.2
    DF_SYNC_U1 (DF_SYNC_test_1)        1.17e-05 3.02e-03 1.10e+05 3.14e-03   1.6
    DF_SYNC_U0 (DF_SYNC_test_0)        3.43e-06 2.70e-03 1.08e+05 2.81e-03   1.4
    FIFO_RD_U0 (FIFO_RD_test_1)        1.23e-04 2.67e-03 2.72e+05 3.06e-03   1.5
    FIFO_WR_U0 (FIFO_WR_test_1)        2.54e-04 3.57e-03 2.73e+05 4.09e-03   2.1
    FIFO_MEM_CNTRL_U0 (FIFO_MEM_CNTRL_DATA_WIDTH8_test_1)
                                       1.51e-03 2.56e-02 1.78e+06 2.89e-02  14.5
  DATA_SYNC_U0 (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8_test_1)
                                       2.86e-06 3.92e-03 2.10e+05 4.13e-03   2.1
  RST_SYNC_U1 (RST_SYNC_NUM_STAGES2_test_1)
                                       1.40e-05 1.06e-03 2.96e+04 1.11e-03   0.6
  RST_SYNC_U0 (RST_SYNC_NUM_STAGES2_test_0)
                                       1.92e-05 1.12e-03 2.98e+04 1.17e-03   0.6
  SYNC_RST_1_MUX (MUX_2x1_5)           9.90e-06 4.29e-05 1.24e+04 6.52e-05   0.0
  SYNC_RST_0_MUX (MUX_2x1_6)           9.90e-06 4.29e-05 1.23e+04 6.51e-05   0.0
  RST_MUX (MUX_2x1_0)                  5.90e-05 4.63e-05 1.15e+04 1.17e-04   0.1
  RX_CLK_MUX (MUX_2x1_2)               1.07e-03 3.74e-04 1.15e+04 1.46e-03   0.7
  TX_CLK_MUX (MUX_2x1_3)               1.80e-03 3.83e-04 1.15e+04 2.20e-03   1.1
  REF_CLK_MUX (MUX_2x1_4)              1.04e-02 8.17e-04 1.88e+04 1.13e-02   5.7
  UART_CLK_MUX (MUX_2x1_1)             8.80e-04 3.70e-04 1.15e+04 1.26e-03   0.6
1
