<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
          "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
  <title>Saturday, 2018-09-08</title>
  <link rel="stylesheet" href="irclog.css" />
  <meta name="generator" content="irclog2html.py 2.11.0 by Marius Gedminas" />
  <meta name="version" content="2.11.0 - 2012-07-30" />
</head>
<body>
<h1>Saturday, 2018-09-08</h1>
<div class="navigation"> <a href="%23yocto.2018-09-07.log.html">&#171; Friday, 2018-09-07</a> <a href="index.html">Index</a> <a href="%23yocto.2018-09-09.log.html">Sunday, 2018-09-09 &#187;</a> </div>
<table class="irclog">
<tr id="t2018-09-08T00:05:13"><th class="nick" style="background: #407a40">zeddii_home</th><td class="text" style="color: #407a40">RP: acked. Iâ€™ll spawn a build for beaglebone-yocto, qemuarm and the mpc on 4.14</td><td class="time"><a href="#t2018-09-08T00:05:13" class="time">00:05</a></td></tr>
<tr id="t2018-09-08T00:20:46"><td class="nickchange" colspan="2">*** kyle is now known as Guest2661</td><td><a href="#t2018-09-08T00:20:46" class="time">00:20</a></td></tr>
<tr id="t2018-09-08T00:34:14"><th class="nick" style="background: #42427e">mithro</th><td class="text" style="color: #42427e">RP: So, I think I'm about to accidently reinvent bitbake / yocto but I haven't been able to find the time to test using bitbake for our FPGA based soft-CPU SoCs....</td><td class="time"><a href="#t2018-09-08T00:34:14" class="time">00:34</a></td></tr>
<tr id="t2018-09-08T00:37:36"><th class="nick" style="background: #42427e">mithro</th><td class="text" style="color: #42427e">RP: Any chance you know someone who might have time to whip together a bitbake / yocto proof of concept?</td><td class="time"><a href="#t2018-09-08T00:37:36" class="time">00:37</a></td></tr>
<tr id="t2018-09-08T00:39:49"><th class="nick" style="background: #42427e">mithro</th><td class="text" style="color: #42427e">If I could get to a stage were I had proof that what I wanted to do would work under bitbake / yocto it would give me the push needed to investigate it myself</td><td class="time"><a href="#t2018-09-08T00:39:49" class="time">00:39</a></td></tr>
<tr id="t2018-09-08T01:24:40"><th class="nick" style="background: #818144">fitzsim</th><td class="text" style="color: #818144">mithro: I've used this before: <a href="https://github.com/nathanrossi/meta-hdl" rel="nofollow">https://github.com/nathanrossi/meta-hdl</a></td><td class="time"><a href="#t2018-09-08T01:24:40" class="time">01:24</a></td></tr>
<tr id="t2018-09-08T01:26:11"><th class="nick" style="background: #42427e">mithro</th><td class="text" style="color: #42427e">fitzsim: Do you have an example of how to use that?</td><td class="time"><a href="#t2018-09-08T01:26:11" class="time">01:26</a></td></tr>
<tr id="t2018-09-08T01:26:26"><th class="nick" style="background: #818144">fitzsim</th><td class="text" style="color: #818144">mithro: with that layer I've successfully built FPGA bit files for the Lattice iCE40-HX8K</td><td class="time"><a href="#t2018-09-08T01:26:26" class="time">01:26</a></td></tr>
<tr id="t2018-09-08T01:27:24"><th class="nick" style="background: #818144">fitzsim</th><td class="text" style="color: #818144">I wrote a recipe for the bit file (Verilog source) and running bitbake on that recipe built the entire FPGA toolchain native, then build the bit file</td><td class="time"><a href="#t2018-09-08T01:27:24" class="time">01:27</a></td></tr>
<tr id="t2018-09-08T01:27:31"><th class="nick" style="background: #818144">fitzsim</th><td class="text" style="color: #818144">not sure if that's the sort of thing you're looking for</td><td class="time"><a href="#t2018-09-08T01:27:31" class="time">01:27</a></td></tr>
<tr id="t2018-09-08T01:27:42"><th class="nick" style="background: #818144">fitzsim</th><td class="text" style="color: #818144">*built the bit file</td><td class="time"><a href="#t2018-09-08T01:27:42" class="time">01:27</a></td></tr>
<tr id="t2018-09-08T01:28:09"><th class="nick" style="background: #42427e">mithro</th><td class="text" style="color: #42427e">fitzsim: Potentially - except I need a couple of steps in front of that to get to the verilog stage...</td><td class="time"><a href="#t2018-09-08T01:28:09" class="time">01:28</a></td></tr>
<tr id="t2018-09-08T01:28:26"><th class="nick" style="background: #818144">fitzsim</th><td class="text" style="color: #818144">KO</td><td class="time"><a href="#t2018-09-08T01:28:26" class="time">01:28</a></td></tr>
<tr id="t2018-09-08T01:28:27"><th class="nick" style="background: #818144">fitzsim</th><td class="text" style="color: #818144">OK</td><td class="time"><a href="#t2018-09-08T01:28:27" class="time">01:28</a></td></tr>
<tr id="t2018-09-08T01:28:34"><th class="nick" style="background: #42427e">mithro</th><td class="text" style="color: #42427e">fitzsim: And a couple of steps after that to generate the code which would run on the fpga's SoftCPU</td><td class="time"><a href="#t2018-09-08T01:28:34" class="time">01:28</a></td></tr>
<tr id="t2018-09-08T01:28:35"><th class="nick" style="background: #818144">fitzsim</th><td class="text" style="color: #818144">are you using a proprietary FPGA toolchain?</td><td class="time"><a href="#t2018-09-08T01:28:35" class="time">01:28</a></td></tr>
<tr id="t2018-09-08T01:28:53"><th class="nick" style="background: #42427e">mithro</th><td class="text" style="color: #42427e">fitzsim: In most cases, but just adding support for the open tools</td><td class="time"><a href="#t2018-09-08T01:28:53" class="time">01:28</a></td></tr>
<tr id="t2018-09-08T01:29:02"><th class="nick" style="background: #42427e">mithro</th><td class="text" style="color: #42427e">fitzsim: <a href="https://github.com/timvideos/litex-buildenv" rel="nofollow">https://github.com/timvideos/litex-buildenv</a></td><td class="time"><a href="#t2018-09-08T01:29:02" class="time">01:29</a></td></tr>
<tr id="t2018-09-08T01:30:00"><th class="nick" style="background: #42427e">mithro</th><td class="text" style="color: #42427e">fitzsim: And <a href="https://docs.google.com/document/d/1V47Zc0eyjUUGBNsJuYORdb4TqH4C1WjzrX9odX0YdZE/edit" rel="nofollow">https://docs.google.com/document/d/1V47Zc0eyjUUGBNsJuYORdb4TqH4C1WjzrX9odX0YdZE/edit</a> is the doc were it feels like we are about to reinvent bitbake / OE</td><td class="time"><a href="#t2018-09-08T01:30:00" class="time">01:30</a></td></tr>
<tr id="t2018-09-08T01:30:02"><th class="nick" style="background: #818144">fitzsim</th><td class="text" style="color: #818144">oh, Migen, I think I've seen that</td><td class="time"><a href="#t2018-09-08T01:30:02" class="time">01:30</a></td></tr>
<tr id="t2018-09-08T01:30:10"><th class="nick" style="background: #818144">fitzsim</th><td class="text" style="color: #818144">is that the Python based HDL toolchain?</td><td class="time"><a href="#t2018-09-08T01:30:10" class="time">01:30</a></td></tr>
<tr id="t2018-09-08T01:30:44"><th class="nick" style="background: #42427e">mithro</th><td class="text" style="color: #42427e">fitzsim: One of them (there is also MyHDL and a few others)</td><td class="time"><a href="#t2018-09-08T01:30:44" class="time">01:30</a></td></tr>
<tr id="t2018-09-08T01:31:39"><th class="nick" style="background: #818144">fitzsim</th><td class="text" style="color: #818144">yeah, very interesting project</td><td class="time"><a href="#t2018-09-08T01:31:39" class="time">01:31</a></td></tr>
<tr id="t2018-09-08T01:31:42"><th class="nick" style="background: #42427e">mithro</th><td class="text" style="color: #42427e">fitzsim: We also support a *bunch* of boards / configurations - see <a href="https://travis-ci.org/timvideos/litex-buildenv/builds/425975970" rel="nofollow">https://travis-ci.org/timvideos/litex-buildenv/builds/425975970</a></td><td class="time"><a href="#t2018-09-08T01:31:42" class="time">01:31</a></td></tr>
<tr id="t2018-09-08T01:33:17"><th class="nick" style="background: #818144">fitzsim</th><td class="text" style="color: #818144">the stuff to generate code for the FPGA's SoftCPU, Yocto is definitely perfect for</td><td class="time"><a href="#t2018-09-08T01:33:17" class="time">01:33</a></td></tr>
<tr id="t2018-09-08T01:33:31"><th class="nick" style="background: #818144">fitzsim</th><td class="text" style="color: #818144">assuming a cross GCC toolchain, for example</td><td class="time"><a href="#t2018-09-08T01:33:31" class="time">01:33</a></td></tr>
<tr id="t2018-09-08T01:33:59"><th class="nick" style="background: #42427e">mithro</th><td class="text" style="color: #42427e">fitzsim: Specially since we are starting to get Linux and Zephyr support for running on the SoftCPUs</td><td class="time"><a href="#t2018-09-08T01:33:59" class="time">01:33</a></td></tr>
<tr id="t2018-09-08T01:34:35"><th class="nick" style="background: #818144">fitzsim</th><td class="text" style="color: #818144">you can also generate SDKs so that users of the SoftCPU, so that they don't have to build everything, they can start from a self-extracting shell script</td><td class="time"><a href="#t2018-09-08T01:34:35" class="time">01:34</a></td></tr>
<tr id="t2018-09-08T01:34:43"><td class="action" colspan="2">* mithro use to contribute to bitbake back when it was just really doing OpenZarus stuffd :-P</td><td><a href="#t2018-09-08T01:34:43" class="time">01:34</a></td></tr>
<tr id="t2018-09-08T01:34:56"><th class="nick" style="background: #818144">fitzsim</th><td class="text" style="color: #818144">*for users</td><td class="time"><a href="#t2018-09-08T01:34:56" class="time">01:34</a></td></tr>
<tr id="t2018-09-08T01:35:28"><th class="nick" style="background: #42427e">mithro</th><td class="text" style="color: #42427e">Apparently some of my code scarelly might still be in use inside bitbake - RP was poking me about it a year or two ago....</td><td class="time"><a href="#t2018-09-08T01:35:28" class="time">01:35</a></td></tr>
<tr id="t2018-09-08T01:35:44"><th class="nick" style="background: #818144">fitzsim</th><td class="text" style="color: #818144">nice</td><td class="time"><a href="#t2018-09-08T01:35:44" class="time">01:35</a></td></tr>
<tr id="t2018-09-08T01:35:46"><th class="nick" style="background: #42427e">mithro</th><td class="text" style="color: #42427e">But I haven't really done anything with bitbake for 10+ years...</td><td class="time"><a href="#t2018-09-08T01:35:46" class="time">01:35</a></td></tr>
<tr id="t2018-09-08T01:36:03"><th class="nick" style="background: #818144">fitzsim</th><td class="text" style="color: #818144">the Verilog generator stuff is probably doable too, but you might have to write some classes</td><td class="time"><a href="#t2018-09-08T01:36:03" class="time">01:36</a></td></tr>
<tr id="t2018-09-08T01:37:09"><th class="nick" style="background: #818144">fitzsim</th><td class="text" style="color: #818144">I haven't used any "point at an external proprietary toolchain" features of Yocto</td><td class="time"><a href="#t2018-09-08T01:37:09" class="time">01:37</a></td></tr>
<tr id="t2018-09-08T01:37:27"><th class="nick" style="background: #42427e">mithro</th><td class="text" style="color: #42427e">fitzsim: I would love some help proving it out if you have some experience in this area -- I also know that there are layers floating around for things like RISC-V and external FPGA proprietary toolchain stuff...</td><td class="time"><a href="#t2018-09-08T01:37:27" class="time">01:37</a></td></tr>
<tr id="t2018-09-08T01:38:01"><th class="nick" style="background: #42427e">mithro</th><td class="text" style="color: #42427e">fitzsim: Proving the openflow works here would also be super helpful</td><td class="time"><a href="#t2018-09-08T01:38:01" class="time">01:38</a></td></tr>
<tr id="t2018-09-08T01:38:21"><th class="nick" style="background: #42427e">mithro</th><td class="text" style="color: #42427e">fitzsim: I also work on <a href="https://symbiflow.github.io/" rel="nofollow">https://symbiflow.github.io/</a> in my spare time :-)</td><td class="time"><a href="#t2018-09-08T01:38:21" class="time">01:38</a></td></tr>
<tr id="t2018-09-08T01:39:38"><th class="nick" style="background: #818144">fitzsim</th><td class="text" style="color: #818144">mithro: e.g., iverilog in your requirements document is already packaged in meta-hdl</td><td class="time"><a href="#t2018-09-08T01:39:38" class="time">01:39</a></td></tr>
<tr id="t2018-09-08T01:40:00"><th class="nick" style="background: #42427e">mithro</th><td class="text" style="color: #42427e">Using the vendor tools makes me sad :-P</td><td class="time"><a href="#t2018-09-08T01:40:00" class="time">01:40</a></td></tr>
<tr id="t2018-09-08T01:44:17"><th class="nick" style="background: #42427e">mithro</th><td class="text" style="color: #42427e">fitzsim: we also provide pre-built FPGA gateware for people who don't want to install the vendor tools and are happy to not modify the soc</td><td class="time"><a href="#t2018-09-08T01:44:17" class="time">01:44</a></td></tr>
<tr id="t2018-09-08T01:45:00"><th class="nick" style="background: #818144">fitzsim</th><td class="text" style="color: #818144">yeah, makes sense</td><td class="time"><a href="#t2018-09-08T01:45:00" class="time">01:45</a></td></tr>
<tr id="t2018-09-08T01:45:17"><th class="nick" style="background: #818144">fitzsim</th><td class="text" style="color: #818144">yeah, it was on bunnie's blog that I read about this before, re-reading...</td><td class="time"><a href="#t2018-09-08T01:45:17" class="time">01:45</a></td></tr>
<tr id="t2018-09-08T01:49:49"><th class="nick" style="background: #818144">fitzsim</th><td class="text" style="color: #818144">mithro: does LiteX target a Lattice iCE40 today, and are there good non-trivial example projects for it?</td><td class="time"><a href="#t2018-09-08T01:49:49" class="time">01:49</a></td></tr>
<tr id="t2018-09-08T01:50:51"><th class="nick" style="background: #818144">fitzsim</th><td class="text" style="color: #818144">mithro: oh yeah, SymbiFlow, I read about that on Clifford Wolf Twitter feed</td><td class="time"><a href="#t2018-09-08T01:50:51" class="time">01:50</a></td></tr>
<tr id="t2018-09-08T01:51:07"><th class="nick" style="background: #818144">fitzsim</th><td class="text" style="color: #818144">mithro: that's a really exciting one, in that it might be able to target Xilinx FPGAs too</td><td class="time"><a href="#t2018-09-08T01:51:07" class="time">01:51</a></td></tr>
<tr id="t2018-09-08T01:53:13"><th class="nick" style="background: #42427e">mithro</th><td class="text" style="color: #42427e">fitzsim: cr1901_modern in the #timvideos channel is in the process of sending pull requests at this exact moment</td><td class="time"><a href="#t2018-09-08T01:53:13" class="time">01:53</a></td></tr>
<tr id="t2018-09-08T01:54:01"><th class="nick" style="background: #42427e">mithro</th><td class="text" style="color: #42427e">(ice40 support in litex-buildenv for the tinyfpga-b2)</td><td class="time"><a href="#t2018-09-08T01:54:01" class="time">01:54</a></td></tr>
<tr id="t2018-09-08T01:54:06"><th class="nick" style="background: #42427e">mithro</th><td class="text" style="color: #42427e">Gah</td><td class="time"><a href="#t2018-09-08T01:54:06" class="time">01:54</a></td></tr>
<tr id="t2018-09-08T01:54:26"><th class="nick" style="background: #42427e">mithro</th><td class="text" style="color: #42427e">tinyfpga-bx</td><td class="time"><a href="#t2018-09-08T01:54:26" class="time">01:54</a></td></tr>
<tr id="t2018-09-08T01:54:45"><th class="nick" style="background: #42427e">mithro</th><td class="text" style="color: #42427e">Then I'll add support for a bunch of other ice40 based boards</td><td class="time"><a href="#t2018-09-08T01:54:45" class="time">01:54</a></td></tr>
<tr id="t2018-09-08T01:55:15"><th class="nick" style="background: #42427e">mithro</th><td class="text" style="color: #42427e">The main reason is for fupy.github.io support</td><td class="time"><a href="#t2018-09-08T01:55:15" class="time">01:55</a></td></tr>
<tr id="t2018-09-08T01:55:53"><th class="nick" style="background: #42427e">mithro</th><td class="text" style="color: #42427e">MicroPython for firmware on a soft-CPU based SoC generated from Python! :-)</td><td class="time"><a href="#t2018-09-08T01:55:53" class="time">01:55</a></td></tr>
<tr id="t2018-09-08T01:56:01"><th class="nick" style="background: #42427e">mithro</th><td class="text" style="color: #42427e">Python all the things!</td><td class="time"><a href="#t2018-09-08T01:56:01" class="time">01:56</a></td></tr>
<tr id="t2018-09-08T01:59:03"><th class="nick" style="background: #42427e">mithro</th><td class="text" style="color: #42427e">fitzsim: more info at <a href="https://j.mp/fupy2018" rel="nofollow">https://j.mp/fupy2018</a> around recent stuff...</td><td class="time"><a href="#t2018-09-08T01:59:03" class="time">01:59</a></td></tr>
<tr id="t2018-09-08T01:59:33"><th class="nick" style="background: #42427e">mithro</th><td class="text" style="color: #42427e">Phone is going flat so might disappear for a bit as I finish walking home...</td><td class="time"><a href="#t2018-09-08T01:59:33" class="time">01:59</a></td></tr>
<tr id="t2018-09-08T02:01:09"><th class="nick" style="background: #42427e">mithro</th><td class="text" style="color: #42427e">Lightning talk I gave at pycon au a week or two ago</td><td class="time"><a href="#t2018-09-08T02:01:09" class="time">02:01</a></td></tr>
<tr id="t2018-09-08T04:05:26"><th class="nick" style="background: #854685">yocti</th><td class="text" style="color: #854685">New news from stackoverflow: How to enable dbus-X11 in the yocto &lt;<a href="https://stackoverflow.com/questions/52231808/how-to-enable-dbus-x11-in-the-yocto&gt;" rel="nofollow">https://stackoverflow.com/questions/52231808/how-to-enable-dbus-x11-in-the-yocto&gt;</a></td><td class="time"><a href="#t2018-09-08T04:05:26" class="time">04:05</a></td></tr>
<tr id="t2018-09-08T05:07:22"><th class="nick" style="background: #488888">jdel</th><td class="text" style="color: #488888">how does a task dependency on another recipe's do_populate_sysroot task work?</td><td class="time"><a href="#t2018-09-08T05:07:22" class="time">05:07</a></td></tr>
<tr id="t2018-09-08T05:07:53"><th class="nick" style="background: #488888">jdel</th><td class="text" style="color: #488888">is do_prepare_recipe_sysroot required to be exceuted for those to actually take effect in a build?</td><td class="time"><a href="#t2018-09-08T05:07:53" class="time">05:07</a></td></tr>
<tr id="t2018-09-08T05:08:57"><th class="nick" style="background: #488888">jdel</th><td class="text" style="color: #488888">(ie if your tasks never run do_prepare_recipe_sysroot, the files gleaned from &lt;other package&gt;:do_populate_sysroot never make it to your recipe-sysroot dir)</td><td class="time"><a href="#t2018-09-08T05:08:57" class="time">05:08</a></td></tr>
<tr id="t2018-09-08T05:09:58"><th class="nick" style="background: #488888">jdel</th><td class="text" style="color: #488888">i'm trying to chase down an issue with a class where RDEPS are not being determined properly when restoring from sstate</td><td class="time"><a href="#t2018-09-08T05:09:58" class="time">05:09</a></td></tr>
<tr id="t2018-09-08T05:10:15"><th class="nick" style="background: #488888">jdel</th><td class="text" style="color: #488888">but package_qa catches it and throws an error</td><td class="time"><a href="#t2018-09-08T05:10:15" class="time">05:10</a></td></tr>
<tr id="t2018-09-08T05:10:46"><th class="nick" style="background: #488888">jdel</th><td class="text" style="color: #488888">but if I cleanall and remake no error ( and pkgdata/runtime/foo actually changes to include RDEPS lines after that rebuild)</td><td class="time"><a href="#t2018-09-08T05:10:46" class="time">05:10</a></td></tr>
<tr id="t2018-09-08T05:52:00"><th class="nick" style="background: #488888">jdel</th><td class="text" style="color: #488888">ugh I figured it out</td><td class="time"><a href="#t2018-09-08T05:52:00" class="time">05:52</a></td></tr>
<tr id="t2018-09-08T05:52:14"><th class="nick" style="background: #488888">jdel</th><td class="text" style="color: #488888">do_package_qa has the dependency of ${POPULATESYSROOTDEPS}</td><td class="time"><a href="#t2018-09-08T05:52:14" class="time">05:52</a></td></tr>
<tr id="t2018-09-08T05:52:20"><th class="nick" style="background: #488888">jdel</th><td class="text" style="color: #488888">while do_package does not</td><td class="time"><a href="#t2018-09-08T05:52:20" class="time">05:52</a></td></tr>
<tr id="t2018-09-08T05:52:31"><th class="nick" style="background: #488888">jdel</th><td class="text" style="color: #488888">but do_package's shlibs function won't work without binutils</td><td class="time"><a href="#t2018-09-08T05:52:31" class="time">05:52</a></td></tr>
<tr id="t2018-09-08T05:53:24"><th class="nick" style="background: #488888">jdel</th><td class="text" style="color: #488888">so do_package doesn't add the RDEPS it should, then do_package_qa comes along, plops the sysroot into place, and calls the same binaries succesfully</td><td class="time"><a href="#t2018-09-08T05:53:24" class="time">05:53</a></td></tr>
<tr id="t2018-09-08T05:53:48"><th class="nick" style="background: #488888">jdel</th><td class="text" style="color: #488888">this is compounded by the fact that "deploy" build runs do_populate_sysroot, which (when not run from setscene) also populates ${POPULATESYSROOTDEPS}</td><td class="time"><a href="#t2018-09-08T05:53:48" class="time">05:53</a></td></tr>
<tr id="t2018-09-08T05:53:57"><th class="nick" style="background: #488888">jdel</th><td class="text" style="color: #488888">s/populates/depends on/</td><td class="time"><a href="#t2018-09-08T05:53:57" class="time">05:53</a></td></tr>
<tr id="t2018-09-08T05:54:15"><th class="nick" style="background: #488888">jdel</th><td class="text" style="color: #488888">so it would *only* fail when do_package was being run not from setscene, but populate_sysroot was</td><td class="time"><a href="#t2018-09-08T05:54:15" class="time">05:54</a></td></tr>
<tr id="t2018-09-08T08:00:38"><th class="nick" style="background: #8c4a4a">nrossi</th><td class="text" style="color: #8c4a4a">mithro: litex/migen is on my list of tools to try out, and on the list to add to meta-hdl :). Wanted to get the nextpnr-ecp5 going first though</td><td class="time"><a href="#t2018-09-08T08:00:38" class="time">08:00</a></td></tr>
<tr id="t2018-09-08T18:25:09"><th class="nick" style="background: #42427e">mithro</th><td class="text" style="color: #42427e">hey nrossi</td><td class="time"><a href="#t2018-09-08T18:25:09" class="time">18:25</a></td></tr>
<tr id="t2018-09-08T18:25:13"><th class="nick" style="background: #42427e">mithro</th><td class="text" style="color: #42427e">hi jdel</td><td class="time"><a href="#t2018-09-08T18:25:13" class="time">18:25</a></td></tr>
<tr id="t2018-09-08T18:25:29"><th class="nick" style="background: #42427e">mithro</th><td class="text" style="color: #42427e">opps wrong channel</td><td class="time"><a href="#t2018-09-08T18:25:29" class="time">18:25</a></td></tr>
<tr id="t2018-09-08T18:25:37"><th class="nick" style="background: #42427e">mithro</th><td class="text" style="color: #42427e">nrossi: You should join us on #timvideos channel</td><td class="time"><a href="#t2018-09-08T18:25:37" class="time">18:25</a></td></tr>
<tr id="t2018-09-08T18:26:40"><th class="nick" style="background: #42427e">mithro</th><td class="text" style="color: #42427e">nrossi / fitzsim: I send people free hardware btw :-)</td><td class="time"><a href="#t2018-09-08T18:26:40" class="time">18:26</a></td></tr>
<tr id="t2018-09-08T22:56:14"><th class="nick" style="background: #42427e">mithro</th><td class="text" style="color: #42427e">nrossi / fitzsim: If you happen to be around, I would love some help getting started with that fpga overlay?</td><td class="time"><a href="#t2018-09-08T22:56:14" class="time">22:56</a></td></tr>
<tr id="t2018-09-08T23:00:01"><td class="part" colspan="2">*** olani &lt;olani!~user@proxy02.se.axis.com&gt; has left #yocto</td><td><a href="#t2018-09-08T23:00:01" class="time">23:00</a></td></tr>
<tr id="t2018-09-08T23:04:22"><th class="nick" style="background: #42427e">mithro</th><td class="text" style="color: #42427e">nrossi / fitzsim: Putting my notes here -&gt; <a href="https://docs.google.com/document/d/1hBvcE83vDRn5EVzcv4Qv_dcGlDuXp5pNI-_yzrEOwxs/edit#heading=h.w74uc35et1g3" rel="nofollow">https://docs.google.com/document/d/1hBvcE83vDRn5EVzcv4Qv_dcGlDuXp5pNI-_yzrEOwxs/edit#heading=h.w74uc35et1g3</a></td><td class="time"><a href="#t2018-09-08T23:04:22" class="time">23:04</a></td></tr>
</table>
<div class="navigation"> <a href="%23yocto.2018-09-07.log.html">&#171; Friday, 2018-09-07</a> <a href="index.html">Index</a> <a href="%23yocto.2018-09-09.log.html">Sunday, 2018-09-09 &#187;</a> </div>

<div class="generatedby">
<p>Generated by irclog2html.py 2.11.0 by <a href="mailto:marius@pov.lt">Marius Gedminas</a>
 - find it at <a href="http://mg.pov.lt/irclog2html/">mg.pov.lt</a>!</p>
</div>
</body>
</html>
