#-----------------------------------------------------------
# xsim v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sun Jan 26 18:49:25 2025
# Process ID: 10782
# Current directory: /home/ctf/research/hls/my_hls/vitis/param_set_1/tiny-aes-ecb-partition-258/AES_ECB_encrypt/hls/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/AES_ECB_encrypt/xsim_script.tcl}
# Log file: /home/ctf/research/hls/my_hls/vitis/param_set_1/tiny-aes-ecb-partition-258/AES_ECB_encrypt/hls/sim/verilog/xsim.log
# Journal file: /home/ctf/research/hls/my_hls/vitis/param_set_1/tiny-aes-ecb-partition-258/AES_ECB_encrypt/hls/sim/verilog/xsim.jou
# Running On        :CTF
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.4 LTS
# Processor Detail  :AMD Ryzen 7 4700U with Radeon Graphics
# CPU Frequency     :1996.247 MHz
# CPU Physical cores:4
# CPU Logical cores :4
# Host memory       :4106 MB
# Swap memory       :4087 MB
# Total Virtual     :8193 MB
# Available Virtual :4384 MB
#-----------------------------------------------------------
source xsim.dir/AES_ECB_encrypt/xsim_script.tcl
# xsim {AES_ECB_encrypt} -view {{AES_ECB_encrypt_dataflow_ana.wcfg}} -tclbatch {AES_ECB_encrypt.tcl} -protoinst {AES_ECB_encrypt.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file AES_ECB_encrypt.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt//AESL_inst_AES_ECB_encrypt_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/grp_Cipher_fu_34/grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22_fu_338/grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22_fu_338_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/grp_Cipher_fu_34/grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2_fu_281/grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2_fu_281_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/grp_Cipher_fu_34/grp_Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2_fu_289/grp_Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2_fu_289_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/grp_Cipher_fu_34/grp_Cipher_Pipeline_VITIS_LOOP_424_1_fu_297/grp_Cipher_Pipeline_VITIS_LOOP_424_1_fu_297_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/grp_Cipher_fu_34/grp_Cipher_fu_34_activity
Time resolution is 1 ps
open_wave_config AES_ECB_encrypt_dataflow_ana.wcfg
source AES_ECB_encrypt.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinoutgroup]
## add_wave /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/buf_r_q1 -into $return_group -radix hex
## add_wave /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/buf_r_d1 -into $return_group -radix hex
## add_wave /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/buf_r_we1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/buf_r_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/buf_r_address1 -into $return_group -radix hex
## add_wave /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/buf_r_q0 -into $return_group -radix hex
## add_wave /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/buf_r_d0 -into $return_group -radix hex
## add_wave /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/buf_r_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/buf_r_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/buf_r_address0 -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $cinputgroup]
## add_wave /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/ctx -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/ap_start -into $blocksiggroup
## add_wave /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/ap_done -into $blocksiggroup
## add_wave /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/ap_idle -into $blocksiggroup
## add_wave /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_AES_ECB_encrypt_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_AES_ECB_encrypt_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_AES_ECB_encrypt_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_AES_ECB_encrypt_top/LENGTH_buf_r -into $tb_portdepth_group -radix hex
## add_wave /apatb_AES_ECB_encrypt_top/LENGTH_ctx -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcinoutgroup]
## add_wave /apatb_AES_ECB_encrypt_top/buf_r_q1 -into $tb_return_group -radix hex
## add_wave /apatb_AES_ECB_encrypt_top/buf_r_d1 -into $tb_return_group -radix hex
## add_wave /apatb_AES_ECB_encrypt_top/buf_r_we1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_AES_ECB_encrypt_top/buf_r_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_AES_ECB_encrypt_top/buf_r_address1 -into $tb_return_group -radix hex
## add_wave /apatb_AES_ECB_encrypt_top/buf_r_q0 -into $tb_return_group -radix hex
## add_wave /apatb_AES_ECB_encrypt_top/buf_r_d0 -into $tb_return_group -radix hex
## add_wave /apatb_AES_ECB_encrypt_top/buf_r_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_AES_ECB_encrypt_top/buf_r_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_AES_ECB_encrypt_top/buf_r_address0 -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]
## add_wave /apatb_AES_ECB_encrypt_top/ctx -into $tb_return_group -radix hex
## save_wave_config AES_ECB_encrypt.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "1115000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1175 ns : File "/home/ctf/research/hls/my_hls/vitis/param_set_1/tiny-aes-ecb-partition-258/AES_ECB_encrypt/hls/sim/verilog/AES_ECB_encrypt.autotb.v" Line 292
## quit
INFO: [Common 17-206] Exiting xsim at Sun Jan 26 18:49:31 2025...
