<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="jtag_to_axi_instr_mem_ctrl_0_synth_1" LaunchDir="C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/multicore_fpga/multicore_fpga.runs/jtag_to_axi_instr_mem_ctrl_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="jtag_to_axi_xbar_0_synth_1" LaunchDir="C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/multicore_fpga/multicore_fpga.runs/jtag_to_axi_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="jtag_to_axi_data_mem_ctrl_0_synth_1" LaunchDir="C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/multicore_fpga/multicore_fpga.runs/jtag_to_axi_data_mem_ctrl_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="jtag_to_axi_instr_mem_ctrl_0_synth_1"/>
	</Run>
	<Run Id="synth_1" LaunchDir="C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/multicore_fpga/multicore_fpga.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="jtag_to_axi_instr_mem_ctrl_0_synth_1"/>
		<Parent Id="jtag_to_axi_xbar_0_synth_1"/>
		<Parent Id="jtag_to_axi_data_mem_ctrl_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/multicore_fpga/multicore_fpga.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="jtag_to_axi_instr_mem_ctrl_0_synth_1"/>
		<Parent Id="jtag_to_axi_xbar_0_synth_1"/>
		<Parent Id="jtag_to_axi_data_mem_ctrl_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

