#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Mar  2 17:25:03 2023
# Process ID: 2368
# Current directory: C:/Users/kbastola1/Desktop/Lab3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4180 C:\Users\kbastola1\Desktop\Lab3\Lab3.xpr
# Log file: C:/Users/kbastola1/Desktop/Lab3/vivado.log
# Journal file: C:/Users/kbastola1/Desktop/Lab3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/kbastola1/Desktop/Lab3/Lab3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 852.605 ; gain = 161.980
update_compile_order -fileset sources_1
lexit
INFO: [Common 17-206] Exiting Vivado at Thu Mar  2 18:07:19 2023...
n 'C:/Users/kbastola1/Desktop/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kbastola1/Desktop/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Lab_bench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kbastola1/Desktop/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab -wto b4109afe2f4748b2975d1e13ba1de8c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Lab_bench_behav xil_defaultlib.Lab_bench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b4109afe2f4748b2975d1e13ba1de8c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Lab_bench_behav xil_defaultlib.Lab_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kbastola1/Desktop/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab_bench_behav -key {Behavioral:sim_1:Functional:Lab_bench} -tclbatch {Lab_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Lab_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 938.324 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/kbastola1/Desktop/Lab3/Lab3.srcs/constrs_1/new/Lab3_constrain.xdc]
Finished Parsing XDC File [C:/Users/kbastola1/Desktop/Lab3/Lab3.srcs/constrs_1/new/Lab3_constrain.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1202.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1340.805 ; gain = 402.480
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1801.633 ; gain = 7.590
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kbastola1/Desktop/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kbastola1/Desktop/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Lab_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kbastola1/Desktop/Lab3/Lab3.srcs/sim_1/new/Lab_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Lab_bench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kbastola1/Desktop/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab -wto b4109afe2f4748b2975d1e13ba1de8c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Lab_bench_behav xil_defaultlib.Lab_bench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b4109afe2f4748b2975d1e13ba1de8c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Lab_bench_behav xil_defaultlib.Lab_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture boolean_function of entity xil_defaultlib.Gates [gates_default]
Compiling architecture boolean_function of entity xil_defaultlib.Multiplexer [multiplexer_default]
Compiling architecture boolean_function of entity xil_defaultlib.Display [display_default]
Compiling architecture boolean_function of entity xil_defaultlib.Lab3 [lab3_default]
Compiling architecture bench of entity xil_defaultlib.lab_bench
Built simulation snapshot Lab_bench_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/kbastola1/Desktop/Lab3/Lab3.sim/sim_1/behav/xsim/xsim.dir/Lab_bench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/kbastola1/Desktop/Lab3/Lab3.sim/sim_1/behav/xsim/xsim.dir/Lab_bench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar  2 17:59:51 2023. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Mar  2 17:59:51 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1801.633 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kbastola1/Desktop/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab_bench_behav -key {Behavioral:sim_1:Functional:Lab_bench} -tclbatch {Lab_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Lab_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1801.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar  2 18:07:15 2023...
