#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Apr 26 15:33:06 2021
# Process ID: 11144
# Current directory: C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12272 C:\Users\tsope\Documents\GitHub\fpga_real_time_clock\fpga_real_time_clock\fpga_real_time_clock.xpr
# Log file: C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock/vivado.log
# Journal file: C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock/fpga_real_time_clock.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock/fpga_real_time_clock.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 1016.895 ; gain = 0.000
update_compile_order -fileset sources_1
file mkdir C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock/fpga_real_time_clock.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock/fpga_real_time_clock.srcs/sim_1/new/fpga_clock_sim.vhd w ]
add_files -fileset sim_1 C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock/fpga_real_time_clock.srcs/sim_1/new/fpga_clock_sim.vhd
update_compile_order -fileset sim_1
set_property top fpga_clock_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock/fpga_real_time_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fpga_clock_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock/fpga_real_time_clock.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fpga_clock_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock/fpga_real_time_clock.srcs/sources_1/new/am_pm_convert.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'am_pm_convert'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock/fpga_real_time_clock.srcs/sources_1/imports/sources_1/imports/new/bchrom.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bchrom'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock/fpga_real_time_clock.srcs/sources_1/imports/math_real.vhdl" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock/fpga_real_time_clock.srcs/sources_1/new/blinker.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'blinker'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock/fpga_real_time_clock.srcs/sources_1/new/clock_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock/fpga_real_time_clock.srcs/sources_1/new/data_convert.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'data_convert'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock/fpga_real_time_clock.srcs/sources_1/imports/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock/fpga_real_time_clock.srcs/sources_1/new/fpga_clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fpga_clock'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock/fpga_real_time_clock.srcs/sources_1/imports/math_real-body.vhdl" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock/fpga_real_time_clock.srcs/sources_1/imports/sources_1/new/modulo_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'modulo_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock/fpga_real_time_clock.srcs/sources_1/new/move_toggle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'move_toggle'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock/fpga_real_time_clock.srcs/sources_1/imports/sources_1/new/multiplexer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplexer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock/fpga_real_time_clock.srcs/sources_1/new/passthrough_modulo_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'passthrough_modulo_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock/fpga_real_time_clock.srcs/sources_1/new/setup_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'setup_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock/fpga_real_time_clock.srcs/sources_1/imports/sources_1/imports/design_sources/seven_segment_driver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'seven_segment_driver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock/fpga_real_time_clock.srcs/sources_1/new/signal_toggle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'signal_toggle'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock/fpga_real_time_clock.srcs/sim_1/new/fpga_clock_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fpga_clock_sim'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock/fpga_real_time_clock.sim/sim_1/behav/xsim'
"xelab -wto 7b16e296b6584e1ba0c75f291d1799d9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fpga_clock_sim_behav xil_defaultlib.fpga_clock_sim -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7b16e296b6584e1ba0c75f291d1799d9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fpga_clock_sim_behav xil_defaultlib.fpga_clock_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.math_real
Compiling architecture behavioral of entity xil_defaultlib.signal_toggle [signal_toggle_default]
Compiling architecture behavioral of entity xil_defaultlib.move_toggle [\move_toggle(n_bits=2,n_max=4)\]
Compiling architecture behavioral of entity xil_defaultlib.passthrough_modulo_counter [\passthrough_modulo_counter(n_bi...]
Compiling architecture behavioral of entity xil_defaultlib.move_toggle [\move_toggle(n_bits=6,n_max=60)\]
Compiling architecture behavioral of entity xil_defaultlib.move_toggle [\move_toggle(n_bits=6,n_max=12)\]
Compiling architecture behavioral of entity xil_defaultlib.move_toggle [\move_toggle(n_bits=6,n_max=2)\]
Compiling architecture behavioral of entity xil_defaultlib.setup_controller [setup_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.passthrough_modulo_counter [\passthrough_modulo_counter(n_ma...]
Compiling architecture behavioral of entity xil_defaultlib.passthrough_modulo_counter [\passthrough_modulo_counter(n_bi...]
Compiling architecture behavioral of entity xil_defaultlib.passthrough_modulo_counter [\passthrough_modulo_counter(n_bi...]
Compiling architecture behavioral of entity xil_defaultlib.passthrough_modulo_counter [\passthrough_modulo_counter(n_bi...]
Compiling architecture behavioral of entity xil_defaultlib.clock_counter [\clock_counter(n_speed=10)\]
Compiling architecture behavioral of entity xil_defaultlib.data_convert [data_convert_default]
Compiling architecture behavioral of entity xil_defaultlib.modulo_counter [\modulo_counter(n_bits=18,n_max=...]
Compiling architecture behavioral of entity xil_defaultlib.modulo_counter [\modulo_counter(n_bits=3,n_max=7...]
Compiling architecture behavioral of entity xil_defaultlib.decoder [\decoder(disp_width=3)\]
Compiling architecture behavioral of entity xil_defaultlib.multiplexer [multiplexer_default]
Compiling architecture behavioral of entity xil_defaultlib.bchrom [bchrom_default]
Compiling architecture behavior of entity xil_defaultlib.seven_segment_driver [seven_segment_driver_default]
Compiling architecture behavioral of entity xil_defaultlib.modulo_counter [\modulo_counter(n_bits=24,n_max=...]
Compiling architecture behavioral of entity xil_defaultlib.blinker [\blinker(f_blink=7)\]
Compiling architecture behavioral of entity xil_defaultlib.am_pm_convert [am_pm_convert_default]
Compiling architecture behavioral of entity xil_defaultlib.fpga_clock [\fpga_clock(sec_ctr=10)\]
Compiling architecture behavioral of entity xil_defaultlib.fpga_clock_sim
Built simulation snapshot fpga_clock_sim_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock/fpga_real_time_clock.sim/sim_1/behav/xsim/xsim.dir/fpga_clock_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock/fpga_real_time_clock.sim/sim_1/behav/xsim/xsim.dir/fpga_clock_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Apr 26 16:16:05 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 26 16:16:05 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1016.895 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock/fpga_real_time_clock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fpga_clock_sim_behav -key {Behavioral:sim_1:Functional:fpga_clock_sim} -tclbatch {fpga_clock_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source fpga_clock_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fpga_clock_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1016.895 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 25 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1016.895 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock/fpga_real_time_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fpga_clock_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock/fpga_real_time_clock.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fpga_clock_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock/fpga_real_time_clock.srcs/sources_1/new/fpga_clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fpga_clock'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock/fpga_real_time_clock.srcs/sim_1/new/fpga_clock_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fpga_clock_sim'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock/fpga_real_time_clock.sim/sim_1/behav/xsim'
"xelab -wto 7b16e296b6584e1ba0c75f291d1799d9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fpga_clock_sim_behav xil_defaultlib.fpga_clock_sim -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7b16e296b6584e1ba0c75f291d1799d9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fpga_clock_sim_behav xil_defaultlib.fpga_clock_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.math_real
Compiling architecture behavioral of entity xil_defaultlib.signal_toggle [signal_toggle_default]
Compiling architecture behavioral of entity xil_defaultlib.move_toggle [\move_toggle(n_bits=2,n_max=4)\]
Compiling architecture behavioral of entity xil_defaultlib.passthrough_modulo_counter [\passthrough_modulo_counter(n_bi...]
Compiling architecture behavioral of entity xil_defaultlib.move_toggle [\move_toggle(n_bits=6,n_max=60)\]
Compiling architecture behavioral of entity xil_defaultlib.move_toggle [\move_toggle(n_bits=6,n_max=12)\]
Compiling architecture behavioral of entity xil_defaultlib.move_toggle [\move_toggle(n_bits=6,n_max=2)\]
Compiling architecture behavioral of entity xil_defaultlib.setup_controller [setup_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.passthrough_modulo_counter [\passthrough_modulo_counter(n_ma...]
Compiling architecture behavioral of entity xil_defaultlib.passthrough_modulo_counter [\passthrough_modulo_counter(n_bi...]
Compiling architecture behavioral of entity xil_defaultlib.passthrough_modulo_counter [\passthrough_modulo_counter(n_bi...]
Compiling architecture behavioral of entity xil_defaultlib.passthrough_modulo_counter [\passthrough_modulo_counter(n_bi...]
Compiling architecture behavioral of entity xil_defaultlib.clock_counter [\clock_counter(n_speed=10)\]
Compiling architecture behavioral of entity xil_defaultlib.data_convert [data_convert_default]
Compiling architecture behavioral of entity xil_defaultlib.modulo_counter [\modulo_counter(n_bits=18,n_max=...]
Compiling architecture behavioral of entity xil_defaultlib.modulo_counter [\modulo_counter(n_bits=3,n_max=7...]
Compiling architecture behavioral of entity xil_defaultlib.decoder [\decoder(disp_width=3)\]
Compiling architecture behavioral of entity xil_defaultlib.multiplexer [multiplexer_default]
Compiling architecture behavioral of entity xil_defaultlib.bchrom [bchrom_default]
Compiling architecture behavior of entity xil_defaultlib.seven_segment_driver [seven_segment_driver_default]
Compiling architecture behavioral of entity xil_defaultlib.modulo_counter [\modulo_counter(n_bits=24,n_max=...]
Compiling architecture behavioral of entity xil_defaultlib.blinker [\blinker(f_blink=7)\]
Compiling architecture behavioral of entity xil_defaultlib.am_pm_convert [am_pm_convert_default]
Compiling architecture behavioral of entity xil_defaultlib.fpga_clock [\fpga_clock(sec_ctr=10)\]
Compiling architecture behavioral of entity xil_defaultlib.fpga_clock_sim
Built simulation snapshot fpga_clock_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock/fpga_real_time_clock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fpga_clock_sim_behav -key {Behavioral:sim_1:Functional:fpga_clock_sim} -tclbatch {fpga_clock_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source fpga_clock_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fpga_clock_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1016.895 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 25 ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1016.895 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock/fpga_real_time_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fpga_clock_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock/fpga_real_time_clock.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fpga_clock_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock/fpga_real_time_clock.srcs/sim_1/new/fpga_clock_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fpga_clock_sim'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock/fpga_real_time_clock.sim/sim_1/behav/xsim'
"xelab -wto 7b16e296b6584e1ba0c75f291d1799d9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fpga_clock_sim_behav xil_defaultlib.fpga_clock_sim -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7b16e296b6584e1ba0c75f291d1799d9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fpga_clock_sim_behav xil_defaultlib.fpga_clock_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.math_real
Compiling architecture behavioral of entity xil_defaultlib.signal_toggle [signal_toggle_default]
Compiling architecture behavioral of entity xil_defaultlib.move_toggle [\move_toggle(n_bits=2,n_max=4)\]
Compiling architecture behavioral of entity xil_defaultlib.passthrough_modulo_counter [\passthrough_modulo_counter(n_bi...]
Compiling architecture behavioral of entity xil_defaultlib.move_toggle [\move_toggle(n_bits=6,n_max=60)\]
Compiling architecture behavioral of entity xil_defaultlib.move_toggle [\move_toggle(n_bits=6,n_max=12)\]
Compiling architecture behavioral of entity xil_defaultlib.move_toggle [\move_toggle(n_bits=6,n_max=2)\]
Compiling architecture behavioral of entity xil_defaultlib.setup_controller [setup_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.passthrough_modulo_counter [\passthrough_modulo_counter(n_bi...]
Compiling architecture behavioral of entity xil_defaultlib.passthrough_modulo_counter [\passthrough_modulo_counter(n_bi...]
Compiling architecture behavioral of entity xil_defaultlib.passthrough_modulo_counter [\passthrough_modulo_counter(n_bi...]
Compiling architecture behavioral of entity xil_defaultlib.clock_counter [clock_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.data_convert [data_convert_default]
Compiling architecture behavioral of entity xil_defaultlib.modulo_counter [\modulo_counter(n_bits=18,n_max=...]
Compiling architecture behavioral of entity xil_defaultlib.modulo_counter [\modulo_counter(n_bits=3,n_max=7...]
Compiling architecture behavioral of entity xil_defaultlib.decoder [\decoder(disp_width=3)\]
Compiling architecture behavioral of entity xil_defaultlib.multiplexer [multiplexer_default]
Compiling architecture behavioral of entity xil_defaultlib.bchrom [bchrom_default]
Compiling architecture behavior of entity xil_defaultlib.seven_segment_driver [seven_segment_driver_default]
Compiling architecture behavioral of entity xil_defaultlib.modulo_counter [\modulo_counter(n_bits=24,n_max=...]
Compiling architecture behavioral of entity xil_defaultlib.blinker [\blinker(f_blink=7)\]
Compiling architecture behavioral of entity xil_defaultlib.am_pm_convert [am_pm_convert_default]
Compiling architecture behavioral of entity xil_defaultlib.fpga_clock [fpga_clock_default]
Compiling architecture behavioral of entity xil_defaultlib.fpga_clock_sim
Built simulation snapshot fpga_clock_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock/fpga_real_time_clock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fpga_clock_sim_behav -key {Behavioral:sim_1:Functional:fpga_clock_sim} -tclbatch {fpga_clock_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source fpga_clock_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fpga_clock_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1016.895 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 25 ms
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1016.895 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 26 16:25:19 2021...
