// Seed: 838156275
module module_0;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign id_2 = id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input uwire id_0,
    input wire id_1,
    input wand id_2,
    input tri0 id_3,
    input tri0 id_4,
    output tri0 id_5,
    output wor id_6,
    output tri id_7,
    output wor id_8,
    input tri1 id_9,
    input supply0 id_10,
    output tri0 id_11,
    output tri0 id_12,
    output wand id_13
);
  integer id_15;
  always begin : LABEL_0
    id_8 = 1 / (id_10);
  end
  tri1 id_16 = 1'b0 == id_15;
  assign id_6 = 1;
  wire id_17;
  assign module_3.type_22 = 0;
endmodule
module module_3 (
    input tri id_0
    , id_20,
    output tri0 id_1,
    input supply0 id_2,
    input wor id_3,
    output wor id_4,
    input supply1 id_5,
    input tri1 id_6,
    input uwire id_7,
    input tri0 id_8,
    input tri0 id_9,
    input wire id_10,
    output supply1 id_11,
    output supply1 id_12,
    input supply0 id_13,
    input supply0 id_14,
    input wor id_15,
    input wor id_16,
    output wire id_17,
    input wor id_18
);
  wire id_21;
  assign id_20 = {id_9, 1, id_7 == 1};
  module_2 modCall_1 (
      id_0,
      id_15,
      id_7,
      id_8,
      id_3,
      id_17,
      id_4,
      id_12,
      id_12,
      id_16,
      id_14,
      id_12,
      id_4,
      id_4
  );
endmodule
