m255
K4
z2
!s11e vcom 2021.2 2021.04, Apr 14 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/simulation/questa
Evga_86
Z1 w1702243227
Z2 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 1
R0
Z5 8C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd
Z6 FC:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd
l0
L18 1
VhFSJmlkkQ:6A[5d;nQE5U1
!s100 mV7C0?LWa3P`?OG]j6M6L0
Z7 OL;C;2021.2;73
31
Z8 !s110 1702243265
!i10b 1
Z9 !s108 1702243265.000000
Z10 !s90 -reportprogress|300|-93|-work|work|C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd|
Z11 !s107 C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd|
!i113 0
Z12 o-93 -work work
Z13 tExplicit 1 CvgOpt 0
Ashell
Z14 DPx11 floatfixlib 9 float_pkg 0 22 LZfJ45_?7Cn;>]<bom@9M0
Z15 DPx11 floatfixlib 17 fixed_float_types 0 22 cW]eNFhGGd5lB:5@0FCJB2
Z16 DPx11 floatfixlib 9 fixed_pkg 0 22 d`HgzG9]=BHLjHi8[PCmg3
Z17 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z18 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z19 DEx4 work 12 vga_86_image 0 22 5b17je2Zdeel8HTk<PLAJ2
R2
R3
R4
DEx4 work 6 vga_86 0 22 hFSJmlkkQ:6A[5d;nQE5U1
!i122 1
l41
L32 59
VllGMWROVH[2dG^M_eHikR2
!s100 9A?J;>KN9GBLfMW_7aEZ61
R7
31
R8
!i10b 1
R9
R10
R11
!i113 0
R12
R13
Evga_86_image
Z20 w1700841066
R14
R15
R16
R17
R18
R2
R3
R4
!i122 0
R0
Z21 8C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd
Z22 FC:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd
l0
L17 1
V5b17je2Zdeel8HTk<PLAJ2
!s100 jOCTOCH02]:bo@cdE?bG:1
R7
31
R8
!i10b 1
Z23 !s108 1702243264.000000
Z24 !s90 -reportprogress|300|-93|-work|work|C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd|
Z25 !s107 C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd|
!i113 0
R12
R13
Abehave
R14
R15
R16
R17
R18
R2
R3
R4
R19
!i122 0
l77
L49 166
VBZ5Y^UL0TgF^k5=K:^H[l3
!s100 E^QVYbzAeC0^EUj]?TBBk0
R7
31
R8
!i10b 1
R23
R24
R25
!i113 0
R12
R13
Evga_86_tb
R1
R3
R4
!i122 2
R0
8C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd
FC:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd
l0
L4 1
VEelJM=k0oZJU<kjRaBKeU1
!s100 G=76XcPNAX;YXGzE9>U?P3
R7
31
R8
!i10b 1
R9
!s90 -reportprogress|300|-93|-work|work|C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd|
!s107 C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd|
!i113 0
R12
R13
