// Seed: 2158953170
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  always @(posedge -id_1 == -1'b0 or posedge 1) $unsigned(57);
  ;
endmodule
module module_1 #(
    parameter id_12 = 32'd15,
    parameter id_13 = 32'd87,
    parameter id_2  = 32'd34
) (
    input tri id_0,
    input wor id_1,
    input wand _id_2,
    output supply1 id_3,
    output tri id_4,
    inout supply0 id_5,
    output wand id_6
);
  logic id_8 = id_8;
  supply0 id_9;
  wire [-1 'b0 : id_2] id_10;
  assign id_9 = -1;
  wire  id_11;
  logic _id_12;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8
  );
  wire [id_12 : -1] _id_13;
  wire [id_12 : id_13] id_14;
  wire id_15;
  logic id_16;
endmodule
