<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln6_fu_182_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:6" VARIABLE="icmp_ln6" MODULE="merge_sort_Pipeline_VITIS_LOOP_6_1" LOOP="VITIS_LOOP_6_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_187_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:7" VARIABLE="icmp_ln7" MODULE="merge_sort_Pipeline_VITIS_LOOP_6_1" LOOP="VITIS_LOOP_6_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_1_fu_192_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:7" VARIABLE="icmp_ln7_1" MODULE="merge_sort_Pipeline_VITIS_LOOP_6_1" LOOP="VITIS_LOOP_6_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_2_fu_256_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:7" VARIABLE="icmp_ln7_2" MODULE="merge_sort_Pipeline_VITIS_LOOP_6_1" LOOP="VITIS_LOOP_6_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_3_fu_262_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:7" VARIABLE="icmp_ln7_3" MODULE="merge_sort_Pipeline_VITIS_LOOP_6_1" LOOP="VITIS_LOOP_6_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln7_fu_280_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:7" VARIABLE="or_ln7" MODULE="merge_sort_Pipeline_VITIS_LOOP_6_1" LOOP="VITIS_LOOP_6_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_4_fu_268_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:7" VARIABLE="icmp_ln7_4" MODULE="merge_sort_Pipeline_VITIS_LOOP_6_1" LOOP="VITIS_LOOP_6_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_5_fu_274_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:7" VARIABLE="icmp_ln7_5" MODULE="merge_sort_Pipeline_VITIS_LOOP_6_1" LOOP="VITIS_LOOP_6_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln7_1_fu_284_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:7" VARIABLE="or_ln7_1" MODULE="merge_sort_Pipeline_VITIS_LOOP_6_1" LOOP="VITIS_LOOP_6_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U1" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:7" VARIABLE="tmp_2" MODULE="merge_sort_Pipeline_VITIS_LOOP_6_1" LOOP="VITIS_LOOP_6_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln7_fu_288_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:7" VARIABLE="and_ln7" MODULE="merge_sort_Pipeline_VITIS_LOOP_6_1" LOOP="VITIS_LOOP_6_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln7_1_fu_294_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:7" VARIABLE="and_ln7_1" MODULE="merge_sort_Pipeline_VITIS_LOOP_6_1" LOOP="VITIS_LOOP_6_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="f2_2_fu_300_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:10" VARIABLE="f2_2" MODULE="merge_sort_Pipeline_VITIS_LOOP_6_1" LOOP="VITIS_LOOP_6_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="f1_2_fu_310_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:8" VARIABLE="f1_2" MODULE="merge_sort_Pipeline_VITIS_LOOP_6_1" LOOP="VITIS_LOOP_6_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln6_fu_207_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:6" VARIABLE="add_ln6" MODULE="merge_sort_Pipeline_VITIS_LOOP_6_1" LOOP="VITIS_LOOP_6_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln25_fu_74_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:25" VARIABLE="icmp_ln25" MODULE="merge_sort_Pipeline_VITIS_LOOP_25_3" LOOP="VITIS_LOOP_25_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_80_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:25" VARIABLE="add_ln25" MODULE="merge_sort_Pipeline_VITIS_LOOP_25_3" LOOP="VITIS_LOOP_25_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:16" VARIABLE="temp" MODULE="merge_sort" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln17_fu_121_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:17" VARIABLE="icmp_ln17" MODULE="merge_sort" LOOP="VITIS_LOOP_17_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln18_fu_147_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:18" VARIABLE="icmp_ln18" MODULE="merge_sort" LOOP="VITIS_LOOP_18_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i2_fu_153_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:19" VARIABLE="i2" MODULE="merge_sort" LOOP="VITIS_LOOP_18_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i3_fu_158_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:20" VARIABLE="i3" MODULE="merge_sort" LOOP="VITIS_LOOP_18_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln21_fu_173_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:21" VARIABLE="icmp_ln21" MODULE="merge_sort" LOOP="VITIS_LOOP_18_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="i2_2_fu_179_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:21" VARIABLE="i2_2" MODULE="merge_sort" LOOP="VITIS_LOOP_18_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln22_fu_197_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:22" VARIABLE="icmp_ln22" MODULE="merge_sort" LOOP="VITIS_LOOP_18_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="i3_1_fu_203_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:22" VARIABLE="i3_1" MODULE="merge_sort" LOOP="VITIS_LOOP_18_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln6_fu_219_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:6" VARIABLE="icmp_ln6" MODULE="merge_sort" LOOP="VITIS_LOOP_18_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln6_1_fu_230_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:6" VARIABLE="icmp_ln6_1" MODULE="merge_sort" LOOP="VITIS_LOOP_18_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln6_fu_242_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:6" VARIABLE="select_ln6" MODULE="merge_sort" LOOP="VITIS_LOOP_18_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_251_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:18" VARIABLE="add_ln18" MODULE="merge_sort" LOOP="VITIS_LOOP_18_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
