begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2012, 2013 The FreeBSD Foundation  * All rights reserved.  *  * This software was developed by Oleksandr Rybalko under sponsorship  * from the FreeBSD Foundation.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1.	Redistributions of source code must retain the above copyright  *	notice, this list of conditions and the following disclaimer.  * 2.	Redistributions in binary form must reproduce the above copyright  *	notice, this list of conditions and the following disclaimer in the  *	documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<sys/kernel.h>
end_include

begin_include
include|#
directive|include
file|<sys/module.h>
end_include

begin_include
include|#
directive|include
file|<sys/rman.h>
end_include

begin_include
include|#
directive|include
file|<sys/timeet.h>
end_include

begin_include
include|#
directive|include
file|<sys/timetc.h>
end_include

begin_include
include|#
directive|include
file|<machine/bus.h>
end_include

begin_include
include|#
directive|include
file|<machine/intr.h>
end_include

begin_include
include|#
directive|include
file|<machine/machdep.h>
end_include

begin_comment
comment|/* For arm_set_delay */
end_comment

begin_include
include|#
directive|include
file|<dev/ofw/openfirm.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/ofw_bus.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/ofw_bus_subr.h>
end_include

begin_include
include|#
directive|include
file|<arm/freescale/imx/imx_ccmvar.h>
end_include

begin_include
include|#
directive|include
file|<arm/freescale/imx/imx_gptreg.h>
end_include

begin_define
define|#
directive|define
name|WRITE4
parameter_list|(
name|_sc
parameter_list|,
name|_r
parameter_list|,
name|_v
parameter_list|)
define|\
value|bus_space_write_4((_sc)->sc_iot, (_sc)->sc_ioh, (_r), (_v))
end_define

begin_define
define|#
directive|define
name|READ4
parameter_list|(
name|_sc
parameter_list|,
name|_r
parameter_list|)
define|\
value|bus_space_read_4((_sc)->sc_iot, (_sc)->sc_ioh, (_r))
end_define

begin_define
define|#
directive|define
name|SET4
parameter_list|(
name|_sc
parameter_list|,
name|_r
parameter_list|,
name|_m
parameter_list|)
define|\
value|WRITE4((_sc), (_r), READ4((_sc), (_r)) | (_m))
end_define

begin_define
define|#
directive|define
name|CLEAR4
parameter_list|(
name|_sc
parameter_list|,
name|_r
parameter_list|,
name|_m
parameter_list|)
define|\
value|WRITE4((_sc), (_r), READ4((_sc), (_r))& ~(_m))
end_define

begin_function_decl
specifier|static
name|u_int
name|imx_gpt_get_timecount
parameter_list|(
name|struct
name|timecounter
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|imx_gpt_timer_start
parameter_list|(
name|struct
name|eventtimer
modifier|*
parameter_list|,
name|sbintime_t
parameter_list|,
name|sbintime_t
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|imx_gpt_timer_stop
parameter_list|(
name|struct
name|eventtimer
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|imx_gpt_do_delay
parameter_list|(
name|int
parameter_list|,
name|void
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|imx_gpt_intr
parameter_list|(
name|void
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|imx_gpt_probe
parameter_list|(
name|device_t
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|imx_gpt_attach
parameter_list|(
name|device_t
parameter_list|)
function_decl|;
end_function_decl

begin_decl_stmt
specifier|static
name|struct
name|timecounter
name|imx_gpt_timecounter
init|=
block|{
operator|.
name|tc_name
operator|=
literal|"iMXGPT"
block|,
operator|.
name|tc_get_timecount
operator|=
name|imx_gpt_get_timecount
block|,
operator|.
name|tc_counter_mask
operator|=
operator|~
literal|0u
block|,
operator|.
name|tc_frequency
operator|=
literal|0
block|,
operator|.
name|tc_quality
operator|=
literal|1000
block|, }
decl_stmt|;
end_decl_stmt

begin_struct
struct|struct
name|imx_gpt_softc
block|{
name|device_t
name|sc_dev
decl_stmt|;
name|struct
name|resource
modifier|*
name|res
index|[
literal|2
index|]
decl_stmt|;
name|bus_space_tag_t
name|sc_iot
decl_stmt|;
name|bus_space_handle_t
name|sc_ioh
decl_stmt|;
name|void
modifier|*
name|sc_ih
decl_stmt|;
comment|/* interrupt handler */
name|uint32_t
name|sc_period
decl_stmt|;
name|uint32_t
name|sc_clksrc
decl_stmt|;
name|uint32_t
name|clkfreq
decl_stmt|;
name|uint32_t
name|ir_reg
decl_stmt|;
name|struct
name|eventtimer
name|et
decl_stmt|;
block|}
struct|;
end_struct

begin_comment
comment|/* Try to divide down an available fast clock to this frequency. */
end_comment

begin_define
define|#
directive|define
name|TARGET_FREQUENCY
value|1000000000
end_define

begin_decl_stmt
specifier|static
name|struct
name|resource_spec
name|imx_gpt_spec
index|[]
init|=
block|{
block|{
name|SYS_RES_MEMORY
block|,
literal|0
block|,
name|RF_ACTIVE
block|}
block|,
block|{
name|SYS_RES_IRQ
block|,
literal|0
block|,
name|RF_ACTIVE
block|}
block|,
block|{
operator|-
literal|1
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|struct
name|ofw_compat_data
name|compat_data
index|[]
init|=
block|{
block|{
literal|"fsl,imx6dl-gpt"
block|,
literal|1
block|}
block|,
block|{
literal|"fsl,imx6q-gpt"
block|,
literal|1
block|}
block|,
block|{
literal|"fsl,imx6ul-gpt"
block|,
literal|1
block|}
block|,
block|{
literal|"fsl,imx53-gpt"
block|,
literal|1
block|}
block|,
block|{
literal|"fsl,imx51-gpt"
block|,
literal|1
block|}
block|,
block|{
literal|"fsl,imx31-gpt"
block|,
literal|1
block|}
block|,
block|{
literal|"fsl,imx27-gpt"
block|,
literal|1
block|}
block|,
block|{
literal|"fsl,imx25-gpt"
block|,
literal|1
block|}
block|,
block|{
name|NULL
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_function
specifier|static
name|int
name|imx_gpt_probe
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
if|if
condition|(
operator|!
name|ofw_bus_status_okay
argument_list|(
name|dev
argument_list|)
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
comment|/* 	 *  We only support a single unit, because the only thing this driver 	 *  does with the complex timer hardware is supply the system 	 *  timecounter and eventtimer.  There is nothing useful we can do with 	 *  the additional device instances that exist in some chips. 	 */
if|if
condition|(
name|device_get_unit
argument_list|(
name|dev
argument_list|)
operator|>
literal|0
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
if|if
condition|(
name|ofw_bus_search_compatible
argument_list|(
name|dev
argument_list|,
name|compat_data
argument_list|)
operator|->
name|ocd_data
operator|!=
literal|0
condition|)
block|{
name|device_set_desc
argument_list|(
name|dev
argument_list|,
literal|"Freescale i.MX GPT timer"
argument_list|)
expr_stmt|;
return|return
operator|(
name|BUS_PROBE_DEFAULT
operator|)
return|;
block|}
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|imx_gpt_attach
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|struct
name|imx_gpt_softc
modifier|*
name|sc
decl_stmt|;
name|int
name|ctlreg
decl_stmt|,
name|err
decl_stmt|;
name|uint32_t
name|basefreq
decl_stmt|,
name|prescale
decl_stmt|,
name|setup_ticks
decl_stmt|,
name|t1
decl_stmt|,
name|t2
decl_stmt|;
name|sc
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
if|if
condition|(
name|bus_alloc_resources
argument_list|(
name|dev
argument_list|,
name|imx_gpt_spec
argument_list|,
name|sc
operator|->
name|res
argument_list|)
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"could not allocate resources\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
name|sc
operator|->
name|sc_dev
operator|=
name|dev
expr_stmt|;
name|sc
operator|->
name|sc_iot
operator|=
name|rman_get_bustag
argument_list|(
name|sc
operator|->
name|res
index|[
literal|0
index|]
argument_list|)
expr_stmt|;
name|sc
operator|->
name|sc_ioh
operator|=
name|rman_get_bushandle
argument_list|(
name|sc
operator|->
name|res
index|[
literal|0
index|]
argument_list|)
expr_stmt|;
comment|/* 	 * For now, just automatically choose a good clock for the hardware 	 * we're running on.  Eventually we could allow selection from the fdt; 	 * the code in this driver will cope with any clock frequency. 	 */
name|sc
operator|->
name|sc_clksrc
operator|=
name|GPT_CR_CLKSRC_IPG
expr_stmt|;
name|ctlreg
operator|=
literal|0
expr_stmt|;
switch|switch
condition|(
name|sc
operator|->
name|sc_clksrc
condition|)
block|{
case|case
name|GPT_CR_CLKSRC_32K
case|:
name|basefreq
operator|=
literal|32768
expr_stmt|;
break|break;
case|case
name|GPT_CR_CLKSRC_IPG
case|:
name|basefreq
operator|=
name|imx_ccm_ipg_hz
argument_list|()
expr_stmt|;
break|break;
case|case
name|GPT_CR_CLKSRC_IPG_HIGH
case|:
name|basefreq
operator|=
name|imx_ccm_ipg_hz
argument_list|()
operator|*
literal|2
expr_stmt|;
break|break;
case|case
name|GPT_CR_CLKSRC_24M
case|:
name|ctlreg
operator||=
name|GPT_CR_24MEN
expr_stmt|;
name|basefreq
operator|=
literal|24000000
expr_stmt|;
break|break;
case|case
name|GPT_CR_CLKSRC_NONE
case|:
comment|/* Can't run without a clock. */
case|case
name|GPT_CR_CLKSRC_EXT
case|:
comment|/* No way to get the freq of an ext clock. */
default|default:
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"Unsupported clock source '%d'\n"
argument_list|,
name|sc
operator|->
name|sc_clksrc
argument_list|)
expr_stmt|;
return|return
operator|(
name|EINVAL
operator|)
return|;
block|}
comment|/* 	 * The following setup sequence is from the I.MX6 reference manual, 	 * "Selecting the clock source".  First, disable the clock and 	 * interrupts.  This also clears input and output mode bits and in 	 * general completes several of the early steps in the procedure. 	 */
name|WRITE4
argument_list|(
name|sc
argument_list|,
name|IMX_GPT_CR
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|WRITE4
argument_list|(
name|sc
argument_list|,
name|IMX_GPT_IR
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* Choose the clock and the power-saving behaviors. */
name|ctlreg
operator||=
name|sc
operator|->
name|sc_clksrc
operator||
comment|/* Use selected clock */
name|GPT_CR_FRR
operator||
comment|/* Just count (FreeRunner mode) */
name|GPT_CR_STOPEN
operator||
comment|/* Run in STOP mode */
name|GPT_CR_DOZEEN
operator||
comment|/* Run in DOZE mode */
name|GPT_CR_WAITEN
operator||
comment|/* Run in WAIT mode */
name|GPT_CR_DBGEN
expr_stmt|;
comment|/* Run in DEBUG mode */
name|WRITE4
argument_list|(
name|sc
argument_list|,
name|IMX_GPT_CR
argument_list|,
name|ctlreg
argument_list|)
expr_stmt|;
comment|/* 	 * The datasheet says to do the software reset after choosing the clock 	 * source.  It says nothing about needing to wait for the reset to 	 * complete, but the register description does document the fact that 	 * the reset isn't complete until the SWR bit reads 0, so let's be safe. 	 * The reset also clears all registers except for a few of the bits in 	 * CR, but we'll rewrite all the CR bits when we start the counter. 	 */
name|WRITE4
argument_list|(
name|sc
argument_list|,
name|IMX_GPT_CR
argument_list|,
name|ctlreg
operator||
name|GPT_CR_SWR
argument_list|)
expr_stmt|;
while|while
condition|(
name|READ4
argument_list|(
name|sc
argument_list|,
name|IMX_GPT_CR
argument_list|)
operator|&
name|GPT_CR_SWR
condition|)
continue|continue;
comment|/* Set a prescaler value that gets us near the target frequency. */
if|if
condition|(
name|basefreq
operator|<
name|TARGET_FREQUENCY
condition|)
block|{
name|prescale
operator|=
literal|0
expr_stmt|;
name|sc
operator|->
name|clkfreq
operator|=
name|basefreq
expr_stmt|;
block|}
else|else
block|{
name|prescale
operator|=
name|basefreq
operator|/
name|TARGET_FREQUENCY
expr_stmt|;
name|sc
operator|->
name|clkfreq
operator|=
name|basefreq
operator|/
name|prescale
expr_stmt|;
name|prescale
operator|-=
literal|1
expr_stmt|;
comment|/* 1..n range is 0..n-1 in hardware. */
block|}
name|WRITE4
argument_list|(
name|sc
argument_list|,
name|IMX_GPT_PR
argument_list|,
name|prescale
argument_list|)
expr_stmt|;
comment|/* Clear the status register. */
name|WRITE4
argument_list|(
name|sc
argument_list|,
name|IMX_GPT_SR
argument_list|,
name|GPT_IR_ALL
argument_list|)
expr_stmt|;
comment|/* Start the counter. */
name|WRITE4
argument_list|(
name|sc
argument_list|,
name|IMX_GPT_CR
argument_list|,
name|ctlreg
operator||
name|GPT_CR_EN
argument_list|)
expr_stmt|;
if|if
condition|(
name|bootverbose
condition|)
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"Running on %dKHz clock, base freq %uHz CR=0x%08x, PR=0x%08x\n"
argument_list|,
name|sc
operator|->
name|clkfreq
operator|/
literal|1000
argument_list|,
name|basefreq
argument_list|,
name|READ4
argument_list|(
name|sc
argument_list|,
name|IMX_GPT_CR
argument_list|)
argument_list|,
name|READ4
argument_list|(
name|sc
argument_list|,
name|IMX_GPT_PR
argument_list|)
argument_list|)
expr_stmt|;
comment|/* Setup the timer interrupt. */
name|err
operator|=
name|bus_setup_intr
argument_list|(
name|dev
argument_list|,
name|sc
operator|->
name|res
index|[
literal|1
index|]
argument_list|,
name|INTR_TYPE_CLK
argument_list|,
name|imx_gpt_intr
argument_list|,
name|NULL
argument_list|,
name|sc
argument_list|,
operator|&
name|sc
operator|->
name|sc_ih
argument_list|)
expr_stmt|;
if|if
condition|(
name|err
operator|!=
literal|0
condition|)
block|{
name|bus_release_resources
argument_list|(
name|dev
argument_list|,
name|imx_gpt_spec
argument_list|,
name|sc
operator|->
name|res
argument_list|)
expr_stmt|;
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"Unable to setup the clock irq handler, "
literal|"err = %d\n"
argument_list|,
name|err
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
comment|/* 	 * Measure how many clock ticks it takes to setup a one-shot event (it's 	 * longer than you might think, due to wait states in accessing gpt 	 * registers).  Scale up the result by a factor of 1.5 to be safe, 	 * and use that to set the minimum eventtimer period we can schedule. In 	 * the real world, the value works out to about 750ns on imx5 hardware. 	 */
name|t1
operator|=
name|READ4
argument_list|(
name|sc
argument_list|,
name|IMX_GPT_CNT
argument_list|)
expr_stmt|;
name|WRITE4
argument_list|(
name|sc
argument_list|,
name|IMX_GPT_OCR3
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|t2
operator|=
name|READ4
argument_list|(
name|sc
argument_list|,
name|IMX_GPT_CNT
argument_list|)
expr_stmt|;
name|setup_ticks
operator|=
operator|(
operator|(
name|t2
operator|-
name|t1
operator|+
literal|1
operator|)
operator|*
literal|3
operator|)
operator|/
literal|2
expr_stmt|;
comment|/* Register as an eventtimer. */
name|sc
operator|->
name|et
operator|.
name|et_name
operator|=
literal|"iMXGPT"
expr_stmt|;
name|sc
operator|->
name|et
operator|.
name|et_flags
operator|=
name|ET_FLAGS_ONESHOT
operator||
name|ET_FLAGS_PERIODIC
expr_stmt|;
name|sc
operator|->
name|et
operator|.
name|et_quality
operator|=
literal|800
expr_stmt|;
name|sc
operator|->
name|et
operator|.
name|et_frequency
operator|=
name|sc
operator|->
name|clkfreq
expr_stmt|;
name|sc
operator|->
name|et
operator|.
name|et_min_period
operator|=
operator|(
operator|(
name|uint64_t
operator|)
name|setup_ticks
operator|<<
literal|32
operator|)
operator|/
name|sc
operator|->
name|clkfreq
expr_stmt|;
name|sc
operator|->
name|et
operator|.
name|et_max_period
operator|=
operator|(
operator|(
name|uint64_t
operator|)
literal|0xfffffffe
operator|<<
literal|32
operator|)
operator|/
name|sc
operator|->
name|clkfreq
expr_stmt|;
name|sc
operator|->
name|et
operator|.
name|et_start
operator|=
name|imx_gpt_timer_start
expr_stmt|;
name|sc
operator|->
name|et
operator|.
name|et_stop
operator|=
name|imx_gpt_timer_stop
expr_stmt|;
name|sc
operator|->
name|et
operator|.
name|et_priv
operator|=
name|sc
expr_stmt|;
name|et_register
argument_list|(
operator|&
name|sc
operator|->
name|et
argument_list|)
expr_stmt|;
comment|/* Register as a timecounter. */
name|imx_gpt_timecounter
operator|.
name|tc_frequency
operator|=
name|sc
operator|->
name|clkfreq
expr_stmt|;
name|imx_gpt_timecounter
operator|.
name|tc_priv
operator|=
name|sc
expr_stmt|;
name|tc_init
argument_list|(
operator|&
name|imx_gpt_timecounter
argument_list|)
expr_stmt|;
comment|/* If this is the first unit, store the softc for use in DELAY. */
if|if
condition|(
name|device_get_unit
argument_list|(
name|dev
argument_list|)
operator|==
literal|0
condition|)
block|{
name|arm_set_delay
argument_list|(
name|imx_gpt_do_delay
argument_list|,
name|sc
argument_list|)
expr_stmt|;
block|}
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|imx_gpt_timer_start
parameter_list|(
name|struct
name|eventtimer
modifier|*
name|et
parameter_list|,
name|sbintime_t
name|first
parameter_list|,
name|sbintime_t
name|period
parameter_list|)
block|{
name|struct
name|imx_gpt_softc
modifier|*
name|sc
decl_stmt|;
name|uint32_t
name|ticks
decl_stmt|;
name|sc
operator|=
operator|(
expr|struct
name|imx_gpt_softc
operator|*
operator|)
name|et
operator|->
name|et_priv
expr_stmt|;
if|if
condition|(
name|period
operator|!=
literal|0
condition|)
block|{
name|sc
operator|->
name|sc_period
operator|=
operator|(
operator|(
name|uint32_t
operator|)
name|et
operator|->
name|et_frequency
operator|*
name|period
operator|)
operator|>>
literal|32
expr_stmt|;
comment|/* Set expected value */
name|WRITE4
argument_list|(
name|sc
argument_list|,
name|IMX_GPT_OCR2
argument_list|,
name|READ4
argument_list|(
name|sc
argument_list|,
name|IMX_GPT_CNT
argument_list|)
operator|+
name|sc
operator|->
name|sc_period
argument_list|)
expr_stmt|;
comment|/* Enable compare register 2 Interrupt */
name|sc
operator|->
name|ir_reg
operator||=
name|GPT_IR_OF2
expr_stmt|;
name|WRITE4
argument_list|(
name|sc
argument_list|,
name|IMX_GPT_IR
argument_list|,
name|sc
operator|->
name|ir_reg
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
elseif|else
if|if
condition|(
name|first
operator|!=
literal|0
condition|)
block|{
comment|/* Enable compare register 3 interrupt if not already on. */
if|if
condition|(
operator|(
name|sc
operator|->
name|ir_reg
operator|&
name|GPT_IR_OF3
operator|)
operator|==
literal|0
condition|)
block|{
name|sc
operator|->
name|ir_reg
operator||=
name|GPT_IR_OF3
expr_stmt|;
name|WRITE4
argument_list|(
name|sc
argument_list|,
name|IMX_GPT_IR
argument_list|,
name|sc
operator|->
name|ir_reg
argument_list|)
expr_stmt|;
block|}
name|ticks
operator|=
operator|(
operator|(
name|uint32_t
operator|)
name|et
operator|->
name|et_frequency
operator|*
name|first
operator|)
operator|>>
literal|32
expr_stmt|;
comment|/* Do not disturb, otherwise event will be lost */
name|spinlock_enter
argument_list|()
expr_stmt|;
comment|/* Set expected value */
name|WRITE4
argument_list|(
name|sc
argument_list|,
name|IMX_GPT_OCR3
argument_list|,
name|READ4
argument_list|(
name|sc
argument_list|,
name|IMX_GPT_CNT
argument_list|)
operator|+
name|ticks
argument_list|)
expr_stmt|;
comment|/* Now everybody can relax */
name|spinlock_exit
argument_list|()
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
return|return
operator|(
name|EINVAL
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|imx_gpt_timer_stop
parameter_list|(
name|struct
name|eventtimer
modifier|*
name|et
parameter_list|)
block|{
name|struct
name|imx_gpt_softc
modifier|*
name|sc
decl_stmt|;
name|sc
operator|=
operator|(
expr|struct
name|imx_gpt_softc
operator|*
operator|)
name|et
operator|->
name|et_priv
expr_stmt|;
comment|/* Disable interrupts and clear any pending status. */
name|sc
operator|->
name|ir_reg
operator|&=
operator|~
operator|(
name|GPT_IR_OF2
operator||
name|GPT_IR_OF3
operator|)
expr_stmt|;
name|WRITE4
argument_list|(
name|sc
argument_list|,
name|IMX_GPT_IR
argument_list|,
name|sc
operator|->
name|ir_reg
argument_list|)
expr_stmt|;
name|WRITE4
argument_list|(
name|sc
argument_list|,
name|IMX_GPT_SR
argument_list|,
name|GPT_IR_OF2
operator||
name|GPT_IR_OF3
argument_list|)
expr_stmt|;
name|sc
operator|->
name|sc_period
operator|=
literal|0
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|imx_gpt_intr
parameter_list|(
name|void
modifier|*
name|arg
parameter_list|)
block|{
name|struct
name|imx_gpt_softc
modifier|*
name|sc
decl_stmt|;
name|uint32_t
name|status
decl_stmt|;
name|sc
operator|=
operator|(
expr|struct
name|imx_gpt_softc
operator|*
operator|)
name|arg
expr_stmt|;
name|status
operator|=
name|READ4
argument_list|(
name|sc
argument_list|,
name|IMX_GPT_SR
argument_list|)
expr_stmt|;
comment|/* 	* Clear interrupt status before invoking event callbacks.  The callback 	* often sets up a new one-shot timer event and if the interval is short 	* enough it can fire before we get out of this function.  If we cleared 	* at the bottom we'd miss the interrupt and hang until the clock wraps. 	*/
name|WRITE4
argument_list|(
name|sc
argument_list|,
name|IMX_GPT_SR
argument_list|,
name|status
argument_list|)
expr_stmt|;
comment|/* Handle one-shot timer events. */
if|if
condition|(
name|status
operator|&
name|GPT_IR_OF3
condition|)
block|{
if|if
condition|(
name|sc
operator|->
name|et
operator|.
name|et_active
condition|)
block|{
name|sc
operator|->
name|et
operator|.
name|et_event_cb
argument_list|(
operator|&
name|sc
operator|->
name|et
argument_list|,
name|sc
operator|->
name|et
operator|.
name|et_arg
argument_list|)
expr_stmt|;
block|}
block|}
comment|/* Handle periodic timer events. */
if|if
condition|(
name|status
operator|&
name|GPT_IR_OF2
condition|)
block|{
if|if
condition|(
name|sc
operator|->
name|et
operator|.
name|et_active
condition|)
name|sc
operator|->
name|et
operator|.
name|et_event_cb
argument_list|(
operator|&
name|sc
operator|->
name|et
argument_list|,
name|sc
operator|->
name|et
operator|.
name|et_arg
argument_list|)
expr_stmt|;
if|if
condition|(
name|sc
operator|->
name|sc_period
operator|!=
literal|0
condition|)
name|WRITE4
argument_list|(
name|sc
argument_list|,
name|IMX_GPT_OCR2
argument_list|,
name|READ4
argument_list|(
name|sc
argument_list|,
name|IMX_GPT_CNT
argument_list|)
operator|+
name|sc
operator|->
name|sc_period
argument_list|)
expr_stmt|;
block|}
return|return
operator|(
name|FILTER_HANDLED
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|u_int
name|imx_gpt_get_timecount
parameter_list|(
name|struct
name|timecounter
modifier|*
name|tc
parameter_list|)
block|{
name|struct
name|imx_gpt_softc
modifier|*
name|sc
decl_stmt|;
name|sc
operator|=
name|tc
operator|->
name|tc_priv
expr_stmt|;
return|return
operator|(
name|READ4
argument_list|(
name|sc
argument_list|,
name|IMX_GPT_CNT
argument_list|)
operator|)
return|;
block|}
end_function

begin_decl_stmt
specifier|static
name|device_method_t
name|imx_gpt_methods
index|[]
init|=
block|{
name|DEVMETHOD
argument_list|(
name|device_probe
argument_list|,
name|imx_gpt_probe
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|device_attach
argument_list|,
name|imx_gpt_attach
argument_list|)
block|,
name|DEVMETHOD_END
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|driver_t
name|imx_gpt_driver
init|=
block|{
literal|"imx_gpt"
block|,
name|imx_gpt_methods
block|,
sizeof|sizeof
argument_list|(
expr|struct
name|imx_gpt_softc
argument_list|)
block|, }
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|devclass_t
name|imx_gpt_devclass
decl_stmt|;
end_decl_stmt

begin_expr_stmt
name|EARLY_DRIVER_MODULE
argument_list|(
name|imx_gpt
argument_list|,
name|simplebus
argument_list|,
name|imx_gpt_driver
argument_list|,
name|imx_gpt_devclass
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
name|BUS_PASS_TIMER
argument_list|)
expr_stmt|;
end_expr_stmt

begin_function
specifier|static
name|void
name|imx_gpt_do_delay
parameter_list|(
name|int
name|usec
parameter_list|,
name|void
modifier|*
name|arg
parameter_list|)
block|{
name|struct
name|imx_gpt_softc
modifier|*
name|sc
init|=
name|arg
decl_stmt|;
name|uint64_t
name|curcnt
decl_stmt|,
name|endcnt
decl_stmt|,
name|startcnt
decl_stmt|,
name|ticks
decl_stmt|;
comment|/* 	 * Calculate the tick count with 64-bit values so that it works for any 	 * clock frequency.  Loop until the hardware count reaches start+ticks. 	 * If the 32-bit hardware count rolls over while we're looping, just 	 * manually do a carry into the high bits after each read; don't worry 	 * that doing this on each loop iteration is inefficient -- we're trying 	 * to waste time here. 	 */
name|ticks
operator|=
literal|1
operator|+
operator|(
operator|(
name|uint64_t
operator|)
name|usec
operator|*
name|sc
operator|->
name|clkfreq
operator|)
operator|/
literal|1000000
expr_stmt|;
name|curcnt
operator|=
name|startcnt
operator|=
name|READ4
argument_list|(
name|sc
argument_list|,
name|IMX_GPT_CNT
argument_list|)
expr_stmt|;
name|endcnt
operator|=
name|startcnt
operator|+
name|ticks
expr_stmt|;
while|while
condition|(
name|curcnt
operator|<
name|endcnt
condition|)
block|{
name|curcnt
operator|=
name|READ4
argument_list|(
name|sc
argument_list|,
name|IMX_GPT_CNT
argument_list|)
expr_stmt|;
if|if
condition|(
name|curcnt
operator|<
name|startcnt
condition|)
name|curcnt
operator|+=
literal|1ULL
operator|<<
literal|32
expr_stmt|;
block|}
block|}
end_function

end_unit

