

================================================================
== Vitis HLS Report for 'nussinov_Pipeline_VITIS_LOOP_39_3'
================================================================
* Date:           Wed May  7 08:42:11 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        nussinov
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.611 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_39_3  |        ?|        ?|         4|          3|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 3, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 7 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 8 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln10_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %zext_ln10"   --->   Operation 9 'read' 'zext_ln10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sub_ln15_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub_ln15"   --->   Operation 10 'read' 'sub_ln15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%add_ln15_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %add_ln15"   --->   Operation 11 'read' 'add_ln15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln9_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln9"   --->   Operation 12 'read' 'zext_ln9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%select_ln24_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %select_ln24"   --->   Operation 13 'read' 'select_ln24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln10_cast = zext i12 %zext_ln10_read"   --->   Operation 14 'zext' 'zext_ln10_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%add_ln15_cast = zext i12 %add_ln15_read"   --->   Operation 15 'zext' 'add_ln15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln9_cast = zext i6 %zext_ln9_read"   --->   Operation 16 'zext' 'zext_ln9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %table_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %select_ln24_read, i32 %empty"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %zext_ln9_cast, i64 %k"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body147"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.54>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%k_1 = load i64 %k" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:15]   --->   Operation 21 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41]   --->   Operation 22 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i64 %k_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:15]   --->   Operation 23 'trunc' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%table_r_addr = getelementptr i32 %table_r, i64 0, i64 %add_ln15_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:15]   --->   Operation 24 'getelementptr' 'table_r_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.74ns)   --->   "%add_ln41_2 = add i12 %sub_ln15_read, i12 %trunc_ln15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41]   --->   Operation 25 'add' 'add_ln41_2' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i12 %add_ln41_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41]   --->   Operation 26 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%table_r_addr_1 = getelementptr i32 %table_r, i64 0, i64 %zext_ln41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41]   --->   Operation 27 'getelementptr' 'table_r_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.64ns)   --->   "%store_ln40 = store i32 %p_load, i12 %table_r_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:40]   --->   Operation 29 'store' 'store_ln40' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_2 : Operation 30 [1/1] (1.06ns)   --->   "%icmp_ln39 = icmp_slt  i64 %k_1, i64 %zext_ln10_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:39]   --->   Operation 30 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %for.inc185.loopexit.exitStub, void %for.body147.split" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:39]   --->   Operation 31 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.14ns)   --->   "%add_ln41 = add i64 %k_1, i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41]   --->   Operation 32 'add' 'add_ln41' <Predicate = (icmp_ln39)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i64 %add_ln41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41]   --->   Operation 33 'trunc' 'trunc_ln41' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln41, i6 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41]   --->   Operation 34 'bitconcatenate' 'p_shl4' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln41_1 = trunc i64 %add_ln41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41]   --->   Operation 35 'trunc' 'trunc_ln41_1' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %trunc_ln41_1, i2 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41]   --->   Operation 36 'bitconcatenate' 'p_shl5' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%newFirst = add i12 %p_shl4, i12 %zext_ln10_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41]   --->   Operation 37 'add' 'newFirst' <Predicate = (icmp_ln39)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 38 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%newSecond = sub i12 %newFirst, i12 %p_shl5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41]   --->   Operation 38 'sub' 'newSecond' <Predicate = (icmp_ln39)> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i12 %newSecond" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41]   --->   Operation 39 'zext' 'zext_ln41_1' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%table_r_addr_2 = getelementptr i32 %table_r, i64 0, i64 %zext_ln41_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41]   --->   Operation 40 'getelementptr' 'table_r_addr_2' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (1.64ns)   --->   "%table_r_load_1 = load i12 %table_r_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41]   --->   Operation 41 'load' 'table_r_load_1' <Predicate = (icmp_ln39)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_2 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln39 = store i64 %add_ln41, i64 %k" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:39]   --->   Operation 42 'store' 'store_ln39' <Predicate = (icmp_ln39)> <Delay = 0.38>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (!icmp_ln39)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.64>
ST_3 : Operation 43 [2/2] (1.64ns)   --->   "%table_r_load = load i12 %table_r_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41]   --->   Operation 43 'load' 'table_r_load' <Predicate = (icmp_ln39)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_3 : Operation 44 [1/2] (1.64ns)   --->   "%table_r_load_1 = load i12 %table_r_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41]   --->   Operation 44 'load' 'table_r_load_1' <Predicate = (icmp_ln39)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>

State 4 <SV = 3> <Delay = 3.61>
ST_4 : Operation 45 [1/2] (1.64ns)   --->   "%table_r_load = load i12 %table_r_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41]   --->   Operation 45 'load' 'table_r_load' <Predicate = (icmp_ln39)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_4 : Operation 46 [1/1] (0.88ns)   --->   "%add_ln41_1 = add i32 %table_r_load_1, i32 %table_r_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41]   --->   Operation 46 'add' 'add_ln41_1' <Predicate = (icmp_ln39)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.85ns)   --->   "%icmp_ln41 = icmp_slt  i32 %p_load, i32 %add_ln41_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41]   --->   Operation 47 'icmp' 'icmp_ln41' <Predicate = (icmp_ln39)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln41)   --->   "%xor_ln41 = xor i1 %icmp_ln41, i1 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41]   --->   Operation 48 'xor' 'xor_ln41' <Predicate = (icmp_ln39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln41 = select i1 %xor_ln41, i32 %p_load, i32 %add_ln41_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41]   --->   Operation 49 'select' 'select_ln41' <Predicate = (icmp_ln39)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.38>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:7]   --->   Operation 50 'specloopname' 'specloopname_ln7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln39 = store i32 %select_ln41, i32 %empty" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:39]   --->   Operation 51 'store' 'store_ln39' <Predicate = true> <Delay = 0.38>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln39 = br void %for.body147" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:39]   --->   Operation 52 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('empty') [8]  (0 ns)
	'store' operation ('store_ln0') of variable 'select_ln24_read' on local variable 'empty' [18]  (0.387 ns)

 <State 2>: 3.55ns
The critical path consists of the following:
	'load' operation ('k', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:15) on local variable 'k' [22]  (0 ns)
	'add' operation ('add_ln41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41) [36]  (1.15 ns)
	'sub' operation ('newSecond', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41) [42]  (0.756 ns)
	'getelementptr' operation ('table_r_addr_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41) [44]  (0 ns)
	'load' operation ('table_r_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41) on array 'table_r' [45]  (1.65 ns)

 <State 3>: 1.65ns
The critical path consists of the following:
	'load' operation ('table_r_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41) on array 'table_r' [35]  (1.65 ns)

 <State 4>: 3.61ns
The critical path consists of the following:
	'load' operation ('table_r_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41) on array 'table_r' [35]  (1.65 ns)
	'add' operation ('add_ln41_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41) [46]  (0.88 ns)
	'icmp' operation ('icmp_ln41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41) [47]  (0.859 ns)
	'xor' operation ('xor_ln41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41) [48]  (0 ns)
	'select' operation ('select_ln41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41) [49]  (0.227 ns)

 <State 5>: 0.387ns
The critical path consists of the following:
	'store' operation ('store_ln39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:39) of variable 'select_ln41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41 on local variable 'empty' [50]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
