+incdir+/home/jk/Documents/FPGA/EDA_Class/DDS_Vivado/vivado/DDS.cache/ip/2024.2/9/b/9b83cf0be7153ccf
+incdir+/home/jk/Documents/FPGA/EDA_Class/DDS_Vivado/vivado/DDS.gen/sources_1/ip/rom
+incdir+/home/jk/Documents/FPGA/EDA_Class/DDS_Vivado/vivado/DDS.gen/sources_1/ip/rom/sim
+incdir+/home/jk/Documents/FPGA/EDA_Class/DDS_Vivado/vivado/DDS.gen/sources_1/ip/rom/simulation
+incdir+/home/jk/Documents/FPGA/EDA_Class/DDS_Vivado/vivado/DDS.ip_user_files/ip/rom
+incdir+/home/jk/Documents/FPGA/EDA_Class/DDS_Vivado/vivado/DDS.ip_user_files/ipstatic/simulation
+incdir+/home/jk/Documents/FPGA/EDA_Class/DDS_Vivado/vivado/DDS.ip_user_files/sim_scripts/rom/modelsim
+incdir+/home/jk/Documents/FPGA/EDA_Class/DDS_Vivado/vivado/DDS.ip_user_files/sim_scripts/rom/questa
+incdir+/home/jk/Documents/FPGA/EDA_Class/DDS_Vivado/vivado/DDS.ip_user_files/sim_scripts/rom/riviera
+incdir+/home/jk/Documents/FPGA/EDA_Class/DDS_Vivado/vivado/DDS.ip_user_files/sim_scripts/rom/vcs
+incdir+/home/jk/Documents/FPGA/EDA_Class/DDS_Vivado/vivado/DDS.ip_user_files/sim_scripts/rom/xcelium
+incdir+/home/jk/Documents/FPGA/EDA_Class/DDS_Vivado/vivado/DDS.ip_user_files/sim_scripts/rom/xsim
+incdir+/home/jk/Documents/FPGA/EDA_Class/DDS_Vivado/vivado/DDS.srcs/sim_1/new
+incdir+/home/jk/Documents/FPGA/EDA_Class/DDS_Vivado/vivado/DDS.srcs/sources_1/new
+incdir+/home/jk/Documents/FPGA/EDA_Class/lab1/src/rtl
+incdir+/home/jk/Documents/FPGA/EDA_Class/lab2/Lesson-sim
+incdir+/home/jk/Documents/FPGA/EDA_Class/lab2/singen/src/ip
+incdir+/home/jk/Documents/FPGA/EDA_Class/lab2/singen/src/rtl
+incdir+/home/jk/Documents/FPGA/EDA_Class/lab2/singen/src/sim
+incdir+/home/jk/Documents/FPGA/EDA_Class/lab3/src/rtl
+incdir+/home/jk/Documents/FPGA/EDA_Class/DDS_Vivado/vivado/DDS.cache/ip/2024.2/9/b/9b83cf0be7153ccf
+incdir+/home/jk/Documents/FPGA/EDA_Class/DDS_Vivado/vivado/DDS.gen/sources_1/ip/rom
+incdir+/home/jk/Documents/FPGA/EDA_Class/DDS_Vivado/vivado/DDS.gen/sources_1/ip/rom/sim
+incdir+/home/jk/Documents/FPGA/EDA_Class/DDS_Vivado/vivado/DDS.gen/sources_1/ip/rom/simulation
+incdir+/home/jk/Documents/FPGA/EDA_Class/DDS_Vivado/vivado/DDS.ip_user_files/ip/rom
+incdir+/home/jk/Documents/FPGA/EDA_Class/DDS_Vivado/vivado/DDS.ip_user_files/ipstatic/simulation
+incdir+/home/jk/Documents/FPGA/EDA_Class/DDS_Vivado/vivado/DDS.ip_user_files/sim_scripts/rom/modelsim
+incdir+/home/jk/Documents/FPGA/EDA_Class/DDS_Vivado/vivado/DDS.ip_user_files/sim_scripts/rom/questa
+incdir+/home/jk/Documents/FPGA/EDA_Class/DDS_Vivado/vivado/DDS.ip_user_files/sim_scripts/rom/riviera
+incdir+/home/jk/Documents/FPGA/EDA_Class/DDS_Vivado/vivado/DDS.ip_user_files/sim_scripts/rom/vcs
+incdir+/home/jk/Documents/FPGA/EDA_Class/DDS_Vivado/vivado/DDS.ip_user_files/sim_scripts/rom/xcelium
+incdir+/home/jk/Documents/FPGA/EDA_Class/DDS_Vivado/vivado/DDS.ip_user_files/sim_scripts/rom/xsim
+incdir+/home/jk/Documents/FPGA/EDA_Class/DDS_Vivado/vivado/DDS.srcs/sim_1/new
+incdir+/home/jk/Documents/FPGA/EDA_Class/DDS_Vivado/vivado/DDS.srcs/sources_1/new
+incdir+/home/jk/Documents/FPGA/EDA_Class/lab1/src/rtl
+incdir+/home/jk/Documents/FPGA/EDA_Class/lab2/Lesson-sim
+incdir+/home/jk/Documents/FPGA/EDA_Class/lab2/singen/src/ip
+incdir+/home/jk/Documents/FPGA/EDA_Class/lab2/singen/src/rtl
+incdir+/home/jk/Documents/FPGA/EDA_Class/lab2/singen/src/sim
+incdir+/home/jk/Documents/FPGA/EDA_Class/lab3/src/rtl