Atmel ATF1502 Fitter Version 1918 ,running Fri Apr 26 17:52:23 2024




fit1502
-i test_cpld/toggle.edif
-o test_cpld/toggle.jed
-ifmt edif
-optimize off
-device PLCC44
-pin_keep on

****** Initial fitting strategy and property ******
 Netlist_in_file = test_cpld/toggle.edif
 Netlist_out_file = test_cpld/toggle.tt3
 Jedec_file = test_cpld/toggle.jed
 Log_file = test_cpld/toggle.fit
 Device_name = PLCC44
 Tech_name = ATF1502AS 
 Package_type = PLCC
 Preassignment = try 
 Security_mode = OFF
 Pin-Keeper = ON
 supporter = ABEL
 optimize = OFF
 Xor_synthesis = OFF
 Foldback_logic = OFF
 Cascade_logic = OFF
 Output_fast = ON
 *******************************
 Power down pin 1 = OFF
 Power down pin 2 = OFF
 power_reset = OFF
 JTAG = ON
 TDI pullup = OFF
 TMS pullup = OFF
 MC_power = OFF
 Open_collector = OFF
 ITD0 = ON
 ITD1 = ON
 ITD2 = ON
 Fast_inlatch = off
 Latch_synthesis = off 
 Push_gate = on 
 Verilog_sim = off 
 VHDL_sim = off 
 Out_Edif = off 
 Logic Doubling = off 
 ****** End of fitting strategy and property ******
---------------------------------------------------------
 Fitter_Pass 1, Preassign = KEEP, LOGIC_DOUBLING : OFF 
 ... 

Performing global Output Enable pin assignments ...

Performing global pin assignments ...
--------------------------------------



Final global control pins assignment (if applicable)...
-------------------------------------------------------
CLK assigned to pin  43



Performing input pin pre-assignments ...
------------------------------------
CLK assigned to pin  43

Attempt to place floating signals ...
------------------------------------
TDI is placed at pin 7 (MC 4)
TMS is placed at pin 13 (MC 9)
O is placed at pin 21 (MC 16)
TDO is placed at pin 38 (MC 20)
TCK is placed at pin 32 (MC 25)

                              V           C  G        
                     N  N  N  C  N  N  N  L  N  N  N  
                     C  C  C  C  C  C  C  K  D  C  C  
                 +------------------------------------+
                 |   6  5  4  3  2  1 44 43 42 41 40  |
              TDI| 7                               39 |NC
               NC| 8                               38 |TDO
               NC| 9                               37 |NC
              GND| 10                              36 |NC
               NC| 11            ATF1502           35 |VCC
               NC| 12         44-Lead PLCC         34 |NC
              TMS| 13                              33 |NC
               NC| 14                              32 |TCK
              VCC| 15                              31 |NC
               NC| 16                              30 |GND
               NC| 17                              29 |NC
                 |  18 19 20 21 22 23 24 25 26 27 28  |
                 +------------------------------------+
                     N  N  N  O  G  V  N  N  N  N  N  
                     C  C  C     N  C  C  C  C  C  C  
                                 D  C                 




VCC = Supply Voltage pin for the device core

GND = GND pin which must be connected to ground

TMS,TDI,TDO,TDI = JTAG pins reserved for JTAG interface

NC = Unused I/O pins which must be unconnected on the board

Universal-Interconnect-Multiplexer assignments
------------------------------------------------
Creating JEDEC file test_cpld/toggle.jed ...

PLCC44 programmed logic:
-----------------------------------
O.T = 1;

O.C = CLK;


PLCC44 Pin/Node Placement:
------------------------------------
Pin 7  = TDI; /* MC 4 */
Pin 13 = TMS; /* MC  9 */
Pin 21 = O; /* MC 16 */ 
Pin 32 = TCK; /* MC 25 */ 
Pin 38 = TDO; /* MC 20 */ 
Pin 43 = CLK;

** Resource Usage **


DCERP Field = Summary of Allocations.
|||||
|||||_Preset [p,-]       ==  p = PT preset, - No Preset.
||||
||||__Reset [g,r,-]      ==  g= Global AR, r = PT reset, - No reset.
|||
|||___Clock Enable [e,-] ==  e = Product Term, - always enabled.
||
||____Clock [c,g,-],     ==  c = Product term, g = Global term, - No Clock.
|
|_____Type [C,D,L,T],    ==  Register type C= combin, D=dff, L=latch, T=tff.

For input only = INPUT.


SO Pin Options Field = Summary of Allocations.
||
||_OpenCol [o,-]      ==  o = Open Collector enabled, - CMOS drive.
|
|__Slew [s,f]         ==  Output Slew/Drive rate, s = slow/low, f = fast/hi drive.


MCell Pin# Oe   PinDrive  DCERP  FBDrive  DCERP  Foldback  CascadeOut     TotPT SO
MC1   4         --               --              --        --             0     f- 
MC2   5         --               --              --        --             0     f- 
MC3   6         --               --              --        --             0     f- 
MC4   7    --   TDI       INPUT  --              --        --             0     f- 
MC5   8         --               --              --        --             0     f- 
MC6   9         --               --              --        --             0     f- 
MC7   11        --               --              --        --             0     f- 
MC8   12        --               --              --        --             0     f- 
MC9   13   --   TMS       INPUT  --              --        --             0     f- 
MC10  14        --               --              --        --             0     f- 
MC11  16        --               --              --        --             0     f- 
MC12  17        --               --              --        --             0     f- 
MC13  18        --               --              --        --             0     f- 
MC14  19        --               --              --        --             0     f- 
MC15  20        --               --              --        --             0     f- 
MC16  21   on   O         Tg---  --              --        --             0     f- 
MC17  41        --               --              --        --             0     f- 
MC18  40        --               --              --        --             0     f- 
MC19  39        --               --              --        --             0     f- 
MC20  38   --   TDO       C----  --              --        --             0     f- 
MC21  37        --               --              --        --             0     f- 
MC22  36        --               --              --        --             0     f- 
MC23  34        --               --              --        --             0     f- 
MC24  33        --               --              --        --             0     f- 
MC25  32   --   TCK       INPUT  --              --        --             0     f- 
MC26  31        --               --              --        --             0     f- 
MC27  29        --               --              --        --             0     f- 
MC28  28        --               --              --        --             0     f- 
MC29  27        --               --              --        --             0     f- 
MC30  26        --               --              --        --             0     f- 
MC31  25        --               --              --        --             0     f- 
MC32  24        --               --              --        --             0     f- 
MC0   2         --               --              --        --             0     f- 
MC0   1         --               --              --        --             0     f- 
MC0   44        --               --              --        --             0     f- 
MC0   43        CLK       INPUT  --              --        --             0     f- 

Logic Array Block			Macro Cells	I/O Pins	Foldbacks	TotalPT	FanIN		Cascades
A: MC1	- MC16		1/16(6%)	3/16(18%)	0/16(0%)	0/80(0%)	0/40(0%)	0
B: MC17	- MC32		1/16(6%)	2/16(12%)	0/16(0%)	0/80(0%)	0/40(0%)	0

Total dedicated input used:	1/4 	(25%)
Total I/O pins used		5/32 	(15%)
Total Macro cells used 		2/32 	(6%)
Total Flip-Flop used 		1/32 	(3%)
Total Foldback logic used 	0/32 	(0%)
Total Nodes+FB/MCells 		2/32 	(6%)
Total cascade used 		0
Total input pins 			4
Total output pins 		2
Total Pts 				0
Creating pla file test_cpld/toggle.tt3 with 0 inputs 0 outputs, 0 pins 0 nodes and 0 pterms...

----------------  End fitter, Design FITS
$Device PLCC44 fits; JTAG ON; Secure OFF
FIT1502 completed in 0.00 seconds
