<stg><name>dense_relu_saturate.1</name>


<trans_list>

<trans id="2020" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2012" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2013" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2014" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2015" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2016" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2017" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="5" op_0_bw="32">
<![CDATA[
entry:0 %ii = alloca i32 1

]]></Node>
<StgValue><ssdm name="ii"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dense11Stream_1, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="296" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i296 %paddingStream_1, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:3 %store_ln127 = store i5 0, i5 %ii

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
entry:4 %br_ln127 = br void %VITIS_LOOP_133_2

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
VITIS_LOOP_133_2:0 %ii_3 = load i5 %ii

]]></Node>
<StgValue><ssdm name="ii_3"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_133_2:1 %ii_4 = add i5 %ii_3, i5 1

]]></Node>
<StgValue><ssdm name="ii_4"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_133_2:2 %icmp_ln127 = icmp_eq  i5 %ii_3, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln127"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_133_2:3 %br_ln127 = br i1 %icmp_ln127, void %VITIS_LOOP_133_2.split_ifconv, void %for.end84

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1977 %store_ln127 = store i5 %ii_4, i5 %ii

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="296">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:3 %muxLogicFIFOCE_to_paddingStream_1_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_paddingStream_1_read"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="296" op_0_bw="296" op_1_bw="296" op_2_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:4 %paddingStream_1_read = read i296 @_ssdm_op_Read.ap_fifo.volatile.i296P0A, i296 %paddingStream_1

]]></Node>
<StgValue><ssdm name="paddingStream_1_read"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="296">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:5 %input = trunc i296 %paddingStream_1_read

]]></Node>
<StgValue><ssdm name="input"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:6 %zext_ln136 = zext i8 %input

]]></Node>
<StgValue><ssdm name="zext_ln136"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="12" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:7 %zext_ln136_1 = zext i8 %input

]]></Node>
<StgValue><ssdm name="zext_ln136_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="13" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:8 %zext_ln136_2 = zext i8 %input

]]></Node>
<StgValue><ssdm name="zext_ln136_2"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="13" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:9 %muxLogicI0_to_mul_ln136 = muxlogic i13 %zext_ln136_2

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="13" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:10 %muxLogicI1_to_mul_ln136 = muxlogic i13 26

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:11 %mul_ln136 = mul i13 %zext_ln136_2, i13 26

]]></Node>
<StgValue><ssdm name="mul_ln136"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:12 %tmp_37 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %input, i3 0

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:13 %zext_ln136_6 = zext i11 %tmp_37

]]></Node>
<StgValue><ssdm name="zext_ln136_6"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:14 %add_ln136 = add i12 %zext_ln136_6, i12 %zext_ln136_1

]]></Node>
<StgValue><ssdm name="add_ln136"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:15 %sub_ln136_8 = sub i12 %zext_ln136_1, i12 %zext_ln136_6

]]></Node>
<StgValue><ssdm name="sub_ln136_8"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:16 %shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %input, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:17 %p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %input, i2 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:18 %sub_ln136_9 = sub i10 %p_shl, i10 %zext_ln136

]]></Node>
<StgValue><ssdm name="sub_ln136_9"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="296" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:19 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:22 %zext_ln136_5 = zext i8 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln136_5"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:23 %tmp_38 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_s, i2 0

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:24 %zext_ln136_8 = zext i10 %tmp_38

]]></Node>
<StgValue><ssdm name="zext_ln136_8"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:25 %sub_ln136_10 = sub i11 0, i11 %zext_ln136_8

]]></Node>
<StgValue><ssdm name="sub_ln136_10"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:26 %tmp_39 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_s, i3 0

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:27 %zext_ln136_15 = zext i11 %tmp_39

]]></Node>
<StgValue><ssdm name="zext_ln136_15"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="296" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:41 %tmp_35 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:42 %zext_ln136_9 = zext i8 %tmp_35

]]></Node>
<StgValue><ssdm name="zext_ln136_9"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:45 %tmp_41 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_35, i2 0

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:46 %zext_ln136_29 = zext i10 %tmp_41

]]></Node>
<StgValue><ssdm name="zext_ln136_29"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:47 %add_ln136_1 = add i11 %zext_ln136_29, i11 %zext_ln136_9

]]></Node>
<StgValue><ssdm name="add_ln136_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:48 %tmp_42 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_35, i1 0

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:49 %zext_ln136_33 = zext i9 %tmp_42

]]></Node>
<StgValue><ssdm name="zext_ln136_33"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:50 %sub_ln136_12 = sub i10 0, i10 %zext_ln136_33

]]></Node>
<StgValue><ssdm name="sub_ln136_12"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:51 %sub_ln136_13 = sub i11 %zext_ln136_9, i11 %zext_ln136_29

]]></Node>
<StgValue><ssdm name="sub_ln136_13"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:52 %p_shl1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_35, i3 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:53 %zext_ln136_45 = zext i9 %tmp_42

]]></Node>
<StgValue><ssdm name="zext_ln136_45"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:54 %sub_ln136_14 = sub i11 %p_shl1, i11 %zext_ln136_45

]]></Node>
<StgValue><ssdm name="sub_ln136_14"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="296" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:55 %tmp_36 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="14" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:56 %zext_ln136_11 = zext i8 %tmp_36

]]></Node>
<StgValue><ssdm name="zext_ln136_11"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:57 %zext_ln136_12 = zext i8 %tmp_36

]]></Node>
<StgValue><ssdm name="zext_ln136_12"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:58 %zext_ln136_13 = zext i8 %tmp_36

]]></Node>
<StgValue><ssdm name="zext_ln136_13"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:59 %tmp_43 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_36, i3 0

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:60 %zext_ln136_57 = zext i11 %tmp_43

]]></Node>
<StgValue><ssdm name="zext_ln136_57"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:61 %tmp_44 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_36, i1 0

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:62 %zext_ln136_65 = zext i9 %tmp_44

]]></Node>
<StgValue><ssdm name="zext_ln136_65"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:63 %sub_ln136_15 = sub i12 %zext_ln136_65, i12 %zext_ln136_57

]]></Node>
<StgValue><ssdm name="sub_ln136_15"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:64 %p_shl2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_36, i4 0

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:65 %tmp_45 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_36, i2 0

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:66 %zext_ln136_66 = zext i10 %tmp_45

]]></Node>
<StgValue><ssdm name="zext_ln136_66"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:67 %sub_ln136_16 = sub i12 %p_shl2, i12 %zext_ln136_66

]]></Node>
<StgValue><ssdm name="sub_ln136_16"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:68 %sub_ln136_17 = sub i12 %zext_ln136_13, i12 %zext_ln136_57

]]></Node>
<StgValue><ssdm name="sub_ln136_17"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:71 %zext_ln136_76 = zext i10 %tmp_45

]]></Node>
<StgValue><ssdm name="zext_ln136_76"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:72 %add_ln136_2 = add i11 %zext_ln136_76, i11 %zext_ln136_12

]]></Node>
<StgValue><ssdm name="add_ln136_2"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="14" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:73 %muxLogicI0_to_mul_ln136_3 = muxlogic i14 %zext_ln136_11

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_3"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="14" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:74 %muxLogicI1_to_mul_ln136_3 = muxlogic i14 16355

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_3"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:75 %mul_ln136_3 = mul i14 %zext_ln136_11, i14 16355

]]></Node>
<StgValue><ssdm name="mul_ln136_3"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:76 %sub_ln136_18 = sub i12 0, i12 %zext_ln136_66

]]></Node>
<StgValue><ssdm name="sub_ln136_18"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:77 %sub_ln136_19 = sub i12 %sub_ln136_18, i12 %zext_ln136_13

]]></Node>
<StgValue><ssdm name="sub_ln136_19"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:78 %sub_ln136_20 = sub i12 %p_shl2, i12 %zext_ln136_65

]]></Node>
<StgValue><ssdm name="sub_ln136_20"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:79 %sub_ln136_21 = sub i11 %tmp_43, i11 %zext_ln136_12

]]></Node>
<StgValue><ssdm name="sub_ln136_21"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="296" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:80 %tmp_46 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:83 %zext_ln136_17 = zext i8 %tmp_46

]]></Node>
<StgValue><ssdm name="zext_ln136_17"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="13" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:85 %zext_ln136_19 = zext i8 %tmp_46

]]></Node>
<StgValue><ssdm name="zext_ln136_19"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:88 %tmp_48 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_46, i1 0

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="13" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:89 %zext_ln136_84 = zext i9 %tmp_48

]]></Node>
<StgValue><ssdm name="zext_ln136_84"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:91 %tmp_49 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_46, i3 0

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:92 %zext_ln136_85 = zext i11 %tmp_49

]]></Node>
<StgValue><ssdm name="zext_ln136_85"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:93 %sub_ln136_23 = sub i13 0, i13 %zext_ln136_85

]]></Node>
<StgValue><ssdm name="sub_ln136_23"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:94 %sub_ln136_24 = sub i13 %sub_ln136_23, i13 %zext_ln136_19

]]></Node>
<StgValue><ssdm name="sub_ln136_24"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:98 %tmp_50 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_46, i2 0

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:99 %zext_ln136_97 = zext i10 %tmp_50

]]></Node>
<StgValue><ssdm name="zext_ln136_97"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:100 %sub_ln136_25 = sub i11 %zext_ln136_17, i11 %zext_ln136_97

]]></Node>
<StgValue><ssdm name="sub_ln136_25"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:107 %sub_ln136_26 = sub i11 0, i11 %zext_ln136_97

]]></Node>
<StgValue><ssdm name="sub_ln136_26"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:113 %zext_ln136_110 = zext i9 %tmp_48

]]></Node>
<StgValue><ssdm name="zext_ln136_110"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:114 %sub_ln136_28 = sub i10 0, i10 %zext_ln136_110

]]></Node>
<StgValue><ssdm name="sub_ln136_28"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:115 %sub_ln136_29 = sub i13 %sub_ln136_23, i13 %zext_ln136_84

]]></Node>
<StgValue><ssdm name="sub_ln136_29"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:116 %add_ln136_4 = add i11 %zext_ln136_97, i11 %zext_ln136_17

]]></Node>
<StgValue><ssdm name="add_ln136_4"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="296" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:120 %tmp_52 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:121 %zext_ln136_21 = zext i8 %tmp_52

]]></Node>
<StgValue><ssdm name="zext_ln136_21"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="12" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:123 %zext_ln136_23 = zext i8 %tmp_52

]]></Node>
<StgValue><ssdm name="zext_ln136_23"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:125 %tmp_53 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_52, i2 0

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:130 %zext_ln136_130 = zext i10 %tmp_53

]]></Node>
<StgValue><ssdm name="zext_ln136_130"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:131 %sub_ln136_32 = sub i11 %zext_ln136_21, i11 %zext_ln136_130

]]></Node>
<StgValue><ssdm name="sub_ln136_32"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:135 %sub_ln136_33 = sub i11 0, i11 %zext_ln136_130

]]></Node>
<StgValue><ssdm name="sub_ln136_33"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:136 %tmp_54 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_52, i3 0

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:137 %zext_ln136_131 = zext i11 %tmp_54

]]></Node>
<StgValue><ssdm name="zext_ln136_131"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:138 %sub_ln136_34 = sub i12 %zext_ln136_23, i12 %zext_ln136_131

]]></Node>
<StgValue><ssdm name="sub_ln136_34"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:142 %add_ln136_5 = add i11 %zext_ln136_130, i11 %zext_ln136_21

]]></Node>
<StgValue><ssdm name="add_ln136_5"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="296" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:143 %tmp_55 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="11" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:145 %zext_ln136_25 = zext i8 %tmp_55

]]></Node>
<StgValue><ssdm name="zext_ln136_25"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:159 %tmp_59 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_55, i2 0

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:164 %zext_ln136_163 = zext i10 %tmp_59

]]></Node>
<StgValue><ssdm name="zext_ln136_163"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:165 %add_ln136_7 = add i11 %zext_ln136_163, i11 %zext_ln136_25

]]></Node>
<StgValue><ssdm name="add_ln136_7"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8" op_1_bw="296" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:169 %tmp_60 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:171 %zext_ln136_30 = zext i8 %tmp_60

]]></Node>
<StgValue><ssdm name="zext_ln136_30"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:175 %tmp_61 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_60, i3 0

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:176 %zext_ln136_167 = zext i11 %tmp_61

]]></Node>
<StgValue><ssdm name="zext_ln136_167"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:177 %add_ln136_8 = add i12 %zext_ln136_167, i12 %zext_ln136_30

]]></Node>
<StgValue><ssdm name="add_ln136_8"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:178 %tmp_62 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_60, i1 0

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="12" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:179 %zext_ln136_169 = zext i9 %tmp_62

]]></Node>
<StgValue><ssdm name="zext_ln136_169"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:180 %sub_ln136_38 = sub i12 %zext_ln136_169, i12 %zext_ln136_167

]]></Node>
<StgValue><ssdm name="sub_ln136_38"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="11" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:181 %zext_ln136_170 = zext i9 %tmp_62

]]></Node>
<StgValue><ssdm name="zext_ln136_170"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:182 %sub_ln136_39 = sub i11 %tmp_61, i11 %zext_ln136_170

]]></Node>
<StgValue><ssdm name="sub_ln136_39"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8" op_1_bw="296" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:186 %tmp_63 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 64, i32 71

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:187 %zext_ln136_32 = zext i8 %tmp_63

]]></Node>
<StgValue><ssdm name="zext_ln136_32"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:188 %tmp_64 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_63, i4 0

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:189 %zext_ln136_171 = zext i12 %tmp_64

]]></Node>
<StgValue><ssdm name="zext_ln136_171"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:190 %tmp_65 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_63, i2 0

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="13" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:191 %zext_ln136_172 = zext i10 %tmp_65

]]></Node>
<StgValue><ssdm name="zext_ln136_172"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:192 %sub_ln136_40 = sub i13 %zext_ln136_172, i13 %zext_ln136_171

]]></Node>
<StgValue><ssdm name="sub_ln136_40"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="12" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:193 %muxLogicI0_to_mul_ln136_11 = muxlogic i12 %zext_ln136_32

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_11"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:194 %muxLogicI1_to_mul_ln136_11 = muxlogic i12 13

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_11"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:195 %mul_ln136_11 = mul i12 %zext_ln136_32, i12 13

]]></Node>
<StgValue><ssdm name="mul_ln136_11"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:196 %tmp_66 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_63, i1 0

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:197 %zext_ln136_173 = zext i9 %tmp_66

]]></Node>
<StgValue><ssdm name="zext_ln136_173"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:198 %sub_ln136_41 = sub i12 %tmp_64, i12 %zext_ln136_173

]]></Node>
<StgValue><ssdm name="sub_ln136_41"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8" op_1_bw="296" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:199 %tmp_67 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 72, i32 79

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="11" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:202 %zext_ln136_36 = zext i8 %tmp_67

]]></Node>
<StgValue><ssdm name="zext_ln136_36"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:207 %tmp_68 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_67, i2 0

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:208 %zext_ln136_174 = zext i10 %tmp_68

]]></Node>
<StgValue><ssdm name="zext_ln136_174"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:209 %sub_ln136_42 = sub i11 %zext_ln136_36, i11 %zext_ln136_174

]]></Node>
<StgValue><ssdm name="sub_ln136_42"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="8" op_1_bw="296" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:223 %tmp_72 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 80, i32 87

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:227 %zext_ln136_41 = zext i8 %tmp_72

]]></Node>
<StgValue><ssdm name="zext_ln136_41"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:234 %sub_ln136_1 = sub i9 0, i9 %zext_ln136_41

]]></Node>
<StgValue><ssdm name="sub_ln136_1"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="8" op_1_bw="296" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:262 %tmp_78 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 88, i32 95

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="10" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:263 %zext_ln136_44 = zext i8 %tmp_78

]]></Node>
<StgValue><ssdm name="zext_ln136_44"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="11" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:264 %zext_ln136_46 = zext i8 %tmp_78

]]></Node>
<StgValue><ssdm name="zext_ln136_46"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:270 %tmp_79 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_78, i3 0

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:276 %sub_ln136_52 = sub i11 %tmp_79, i11 %zext_ln136_46

]]></Node>
<StgValue><ssdm name="sub_ln136_52"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:277 %tmp_80 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_78, i2 0

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:278 %zext_ln136_187 = zext i10 %tmp_80

]]></Node>
<StgValue><ssdm name="zext_ln136_187"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:279 %sub_ln136_53 = sub i11 %zext_ln136_46, i11 %zext_ln136_187

]]></Node>
<StgValue><ssdm name="sub_ln136_53"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:283 %tmp_82 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %tmp_78, i5 0

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:284 %zext_ln136_189 = zext i13 %tmp_82

]]></Node>
<StgValue><ssdm name="zext_ln136_189"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="14" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:285 %zext_ln136_190 = zext i10 %tmp_80

]]></Node>
<StgValue><ssdm name="zext_ln136_190"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:286 %sub_ln136_55 = sub i14 %zext_ln136_190, i14 %zext_ln136_189

]]></Node>
<StgValue><ssdm name="sub_ln136_55"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:287 %sub_ln136_56 = sub i10 %tmp_80, i10 %zext_ln136_44

]]></Node>
<StgValue><ssdm name="sub_ln136_56"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="8" op_1_bw="296" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:288 %tmp_83 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 96, i32 103

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="12" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:290 %zext_ln136_50 = zext i8 %tmp_83

]]></Node>
<StgValue><ssdm name="zext_ln136_50"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:303 %tmp_85 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_83, i3 0

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:309 %zext_ln136_193 = zext i11 %tmp_85

]]></Node>
<StgValue><ssdm name="zext_ln136_193"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:310 %sub_ln136_60 = sub i12 %zext_ln136_50, i12 %zext_ln136_193

]]></Node>
<StgValue><ssdm name="sub_ln136_60"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="8" op_1_bw="296" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:315 %tmp_86 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 104, i32 111

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="15" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:316 %zext_ln136_58 = zext i8 %tmp_86

]]></Node>
<StgValue><ssdm name="zext_ln136_58"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="12" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:317 %zext_ln136_59 = zext i8 %tmp_86

]]></Node>
<StgValue><ssdm name="zext_ln136_59"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:318 %tmp_87 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_86, i3 0

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:319 %zext_ln136_194 = zext i11 %tmp_87

]]></Node>
<StgValue><ssdm name="zext_ln136_194"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:320 %sub_ln136_61 = sub i12 0, i12 %zext_ln136_194

]]></Node>
<StgValue><ssdm name="sub_ln136_61"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="12" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:325 %muxLogicI0_to_mul_ln136_17 = muxlogic i12 %zext_ln136_59

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_17"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="12" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:326 %muxLogicI1_to_mul_ln136_17 = muxlogic i12 11

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_17"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:327 %mul_ln136_17 = mul i12 %zext_ln136_59, i12 11

]]></Node>
<StgValue><ssdm name="mul_ln136_17"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="15" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:328 %muxLogicI0_to_mul_ln136_18 = muxlogic i15 %zext_ln136_58

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_18"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="15" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:329 %muxLogicI1_to_mul_ln136_18 = muxlogic i15 32731

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_18"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:330 %mul_ln136_18 = mul i15 %zext_ln136_58, i15 32731

]]></Node>
<StgValue><ssdm name="mul_ln136_18"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:331 %sub_ln136_64 = sub i12 %zext_ln136_59, i12 %zext_ln136_194

]]></Node>
<StgValue><ssdm name="sub_ln136_64"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="8" op_1_bw="296" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:341 %tmp_91 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 112, i32 119

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="11" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:346 %zext_ln136_64 = zext i8 %tmp_91

]]></Node>
<StgValue><ssdm name="zext_ln136_64"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:347 %tmp_92 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_91, i2 0

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:348 %zext_ln136_198 = zext i10 %tmp_92

]]></Node>
<StgValue><ssdm name="zext_ln136_198"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:349 %sub_ln136_67 = sub i11 0, i11 %zext_ln136_198

]]></Node>
<StgValue><ssdm name="sub_ln136_67"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:367 %sub_ln136_69 = sub i11 %zext_ln136_64, i11 %zext_ln136_198

]]></Node>
<StgValue><ssdm name="sub_ln136_69"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:374 %tmp_94 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_91, i3 0

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:375 %zext_ln136_202 = zext i11 %tmp_94

]]></Node>
<StgValue><ssdm name="zext_ln136_202"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:376 %sub_ln136_72 = sub i13 0, i13 %zext_ln136_202

]]></Node>
<StgValue><ssdm name="sub_ln136_72"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="8" op_1_bw="296" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:387 %tmp_96 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 120, i32 127

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="8" op_1_bw="296" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:417 %tmp_100 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 128, i32 135

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="11" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:418 %zext_ln136_68 = zext i8 %tmp_100

]]></Node>
<StgValue><ssdm name="zext_ln136_68"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:422 %tmp_101 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_100, i3 0

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:437 %zext_ln136_213 = zext i11 %tmp_101

]]></Node>
<StgValue><ssdm name="zext_ln136_213"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:438 %sub_ln136_85 = sub i13 0, i13 %zext_ln136_213

]]></Node>
<StgValue><ssdm name="sub_ln136_85"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:439 %tmp_102 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_100, i1 0

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="13" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:440 %zext_ln136_214 = zext i9 %tmp_102

]]></Node>
<StgValue><ssdm name="zext_ln136_214"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:441 %sub_ln136_86 = sub i13 %sub_ln136_85, i13 %zext_ln136_214

]]></Node>
<StgValue><ssdm name="sub_ln136_86"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:445 %sub_ln136_87 = sub i11 %tmp_101, i11 %zext_ln136_68

]]></Node>
<StgValue><ssdm name="sub_ln136_87"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="8" op_0_bw="8" op_1_bw="296" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:449 %tmp_103 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 136, i32 143

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="8" op_0_bw="8" op_1_bw="296" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:472 %tmp_108 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 144, i32 151

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="12" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:473 %zext_ln136_74 = zext i8 %tmp_108

]]></Node>
<StgValue><ssdm name="zext_ln136_74"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="11" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:474 %zext_ln136_75 = zext i8 %tmp_108

]]></Node>
<StgValue><ssdm name="zext_ln136_75"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:480 %tmp_111 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_108, i2 0

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:481 %zext_ln136_224 = zext i10 %tmp_111

]]></Node>
<StgValue><ssdm name="zext_ln136_224"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:482 %add_ln136_21 = add i11 %zext_ln136_224, i11 %zext_ln136_75

]]></Node>
<StgValue><ssdm name="add_ln136_21"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:483 %p_shl9 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_108, i4 0

]]></Node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:484 %zext_ln136_225 = zext i10 %tmp_111

]]></Node>
<StgValue><ssdm name="zext_ln136_225"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:485 %sub_ln136_94 = sub i12 %p_shl9, i12 %zext_ln136_225

]]></Node>
<StgValue><ssdm name="sub_ln136_94"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:486 %sub_ln136_95 = sub i12 0, i12 %zext_ln136_225

]]></Node>
<StgValue><ssdm name="sub_ln136_95"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:487 %sub_ln136_96 = sub i12 %sub_ln136_95, i12 %zext_ln136_74

]]></Node>
<StgValue><ssdm name="sub_ln136_96"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="8" op_0_bw="8" op_1_bw="296" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:488 %tmp_112 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 152, i32 159

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="8" op_1_bw="296" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:514 %tmp_116 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 160, i32 167

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="8" op_0_bw="8" op_1_bw="296" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:537 %tmp_119 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 168, i32 175

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="8" op_0_bw="8" op_1_bw="296" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:565 %tmp_123 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 176, i32 183

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="8" op_0_bw="8" op_1_bw="296" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:610 %tmp_127 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 184, i32 191

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="8" op_0_bw="8" op_1_bw="296" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:639 %tmp_131 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 192, i32 199

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="8" op_0_bw="8" op_1_bw="296" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:660 %tmp_135 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 200, i32 207

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="8" op_0_bw="8" op_1_bw="296" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:691 %tmp_138 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 208, i32 215

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="8" op_0_bw="8" op_1_bw="296" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:715 %tmp_141 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 216, i32 223

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="8" op_0_bw="8" op_1_bw="296" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:743 %tmp_146 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 224, i32 231

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="8" op_1_bw="296" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:767 %tmp_149 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 232, i32 239

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="8" op_1_bw="296" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:796 %tmp_154 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 240, i32 247

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="8" op_0_bw="8" op_1_bw="296" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:826 %tmp_157 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 248, i32 255

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="8" op_0_bw="8" op_1_bw="296" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:851 %tmp_160 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 256, i32 263

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="8" op_0_bw="8" op_1_bw="296" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:885 %tmp_163 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 264, i32 271

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="8" op_0_bw="8" op_1_bw="296" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:909 %tmp_166 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 272, i32 279

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="8" op_0_bw="8" op_1_bw="296" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:950 %tmp_169 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 280, i32 287

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="8" op_0_bw="8" op_1_bw="296" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:987 %tmp_173 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 288, i32 295

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1018 %mul_ln136_281_cast = zext i11 %add_ln136_2

]]></Node>
<StgValue><ssdm name="mul_ln136_281_cast"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1019 %empty = add i12 %sub_ln136_8, i12 %zext_ln136_15

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1020 %p_cast192 = sext i12 %empty

]]></Node>
<StgValue><ssdm name="p_cast192"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1021 %mul_ln136_317_cast295 = zext i12 %sub_ln136_41

]]></Node>
<StgValue><ssdm name="mul_ln136_317_cast295"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1022 %empty_72 = add i13 %p_cast192, i13 %mul_ln136_281_cast

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1026 %mul_ln136_388_cast296 = zext i11 %add_ln136_21

]]></Node>
<StgValue><ssdm name="mul_ln136_388_cast296"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1028 %tmp65 = add i13 %mul_ln136_317_cast295, i13 %mul_ln136_388_cast296

]]></Node>
<StgValue><ssdm name="tmp65"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="14" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1060 %mul_ln136_269_cast = sext i11 %sub_ln136_10

]]></Node>
<StgValue><ssdm name="mul_ln136_269_cast"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1061 %mul_ln136_cast = zext i13 %mul_ln136

]]></Node>
<StgValue><ssdm name="mul_ln136_cast"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1064 %tmp73 = add i14 %mul_ln136_cast, i14 %mul_ln136_269_cast

]]></Node>
<StgValue><ssdm name="tmp73"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1109 %mul_ln136_316_cast311 = zext i12 %mul_ln136_11

]]></Node>
<StgValue><ssdm name="mul_ln136_316_cast311"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1112 %mul_ln136_334_cast312 = zext i11 %sub_ln136_52

]]></Node>
<StgValue><ssdm name="mul_ln136_334_cast312"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1114 %tmp85 = add i13 %mul_ln136_316_cast311, i13 %mul_ln136_334_cast312

]]></Node>
<StgValue><ssdm name="tmp85"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1137 %mul_ln136_301_cast = sext i11 %sub_ln136_33

]]></Node>
<StgValue><ssdm name="mul_ln136_301_cast"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1138 %empty_81 = add i11 %zext_ln136_25, i11 %sub_ln136_13

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1139 %p_cast203 = sext i11 %empty_81

]]></Node>
<StgValue><ssdm name="p_cast203"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1140 %mul_ln136_335_cast316 = sext i11 %sub_ln136_53

]]></Node>
<StgValue><ssdm name="mul_ln136_335_cast316"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1141 %empty_82 = add i12 %p_cast203, i12 %mul_ln136_301_cast

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1143 %mul_ln136_355_cast317 = sext i11 %sub_ln136_69

]]></Node>
<StgValue><ssdm name="mul_ln136_355_cast317"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1146 %tmp92 = add i12 %mul_ln136_335_cast316, i12 %mul_ln136_355_cast317

]]></Node>
<StgValue><ssdm name="tmp92"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1230 %empty_87 = add i12 %sub_ln136_15, i12 %zext_ln136_5

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1231 %p_cast211 = sext i12 %empty_87

]]></Node>
<StgValue><ssdm name="p_cast211"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1233 %empty_88 = add i13 %sub_ln136_24, i13 %p_cast211

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1274 %mul_ln136_274_cast343 = zext i11 %add_ln136_1

]]></Node>
<StgValue><ssdm name="mul_ln136_274_cast343"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1276 %tmp129 = sub i12 %mul_ln136_274_cast343, i12 %zext_ln136_15

]]></Node>
<StgValue><ssdm name="tmp129"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1341 %tmp148 = add i11 %zext_ln136_36, i11 %zext_ln136_29

]]></Node>
<StgValue><ssdm name="tmp148"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1393 %mul_ln136_275_cast = sext i10 %sub_ln136_12

]]></Node>
<StgValue><ssdm name="mul_ln136_275_cast"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1395 %empty_100 = add i11 %zext_ln136_76, i11 %mul_ln136_275_cast

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1452 %mul_ln136_267_cast = zext i10 %sub_ln136_9

]]></Node>
<StgValue><ssdm name="mul_ln136_267_cast"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1454 %empty_103 = add i12 %sub_ln136_19, i12 %mul_ln136_267_cast

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1456 %mul_ln136_308_cast388 = zext i11 %add_ln136_7

]]></Node>
<StgValue><ssdm name="mul_ln136_308_cast388"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1458 %mul_ln136_319_cast386 = sext i11 %sub_ln136_42

]]></Node>
<StgValue><ssdm name="mul_ln136_319_cast386"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1460 %mul_ln136_342_cast382 = sext i12 %sub_ln136_60

]]></Node>
<StgValue><ssdm name="mul_ln136_342_cast382"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1461 %mul_ln136_348_cast383 = sext i12 %sub_ln136_64

]]></Node>
<StgValue><ssdm name="mul_ln136_348_cast383"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1462 %mul_ln136_377_cast389 = zext i11 %sub_ln136_87

]]></Node>
<StgValue><ssdm name="mul_ln136_377_cast389"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1465 %mul_ln136_389_cast385 = zext i12 %sub_ln136_94

]]></Node>
<StgValue><ssdm name="mul_ln136_389_cast385"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1470 %tmp185 = add i13 %mul_ln136_342_cast382, i13 %mul_ln136_348_cast383

]]></Node>
<StgValue><ssdm name="tmp185"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1475 %tmp188 = add i13 %mul_ln136_389_cast385, i13 %mul_ln136_319_cast386

]]></Node>
<StgValue><ssdm name="tmp188"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1479 %tmp190 = add i12 %mul_ln136_308_cast388, i12 %mul_ln136_377_cast389

]]></Node>
<StgValue><ssdm name="tmp190"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1574 %mul_ln136_284_cast = zext i12 %sub_ln136_20

]]></Node>
<StgValue><ssdm name="mul_ln136_284_cast"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="13" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1575 %mul_ln136_294_cast = sext i10 %sub_ln136_28

]]></Node>
<StgValue><ssdm name="mul_ln136_294_cast"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1576 %mul_ln136_302_cast = sext i12 %sub_ln136_34

]]></Node>
<StgValue><ssdm name="mul_ln136_302_cast"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1578 %tmp219 = add i13 %mul_ln136_302_cast, i13 %mul_ln136_294_cast

]]></Node>
<StgValue><ssdm name="tmp219"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1579 %empty_108 = add i13 %tmp219, i13 %mul_ln136_284_cast

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1618 %mul_ln136_296_cast = zext i11 %add_ln136_4

]]></Node>
<StgValue><ssdm name="mul_ln136_296_cast"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1619 %empty_110 = add i13 %zext_ln136_171, i13 %mul_ln136_296_cast

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1657 %mul_ln136_277_cast = zext i11 %sub_ln136_14

]]></Node>
<StgValue><ssdm name="mul_ln136_277_cast"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1658 %and_ln136_37_cast = zext i12 %p_shl2

]]></Node>
<StgValue><ssdm name="and_ln136_37_cast"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1659 %empty_113 = sub i12 %mul_ln136_277_cast, i12 %zext_ln136_6

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1661 %mul_ln136_304_cast426 = zext i11 %add_ln136_5

]]></Node>
<StgValue><ssdm name="mul_ln136_304_cast426"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1663 %tmp243 = add i13 %and_ln136_37_cast, i13 %mul_ln136_304_cast426

]]></Node>
<StgValue><ssdm name="tmp243"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="13" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1703 %input_38_cast250 = zext i8 %tmp_35

]]></Node>
<StgValue><ssdm name="input_38_cast250"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1704 %shl_ln136_cast = zext i12 %shl_ln

]]></Node>
<StgValue><ssdm name="shl_ln136_cast"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1705 %empty_117 = add i13 %input_38_cast250, i13 %shl_ln136_cast

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1706 %p_cast251 = zext i13 %empty_117

]]></Node>
<StgValue><ssdm name="p_cast251"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1708 %empty_118 = add i14 %mul_ln136_3, i14 %p_cast251

]]></Node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1769 %mul_ln136_285_cast = zext i11 %sub_ln136_21

]]></Node>
<StgValue><ssdm name="mul_ln136_285_cast"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1771 %empty_121 = add i13 %sub_ln136_29, i13 %mul_ln136_285_cast

]]></Node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="281" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="14" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:20 %zext_ln136_3 = zext i8 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln136_3"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="13" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:21 %zext_ln136_4 = zext i8 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln136_4"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="13" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:28 %muxLogicI0_to_mul_ln136_1 = muxlogic i13 %zext_ln136_4

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_1"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="13" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:29 %muxLogicI1_to_mul_ln136_1 = muxlogic i13 19

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_1"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:30 %mul_ln136_1 = mul i13 %zext_ln136_4, i13 19

]]></Node>
<StgValue><ssdm name="mul_ln136_1"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:33 %tmp_40 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_s, i4 0

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:34 %zext_ln136_20 = zext i12 %tmp_40

]]></Node>
<StgValue><ssdm name="zext_ln136_20"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:35 %sub_ln136_11 = sub i13 %zext_ln136_4, i13 %zext_ln136_20

]]></Node>
<StgValue><ssdm name="sub_ln136_11"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:36 %shl_ln136_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %sub_ln136_11, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln136_1"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:37 %sext_ln136 = sext i15 %shl_ln136_1

]]></Node>
<StgValue><ssdm name="sext_ln136"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="14" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:38 %muxLogicI0_to_mul_ln136_2 = muxlogic i14 %zext_ln136_3

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_2"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="14" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:39 %muxLogicI1_to_mul_ln136_2 = muxlogic i14 16362

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_2"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:40 %mul_ln136_2 = mul i14 %zext_ln136_3, i14 16362

]]></Node>
<StgValue><ssdm name="mul_ln136_2"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:43 %shl_ln136_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %tmp_35, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln136_2"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:44 %zext_ln136_10 = zext i13 %shl_ln136_2

]]></Node>
<StgValue><ssdm name="zext_ln136_10"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:81 %zext_ln136_14 = zext i8 %tmp_46

]]></Node>
<StgValue><ssdm name="zext_ln136_14"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:82 %zext_ln136_16 = zext i8 %tmp_46

]]></Node>
<StgValue><ssdm name="zext_ln136_16"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="15" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:84 %zext_ln136_18 = zext i8 %tmp_46

]]></Node>
<StgValue><ssdm name="zext_ln136_18"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:86 %tmp_47 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_46, i4 0

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:87 %zext_ln136_81 = zext i12 %tmp_47

]]></Node>
<StgValue><ssdm name="zext_ln136_81"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:90 %sub_ln136_22 = sub i13 %zext_ln136_84, i13 %zext_ln136_81

]]></Node>
<StgValue><ssdm name="sub_ln136_22"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:101 %sub_ln136 = sub i9 0, i9 %zext_ln136_16

]]></Node>
<StgValue><ssdm name="sub_ln136"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:102 %shl_ln136_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %sub_ln136, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln136_4"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:103 %sext_ln136_2 = sext i11 %shl_ln136_4

]]></Node>
<StgValue><ssdm name="sext_ln136_2"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="15" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:104 %muxLogicI0_to_mul_ln136_5 = muxlogic i15 %zext_ln136_18

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_5"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="15" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:105 %muxLogicI1_to_mul_ln136_5 = muxlogic i15 113

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_5"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:106 %mul_ln136_5 = mul i15 %zext_ln136_18, i15 113

]]></Node>
<StgValue><ssdm name="mul_ln136_5"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:108 %p_shl3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %tmp_46, i7 0

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:109 %sub_ln136_27 = sub i15 %p_shl3, i15 %zext_ln136_18

]]></Node>
<StgValue><ssdm name="sub_ln136_27"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:110 %tmp_51 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %tmp_46, i6 0

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:111 %zext_ln136_102 = zext i14 %tmp_51

]]></Node>
<StgValue><ssdm name="zext_ln136_102"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:112 %add_ln136_3 = add i15 %zext_ln136_102, i15 %zext_ln136_18

]]></Node>
<StgValue><ssdm name="add_ln136_3"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="14" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:117 %muxLogicI0_to_mul_ln136_6 = muxlogic i14 %zext_ln136_14

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_6"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="14" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:118 %muxLogicI1_to_mul_ln136_6 = muxlogic i14 16361

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_6"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:119 %mul_ln136_6 = mul i14 %zext_ln136_14, i14 16361

]]></Node>
<StgValue><ssdm name="mul_ln136_6"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="13" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:122 %zext_ln136_22 = zext i8 %tmp_52

]]></Node>
<StgValue><ssdm name="zext_ln136_22"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:124 %p_shl4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_52, i4 0

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:126 %zext_ln136_123 = zext i10 %tmp_53

]]></Node>
<StgValue><ssdm name="zext_ln136_123"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:127 %sub_ln136_30 = sub i12 %p_shl4, i12 %zext_ln136_123

]]></Node>
<StgValue><ssdm name="sub_ln136_30"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:128 %zext_ln136_126 = zext i12 %p_shl4

]]></Node>
<StgValue><ssdm name="zext_ln136_126"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:129 %sub_ln136_31 = sub i13 %zext_ln136_22, i13 %zext_ln136_126

]]></Node>
<StgValue><ssdm name="sub_ln136_31"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:132 %shl_ln136_6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %sub_ln136_32, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln136_6"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:133 %sext_ln136_3 = sext i13 %shl_ln136_6

]]></Node>
<StgValue><ssdm name="sext_ln136_3"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:134 %sext_ln136_4 = sext i13 %shl_ln136_6

]]></Node>
<StgValue><ssdm name="sext_ln136_4"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="13" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:139 %muxLogicI0_to_mul_ln136_7 = muxlogic i13 %zext_ln136_22

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_7"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="13" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:140 %muxLogicI1_to_mul_ln136_7 = muxlogic i13 22

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_7"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:141 %mul_ln136_7 = mul i13 %zext_ln136_22, i13 22

]]></Node>
<StgValue><ssdm name="mul_ln136_7"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="13" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:146 %zext_ln136_26 = zext i8 %tmp_55

]]></Node>
<StgValue><ssdm name="zext_ln136_26"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:147 %tmp_56 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_55, i3 0

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:148 %zext_ln136_154 = zext i11 %tmp_56

]]></Node>
<StgValue><ssdm name="zext_ln136_154"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:149 %sub_ln136_35 = sub i13 0, i13 %zext_ln136_154

]]></Node>
<StgValue><ssdm name="sub_ln136_35"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:150 %tmp_57 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_55, i1 0

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="13" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:151 %zext_ln136_157 = zext i9 %tmp_57

]]></Node>
<StgValue><ssdm name="zext_ln136_157"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:152 %sub_ln136_36 = sub i13 %sub_ln136_35, i13 %zext_ln136_157

]]></Node>
<StgValue><ssdm name="sub_ln136_36"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="13" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:153 %muxLogicI0_to_mul_ln136_8 = muxlogic i13 %zext_ln136_26

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_8"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="13" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:154 %muxLogicI1_to_mul_ln136_8 = muxlogic i13 26

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_8"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:155 %mul_ln136_8 = mul i13 %zext_ln136_26, i13 26

]]></Node>
<StgValue><ssdm name="mul_ln136_8"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:157 %tmp_58 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_55, i4 0

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:158 %zext_ln136_159 = zext i12 %tmp_58

]]></Node>
<StgValue><ssdm name="zext_ln136_159"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="13" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:160 %zext_ln136_162 = zext i10 %tmp_59

]]></Node>
<StgValue><ssdm name="zext_ln136_162"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:161 %add_ln136_6 = add i13 %zext_ln136_159, i13 %zext_ln136_162

]]></Node>
<StgValue><ssdm name="add_ln136_6"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:162 %shl_ln136_8 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln136_6, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln136_8"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="10" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:172 %zext_ln136_31 = zext i8 %tmp_60

]]></Node>
<StgValue><ssdm name="zext_ln136_31"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:173 %p_shl5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_60, i2 0

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:174 %sub_ln136_37 = sub i10 %p_shl5, i10 %zext_ln136_31

]]></Node>
<StgValue><ssdm name="sub_ln136_37"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="10" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:200 %zext_ln136_34 = zext i8 %tmp_67

]]></Node>
<StgValue><ssdm name="zext_ln136_34"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="13" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:201 %zext_ln136_35 = zext i8 %tmp_67

]]></Node>
<StgValue><ssdm name="zext_ln136_35"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="12" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:203 %zext_ln136_37 = zext i8 %tmp_67

]]></Node>
<StgValue><ssdm name="zext_ln136_37"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="12" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:204 %muxLogicI0_to_mul_ln136_12 = muxlogic i12 %zext_ln136_37

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_12"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="12" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:205 %muxLogicI1_to_mul_ln136_12 = muxlogic i12 13

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_12"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:206 %mul_ln136_12 = mul i12 %zext_ln136_37, i12 13

]]></Node>
<StgValue><ssdm name="mul_ln136_12"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:210 %tmp_69 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_67, i3 0

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:211 %zext_ln136_175 = zext i11 %tmp_69

]]></Node>
<StgValue><ssdm name="zext_ln136_175"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:212 %tmp_70 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_67, i1 0

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="12" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:213 %zext_ln136_176 = zext i9 %tmp_70

]]></Node>
<StgValue><ssdm name="zext_ln136_176"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:214 %add_ln136_9 = add i12 %zext_ln136_175, i12 %zext_ln136_176

]]></Node>
<StgValue><ssdm name="add_ln136_9"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:215 %tmp_71 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_67, i4 0

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:216 %zext_ln136_177 = zext i12 %tmp_71

]]></Node>
<StgValue><ssdm name="zext_ln136_177"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="13" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:217 %zext_ln136_178 = zext i9 %tmp_70

]]></Node>
<StgValue><ssdm name="zext_ln136_178"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:218 %add_ln136_10 = add i13 %zext_ln136_177, i13 %zext_ln136_178

]]></Node>
<StgValue><ssdm name="add_ln136_10"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:219 %sub_ln136_43 = sub i10 %tmp_68, i10 %zext_ln136_34

]]></Node>
<StgValue><ssdm name="sub_ln136_43"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="13" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:220 %muxLogicI0_to_mul_ln136_13 = muxlogic i13 %zext_ln136_35

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_13"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="13" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:221 %muxLogicI1_to_mul_ln136_13 = muxlogic i13 19

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_13"/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:222 %mul_ln136_13 = mul i13 %zext_ln136_35, i13 19

]]></Node>
<StgValue><ssdm name="mul_ln136_13"/></StgValue>
</operation>

<operation id="365" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="12" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:225 %zext_ln136_39 = zext i8 %tmp_72

]]></Node>
<StgValue><ssdm name="zext_ln136_39"/></StgValue>
</operation>

<operation id="366" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="14" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:226 %zext_ln136_40 = zext i8 %tmp_72

]]></Node>
<StgValue><ssdm name="zext_ln136_40"/></StgValue>
</operation>

<operation id="367" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="13" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:228 %zext_ln136_42 = zext i8 %tmp_72

]]></Node>
<StgValue><ssdm name="zext_ln136_42"/></StgValue>
</operation>

<operation id="368" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:229 %tmp_73 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_72, i4 0

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="369" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:230 %zext_ln136_179 = zext i12 %tmp_73

]]></Node>
<StgValue><ssdm name="zext_ln136_179"/></StgValue>
</operation>

<operation id="370" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:231 %tmp_74 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_72, i2 0

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="371" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="13" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:232 %zext_ln136_180 = zext i10 %tmp_74

]]></Node>
<StgValue><ssdm name="zext_ln136_180"/></StgValue>
</operation>

<operation id="372" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:233 %add_ln136_11 = add i13 %zext_ln136_179, i13 %zext_ln136_180

]]></Node>
<StgValue><ssdm name="add_ln136_11"/></StgValue>
</operation>

<operation id="373" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:235 %shl_ln136_9 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %sub_ln136_1, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln136_9"/></StgValue>
</operation>

<operation id="374" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="14" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:236 %sext_ln136_5 = sext i11 %shl_ln136_9

]]></Node>
<StgValue><ssdm name="sext_ln136_5"/></StgValue>
</operation>

<operation id="375" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:237 %sext_ln136_6 = sext i11 %shl_ln136_9

]]></Node>
<StgValue><ssdm name="sext_ln136_6"/></StgValue>
</operation>

<operation id="376" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:238 %zext_ln136_43 = zext i10 %tmp_74

]]></Node>
<StgValue><ssdm name="zext_ln136_43"/></StgValue>
</operation>

<operation id="377" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:239 %zext_ln136_181 = zext i12 %tmp_73

]]></Node>
<StgValue><ssdm name="zext_ln136_181"/></StgValue>
</operation>

<operation id="378" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:240 %sub_ln136_44 = sub i14 0, i14 %zext_ln136_181

]]></Node>
<StgValue><ssdm name="sub_ln136_44"/></StgValue>
</operation>

<operation id="379" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:241 %sub_ln136_45 = sub i14 %sub_ln136_44, i14 %zext_ln136_40

]]></Node>
<StgValue><ssdm name="sub_ln136_45"/></StgValue>
</operation>

<operation id="380" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:242 %sub_ln136_46 = sub i12 0, i12 %zext_ln136_43

]]></Node>
<StgValue><ssdm name="sub_ln136_46"/></StgValue>
</operation>

<operation id="381" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:243 %sub_ln136_47 = sub i12 %sub_ln136_46, i12 %zext_ln136_39

]]></Node>
<StgValue><ssdm name="sub_ln136_47"/></StgValue>
</operation>

<operation id="382" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:247 %tmp_75 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %tmp_72, i6 0

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="383" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:248 %zext_ln136_182 = zext i14 %tmp_75

]]></Node>
<StgValue><ssdm name="zext_ln136_182"/></StgValue>
</operation>

<operation id="384" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="15" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:249 %zext_ln136_183 = zext i12 %tmp_73

]]></Node>
<StgValue><ssdm name="zext_ln136_183"/></StgValue>
</operation>

<operation id="385" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:250 %sub_ln136_48 = sub i15 %zext_ln136_183, i15 %zext_ln136_182

]]></Node>
<StgValue><ssdm name="sub_ln136_48"/></StgValue>
</operation>

<operation id="386" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:251 %tmp_76 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_72, i3 0

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="387" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:252 %zext_ln136_184 = zext i11 %tmp_76

]]></Node>
<StgValue><ssdm name="zext_ln136_184"/></StgValue>
</operation>

<operation id="388" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:253 %add_ln136_12 = add i12 %zext_ln136_184, i12 %zext_ln136_39

]]></Node>
<StgValue><ssdm name="add_ln136_12"/></StgValue>
</operation>

<operation id="389" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="13" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:254 %muxLogicI0_to_mul_ln136_14 = muxlogic i13 %zext_ln136_42

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_14"/></StgValue>
</operation>

<operation id="390" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="13" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:255 %muxLogicI1_to_mul_ln136_14 = muxlogic i13 8181

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_14"/></StgValue>
</operation>

<operation id="391" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:256 %mul_ln136_14 = mul i13 %zext_ln136_42, i13 8181

]]></Node>
<StgValue><ssdm name="mul_ln136_14"/></StgValue>
</operation>

<operation id="392" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:257 %add_ln136_13 = add i13 %zext_ln136_179, i13 %zext_ln136_42

]]></Node>
<StgValue><ssdm name="add_ln136_13"/></StgValue>
</operation>

<operation id="393" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="12" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:265 %zext_ln136_47 = zext i8 %tmp_78

]]></Node>
<StgValue><ssdm name="zext_ln136_47"/></StgValue>
</operation>

<operation id="394" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="13" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:266 %zext_ln136_48 = zext i8 %tmp_78

]]></Node>
<StgValue><ssdm name="zext_ln136_48"/></StgValue>
</operation>

<operation id="395" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="13" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:267 %muxLogicI0_to_mul_ln136_15 = muxlogic i13 %zext_ln136_48

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_15"/></StgValue>
</operation>

<operation id="396" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="13" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:268 %muxLogicI1_to_mul_ln136_15 = muxlogic i13 22

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_15"/></StgValue>
</operation>

<operation id="397" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:269 %mul_ln136_15 = mul i13 %zext_ln136_48, i13 22

]]></Node>
<StgValue><ssdm name="mul_ln136_15"/></StgValue>
</operation>

<operation id="398" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:271 %zext_ln136_186 = zext i11 %tmp_79

]]></Node>
<StgValue><ssdm name="zext_ln136_186"/></StgValue>
</operation>

<operation id="399" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:272 %sub_ln136_51 = sub i12 %zext_ln136_47, i12 %zext_ln136_186

]]></Node>
<StgValue><ssdm name="sub_ln136_51"/></StgValue>
</operation>

<operation id="400" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:280 %tmp_81 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_78, i4 0

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="401" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:281 %zext_ln136_188 = zext i12 %tmp_81

]]></Node>
<StgValue><ssdm name="zext_ln136_188"/></StgValue>
</operation>

<operation id="402" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:282 %sub_ln136_54 = sub i13 %zext_ln136_48, i13 %zext_ln136_188

]]></Node>
<StgValue><ssdm name="sub_ln136_54"/></StgValue>
</operation>

<operation id="403" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:289 %zext_ln136_49 = zext i8 %tmp_83

]]></Node>
<StgValue><ssdm name="zext_ln136_49"/></StgValue>
</operation>

<operation id="404" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="13" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:291 %zext_ln136_51 = zext i8 %tmp_83

]]></Node>
<StgValue><ssdm name="zext_ln136_51"/></StgValue>
</operation>

<operation id="405" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="14" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:292 %zext_ln136_52 = zext i8 %tmp_83

]]></Node>
<StgValue><ssdm name="zext_ln136_52"/></StgValue>
</operation>

<operation id="406" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="10" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:293 %zext_ln136_53 = zext i8 %tmp_83

]]></Node>
<StgValue><ssdm name="zext_ln136_53"/></StgValue>
</operation>

<operation id="407" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:294 %p_shl6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_83, i2 0

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="408" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:295 %sub_ln136_57 = sub i10 %p_shl6, i10 %zext_ln136_53

]]></Node>
<StgValue><ssdm name="sub_ln136_57"/></StgValue>
</operation>

<operation id="409" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:296 %shl_ln136_11 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sub_ln136_57, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln136_11"/></StgValue>
</operation>

<operation id="410" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:297 %zext_ln136_54 = zext i12 %shl_ln136_11

]]></Node>
<StgValue><ssdm name="zext_ln136_54"/></StgValue>
</operation>

<operation id="411" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:300 %tmp_84 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %tmp_83, i5 0

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="412" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:301 %zext_ln136_191 = zext i13 %tmp_84

]]></Node>
<StgValue><ssdm name="zext_ln136_191"/></StgValue>
</operation>

<operation id="413" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:302 %add_ln136_14 = add i14 %zext_ln136_191, i14 %zext_ln136_52

]]></Node>
<StgValue><ssdm name="add_ln136_14"/></StgValue>
</operation>

<operation id="414" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:304 %zext_ln136_192 = zext i11 %tmp_85

]]></Node>
<StgValue><ssdm name="zext_ln136_192"/></StgValue>
</operation>

<operation id="415" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:305 %sub_ln136_58 = sub i13 0, i13 %zext_ln136_192

]]></Node>
<StgValue><ssdm name="sub_ln136_58"/></StgValue>
</operation>

<operation id="416" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:306 %sub_ln136_59 = sub i13 %sub_ln136_58, i13 %zext_ln136_51

]]></Node>
<StgValue><ssdm name="sub_ln136_59"/></StgValue>
</operation>

<operation id="417" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="13" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:311 %muxLogicI0_to_mul_ln136_16 = muxlogic i13 %zext_ln136_51

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_16"/></StgValue>
</operation>

<operation id="418" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="13" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:312 %muxLogicI1_to_mul_ln136_16 = muxlogic i13 22

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_16"/></StgValue>
</operation>

<operation id="419" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:313 %mul_ln136_16 = mul i13 %zext_ln136_51, i13 22

]]></Node>
<StgValue><ssdm name="mul_ln136_16"/></StgValue>
</operation>

<operation id="420" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:314 %sub_ln136_2 = sub i9 0, i9 %zext_ln136_49

]]></Node>
<StgValue><ssdm name="sub_ln136_2"/></StgValue>
</operation>

<operation id="421" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:321 %tmp_88 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_86, i2 0

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="422" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:322 %zext_ln136_195 = zext i10 %tmp_88

]]></Node>
<StgValue><ssdm name="zext_ln136_195"/></StgValue>
</operation>

<operation id="423" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:323 %sub_ln136_62 = sub i12 0, i12 %zext_ln136_195

]]></Node>
<StgValue><ssdm name="sub_ln136_62"/></StgValue>
</operation>

<operation id="424" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:324 %sub_ln136_63 = sub i12 %sub_ln136_62, i12 %zext_ln136_59

]]></Node>
<StgValue><ssdm name="sub_ln136_63"/></StgValue>
</operation>

<operation id="425" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:335 %tmp_89 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_86, i4 0

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="426" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:336 %zext_ln136_196 = zext i12 %tmp_89

]]></Node>
<StgValue><ssdm name="zext_ln136_196"/></StgValue>
</operation>

<operation id="427" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:337 %sub_ln136_65 = sub i14 0, i14 %zext_ln136_196

]]></Node>
<StgValue><ssdm name="sub_ln136_65"/></StgValue>
</operation>

<operation id="428" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:338 %tmp_90 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_86, i1 0

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="429" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="14" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:339 %zext_ln136_197 = zext i9 %tmp_90

]]></Node>
<StgValue><ssdm name="zext_ln136_197"/></StgValue>
</operation>

<operation id="430" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:340 %sub_ln136_66 = sub i14 %sub_ln136_65, i14 %zext_ln136_197

]]></Node>
<StgValue><ssdm name="sub_ln136_66"/></StgValue>
</operation>

<operation id="431" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="15" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:342 %zext_ln136_60 = zext i8 %tmp_91

]]></Node>
<StgValue><ssdm name="zext_ln136_60"/></StgValue>
</operation>

<operation id="432" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="13" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:343 %zext_ln136_61 = zext i8 %tmp_91

]]></Node>
<StgValue><ssdm name="zext_ln136_61"/></StgValue>
</operation>

<operation id="433" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:344 %zext_ln136_62 = zext i8 %tmp_91

]]></Node>
<StgValue><ssdm name="zext_ln136_62"/></StgValue>
</operation>

<operation id="434" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="14" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:345 %zext_ln136_63 = zext i8 %tmp_91

]]></Node>
<StgValue><ssdm name="zext_ln136_63"/></StgValue>
</operation>

<operation id="435" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:350 %shl_ln136_13 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %sub_ln136_67, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln136_13"/></StgValue>
</operation>

<operation id="436" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:351 %sext_ln136_12 = sext i13 %shl_ln136_13

]]></Node>
<StgValue><ssdm name="sext_ln136_12"/></StgValue>
</operation>

<operation id="437" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="15" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:352 %sext_ln136_13 = sext i13 %shl_ln136_13

]]></Node>
<StgValue><ssdm name="sext_ln136_13"/></StgValue>
</operation>

<operation id="438" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:356 %sub_ln136_3 = sub i9 0, i9 %zext_ln136_62

]]></Node>
<StgValue><ssdm name="sub_ln136_3"/></StgValue>
</operation>

<operation id="439" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="14" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:357 %muxLogicI0_to_mul_ln136_21 = muxlogic i14 %zext_ln136_63

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_21"/></StgValue>
</operation>

<operation id="440" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="14" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:358 %muxLogicI1_to_mul_ln136_21 = muxlogic i14 16361

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_21"/></StgValue>
</operation>

<operation id="441" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:359 %mul_ln136_21 = mul i14 %zext_ln136_63, i14 16361

]]></Node>
<StgValue><ssdm name="mul_ln136_21"/></StgValue>
</operation>

<operation id="442" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:360 %tmp_93 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_91, i4 0

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="443" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:361 %zext_ln136_199 = zext i12 %tmp_93

]]></Node>
<StgValue><ssdm name="zext_ln136_199"/></StgValue>
</operation>

<operation id="444" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="13" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:362 %zext_ln136_200 = zext i10 %tmp_92

]]></Node>
<StgValue><ssdm name="zext_ln136_200"/></StgValue>
</operation>

<operation id="445" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:363 %sub_ln136_68 = sub i13 %zext_ln136_200, i13 %zext_ln136_199

]]></Node>
<StgValue><ssdm name="sub_ln136_68"/></StgValue>
</operation>

<operation id="446" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="15" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:368 %muxLogicI0_to_mul_ln136_22 = muxlogic i15 %zext_ln136_60

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_22"/></StgValue>
</operation>

<operation id="447" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="15" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:369 %muxLogicI1_to_mul_ln136_22 = muxlogic i15 89

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_22"/></StgValue>
</operation>

<operation id="448" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:370 %mul_ln136_22 = mul i15 %zext_ln136_60, i15 89

]]></Node>
<StgValue><ssdm name="mul_ln136_22"/></StgValue>
</operation>

<operation id="449" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:371 %zext_ln136_201 = zext i12 %tmp_93

]]></Node>
<StgValue><ssdm name="zext_ln136_201"/></StgValue>
</operation>

<operation id="450" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:372 %sub_ln136_70 = sub i14 0, i14 %zext_ln136_201

]]></Node>
<StgValue><ssdm name="sub_ln136_70"/></StgValue>
</operation>

<operation id="451" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:373 %sub_ln136_71 = sub i14 %sub_ln136_70, i14 %zext_ln136_63

]]></Node>
<StgValue><ssdm name="sub_ln136_71"/></StgValue>
</operation>

<operation id="452" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:377 %tmp_95 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_91, i1 0

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="453" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="13" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:378 %zext_ln136_203 = zext i9 %tmp_95

]]></Node>
<StgValue><ssdm name="zext_ln136_203"/></StgValue>
</operation>

<operation id="454" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:379 %sub_ln136_73 = sub i13 %sub_ln136_72, i13 %zext_ln136_203

]]></Node>
<StgValue><ssdm name="sub_ln136_73"/></StgValue>
</operation>

<operation id="455" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:380 %sub_ln136_74 = sub i13 %sub_ln136_72, i13 %zext_ln136_61

]]></Node>
<StgValue><ssdm name="sub_ln136_74"/></StgValue>
</operation>

<operation id="456" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="13" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:381 %muxLogicI0_to_mul_ln136_23 = muxlogic i13 %zext_ln136_61

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_23"/></StgValue>
</operation>

<operation id="457" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="13" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:382 %muxLogicI1_to_mul_ln136_23 = muxlogic i13 19

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_23"/></StgValue>
</operation>

<operation id="458" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:383 %mul_ln136_23 = mul i13 %zext_ln136_61, i13 19

]]></Node>
<StgValue><ssdm name="mul_ln136_23"/></StgValue>
</operation>

<operation id="459" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="12" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:388 %zext_ln136_67 = zext i8 %tmp_96

]]></Node>
<StgValue><ssdm name="zext_ln136_67"/></StgValue>
</operation>

<operation id="460" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:392 %tmp_97 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_96, i4 0

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="461" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:393 %zext_ln136_204 = zext i12 %tmp_97

]]></Node>
<StgValue><ssdm name="zext_ln136_204"/></StgValue>
</operation>

<operation id="462" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:394 %sub_ln136_75 = sub i14 0, i14 %zext_ln136_204

]]></Node>
<StgValue><ssdm name="sub_ln136_75"/></StgValue>
</operation>

<operation id="463" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:395 %tmp_98 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_96, i2 0

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="464" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="14" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:396 %zext_ln136_205 = zext i10 %tmp_98

]]></Node>
<StgValue><ssdm name="zext_ln136_205"/></StgValue>
</operation>

<operation id="465" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:397 %sub_ln136_76 = sub i14 %sub_ln136_75, i14 %zext_ln136_205

]]></Node>
<StgValue><ssdm name="sub_ln136_76"/></StgValue>
</operation>

<operation id="466" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="12" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:398 %muxLogicI0_to_mul_ln136_26 = muxlogic i12 %zext_ln136_67

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_26"/></StgValue>
</operation>

<operation id="467" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="12" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:399 %muxLogicI1_to_mul_ln136_26 = muxlogic i12 11

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_26"/></StgValue>
</operation>

<operation id="468" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:400 %mul_ln136_26 = mul i12 %zext_ln136_67, i12 11

]]></Node>
<StgValue><ssdm name="mul_ln136_26"/></StgValue>
</operation>

<operation id="469" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:401 %zext_ln136_206 = zext i10 %tmp_98

]]></Node>
<StgValue><ssdm name="zext_ln136_206"/></StgValue>
</operation>

<operation id="470" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:402 %sub_ln136_77 = sub i12 0, i12 %zext_ln136_206

]]></Node>
<StgValue><ssdm name="sub_ln136_77"/></StgValue>
</operation>

<operation id="471" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:403 %sub_ln136_78 = sub i12 %sub_ln136_77, i12 %zext_ln136_67

]]></Node>
<StgValue><ssdm name="sub_ln136_78"/></StgValue>
</operation>

<operation id="472" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:407 %sub_ln136_79 = sub i12 %tmp_97, i12 %zext_ln136_67

]]></Node>
<StgValue><ssdm name="sub_ln136_79"/></StgValue>
</operation>

<operation id="473" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:412 %zext_ln136_208 = zext i12 %tmp_97

]]></Node>
<StgValue><ssdm name="zext_ln136_208"/></StgValue>
</operation>

<operation id="474" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="13" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:413 %zext_ln136_209 = zext i10 %tmp_98

]]></Node>
<StgValue><ssdm name="zext_ln136_209"/></StgValue>
</operation>

<operation id="475" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:414 %add_ln136_15 = add i13 %zext_ln136_208, i13 %zext_ln136_209

]]></Node>
<StgValue><ssdm name="add_ln136_15"/></StgValue>
</operation>

<operation id="476" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="10" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:420 %zext_ln136_70 = zext i8 %tmp_100

]]></Node>
<StgValue><ssdm name="zext_ln136_70"/></StgValue>
</operation>

<operation id="477" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="12" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:421 %zext_ln136_71 = zext i8 %tmp_100

]]></Node>
<StgValue><ssdm name="zext_ln136_71"/></StgValue>
</operation>

<operation id="478" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:423 %zext_ln136_211 = zext i11 %tmp_101

]]></Node>
<StgValue><ssdm name="zext_ln136_211"/></StgValue>
</operation>

<operation id="479" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:424 %sub_ln136_81 = sub i12 %zext_ln136_71, i12 %zext_ln136_211

]]></Node>
<StgValue><ssdm name="sub_ln136_81"/></StgValue>
</operation>

<operation id="480" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:425 %p_shl8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_100, i2 0

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="481" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:426 %sub_ln136_82 = sub i10 %p_shl8, i10 %zext_ln136_70

]]></Node>
<StgValue><ssdm name="sub_ln136_82"/></StgValue>
</operation>

<operation id="482" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:427 %and_ln136_7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_100, i4 0

]]></Node>
<StgValue><ssdm name="and_ln136_7"/></StgValue>
</operation>

<operation id="483" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:431 %zext_ln136_212 = zext i10 %p_shl8

]]></Node>
<StgValue><ssdm name="zext_ln136_212"/></StgValue>
</operation>

<operation id="484" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:432 %sub_ln136_83 = sub i12 0, i12 %zext_ln136_212

]]></Node>
<StgValue><ssdm name="sub_ln136_83"/></StgValue>
</operation>

<operation id="485" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:433 %sub_ln136_84 = sub i12 %sub_ln136_83, i12 %zext_ln136_71

]]></Node>
<StgValue><ssdm name="sub_ln136_84"/></StgValue>
</operation>

<operation id="486" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="12" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:434 %muxLogicI0_to_mul_ln136_28 = muxlogic i12 %zext_ln136_71

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_28"/></StgValue>
</operation>

<operation id="487" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="12" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:435 %muxLogicI1_to_mul_ln136_28 = muxlogic i12 11

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_28"/></StgValue>
</operation>

<operation id="488" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:436 %mul_ln136_28 = mul i12 %zext_ln136_71, i12 11

]]></Node>
<StgValue><ssdm name="mul_ln136_28"/></StgValue>
</operation>

<operation id="489" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:446 %sub_ln136_88 = sub i12 %and_ln136_7, i12 %zext_ln136_212

]]></Node>
<StgValue><ssdm name="sub_ln136_88"/></StgValue>
</operation>

<operation id="490" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="12" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:447 %zext_ln136_215 = zext i9 %tmp_102

]]></Node>
<StgValue><ssdm name="zext_ln136_215"/></StgValue>
</operation>

<operation id="491" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:448 %add_ln136_17 = add i12 %zext_ln136_211, i12 %zext_ln136_215

]]></Node>
<StgValue><ssdm name="add_ln136_17"/></StgValue>
</operation>

<operation id="492" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="13" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:450 %zext_ln136_72 = zext i8 %tmp_103

]]></Node>
<StgValue><ssdm name="zext_ln136_72"/></StgValue>
</operation>

<operation id="493" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="12" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:451 %zext_ln136_73 = zext i8 %tmp_103

]]></Node>
<StgValue><ssdm name="zext_ln136_73"/></StgValue>
</operation>

<operation id="494" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="12" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:452 %muxLogicI0_to_mul_ln136_30 = muxlogic i12 %zext_ln136_73

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_30"/></StgValue>
</operation>

<operation id="495" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="12" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:453 %muxLogicI1_to_mul_ln136_30 = muxlogic i12 11

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_30"/></StgValue>
</operation>

<operation id="496" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:454 %mul_ln136_30 = mul i12 %zext_ln136_73, i12 11

]]></Node>
<StgValue><ssdm name="mul_ln136_30"/></StgValue>
</operation>

<operation id="497" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:455 %tmp_104 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_103, i4 0

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="498" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:456 %zext_ln136_216 = zext i12 %tmp_104

]]></Node>
<StgValue><ssdm name="zext_ln136_216"/></StgValue>
</operation>

<operation id="499" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:457 %tmp_105 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_103, i2 0

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="500" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="13" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:458 %zext_ln136_217 = zext i10 %tmp_105

]]></Node>
<StgValue><ssdm name="zext_ln136_217"/></StgValue>
</operation>

<operation id="501" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:459 %add_ln136_18 = add i13 %zext_ln136_216, i13 %zext_ln136_217

]]></Node>
<StgValue><ssdm name="add_ln136_18"/></StgValue>
</operation>

<operation id="502" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:460 %sub_ln136_89 = sub i13 %zext_ln136_72, i13 %zext_ln136_216

]]></Node>
<StgValue><ssdm name="sub_ln136_89"/></StgValue>
</operation>

<operation id="503" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:461 %tmp_106 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_103, i3 0

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="504" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:462 %zext_ln136_218 = zext i11 %tmp_106

]]></Node>
<StgValue><ssdm name="zext_ln136_218"/></StgValue>
</operation>

<operation id="505" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:463 %sub_ln136_90 = sub i13 0, i13 %zext_ln136_218

]]></Node>
<StgValue><ssdm name="sub_ln136_90"/></StgValue>
</operation>

<operation id="506" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:464 %tmp_107 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_103, i1 0

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="507" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="13" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:465 %zext_ln136_219 = zext i9 %tmp_107

]]></Node>
<StgValue><ssdm name="zext_ln136_219"/></StgValue>
</operation>

<operation id="508" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:466 %sub_ln136_91 = sub i13 %sub_ln136_90, i13 %zext_ln136_219

]]></Node>
<StgValue><ssdm name="sub_ln136_91"/></StgValue>
</operation>

<operation id="509" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:467 %zext_ln136_220 = zext i11 %tmp_106

]]></Node>
<StgValue><ssdm name="zext_ln136_220"/></StgValue>
</operation>

<operation id="510" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="12" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:468 %zext_ln136_221 = zext i9 %tmp_107

]]></Node>
<StgValue><ssdm name="zext_ln136_221"/></StgValue>
</operation>

<operation id="511" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:469 %add_ln136_19 = add i12 %zext_ln136_220, i12 %zext_ln136_221

]]></Node>
<StgValue><ssdm name="add_ln136_19"/></StgValue>
</operation>

<operation id="512" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:470 %sub_ln136_92 = sub i12 %tmp_104, i12 %zext_ln136_221

]]></Node>
<StgValue><ssdm name="sub_ln136_92"/></StgValue>
</operation>

<operation id="513" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:471 %add_ln136_20 = add i13 %zext_ln136_216, i13 %zext_ln136_72

]]></Node>
<StgValue><ssdm name="add_ln136_20"/></StgValue>
</operation>

<operation id="514" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:489 %zext_ln136_77 = zext i8 %tmp_112

]]></Node>
<StgValue><ssdm name="zext_ln136_77"/></StgValue>
</operation>

<operation id="515" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="11" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:490 %zext_ln136_78 = zext i8 %tmp_112

]]></Node>
<StgValue><ssdm name="zext_ln136_78"/></StgValue>
</operation>

<operation id="516" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:501 %p_shl10 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_112, i3 0

]]></Node>
<StgValue><ssdm name="p_shl10"/></StgValue>
</operation>

<operation id="517" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:502 %sub_ln136_97 = sub i11 %p_shl10, i11 %zext_ln136_78

]]></Node>
<StgValue><ssdm name="sub_ln136_97"/></StgValue>
</operation>

<operation id="518" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:503 %tmp_114 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_112, i2 0

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="519" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:504 %zext_ln136_227 = zext i10 %tmp_114

]]></Node>
<StgValue><ssdm name="zext_ln136_227"/></StgValue>
</operation>

<operation id="520" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:505 %sub_ln136_98 = sub i11 0, i11 %zext_ln136_227

]]></Node>
<StgValue><ssdm name="sub_ln136_98"/></StgValue>
</operation>

<operation id="521" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:506 %sub_ln136_99 = sub i11 %zext_ln136_78, i11 %zext_ln136_227

]]></Node>
<StgValue><ssdm name="sub_ln136_99"/></StgValue>
</operation>

<operation id="522" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:507 %zext_ln136_228 = zext i11 %p_shl10

]]></Node>
<StgValue><ssdm name="zext_ln136_228"/></StgValue>
</operation>

<operation id="523" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:508 %sub_ln136_100 = sub i13 0, i13 %zext_ln136_228

]]></Node>
<StgValue><ssdm name="sub_ln136_100"/></StgValue>
</operation>

<operation id="524" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:509 %tmp_115 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_112, i1 0

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="525" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="13" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:510 %zext_ln136_229 = zext i9 %tmp_115

]]></Node>
<StgValue><ssdm name="zext_ln136_229"/></StgValue>
</operation>

<operation id="526" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:511 %sub_ln136_101 = sub i13 %sub_ln136_100, i13 %zext_ln136_229

]]></Node>
<StgValue><ssdm name="sub_ln136_101"/></StgValue>
</operation>

<operation id="527" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:513 %sub_ln136_4 = sub i9 0, i9 %zext_ln136_77

]]></Node>
<StgValue><ssdm name="sub_ln136_4"/></StgValue>
</operation>

<operation id="528" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="11" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:517 %zext_ln136_83 = zext i8 %tmp_116

]]></Node>
<StgValue><ssdm name="zext_ln136_83"/></StgValue>
</operation>

<operation id="529" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:520 %tmp_117 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_116, i2 0

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="530" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:531 %zext_ln136_234 = zext i10 %tmp_117

]]></Node>
<StgValue><ssdm name="zext_ln136_234"/></StgValue>
</operation>

<operation id="531" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:532 %sub_ln136_108 = sub i11 %zext_ln136_83, i11 %zext_ln136_234

]]></Node>
<StgValue><ssdm name="sub_ln136_108"/></StgValue>
</operation>

<operation id="532" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="12" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:538 %zext_ln136_86 = zext i8 %tmp_119

]]></Node>
<StgValue><ssdm name="zext_ln136_86"/></StgValue>
</operation>

<operation id="533" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:539 %tmp_120 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_119, i3 0

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="534" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:540 %zext_ln136_236 = zext i11 %tmp_120

]]></Node>
<StgValue><ssdm name="zext_ln136_236"/></StgValue>
</operation>

<operation id="535" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:541 %tmp_121 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_119, i1 0

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="536" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="12" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:542 %zext_ln136_237 = zext i9 %tmp_121

]]></Node>
<StgValue><ssdm name="zext_ln136_237"/></StgValue>
</operation>

<operation id="537" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:543 %sub_ln136_111 = sub i12 %zext_ln136_237, i12 %zext_ln136_236

]]></Node>
<StgValue><ssdm name="sub_ln136_111"/></StgValue>
</operation>

<operation id="538" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:547 %add_ln136_23 = add i12 %zext_ln136_236, i12 %zext_ln136_86

]]></Node>
<StgValue><ssdm name="add_ln136_23"/></StgValue>
</operation>

<operation id="539" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:548 %tmp_122 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_119, i2 0

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="540" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:549 %zext_ln136_238 = zext i10 %tmp_122

]]></Node>
<StgValue><ssdm name="zext_ln136_238"/></StgValue>
</operation>

<operation id="541" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:550 %sub_ln136_112 = sub i12 0, i12 %zext_ln136_238

]]></Node>
<StgValue><ssdm name="sub_ln136_112"/></StgValue>
</operation>

<operation id="542" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:551 %sub_ln136_113 = sub i12 %sub_ln136_112, i12 %zext_ln136_86

]]></Node>
<StgValue><ssdm name="sub_ln136_113"/></StgValue>
</operation>

<operation id="543" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:552 %p_shl13 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_119, i4 0

]]></Node>
<StgValue><ssdm name="p_shl13"/></StgValue>
</operation>

<operation id="544" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:553 %sub_ln136_114 = sub i12 %p_shl13, i12 %zext_ln136_237

]]></Node>
<StgValue><ssdm name="sub_ln136_114"/></StgValue>
</operation>

<operation id="545" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:554 %zext_ln136_239 = zext i10 %tmp_122

]]></Node>
<StgValue><ssdm name="zext_ln136_239"/></StgValue>
</operation>

<operation id="546" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:555 %sub_ln136_115 = sub i11 0, i11 %zext_ln136_239

]]></Node>
<StgValue><ssdm name="sub_ln136_115"/></StgValue>
</operation>

<operation id="547" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:557 %zext_ln136_240 = zext i12 %p_shl13

]]></Node>
<StgValue><ssdm name="zext_ln136_240"/></StgValue>
</operation>

<operation id="548" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="13" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:558 %zext_ln136_241 = zext i10 %tmp_122

]]></Node>
<StgValue><ssdm name="zext_ln136_241"/></StgValue>
</operation>

<operation id="549" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:559 %sub_ln136_117 = sub i13 %zext_ln136_241, i13 %zext_ln136_240

]]></Node>
<StgValue><ssdm name="sub_ln136_117"/></StgValue>
</operation>

<operation id="550" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="12" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:560 %muxLogicI0_to_mul_ln136_33 = muxlogic i12 %zext_ln136_86

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_33"/></StgValue>
</operation>

<operation id="551" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="12" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:561 %muxLogicI1_to_mul_ln136_33 = muxlogic i12 11

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_33"/></StgValue>
</operation>

<operation id="552" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:562 %mul_ln136_33 = mul i12 %zext_ln136_86, i12 11

]]></Node>
<StgValue><ssdm name="mul_ln136_33"/></StgValue>
</operation>

<operation id="553" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="11" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:563 %zext_ln136_242 = zext i9 %tmp_121

]]></Node>
<StgValue><ssdm name="zext_ln136_242"/></StgValue>
</operation>

<operation id="554" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:564 %sub_ln136_118 = sub i11 %tmp_120, i11 %zext_ln136_242

]]></Node>
<StgValue><ssdm name="sub_ln136_118"/></StgValue>
</operation>

<operation id="555" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:566 %zext_ln136_87 = zext i8 %tmp_123

]]></Node>
<StgValue><ssdm name="zext_ln136_87"/></StgValue>
</operation>

<operation id="556" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="13" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:568 %zext_ln136_89 = zext i8 %tmp_123

]]></Node>
<StgValue><ssdm name="zext_ln136_89"/></StgValue>
</operation>

<operation id="557" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="11" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:569 %zext_ln136_90 = zext i8 %tmp_123

]]></Node>
<StgValue><ssdm name="zext_ln136_90"/></StgValue>
</operation>

<operation id="558" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="10" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:571 %zext_ln136_92 = zext i8 %tmp_123

]]></Node>
<StgValue><ssdm name="zext_ln136_92"/></StgValue>
</operation>

<operation id="559" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:576 %p_shl14 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_123, i2 0

]]></Node>
<StgValue><ssdm name="p_shl14"/></StgValue>
</operation>

<operation id="560" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:577 %sub_ln136_119 = sub i10 %p_shl14, i10 %zext_ln136_92

]]></Node>
<StgValue><ssdm name="sub_ln136_119"/></StgValue>
</operation>

<operation id="561" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:581 %zext_ln136_243 = zext i10 %p_shl14

]]></Node>
<StgValue><ssdm name="zext_ln136_243"/></StgValue>
</operation>

<operation id="562" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:582 %add_ln136_24 = add i11 %zext_ln136_243, i11 %zext_ln136_90

]]></Node>
<StgValue><ssdm name="add_ln136_24"/></StgValue>
</operation>

<operation id="563" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:583 %tmp_124 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_123, i4 0

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="564" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:584 %zext_ln136_244 = zext i12 %tmp_124

]]></Node>
<StgValue><ssdm name="zext_ln136_244"/></StgValue>
</operation>

<operation id="565" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:585 %tmp_125 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_123, i1 0

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="566" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="13" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:586 %zext_ln136_245 = zext i9 %tmp_125

]]></Node>
<StgValue><ssdm name="zext_ln136_245"/></StgValue>
</operation>

<operation id="567" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:587 %add_ln136_25 = add i13 %zext_ln136_244, i13 %zext_ln136_245

]]></Node>
<StgValue><ssdm name="add_ln136_25"/></StgValue>
</operation>

<operation id="568" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:591 %sub_ln136_120 = sub i13 %zext_ln136_89, i13 %zext_ln136_244

]]></Node>
<StgValue><ssdm name="sub_ln136_120"/></StgValue>
</operation>

<operation id="569" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:592 %sub_ln136_121 = sub i11 0, i11 %zext_ln136_243

]]></Node>
<StgValue><ssdm name="sub_ln136_121"/></StgValue>
</operation>

<operation id="570" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="12" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:605 %zext_ln136_247 = zext i9 %tmp_125

]]></Node>
<StgValue><ssdm name="zext_ln136_247"/></StgValue>
</operation>

<operation id="571" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:606 %sub_ln136_124 = sub i12 %tmp_124, i12 %zext_ln136_247

]]></Node>
<StgValue><ssdm name="sub_ln136_124"/></StgValue>
</operation>

<operation id="572" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:607 %sub_ln136_5 = sub i9 0, i9 %zext_ln136_87

]]></Node>
<StgValue><ssdm name="sub_ln136_5"/></StgValue>
</operation>

<operation id="573" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="14" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:611 %zext_ln136_94 = zext i8 %tmp_127

]]></Node>
<StgValue><ssdm name="zext_ln136_94"/></StgValue>
</operation>

<operation id="574" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="12" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:612 %zext_ln136_95 = zext i8 %tmp_127

]]></Node>
<StgValue><ssdm name="zext_ln136_95"/></StgValue>
</operation>

<operation id="575" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:615 %and_ln136_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_127, i1 0

]]></Node>
<StgValue><ssdm name="and_ln136_1"/></StgValue>
</operation>

<operation id="576" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:619 %zext_ln136_250 = zext i9 %and_ln136_1

]]></Node>
<StgValue><ssdm name="zext_ln136_250"/></StgValue>
</operation>

<operation id="577" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:620 %sub_ln136_126 = sub i10 0, i10 %zext_ln136_250

]]></Node>
<StgValue><ssdm name="sub_ln136_126"/></StgValue>
</operation>

<operation id="578" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="12" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:628 %muxLogicI0_to_mul_ln136_39 = muxlogic i12 %zext_ln136_95

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_39"/></StgValue>
</operation>

<operation id="579" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="12" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:629 %muxLogicI1_to_mul_ln136_39 = muxlogic i12 11

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_39"/></StgValue>
</operation>

<operation id="580" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:630 %mul_ln136_39 = mul i12 %zext_ln136_95, i12 11

]]></Node>
<StgValue><ssdm name="mul_ln136_39"/></StgValue>
</operation>

<operation id="581" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="14" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:633 %muxLogicI0_to_mul_ln136_40 = muxlogic i14 %zext_ln136_94

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_40"/></StgValue>
</operation>

<operation id="582" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="14" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:634 %muxLogicI1_to_mul_ln136_40 = muxlogic i14 61

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_40"/></StgValue>
</operation>

<operation id="583" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:635 %mul_ln136_40 = mul i14 %zext_ln136_94, i14 61

]]></Node>
<StgValue><ssdm name="mul_ln136_40"/></StgValue>
</operation>

<operation id="584" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="13" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:640 %zext_ln136_100 = zext i8 %tmp_131

]]></Node>
<StgValue><ssdm name="zext_ln136_100"/></StgValue>
</operation>

<operation id="585" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="14" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:641 %zext_ln136_101 = zext i8 %tmp_131

]]></Node>
<StgValue><ssdm name="zext_ln136_101"/></StgValue>
</operation>

<operation id="586" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:642 %tmp_132 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_131, i3 0

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="587" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:643 %zext_ln136_253 = zext i11 %tmp_132

]]></Node>
<StgValue><ssdm name="zext_ln136_253"/></StgValue>
</operation>

<operation id="588" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:644 %tmp_133 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_131, i1 0

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="589" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="12" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:645 %zext_ln136_254 = zext i9 %tmp_133

]]></Node>
<StgValue><ssdm name="zext_ln136_254"/></StgValue>
</operation>

<operation id="590" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:646 %add_ln136_28 = add i12 %zext_ln136_253, i12 %zext_ln136_254

]]></Node>
<StgValue><ssdm name="add_ln136_28"/></StgValue>
</operation>

<operation id="591" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="14" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:647 %muxLogicI0_to_mul_ln136_41 = muxlogic i14 %zext_ln136_101

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_41"/></StgValue>
</operation>

<operation id="592" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="14" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:648 %muxLogicI1_to_mul_ln136_41 = muxlogic i14 16363

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_41"/></StgValue>
</operation>

<operation id="593" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:649 %mul_ln136_41 = mul i14 %zext_ln136_101, i14 16363

]]></Node>
<StgValue><ssdm name="mul_ln136_41"/></StgValue>
</operation>

<operation id="594" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:650 %tmp_134 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_131, i4 0

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="595" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:651 %zext_ln136_255 = zext i12 %tmp_134

]]></Node>
<StgValue><ssdm name="zext_ln136_255"/></StgValue>
</operation>

<operation id="596" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:652 %sub_ln136_128 = sub i13 %zext_ln136_100, i13 %zext_ln136_255

]]></Node>
<StgValue><ssdm name="sub_ln136_128"/></StgValue>
</operation>

<operation id="597" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:653 %sub_ln136_129 = sub i12 %zext_ln136_254, i12 %zext_ln136_253

]]></Node>
<StgValue><ssdm name="sub_ln136_129"/></StgValue>
</operation>

<operation id="598" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:657 %zext_ln136_256 = zext i11 %tmp_132

]]></Node>
<StgValue><ssdm name="zext_ln136_256"/></StgValue>
</operation>

<operation id="599" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:658 %sub_ln136_130 = sub i13 0, i13 %zext_ln136_256

]]></Node>
<StgValue><ssdm name="sub_ln136_130"/></StgValue>
</operation>

<operation id="600" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:659 %sub_ln136_131 = sub i13 %sub_ln136_130, i13 %zext_ln136_100

]]></Node>
<StgValue><ssdm name="sub_ln136_131"/></StgValue>
</operation>

<operation id="601" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="13" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:663 %zext_ln136_105 = zext i8 %tmp_135

]]></Node>
<StgValue><ssdm name="zext_ln136_105"/></StgValue>
</operation>

<operation id="602" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="10" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:666 %zext_ln136_114 = zext i8 %tmp_135

]]></Node>
<StgValue><ssdm name="zext_ln136_114"/></StgValue>
</operation>

<operation id="603" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:667 %p_shl16 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_135, i2 0

]]></Node>
<StgValue><ssdm name="p_shl16"/></StgValue>
</operation>

<operation id="604" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:668 %sub_ln136_132 = sub i10 %p_shl16, i10 %zext_ln136_114

]]></Node>
<StgValue><ssdm name="sub_ln136_132"/></StgValue>
</operation>

<operation id="605" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:673 %p_shl18 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %tmp_135, i5 0

]]></Node>
<StgValue><ssdm name="p_shl18"/></StgValue>
</operation>

<operation id="606" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:674 %sub_ln136_134 = sub i13 %p_shl18, i13 %zext_ln136_105

]]></Node>
<StgValue><ssdm name="sub_ln136_134"/></StgValue>
</operation>

<operation id="607" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="13" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:678 %muxLogicI0_to_mul_ln136_44 = muxlogic i13 %zext_ln136_105

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_44"/></StgValue>
</operation>

<operation id="608" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="13" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:679 %muxLogicI1_to_mul_ln136_44 = muxlogic i13 27

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_44"/></StgValue>
</operation>

<operation id="609" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:680 %mul_ln136_44 = mul i13 %zext_ln136_105, i13 27

]]></Node>
<StgValue><ssdm name="mul_ln136_44"/></StgValue>
</operation>

<operation id="610" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="13" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:689 %zext_ln136_260 = zext i10 %p_shl16

]]></Node>
<StgValue><ssdm name="zext_ln136_260"/></StgValue>
</operation>

<operation id="611" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:690 %sub_ln136_138 = sub i13 %p_shl18, i13 %zext_ln136_260

]]></Node>
<StgValue><ssdm name="sub_ln136_138"/></StgValue>
</operation>

<operation id="612" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="13" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:692 %zext_ln136_115 = zext i8 %tmp_138

]]></Node>
<StgValue><ssdm name="zext_ln136_115"/></StgValue>
</operation>

<operation id="613" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="11" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:693 %zext_ln136_116 = zext i8 %tmp_138

]]></Node>
<StgValue><ssdm name="zext_ln136_116"/></StgValue>
</operation>

<operation id="614" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:704 %tmp_140 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_138, i3 0

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="615" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:705 %zext_ln136_262 = zext i11 %tmp_140

]]></Node>
<StgValue><ssdm name="zext_ln136_262"/></StgValue>
</operation>

<operation id="616" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:706 %sub_ln136_140 = sub i13 0, i13 %zext_ln136_262

]]></Node>
<StgValue><ssdm name="sub_ln136_140"/></StgValue>
</operation>

<operation id="617" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:707 %sub_ln136_141 = sub i13 %sub_ln136_140, i13 %zext_ln136_115

]]></Node>
<StgValue><ssdm name="sub_ln136_141"/></StgValue>
</operation>

<operation id="618" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:712 %sub_ln136_143 = sub i11 %tmp_140, i11 %zext_ln136_116

]]></Node>
<StgValue><ssdm name="sub_ln136_143"/></StgValue>
</operation>

<operation id="619" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:713 %shl_ln136_21 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %sub_ln136_143, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln136_21"/></StgValue>
</operation>

<operation id="620" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="10" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:716 %zext_ln136_118 = zext i8 %tmp_141

]]></Node>
<StgValue><ssdm name="zext_ln136_118"/></StgValue>
</operation>

<operation id="621" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="11" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:718 %zext_ln136_121 = zext i8 %tmp_141

]]></Node>
<StgValue><ssdm name="zext_ln136_121"/></StgValue>
</operation>

<operation id="622" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:720 %tmp_142 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_141, i2 0

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="623" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:721 %zext_ln136_264 = zext i10 %tmp_142

]]></Node>
<StgValue><ssdm name="zext_ln136_264"/></StgValue>
</operation>

<operation id="624" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:724 %tmp_143 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_141, i3 0

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="625" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:725 %zext_ln136_265 = zext i11 %tmp_143

]]></Node>
<StgValue><ssdm name="zext_ln136_265"/></StgValue>
</operation>

<operation id="626" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:726 %sub_ln136_146 = sub i13 0, i13 %zext_ln136_265

]]></Node>
<StgValue><ssdm name="sub_ln136_146"/></StgValue>
</operation>

<operation id="627" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:727 %tmp_144 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_141, i1 0

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="628" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="13" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:728 %zext_ln136_266 = zext i9 %tmp_144

]]></Node>
<StgValue><ssdm name="zext_ln136_266"/></StgValue>
</operation>

<operation id="629" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:729 %sub_ln136_147 = sub i13 %sub_ln136_146, i13 %zext_ln136_266

]]></Node>
<StgValue><ssdm name="sub_ln136_147"/></StgValue>
</operation>

<operation id="630" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:730 %zext_ln136_267 = zext i11 %tmp_143

]]></Node>
<StgValue><ssdm name="zext_ln136_267"/></StgValue>
</operation>

<operation id="631" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="12" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:731 %zext_ln136_268 = zext i9 %tmp_144

]]></Node>
<StgValue><ssdm name="zext_ln136_268"/></StgValue>
</operation>

<operation id="632" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:732 %sub_ln136_148 = sub i12 %zext_ln136_268, i12 %zext_ln136_267

]]></Node>
<StgValue><ssdm name="sub_ln136_148"/></StgValue>
</operation>

<operation id="633" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:733 %p_shl20 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_141, i4 0

]]></Node>
<StgValue><ssdm name="p_shl20"/></StgValue>
</operation>

<operation id="634" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:734 %sub_ln136_149 = sub i12 %p_shl20, i12 %zext_ln136_264

]]></Node>
<StgValue><ssdm name="sub_ln136_149"/></StgValue>
</operation>

<operation id="635" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:735 %zext_ln136_269 = zext i10 %tmp_142

]]></Node>
<StgValue><ssdm name="zext_ln136_269"/></StgValue>
</operation>

<operation id="636" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:736 %add_ln136_29 = add i11 %zext_ln136_269, i11 %zext_ln136_121

]]></Node>
<StgValue><ssdm name="add_ln136_29"/></StgValue>
</operation>

<operation id="637" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="13" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:740 %zext_ln136_109 = zext i10 %tmp_142

]]></Node>
<StgValue><ssdm name="zext_ln136_109"/></StgValue>
</operation>

<operation id="638" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:742 %sub_ln136_151 = sub i10 %tmp_142, i10 %zext_ln136_118

]]></Node>
<StgValue><ssdm name="sub_ln136_151"/></StgValue>
</operation>

<operation id="639" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:744 %and_ln136_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_146, i2 0

]]></Node>
<StgValue><ssdm name="and_ln136_3"/></StgValue>
</operation>

<operation id="640" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="11" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:746 %zext_ln136_127 = zext i8 %tmp_146

]]></Node>
<StgValue><ssdm name="zext_ln136_127"/></StgValue>
</operation>

<operation id="641" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:754 %zext_ln136_273 = zext i10 %and_ln136_3

]]></Node>
<StgValue><ssdm name="zext_ln136_273"/></StgValue>
</operation>

<operation id="642" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:755 %sub_ln136_153 = sub i11 %zext_ln136_127, i11 %zext_ln136_273

]]></Node>
<StgValue><ssdm name="sub_ln136_153"/></StgValue>
</operation>

<operation id="643" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:768 %zext_ln136_133 = zext i8 %tmp_149

]]></Node>
<StgValue><ssdm name="zext_ln136_133"/></StgValue>
</operation>

<operation id="644" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="12" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:769 %zext_ln136_135 = zext i8 %tmp_149

]]></Node>
<StgValue><ssdm name="zext_ln136_135"/></StgValue>
</operation>

<operation id="645" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:774 %tmp_150 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_149, i3 0

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="646" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:775 %zext_ln136_278 = zext i11 %tmp_150

]]></Node>
<StgValue><ssdm name="zext_ln136_278"/></StgValue>
</operation>

<operation id="647" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:776 %add_ln136_30 = add i12 %zext_ln136_278, i12 %zext_ln136_135

]]></Node>
<StgValue><ssdm name="add_ln136_30"/></StgValue>
</operation>

<operation id="648" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:779 %tmp_151 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_149, i4 0

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="649" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:780 %zext_ln136_279 = zext i12 %tmp_151

]]></Node>
<StgValue><ssdm name="zext_ln136_279"/></StgValue>
</operation>

<operation id="650" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:781 %tmp_152 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_149, i1 0

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="651" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="13" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:782 %zext_ln136_280 = zext i9 %tmp_152

]]></Node>
<StgValue><ssdm name="zext_ln136_280"/></StgValue>
</operation>

<operation id="652" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:783 %add_ln136_31 = add i13 %zext_ln136_279, i13 %zext_ln136_280

]]></Node>
<StgValue><ssdm name="add_ln136_31"/></StgValue>
</operation>

<operation id="653" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:784 %sub_ln136_6 = sub i9 0, i9 %zext_ln136_133

]]></Node>
<StgValue><ssdm name="sub_ln136_6"/></StgValue>
</operation>

<operation id="654" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:785 %tmp_153 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_149, i2 0

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="655" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:786 %zext_ln136_281 = zext i10 %tmp_153

]]></Node>
<StgValue><ssdm name="zext_ln136_281"/></StgValue>
</operation>

<operation id="656" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:787 %sub_ln136_156 = sub i11 0, i11 %zext_ln136_281

]]></Node>
<StgValue><ssdm name="sub_ln136_156"/></StgValue>
</operation>

<operation id="657" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="12" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:788 %muxLogicI0_to_mul_ln136_50 = muxlogic i12 %zext_ln136_135

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_50"/></StgValue>
</operation>

<operation id="658" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="12" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:789 %muxLogicI1_to_mul_ln136_50 = muxlogic i12 11

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_50"/></StgValue>
</operation>

<operation id="659" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:790 %mul_ln136_50 = mul i12 %zext_ln136_135, i12 11

]]></Node>
<StgValue><ssdm name="mul_ln136_50"/></StgValue>
</operation>

<operation id="660" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:791 %p_shl22 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %tmp_149, i5 0

]]></Node>
<StgValue><ssdm name="p_shl22"/></StgValue>
</operation>

<operation id="661" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:792 %sub_ln136_157 = sub i13 %p_shl22, i13 %zext_ln136_280

]]></Node>
<StgValue><ssdm name="sub_ln136_157"/></StgValue>
</operation>

<operation id="662" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="11" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:793 %zext_ln136_282 = zext i9 %tmp_152

]]></Node>
<StgValue><ssdm name="zext_ln136_282"/></StgValue>
</operation>

<operation id="663" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:794 %sub_ln136_158 = sub i11 %tmp_150, i11 %zext_ln136_282

]]></Node>
<StgValue><ssdm name="sub_ln136_158"/></StgValue>
</operation>

<operation id="664" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:795 %sub_ln136_159 = sub i12 %zext_ln136_135, i12 %zext_ln136_278

]]></Node>
<StgValue><ssdm name="sub_ln136_159"/></StgValue>
</operation>

<operation id="665" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="10" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:797 %zext_ln136_138 = zext i8 %tmp_154

]]></Node>
<StgValue><ssdm name="zext_ln136_138"/></StgValue>
</operation>

<operation id="666" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="11" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:799 %zext_ln136_141 = zext i8 %tmp_154

]]></Node>
<StgValue><ssdm name="zext_ln136_141"/></StgValue>
</operation>

<operation id="667" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:806 %tmp_156 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_154, i2 0

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="668" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:813 %zext_ln136_287 = zext i10 %tmp_156

]]></Node>
<StgValue><ssdm name="zext_ln136_287"/></StgValue>
</operation>

<operation id="669" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:814 %sub_ln136_163 = sub i11 %zext_ln136_141, i11 %zext_ln136_287

]]></Node>
<StgValue><ssdm name="sub_ln136_163"/></StgValue>
</operation>

<operation id="670" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:821 %sub_ln136_164 = sub i10 %tmp_156, i10 %zext_ln136_138

]]></Node>
<StgValue><ssdm name="sub_ln136_164"/></StgValue>
</operation>

<operation id="671" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:825 %add_ln136_33 = add i11 %zext_ln136_287, i11 %zext_ln136_141

]]></Node>
<StgValue><ssdm name="add_ln136_33"/></StgValue>
</operation>

<operation id="672" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:854 %zext_ln136_149 = zext i8 %tmp_160

]]></Node>
<StgValue><ssdm name="zext_ln136_149"/></StgValue>
</operation>

<operation id="673" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:865 %sub_ln136_7 = sub i9 0, i9 %zext_ln136_149

]]></Node>
<StgValue><ssdm name="sub_ln136_7"/></StgValue>
</operation>

<operation id="674" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:866 %shl_ln136_24 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %sub_ln136_7, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln136_24"/></StgValue>
</operation>

<operation id="675" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:867 %sext_ln136_25 = sext i11 %shl_ln136_24

]]></Node>
<StgValue><ssdm name="sext_ln136_25"/></StgValue>
</operation>

<operation id="676" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:868 %sext_ln136_26 = sext i11 %shl_ln136_24

]]></Node>
<StgValue><ssdm name="sext_ln136_26"/></StgValue>
</operation>

<operation id="677" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="12" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:888 %zext_ln136_155 = zext i8 %tmp_163

]]></Node>
<StgValue><ssdm name="zext_ln136_155"/></StgValue>
</operation>

<operation id="678" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:901 %p_shl26 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_163, i4 0

]]></Node>
<StgValue><ssdm name="p_shl26"/></StgValue>
</operation>

<operation id="679" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:902 %sub_ln136_172 = sub i12 %p_shl26, i12 %zext_ln136_155

]]></Node>
<StgValue><ssdm name="sub_ln136_172"/></StgValue>
</operation>

<operation id="680" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:906 %and_ln136_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_163, i2 0

]]></Node>
<StgValue><ssdm name="and_ln136_6"/></StgValue>
</operation>

<operation id="681" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:907 %zext_ln136_298 = zext i10 %and_ln136_6

]]></Node>
<StgValue><ssdm name="zext_ln136_298"/></StgValue>
</operation>

<operation id="682" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:908 %sub_ln136_175 = sub i11 0, i11 %zext_ln136_298

]]></Node>
<StgValue><ssdm name="sub_ln136_175"/></StgValue>
</operation>

<operation id="683" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:918 %tmp_168 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_166, i1 0

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="684" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:921 %zext_ln136_301 = zext i9 %tmp_168

]]></Node>
<StgValue><ssdm name="zext_ln136_301"/></StgValue>
</operation>

<operation id="685" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:922 %sub_ln136_178 = sub i10 0, i10 %zext_ln136_301

]]></Node>
<StgValue><ssdm name="sub_ln136_178"/></StgValue>
</operation>

<operation id="686" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:923 %shl_ln136_26 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sub_ln136_178, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln136_26"/></StgValue>
</operation>

<operation id="687" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:925 %sext_ln136_29 = sext i12 %shl_ln136_26

]]></Node>
<StgValue><ssdm name="sext_ln136_29"/></StgValue>
</operation>

<operation id="688" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1023 %p_cast193 = sext i13 %empty_72

]]></Node>
<StgValue><ssdm name="p_cast193"/></StgValue>
</operation>

<operation id="689" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1024 %mul_ln136_336_cast = sext i13 %sub_ln136_54

]]></Node>
<StgValue><ssdm name="mul_ln136_336_cast"/></StgValue>
</operation>

<operation id="690" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1025 %mul_ln136_375_cast = sext i13 %sub_ln136_86

]]></Node>
<StgValue><ssdm name="mul_ln136_375_cast"/></StgValue>
</operation>

<operation id="691" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1027 %tmp = add i14 %p_cast193, i14 %mul_ln136_336_cast

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="692" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1029 %tmp65_cast = zext i13 %tmp65

]]></Node>
<StgValue><ssdm name="tmp65_cast"/></StgValue>
</operation>

<operation id="693" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1030 %tmp64 = add i14 %tmp65_cast, i14 %mul_ln136_375_cast

]]></Node>
<StgValue><ssdm name="tmp64"/></StgValue>
</operation>

<operation id="694" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1031 %empty_73 = add i14 %tmp64, i14 %tmp

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="695" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1034 %mul_ln136_409_cast297 = zext i12 %sub_ln136_114

]]></Node>
<StgValue><ssdm name="mul_ln136_409_cast297"/></StgValue>
</operation>

<operation id="696" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1035 %mul_ln136_422_cast298 = sext i11 %sub_ln136_121

]]></Node>
<StgValue><ssdm name="mul_ln136_422_cast298"/></StgValue>
</operation>

<operation id="697" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1038 %tmp68 = add i13 %mul_ln136_409_cast297, i13 %mul_ln136_422_cast298

]]></Node>
<StgValue><ssdm name="tmp68"/></StgValue>
</operation>

<operation id="698" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1039 %tmp67 = add i13 %tmp68, i13 %sub_ln136_101

]]></Node>
<StgValue><ssdm name="tmp67"/></StgValue>
</operation>

<operation id="699" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1062 %mul_ln136_286_cast = sext i13 %sub_ln136_22

]]></Node>
<StgValue><ssdm name="mul_ln136_286_cast"/></StgValue>
</operation>

<operation id="700" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1063 %mul_ln136_298_cast301 = zext i12 %sub_ln136_30

]]></Node>
<StgValue><ssdm name="mul_ln136_298_cast301"/></StgValue>
</operation>

<operation id="701" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1065 %empty_75 = add i14 %tmp73, i14 %mul_ln136_286_cast

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="702" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1068 %mul_ln136_370_cast302 = sext i12 %sub_ln136_81

]]></Node>
<StgValue><ssdm name="mul_ln136_370_cast302"/></StgValue>
</operation>

<operation id="703" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1069 %mul_ln136_380_cast303 = zext i12 %mul_ln136_30

]]></Node>
<StgValue><ssdm name="mul_ln136_380_cast303"/></StgValue>
</operation>

<operation id="704" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1071 %tmp75 = add i13 %sub_ln136_36, i13 %mul_ln136_298_cast301

]]></Node>
<StgValue><ssdm name="tmp75"/></StgValue>
</operation>

<operation id="705" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1074 %tmp77 = add i13 %mul_ln136_370_cast302, i13 %mul_ln136_380_cast303

]]></Node>
<StgValue><ssdm name="tmp77"/></StgValue>
</operation>

<operation id="706" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1103 %add_ln147_4 = add i14 %zext_ln136_10, i14 640

]]></Node>
<StgValue><ssdm name="add_ln147_4"/></StgValue>
</operation>

<operation id="707" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1104 %zext_ln147 = zext i14 %add_ln147_4

]]></Node>
<StgValue><ssdm name="zext_ln147"/></StgValue>
</operation>

<operation id="708" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1105 %add_ln147_5 = add i15 %zext_ln147, i15 %sext_ln136_13

]]></Node>
<StgValue><ssdm name="add_ln147_5"/></StgValue>
</operation>

<operation id="709" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1107 %mul_ln136_289_cast = sext i11 %sub_ln136_25

]]></Node>
<StgValue><ssdm name="mul_ln136_289_cast"/></StgValue>
</operation>

<operation id="710" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1108 %shl_ln136_93_cast = zext i11 %tmp_56

]]></Node>
<StgValue><ssdm name="shl_ln136_93_cast"/></StgValue>
</operation>

<operation id="711" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1110 %empty_78 = add i12 %shl_ln136_93_cast, i12 %mul_ln136_289_cast

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="712" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1111 %p_cast199 = sext i12 %empty_78

]]></Node>
<StgValue><ssdm name="p_cast199"/></StgValue>
</operation>

<operation id="713" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1115 %tmp85_cast = zext i13 %tmp85

]]></Node>
<StgValue><ssdm name="tmp85_cast"/></StgValue>
</operation>

<operation id="714" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1116 %empty_79 = add i14 %tmp85_cast, i14 %p_cast199

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="715" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1118 %mul_ln136_353_cast = sext i14 %mul_ln136_21

]]></Node>
<StgValue><ssdm name="mul_ln136_353_cast"/></StgValue>
</operation>

<operation id="716" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1119 %mul_ln136_363_cast = sext i14 %sub_ln136_76

]]></Node>
<StgValue><ssdm name="mul_ln136_363_cast"/></StgValue>
</operation>

<operation id="717" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1122 %tmp87 = add i15 %mul_ln136_353_cast, i15 %mul_ln136_363_cast

]]></Node>
<StgValue><ssdm name="tmp87"/></StgValue>
</operation>

<operation id="718" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1126 %mul_ln136_418_cast313 = zext i11 %add_ln136_24

]]></Node>
<StgValue><ssdm name="mul_ln136_418_cast313"/></StgValue>
</operation>

<operation id="719" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="12" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1127 %sub_ln136_13_cast314 = sext i9 %sub_ln136_6

]]></Node>
<StgValue><ssdm name="sub_ln136_13_cast314"/></StgValue>
</operation>

<operation id="720" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1129 %tmp90 = add i12 %mul_ln136_418_cast313, i12 %sub_ln136_13_cast314

]]></Node>
<StgValue><ssdm name="tmp90"/></StgValue>
</operation>

<operation id="721" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1136 %add_ln147_6 = add i12 %zext_ln136_43, i12 1664

]]></Node>
<StgValue><ssdm name="add_ln147_6"/></StgValue>
</operation>

<operation id="722" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1142 %p_cast204 = sext i12 %empty_82

]]></Node>
<StgValue><ssdm name="p_cast204"/></StgValue>
</operation>

<operation id="723" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1144 %mul_ln136_374_cast = zext i12 %mul_ln136_28

]]></Node>
<StgValue><ssdm name="mul_ln136_374_cast"/></StgValue>
</operation>

<operation id="724" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1145 %tmp91 = add i13 %p_cast204, i13 %mul_ln136_374_cast

]]></Node>
<StgValue><ssdm name="tmp91"/></StgValue>
</operation>

<operation id="725" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1147 %tmp92_cast = sext i12 %tmp92

]]></Node>
<StgValue><ssdm name="tmp92_cast"/></StgValue>
</operation>

<operation id="726" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1148 %empty_83 = add i13 %tmp92_cast, i13 %tmp91

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="727" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1150 %mul_ln136_396_cast318 = sext i11 %sub_ln136_99

]]></Node>
<StgValue><ssdm name="mul_ln136_396_cast318"/></StgValue>
</operation>

<operation id="728" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1152 %mul_ln136_436_cast319 = sext i13 %sub_ln136_128

]]></Node>
<StgValue><ssdm name="mul_ln136_436_cast319"/></StgValue>
</operation>

<operation id="729" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1154 %tmp94 = add i13 %zext_ln136_216, i13 %mul_ln136_396_cast318

]]></Node>
<StgValue><ssdm name="tmp94"/></StgValue>
</operation>

<operation id="730" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1158 %mul_ln136_444_cast320 = zext i13 %mul_ln136_44

]]></Node>
<StgValue><ssdm name="mul_ln136_444_cast320"/></StgValue>
</operation>

<operation id="731" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1159 %mul_ln136_459_cast322 = zext i11 %add_ln136_29

]]></Node>
<StgValue><ssdm name="mul_ln136_459_cast322"/></StgValue>
</operation>

<operation id="732" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1160 %mul_ln136_465_cast323 = sext i11 %sub_ln136_153

]]></Node>
<StgValue><ssdm name="mul_ln136_465_cast323"/></StgValue>
</operation>

<operation id="733" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1161 %mul_ln136_472_cast321 = sext i11 %sub_ln136_156

]]></Node>
<StgValue><ssdm name="mul_ln136_472_cast321"/></StgValue>
</operation>

<operation id="734" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1163 %tmp96 = add i14 %mul_ln136_436_cast319, i14 %mul_ln136_444_cast320

]]></Node>
<StgValue><ssdm name="tmp96"/></StgValue>
</operation>

<operation id="735" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1166 %tmp98 = add i12 %mul_ln136_472_cast321, i12 %mul_ln136_459_cast322

]]></Node>
<StgValue><ssdm name="tmp98"/></StgValue>
</operation>

<operation id="736" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1167 %tmp97 = add i12 %tmp98, i12 %mul_ln136_465_cast323

]]></Node>
<StgValue><ssdm name="tmp97"/></StgValue>
</operation>

<operation id="737" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1182 %add_ln147_9 = add i12 %sext_ln136_2, i12 %zext_ln136_43

]]></Node>
<StgValue><ssdm name="add_ln147_9"/></StgValue>
</operation>

<operation id="738" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1186 %mul_ln136_293_cast = zext i15 %add_ln136_3

]]></Node>
<StgValue><ssdm name="mul_ln136_293_cast"/></StgValue>
</operation>

<operation id="739" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1188 %mul_ln136_313_cast330 = zext i11 %sub_ln136_39

]]></Node>
<StgValue><ssdm name="mul_ln136_313_cast330"/></StgValue>
</operation>

<operation id="740" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1189 %mul_ln136_320_cast327 = zext i12 %add_ln136_9

]]></Node>
<StgValue><ssdm name="mul_ln136_320_cast327"/></StgValue>
</operation>

<operation id="741" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1190 %mul_ln136_328_cast328 = zext i12 %add_ln136_12

]]></Node>
<StgValue><ssdm name="mul_ln136_328_cast328"/></StgValue>
</operation>

<operation id="742" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="16" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1191 %mul_ln136_357_cast = sext i14 %sub_ln136_71

]]></Node>
<StgValue><ssdm name="mul_ln136_357_cast"/></StgValue>
</operation>

<operation id="743" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1192 %mul_ln136_366_cast329 = zext i12 %sub_ln136_79

]]></Node>
<StgValue><ssdm name="mul_ln136_366_cast329"/></StgValue>
</operation>

<operation id="744" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1194 %tmp104 = add i16 %mul_ln136_293_cast, i16 %mul_ln136_357_cast

]]></Node>
<StgValue><ssdm name="tmp104"/></StgValue>
</operation>

<operation id="745" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1198 %tmp107 = add i13 %mul_ln136_320_cast327, i13 %mul_ln136_328_cast328

]]></Node>
<StgValue><ssdm name="tmp107"/></StgValue>
</operation>

<operation id="746" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1200 %tmp108 = add i13 %mul_ln136_366_cast329, i13 %mul_ln136_313_cast330

]]></Node>
<StgValue><ssdm name="tmp108"/></StgValue>
</operation>

<operation id="747" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1209 %mul_ln136_483_cast334 = zext i10 %sub_ln136_164

]]></Node>
<StgValue><ssdm name="mul_ln136_483_cast334"/></StgValue>
</operation>

<operation id="748" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1216 %tmp115 = add i11 %mul_ln136_483_cast334, i11 %zext_ln136_282

]]></Node>
<StgValue><ssdm name="tmp115"/></StgValue>
</operation>

<operation id="749" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1232 %mul_ln136_315_cast = sext i13 %sub_ln136_40

]]></Node>
<StgValue><ssdm name="mul_ln136_315_cast"/></StgValue>
</operation>

<operation id="750" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1234 %p_cast212 = sext i13 %empty_88

]]></Node>
<StgValue><ssdm name="p_cast212"/></StgValue>
</operation>

<operation id="751" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1235 %mul_ln136_324_cast = zext i13 %add_ln136_11

]]></Node>
<StgValue><ssdm name="mul_ln136_324_cast"/></StgValue>
</operation>

<operation id="752" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1237 %tmp117 = add i14 %mul_ln136_315_cast, i14 %mul_ln136_324_cast

]]></Node>
<StgValue><ssdm name="tmp117"/></StgValue>
</operation>

<operation id="753" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1238 %empty_89 = add i14 %tmp117, i14 %p_cast212

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="754" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1241 %mul_ln136_371_cast339 = zext i10 %sub_ln136_82

]]></Node>
<StgValue><ssdm name="mul_ln136_371_cast339"/></StgValue>
</operation>

<operation id="755" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1243 %mul_ln136_416_cast341 = zext i10 %sub_ln136_119

]]></Node>
<StgValue><ssdm name="mul_ln136_416_cast341"/></StgValue>
</operation>

<operation id="756" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="11" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1244 %and_ln136_51_cast = zext i9 %and_ln136_1

]]></Node>
<StgValue><ssdm name="and_ln136_51_cast"/></StgValue>
</operation>

<operation id="757" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1245 %mul_ln136_440_cast340 = zext i10 %sub_ln136_132

]]></Node>
<StgValue><ssdm name="mul_ln136_440_cast340"/></StgValue>
</operation>

<operation id="758" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1251 %tmp122 = add i12 %sub_ln136_63, i12 %mul_ln136_371_cast339

]]></Node>
<StgValue><ssdm name="tmp122"/></StgValue>
</operation>

<operation id="759" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1253 %tmp124 = add i11 %mul_ln136_440_cast340, i11 %and_ln136_51_cast

]]></Node>
<StgValue><ssdm name="tmp124"/></StgValue>
</operation>

<operation id="760" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1254 %tmp123 = add i11 %tmp124, i11 %mul_ln136_416_cast341

]]></Node>
<StgValue><ssdm name="tmp123"/></StgValue>
</operation>

<operation id="761" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1273 %mul_ln136_265_cast = zext i12 %add_ln136

]]></Node>
<StgValue><ssdm name="mul_ln136_265_cast"/></StgValue>
</operation>

<operation id="762" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1275 %mul_ln136_279_cast = zext i12 %sub_ln136_16

]]></Node>
<StgValue><ssdm name="mul_ln136_279_cast"/></StgValue>
</operation>

<operation id="763" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1277 %tmp129_cast = sext i12 %tmp129

]]></Node>
<StgValue><ssdm name="tmp129_cast"/></StgValue>
</operation>

<operation id="764" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1278 %empty_91 = add i13 %tmp129_cast, i13 %mul_ln136_265_cast

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="765" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1279 %p_cast216 = sext i13 %empty_91

]]></Node>
<StgValue><ssdm name="p_cast216"/></StgValue>
</operation>

<operation id="766" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1280 %empty_92 = add i14 %p_cast216, i14 %mul_ln136_279_cast

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="767" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="13" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1282 %sub_ln136_10_cast344 = sext i9 %sub_ln136_3

]]></Node>
<StgValue><ssdm name="sub_ln136_10_cast344"/></StgValue>
</operation>

<operation id="768" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1284 %and_ln136_43_cast = zext i12 %and_ln136_7

]]></Node>
<StgValue><ssdm name="and_ln136_43_cast"/></StgValue>
</operation>

<operation id="769" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1287 %tmp132 = add i13 %and_ln136_43_cast, i13 %sub_ln136_10_cast344

]]></Node>
<StgValue><ssdm name="tmp132"/></StgValue>
</operation>

<operation id="770" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1301 %mul_ln136_456_cast348 = sext i13 %sub_ln136_147

]]></Node>
<StgValue><ssdm name="mul_ln136_456_cast348"/></StgValue>
</operation>

<operation id="771" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1303 %mul_ln136_471_cast349 = zext i13 %add_ln136_31

]]></Node>
<StgValue><ssdm name="mul_ln136_471_cast349"/></StgValue>
</operation>

<operation id="772" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1309 %tmp138 = add i14 %mul_ln136_456_cast348, i14 %mul_ln136_471_cast349

]]></Node>
<StgValue><ssdm name="tmp138"/></StgValue>
</operation>

<operation id="773" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1328 %add_ln147_18 = add i12 %sext_ln136_6, i12 2944

]]></Node>
<StgValue><ssdm name="add_ln147_18"/></StgValue>
</operation>

<operation id="774" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="15" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1329 %zext_ln147_4 = zext i12 %add_ln147_18

]]></Node>
<StgValue><ssdm name="zext_ln147_4"/></StgValue>
</operation>

<operation id="775" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1330 %add_ln147_19 = add i15 %zext_ln147_4, i15 %shl_ln136_8

]]></Node>
<StgValue><ssdm name="add_ln147_19"/></StgValue>
</operation>

<operation id="776" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1338 %add_ln147_24 = add i12 %add_ln147_6, i12 %sext_ln136_25

]]></Node>
<StgValue><ssdm name="add_ln147_24"/></StgValue>
</operation>

<operation id="777" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1342 %tmp148_cast = zext i11 %tmp148

]]></Node>
<StgValue><ssdm name="tmp148_cast"/></StgValue>
</operation>

<operation id="778" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1343 %empty_96 = add i13 %tmp148_cast, i13 %sub_ln136_31

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="779" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1344 %p_cast222 = sext i13 %empty_96

]]></Node>
<StgValue><ssdm name="p_cast222"/></StgValue>
</operation>

<operation id="780" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1345 %mul_ln136_346_cast356 = zext i12 %mul_ln136_17

]]></Node>
<StgValue><ssdm name="mul_ln136_346_cast356"/></StgValue>
</operation>

<operation id="781" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1346 %mul_ln136_364_cast357 = zext i12 %mul_ln136_26

]]></Node>
<StgValue><ssdm name="mul_ln136_364_cast357"/></StgValue>
</operation>

<operation id="782" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1348 %tmp149 = add i14 %sub_ln136_45, i14 %p_cast222

]]></Node>
<StgValue><ssdm name="tmp149"/></StgValue>
</operation>

<operation id="783" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1349 %tmp150 = add i13 %mul_ln136_346_cast356, i13 %mul_ln136_364_cast357

]]></Node>
<StgValue><ssdm name="tmp150"/></StgValue>
</operation>

<operation id="784" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1350 %tmp150_cast = zext i13 %tmp150

]]></Node>
<StgValue><ssdm name="tmp150_cast"/></StgValue>
</operation>

<operation id="785" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1351 %empty_97 = add i14 %tmp150_cast, i14 %tmp149

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="786" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1353 %mul_ln136_381_cast358 = zext i13 %add_ln136_18

]]></Node>
<StgValue><ssdm name="mul_ln136_381_cast358"/></StgValue>
</operation>

<operation id="787" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1356 %mul_ln136_394_cast362 = zext i11 %sub_ln136_97

]]></Node>
<StgValue><ssdm name="mul_ln136_394_cast362"/></StgValue>
</operation>

<operation id="788" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1357 %mul_ln136_408_cast361 = sext i12 %sub_ln136_113

]]></Node>
<StgValue><ssdm name="mul_ln136_408_cast361"/></StgValue>
</operation>

<operation id="789" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1358 %mul_ln136_419_cast359 = zext i13 %add_ln136_25

]]></Node>
<StgValue><ssdm name="mul_ln136_419_cast359"/></StgValue>
</operation>

<operation id="790" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1359 %mul_ln136_442_cast360 = zext i13 %sub_ln136_134

]]></Node>
<StgValue><ssdm name="mul_ln136_442_cast360"/></StgValue>
</operation>

<operation id="791" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1361 %tmp152 = add i14 %mul_ln136_381_cast358, i14 %mul_ln136_419_cast359

]]></Node>
<StgValue><ssdm name="tmp152"/></StgValue>
</operation>

<operation id="792" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1364 %tmp154 = add i14 %mul_ln136_442_cast360, i14 %mul_ln136_408_cast361

]]></Node>
<StgValue><ssdm name="tmp154"/></StgValue>
</operation>

<operation id="793" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1366 %tmp155 = add i12 %sub_ln136_148, i12 %mul_ln136_394_cast362

]]></Node>
<StgValue><ssdm name="tmp155"/></StgValue>
</operation>

<operation id="794" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1383 %bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %sub_ln136, i32 8

]]></Node>
<StgValue><ssdm name="bit_sel"/></StgValue>
</operation>

<operation id="795" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1384 %xor_ln147 = xor i1 %bit_sel, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln147"/></StgValue>
</operation>

<operation id="796" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="8" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1385 %trunc_ln147 = trunc i9 %sub_ln136

]]></Node>
<StgValue><ssdm name="trunc_ln147"/></StgValue>
</operation>

<operation id="797" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="11" op_0_bw="11" op_1_bw="1" op_2_bw="8" op_3_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1386 %xor_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i8.i2, i1 %xor_ln147, i8 %trunc_ln147, i2 0

]]></Node>
<StgValue><ssdm name="xor_ln"/></StgValue>
</operation>

<operation id="798" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1387 %zext_ln147_7 = zext i11 %xor_ln

]]></Node>
<StgValue><ssdm name="zext_ln147_7"/></StgValue>
</operation>

<operation id="799" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1388 %add_ln147_27 = add i13 %zext_ln147_7, i13 %zext_ln136_54

]]></Node>
<StgValue><ssdm name="add_ln147_27"/></StgValue>
</operation>

<operation id="800" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1396 %p_cast = sext i11 %empty_100

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="801" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1397 %mul_ln136_310_cast369 = zext i10 %sub_ln136_37

]]></Node>
<StgValue><ssdm name="mul_ln136_310_cast369"/></StgValue>
</operation>

<operation id="802" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1398 %mul_ln136_373_cast367 = sext i12 %sub_ln136_84

]]></Node>
<StgValue><ssdm name="mul_ln136_373_cast367"/></StgValue>
</operation>

<operation id="803" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1399 %mul_ln136_382_cast366 = sext i13 %sub_ln136_89

]]></Node>
<StgValue><ssdm name="mul_ln136_382_cast366"/></StgValue>
</operation>

<operation id="804" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1400 %mul_ln136_395_cast368 = sext i11 %sub_ln136_98

]]></Node>
<StgValue><ssdm name="mul_ln136_395_cast368"/></StgValue>
</operation>

<operation id="805" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1404 %tmp164 = add i14 %mul_ln136_382_cast366, i14 %mul_ln136_373_cast367

]]></Node>
<StgValue><ssdm name="tmp164"/></StgValue>
</operation>

<operation id="806" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1407 %tmp166 = add i12 %p_cast, i12 %mul_ln136_395_cast368

]]></Node>
<StgValue><ssdm name="tmp166"/></StgValue>
</operation>

<operation id="807" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1409 %tmp167 = add i11 %mul_ln136_310_cast369, i11 %zext_ln136_234

]]></Node>
<StgValue><ssdm name="tmp167"/></StgValue>
</operation>

<operation id="808" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1416 %mul_ln136_458_cast374 = zext i12 %sub_ln136_149

]]></Node>
<StgValue><ssdm name="mul_ln136_458_cast374"/></StgValue>
</operation>

<operation id="809" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1427 %tmp174 = add i13 %sub_ln136_141, i13 %mul_ln136_458_cast374

]]></Node>
<StgValue><ssdm name="tmp174"/></StgValue>
</operation>

<operation id="810" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1439 %add_ln147_31 = add i14 %sext_ln136_4, i14 15744

]]></Node>
<StgValue><ssdm name="add_ln147_31"/></StgValue>
</operation>

<operation id="811" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="17" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1453 %mul_ln136_292_cast = zext i15 %sub_ln136_27

]]></Node>
<StgValue><ssdm name="mul_ln136_292_cast"/></StgValue>
</operation>

<operation id="812" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="15" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1455 %p_cast381 = sext i12 %empty_103

]]></Node>
<StgValue><ssdm name="p_cast381"/></StgValue>
</operation>

<operation id="813" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1457 %mul_ln136_312_cast384 = sext i12 %sub_ln136_38

]]></Node>
<StgValue><ssdm name="mul_ln136_312_cast384"/></StgValue>
</operation>

<operation id="814" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1459 %mul_ln136_337_cast380 = sext i14 %sub_ln136_55

]]></Node>
<StgValue><ssdm name="mul_ln136_337_cast380"/></StgValue>
</operation>

<operation id="815" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1463 %mul_ln136_384_cast387 = zext i12 %add_ln136_19

]]></Node>
<StgValue><ssdm name="mul_ln136_384_cast387"/></StgValue>
</operation>

<operation id="816" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="12" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1464 %sub_ln136_11_cast390 = sext i9 %sub_ln136_4

]]></Node>
<StgValue><ssdm name="sub_ln136_11_cast390"/></StgValue>
</operation>

<operation id="817" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1467 %tmp183 = add i15 %mul_ln136_337_cast380, i15 %p_cast381

]]></Node>
<StgValue><ssdm name="tmp183"/></StgValue>
</operation>

<operation id="818" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="17" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1468 %tmp183_cast = sext i15 %tmp183

]]></Node>
<StgValue><ssdm name="tmp183_cast"/></StgValue>
</operation>

<operation id="819" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1469 %tmp182 = add i17 %tmp183_cast, i17 %mul_ln136_292_cast

]]></Node>
<StgValue><ssdm name="tmp182"/></StgValue>
</operation>

<operation id="820" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1471 %tmp185_cast = sext i13 %tmp185

]]></Node>
<StgValue><ssdm name="tmp185_cast"/></StgValue>
</operation>

<operation id="821" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1472 %tmp184 = add i14 %tmp185_cast, i14 %mul_ln136_312_cast384

]]></Node>
<StgValue><ssdm name="tmp184"/></StgValue>
</operation>

<operation id="822" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="17" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1473 %tmp184_cast = sext i14 %tmp184

]]></Node>
<StgValue><ssdm name="tmp184_cast"/></StgValue>
</operation>

<operation id="823" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1474 %tmp181 = add i17 %tmp184_cast, i17 %tmp182

]]></Node>
<StgValue><ssdm name="tmp181"/></StgValue>
</operation>

<operation id="824" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1476 %tmp188_cast = sext i13 %tmp188

]]></Node>
<StgValue><ssdm name="tmp188_cast"/></StgValue>
</operation>

<operation id="825" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1477 %tmp187 = add i14 %tmp188_cast, i14 %mul_ln136_384_cast387

]]></Node>
<StgValue><ssdm name="tmp187"/></StgValue>
</operation>

<operation id="826" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1480 %tmp190_cast = zext i12 %tmp190

]]></Node>
<StgValue><ssdm name="tmp190_cast"/></StgValue>
</operation>

<operation id="827" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1481 %tmp191 = add i12 %zext_ln136_236, i12 %sub_ln136_11_cast390

]]></Node>
<StgValue><ssdm name="tmp191"/></StgValue>
</operation>

<operation id="828" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1482 %tmp191_cast = sext i12 %tmp191

]]></Node>
<StgValue><ssdm name="tmp191_cast"/></StgValue>
</operation>

<operation id="829" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1483 %tmp189 = add i14 %tmp191_cast, i14 %tmp190_cast

]]></Node>
<StgValue><ssdm name="tmp189"/></StgValue>
</operation>

<operation id="830" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1516 %add_ln147_39 = add i16 %sext_ln136, i16 63488

]]></Node>
<StgValue><ssdm name="add_ln147_39"/></StgValue>
</operation>

<operation id="831" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1517 %add_ln147_40 = add i14 %sext_ln136_12, i14 %sext_ln136_5

]]></Node>
<StgValue><ssdm name="add_ln147_40"/></StgValue>
</operation>

<operation id="832" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="16" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1518 %sext_ln147_14 = sext i14 %add_ln147_40

]]></Node>
<StgValue><ssdm name="sext_ln147_14"/></StgValue>
</operation>

<operation id="833" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1519 %add_ln147_41 = add i16 %sext_ln147_14, i16 %add_ln147_39

]]></Node>
<StgValue><ssdm name="add_ln147_41"/></StgValue>
</operation>

<operation id="834" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1525 %mul_ln136_329_cast = sext i13 %mul_ln136_14

]]></Node>
<StgValue><ssdm name="mul_ln136_329_cast"/></StgValue>
</operation>

<operation id="835" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="13" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1526 %mul_ln136_338_cast402 = zext i10 %sub_ln136_56

]]></Node>
<StgValue><ssdm name="mul_ln136_338_cast402"/></StgValue>
</operation>

<operation id="836" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1528 %tmp204 = add i13 %add_ln136_10, i13 %mul_ln136_338_cast402

]]></Node>
<StgValue><ssdm name="tmp204"/></StgValue>
</operation>

<operation id="837" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1529 %tmp204_cast = zext i13 %tmp204

]]></Node>
<StgValue><ssdm name="tmp204_cast"/></StgValue>
</operation>

<operation id="838" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1530 %empty_105 = add i14 %tmp204_cast, i14 %mul_ln136_329_cast

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="839" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1540 %mul_ln136_475_cast410 = zext i11 %sub_ln136_158

]]></Node>
<StgValue><ssdm name="mul_ln136_475_cast410"/></StgValue>
</operation>

<operation id="840" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1551 %tmp213 = add i12 %mul_ln136_475_cast410, i12 %zext_ln136_212

]]></Node>
<StgValue><ssdm name="tmp213"/></StgValue>
</operation>

<operation id="841" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1562 %add_ln147_45 = add i16 %sext_ln136, i16 %sext_ln136_3

]]></Node>
<StgValue><ssdm name="add_ln147_45"/></StgValue>
</operation>

<operation id="842" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1563 %add_ln147_46 = add i13 %zext_ln136_81, i13 1024

]]></Node>
<StgValue><ssdm name="add_ln147_46"/></StgValue>
</operation>

<operation id="843" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="16" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1564 %zext_ln147_10 = zext i13 %add_ln147_46

]]></Node>
<StgValue><ssdm name="zext_ln147_10"/></StgValue>
</operation>

<operation id="844" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1565 %add_ln147_47 = add i16 %zext_ln147_10, i16 %add_ln147_45

]]></Node>
<StgValue><ssdm name="add_ln147_47"/></StgValue>
</operation>

<operation id="845" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1568 %add_ln147_49 = add i13 %shl_ln136_21, i13 %zext_ln136_109

]]></Node>
<StgValue><ssdm name="add_ln147_49"/></StgValue>
</operation>

<operation id="846" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1580 %p_cast412 = sext i13 %empty_108

]]></Node>
<StgValue><ssdm name="p_cast412"/></StgValue>
</operation>

<operation id="847" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="11" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1582 %sub_ln136_9_cast415 = sext i9 %sub_ln136_2

]]></Node>
<StgValue><ssdm name="sub_ln136_9_cast415"/></StgValue>
</operation>

<operation id="848" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1583 %mul_ln136_358_cast413 = sext i13 %sub_ln136_73

]]></Node>
<StgValue><ssdm name="mul_ln136_358_cast413"/></StgValue>
</operation>

<operation id="849" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1584 %and_ln136_46_cast = zext i10 %tmp_114

]]></Node>
<StgValue><ssdm name="and_ln136_46_cast"/></StgValue>
</operation>

<operation id="850" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1589 %tmp223 = add i14 %p_cast412, i14 %mul_ln136_358_cast413

]]></Node>
<StgValue><ssdm name="tmp223"/></StgValue>
</operation>

<operation id="851" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1594 %tmp227 = add i11 %zext_ln136_243, i11 %sub_ln136_9_cast415

]]></Node>
<StgValue><ssdm name="tmp227"/></StgValue>
</operation>

<operation id="852" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1595 %tmp227_cast = sext i11 %tmp227

]]></Node>
<StgValue><ssdm name="tmp227_cast"/></StgValue>
</operation>

<operation id="853" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1596 %tmp226 = add i12 %tmp227_cast, i12 %and_ln136_46_cast

]]></Node>
<StgValue><ssdm name="tmp226"/></StgValue>
</operation>

<operation id="854" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1607 %add_ln147_52 = add i14 %zext_ln136_10, i14 16000

]]></Node>
<StgValue><ssdm name="add_ln147_52"/></StgValue>
</operation>

<operation id="855" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1612 %add_ln147_55 = add i13 %sext_ln136_29, i13 %sext_ln136_26

]]></Node>
<StgValue><ssdm name="add_ln147_55"/></StgValue>
</operation>

<operation id="856" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1620 %p_cast243 = zext i13 %empty_110

]]></Node>
<StgValue><ssdm name="p_cast243"/></StgValue>
</operation>

<operation id="857" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1621 %mul_ln136_360_cast417 = zext i13 %mul_ln136_23

]]></Node>
<StgValue><ssdm name="mul_ln136_360_cast417"/></StgValue>
</operation>

<operation id="858" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1622 %empty_111 = add i14 %sub_ln136_66, i14 %p_cast243

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="859" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1624 %mul_ln136_368_cast418 = zext i13 %add_ln136_15

]]></Node>
<StgValue><ssdm name="mul_ln136_368_cast418"/></StgValue>
</operation>

<operation id="860" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1625 %mul_ln136_379_cast421 = zext i12 %add_ln136_17

]]></Node>
<StgValue><ssdm name="mul_ln136_379_cast421"/></StgValue>
</operation>

<operation id="861" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1626 %tmp232 = add i14 %mul_ln136_360_cast417, i14 %mul_ln136_368_cast418

]]></Node>
<StgValue><ssdm name="tmp232"/></StgValue>
</operation>

<operation id="862" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1630 %mul_ln136_390_cast419 = sext i12 %sub_ln136_96

]]></Node>
<StgValue><ssdm name="mul_ln136_390_cast419"/></StgValue>
</operation>

<operation id="863" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1633 %mul_ln136_476_cast420 = sext i12 %sub_ln136_159

]]></Node>
<StgValue><ssdm name="mul_ln136_476_cast420"/></StgValue>
</operation>

<operation id="864" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1634 %mul_ln136_485_cast423 = zext i11 %add_ln136_33

]]></Node>
<StgValue><ssdm name="mul_ln136_485_cast423"/></StgValue>
</operation>

<operation id="865" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1636 %mul_ln136_505_cast422 = sext i11 %sub_ln136_175

]]></Node>
<StgValue><ssdm name="mul_ln136_505_cast422"/></StgValue>
</operation>

<operation id="866" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1639 %tmp236 = add i13 %mul_ln136_390_cast419, i13 %mul_ln136_476_cast420

]]></Node>
<StgValue><ssdm name="tmp236"/></StgValue>
</operation>

<operation id="867" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1640 %tmp235 = add i13 %tmp236, i13 %mul_ln136_379_cast421

]]></Node>
<StgValue><ssdm name="tmp235"/></StgValue>
</operation>

<operation id="868" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1643 %tmp239 = add i12 %mul_ln136_505_cast422, i12 %mul_ln136_485_cast423

]]></Node>
<StgValue><ssdm name="tmp239"/></StgValue>
</operation>

<operation id="869" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1660 %p_cast246 = sext i12 %empty_113

]]></Node>
<StgValue><ssdm name="p_cast246"/></StgValue>
</operation>

<operation id="870" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1662 %tmp242 = add i14 %mul_ln136_6, i14 %p_cast246

]]></Node>
<StgValue><ssdm name="tmp242"/></StgValue>
</operation>

<operation id="871" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1664 %tmp243_cast = zext i13 %tmp243

]]></Node>
<StgValue><ssdm name="tmp243_cast"/></StgValue>
</operation>

<operation id="872" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1665 %empty_114 = add i14 %tmp243_cast, i14 %tmp242

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="873" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1673 %mul_ln136_414_cast429 = zext i11 %sub_ln136_118

]]></Node>
<StgValue><ssdm name="mul_ln136_414_cast429"/></StgValue>
</operation>

<operation id="874" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1675 %mul_ln136_462_cast430 = zext i10 %sub_ln136_151

]]></Node>
<StgValue><ssdm name="mul_ln136_462_cast430"/></StgValue>
</operation>

<operation id="875" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1680 %tmp248 = add i12 %mul_ln136_414_cast429, i12 %mul_ln136_462_cast430

]]></Node>
<StgValue><ssdm name="tmp248"/></StgValue>
</operation>

<operation id="876" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1707 %mul_ln136_291_cast435 = sext i11 %sub_ln136_26

]]></Node>
<StgValue><ssdm name="mul_ln136_291_cast435"/></StgValue>
</operation>

<operation id="877" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1709 %mul_ln136_311_cast433 = zext i12 %add_ln136_8

]]></Node>
<StgValue><ssdm name="mul_ln136_311_cast433"/></StgValue>
</operation>

<operation id="878" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1710 %mul_ln136_318_cast434 = zext i12 %mul_ln136_12

]]></Node>
<StgValue><ssdm name="mul_ln136_318_cast434"/></StgValue>
</operation>

<operation id="879" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1712 %tmp254 = add i14 %empty_118, i14 %mul_ln136_311_cast433

]]></Node>
<StgValue><ssdm name="tmp254"/></StgValue>
</operation>

<operation id="880" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1713 %tmp254_cast = sext i14 %tmp254

]]></Node>
<StgValue><ssdm name="tmp254_cast"/></StgValue>
</operation>

<operation id="881" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1714 %tmp255 = add i13 %mul_ln136_318_cast434, i13 %mul_ln136_291_cast435

]]></Node>
<StgValue><ssdm name="tmp255"/></StgValue>
</operation>

<operation id="882" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="15" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1715 %tmp255_cast = sext i13 %tmp255

]]></Node>
<StgValue><ssdm name="tmp255_cast"/></StgValue>
</operation>

<operation id="883" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1716 %empty_119 = add i15 %tmp255_cast, i15 %tmp254_cast

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>

<operation id="884" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1718 %mul_ln136_347_cast = sext i15 %mul_ln136_18

]]></Node>
<StgValue><ssdm name="mul_ln136_347_cast"/></StgValue>
</operation>

<operation id="885" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1719 %mul_ln136_356_cast = zext i15 %mul_ln136_22

]]></Node>
<StgValue><ssdm name="mul_ln136_356_cast"/></StgValue>
</operation>

<operation id="886" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1722 %tmp257 = add i16 %mul_ln136_347_cast, i16 %mul_ln136_356_cast

]]></Node>
<StgValue><ssdm name="tmp257"/></StgValue>
</operation>

<operation id="887" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1728 %mul_ln136_410_cast442 = sext i11 %sub_ln136_115

]]></Node>
<StgValue><ssdm name="mul_ln136_410_cast442"/></StgValue>
</operation>

<operation id="888" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1731 %mul_ln136_473_cast441 = zext i12 %mul_ln136_50

]]></Node>
<StgValue><ssdm name="mul_ln136_473_cast441"/></StgValue>
</operation>

<operation id="889" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1742 %tmp265 = add i13 %mul_ln136_473_cast441, i13 %mul_ln136_410_cast442

]]></Node>
<StgValue><ssdm name="tmp265"/></StgValue>
</operation>

<operation id="890" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1770 %mul_ln136_303_cast = zext i13 %mul_ln136_7

]]></Node>
<StgValue><ssdm name="mul_ln136_303_cast"/></StgValue>
</operation>

<operation id="891" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1772 %p_cast255 = sext i13 %empty_121

]]></Node>
<StgValue><ssdm name="p_cast255"/></StgValue>
</operation>

<operation id="892" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="15" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1773 %mul_ln136_323_cast = zext i13 %mul_ln136_13

]]></Node>
<StgValue><ssdm name="mul_ln136_323_cast"/></StgValue>
</operation>

<operation id="893" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1774 %empty_122 = add i14 %p_cast255, i14 %mul_ln136_303_cast

]]></Node>
<StgValue><ssdm name="empty_122"/></StgValue>
</operation>

<operation id="894" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1775 %p_cast256 = sext i14 %empty_122

]]></Node>
<StgValue><ssdm name="p_cast256"/></StgValue>
</operation>

<operation id="895" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1777 %empty_123 = add i15 %p_cast256, i15 %mul_ln136_323_cast

]]></Node>
<StgValue><ssdm name="empty_123"/></StgValue>
</operation>

<operation id="896" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1779 %mul_ln136_359_cast450 = sext i13 %sub_ln136_74

]]></Node>
<StgValue><ssdm name="mul_ln136_359_cast450"/></StgValue>
</operation>

<operation id="897" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1780 %and_ln136_42_cast = zext i10 %tmp_98

]]></Node>
<StgValue><ssdm name="and_ln136_42_cast"/></StgValue>
</operation>

<operation id="898" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1781 %mul_ln136_378_cast451 = zext i12 %sub_ln136_88

]]></Node>
<StgValue><ssdm name="mul_ln136_378_cast451"/></StgValue>
</operation>

<operation id="899" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1782 %mul_ln136_386_cast449 = zext i13 %add_ln136_20

]]></Node>
<StgValue><ssdm name="mul_ln136_386_cast449"/></StgValue>
</operation>

<operation id="900" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="11" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1783 %sub_ln136_12_cast453 = sext i9 %sub_ln136_5

]]></Node>
<StgValue><ssdm name="sub_ln136_12_cast453"/></StgValue>
</operation>

<operation id="901" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1784 %mul_ln136_413_cast452 = zext i12 %mul_ln136_33

]]></Node>
<StgValue><ssdm name="mul_ln136_413_cast452"/></StgValue>
</operation>

<operation id="902" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1785 %mul_ln136_439_cast448 = sext i13 %sub_ln136_131

]]></Node>
<StgValue><ssdm name="mul_ln136_439_cast448"/></StgValue>
</operation>

<operation id="903" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1788 %tmp275 = add i14 %mul_ln136_439_cast448, i14 %mul_ln136_386_cast449

]]></Node>
<StgValue><ssdm name="tmp275"/></StgValue>
</operation>

<operation id="904" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1789 %tmp274 = add i14 %tmp275, i14 %mul_ln136_359_cast450

]]></Node>
<StgValue><ssdm name="tmp274"/></StgValue>
</operation>

<operation id="905" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1792 %tmp277 = add i13 %mul_ln136_378_cast451, i13 %mul_ln136_413_cast452

]]></Node>
<StgValue><ssdm name="tmp277"/></StgValue>
</operation>

<operation id="906" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1794 %tmp279 = add i11 %and_ln136_42_cast, i11 %sub_ln136_12_cast453

]]></Node>
<StgValue><ssdm name="tmp279"/></StgValue>
</operation>

<operation id="907" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1795 %tmp278 = add i11 %tmp279, i11 %sub_ln136_108

]]></Node>
<StgValue><ssdm name="tmp278"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="908" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:31 %shl_ln136_s = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %mul_ln136_1, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln136_s"/></StgValue>
</operation>

<operation id="909" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:32 %zext_ln136_7 = zext i15 %shl_ln136_s

]]></Node>
<StgValue><ssdm name="zext_ln136_7"/></StgValue>
</operation>

<operation id="910" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:69 %shl_ln136_3 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %sub_ln136_17, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln136_3"/></StgValue>
</operation>

<operation id="911" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:70 %sext_ln136_1 = sext i14 %shl_ln136_3

]]></Node>
<StgValue><ssdm name="sext_ln136_1"/></StgValue>
</operation>

<operation id="912" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="15" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:95 %muxLogicI0_to_mul_ln136_4 = muxlogic i15 %zext_ln136_18

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_4"/></StgValue>
</operation>

<operation id="913" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="15" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:96 %muxLogicI1_to_mul_ln136_4 = muxlogic i15 32727

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_4"/></StgValue>
</operation>

<operation id="914" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:97 %mul_ln136_4 = mul i15 %zext_ln136_18, i15 32727

]]></Node>
<StgValue><ssdm name="mul_ln136_4"/></StgValue>
</operation>

<operation id="915" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="12" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:144 %zext_ln136_24 = zext i8 %tmp_55

]]></Node>
<StgValue><ssdm name="zext_ln136_24"/></StgValue>
</operation>

<operation id="916" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:156 %shl_ln136_7 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %mul_ln136_8, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln136_7"/></StgValue>
</operation>

<operation id="917" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="17" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:163 %zext_ln136_27 = zext i15 %shl_ln136_8

]]></Node>
<StgValue><ssdm name="zext_ln136_27"/></StgValue>
</operation>

<operation id="918" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="12" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:166 %muxLogicI0_to_mul_ln136_9 = muxlogic i12 %zext_ln136_24

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_9"/></StgValue>
</operation>

<operation id="919" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="12" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:167 %muxLogicI1_to_mul_ln136_9 = muxlogic i12 13

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_9"/></StgValue>
</operation>

<operation id="920" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:168 %mul_ln136_9 = mul i12 %zext_ln136_24, i12 13

]]></Node>
<StgValue><ssdm name="mul_ln136_9"/></StgValue>
</operation>

<operation id="921" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="14" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:170 %zext_ln136_28 = zext i8 %tmp_60

]]></Node>
<StgValue><ssdm name="zext_ln136_28"/></StgValue>
</operation>

<operation id="922" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="14" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:183 %muxLogicI0_to_mul_ln136_10 = muxlogic i14 %zext_ln136_28

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_10"/></StgValue>
</operation>

<operation id="923" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="14" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:184 %muxLogicI1_to_mul_ln136_10 = muxlogic i14 37

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_10"/></StgValue>
</operation>

<operation id="924" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:185 %mul_ln136_10 = mul i14 %zext_ln136_28, i14 37

]]></Node>
<StgValue><ssdm name="mul_ln136_10"/></StgValue>
</operation>

<operation id="925" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="15" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:224 %zext_ln136_38 = zext i8 %tmp_72

]]></Node>
<StgValue><ssdm name="zext_ln136_38"/></StgValue>
</operation>

<operation id="926" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:244 %shl_ln136_5 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %sub_ln136_47, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln136_5"/></StgValue>
</operation>

<operation id="927" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:245 %sext_ln136_7 = sext i14 %shl_ln136_5

]]></Node>
<StgValue><ssdm name="sext_ln136_7"/></StgValue>
</operation>

<operation id="928" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:246 %sext_ln136_8 = sext i14 %shl_ln136_5

]]></Node>
<StgValue><ssdm name="sext_ln136_8"/></StgValue>
</operation>

<operation id="929" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:258 %tmp_77 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %tmp_72, i5 0

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="930" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="15" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:259 %zext_ln136_185 = zext i13 %tmp_77

]]></Node>
<StgValue><ssdm name="zext_ln136_185"/></StgValue>
</operation>

<operation id="931" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:260 %sub_ln136_49 = sub i15 0, i15 %zext_ln136_185

]]></Node>
<StgValue><ssdm name="sub_ln136_49"/></StgValue>
</operation>

<operation id="932" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:261 %sub_ln136_50 = sub i15 %sub_ln136_49, i15 %zext_ln136_38

]]></Node>
<StgValue><ssdm name="sub_ln136_50"/></StgValue>
</operation>

<operation id="933" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:273 %shl_ln136_10 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %sub_ln136_51, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln136_10"/></StgValue>
</operation>

<operation id="934" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:274 %sext_ln136_9 = sext i14 %shl_ln136_10

]]></Node>
<StgValue><ssdm name="sext_ln136_9"/></StgValue>
</operation>

<operation id="935" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:275 %sext_ln136_10 = sext i14 %shl_ln136_10

]]></Node>
<StgValue><ssdm name="sext_ln136_10"/></StgValue>
</operation>

<operation id="936" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="17" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:298 %zext_ln136_55 = zext i12 %shl_ln136_11

]]></Node>
<StgValue><ssdm name="zext_ln136_55"/></StgValue>
</operation>

<operation id="937" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="15" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:299 %zext_ln136_56 = zext i12 %shl_ln136_11

]]></Node>
<StgValue><ssdm name="zext_ln136_56"/></StgValue>
</operation>

<operation id="938" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:307 %shl_ln136_12 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %sub_ln136_59, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln136_12"/></StgValue>
</operation>

<operation id="939" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:308 %sext_ln136_11 = sext i15 %shl_ln136_12

]]></Node>
<StgValue><ssdm name="sext_ln136_11"/></StgValue>
</operation>

<operation id="940" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="12" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:332 %muxLogicI0_to_mul_ln136_19 = muxlogic i12 %zext_ln136_59

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_19"/></StgValue>
</operation>

<operation id="941" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="12" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:333 %muxLogicI1_to_mul_ln136_19 = muxlogic i12 13

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_19"/></StgValue>
</operation>

<operation id="942" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:334 %mul_ln136_19 = mul i12 %zext_ln136_59, i12 13

]]></Node>
<StgValue><ssdm name="mul_ln136_19"/></StgValue>
</operation>

<operation id="943" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="14" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:353 %muxLogicI0_to_mul_ln136_20 = muxlogic i14 %zext_ln136_63

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_20"/></StgValue>
</operation>

<operation id="944" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="14" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:354 %muxLogicI1_to_mul_ln136_20 = muxlogic i14 16365

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_20"/></StgValue>
</operation>

<operation id="945" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:355 %mul_ln136_20 = mul i14 %zext_ln136_63, i14 16365

]]></Node>
<StgValue><ssdm name="mul_ln136_20"/></StgValue>
</operation>

<operation id="946" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:364 %shl_ln136_14 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %sub_ln136_68, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln136_14"/></StgValue>
</operation>

<operation id="947" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="17" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:365 %sext_ln136_14 = sext i15 %shl_ln136_14

]]></Node>
<StgValue><ssdm name="sext_ln136_14"/></StgValue>
</operation>

<operation id="948" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:366 %sext_ln136_15 = sext i15 %shl_ln136_14

]]></Node>
<StgValue><ssdm name="sext_ln136_15"/></StgValue>
</operation>

<operation id="949" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="14" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:384 %muxLogicI0_to_mul_ln136_24 = muxlogic i14 %zext_ln136_63

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_24"/></StgValue>
</operation>

<operation id="950" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="14" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:385 %muxLogicI1_to_mul_ln136_24 = muxlogic i14 35

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_24"/></StgValue>
</operation>

<operation id="951" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:386 %mul_ln136_24 = mul i14 %zext_ln136_63, i14 35

]]></Node>
<StgValue><ssdm name="mul_ln136_24"/></StgValue>
</operation>

<operation id="952" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="12" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:389 %muxLogicI0_to_mul_ln136_25 = muxlogic i12 %zext_ln136_67

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_25"/></StgValue>
</operation>

<operation id="953" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="12" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:390 %muxLogicI1_to_mul_ln136_25 = muxlogic i12 13

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_25"/></StgValue>
</operation>

<operation id="954" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:391 %mul_ln136_25 = mul i12 %zext_ln136_67, i12 13

]]></Node>
<StgValue><ssdm name="mul_ln136_25"/></StgValue>
</operation>

<operation id="955" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:404 %shl_ln136_15 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %sub_ln136_78, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln136_15"/></StgValue>
</operation>

<operation id="956" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:405 %sext_ln136_16 = sext i14 %shl_ln136_15

]]></Node>
<StgValue><ssdm name="sext_ln136_16"/></StgValue>
</operation>

<operation id="957" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:406 %sext_ln136_17 = sext i14 %shl_ln136_15

]]></Node>
<StgValue><ssdm name="sext_ln136_17"/></StgValue>
</operation>

<operation id="958" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:408 %p_shl7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %tmp_96, i5 0

]]></Node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="959" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:409 %tmp_99 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_96, i3 0

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="960" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:410 %zext_ln136_207 = zext i11 %tmp_99

]]></Node>
<StgValue><ssdm name="zext_ln136_207"/></StgValue>
</operation>

<operation id="961" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:411 %sub_ln136_80 = sub i13 %p_shl7, i13 %zext_ln136_207

]]></Node>
<StgValue><ssdm name="sub_ln136_80"/></StgValue>
</operation>

<operation id="962" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:415 %zext_ln136_210 = zext i11 %tmp_99

]]></Node>
<StgValue><ssdm name="zext_ln136_210"/></StgValue>
</operation>

<operation id="963" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:416 %add_ln136_16 = add i12 %zext_ln136_210, i12 %zext_ln136_67

]]></Node>
<StgValue><ssdm name="add_ln136_16"/></StgValue>
</operation>

<operation id="964" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="13" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:419 %zext_ln136_69 = zext i8 %tmp_100

]]></Node>
<StgValue><ssdm name="zext_ln136_69"/></StgValue>
</operation>

<operation id="965" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="13" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:428 %muxLogicI0_to_mul_ln136_27 = muxlogic i13 %zext_ln136_69

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_27"/></StgValue>
</operation>

<operation id="966" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="13" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:429 %muxLogicI1_to_mul_ln136_27 = muxlogic i13 21

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_27"/></StgValue>
</operation>

<operation id="967" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:430 %mul_ln136_27 = mul i13 %zext_ln136_69, i13 21

]]></Node>
<StgValue><ssdm name="mul_ln136_27"/></StgValue>
</operation>

<operation id="968" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="13" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:442 %muxLogicI0_to_mul_ln136_29 = muxlogic i13 %zext_ln136_69

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_29"/></StgValue>
</operation>

<operation id="969" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="13" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:443 %muxLogicI1_to_mul_ln136_29 = muxlogic i13 19

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_29"/></StgValue>
</operation>

<operation id="970" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:444 %mul_ln136_29 = mul i13 %zext_ln136_69, i13 19

]]></Node>
<StgValue><ssdm name="mul_ln136_29"/></StgValue>
</operation>

<operation id="971" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:475 %tmp_109 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %tmp_108, i5 0

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="972" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:476 %zext_ln136_222 = zext i13 %tmp_109

]]></Node>
<StgValue><ssdm name="zext_ln136_222"/></StgValue>
</operation>

<operation id="973" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:477 %tmp_110 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_108, i3 0

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="974" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="14" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:478 %zext_ln136_223 = zext i11 %tmp_110

]]></Node>
<StgValue><ssdm name="zext_ln136_223"/></StgValue>
</operation>

<operation id="975" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:479 %sub_ln136_93 = sub i14 %zext_ln136_223, i14 %zext_ln136_222

]]></Node>
<StgValue><ssdm name="sub_ln136_93"/></StgValue>
</operation>

<operation id="976" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="13" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:491 %zext_ln136_79 = zext i8 %tmp_112

]]></Node>
<StgValue><ssdm name="zext_ln136_79"/></StgValue>
</operation>

<operation id="977" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:492 %tmp_113 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_112, i4 0

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="978" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:493 %zext_ln136_226 = zext i12 %tmp_113

]]></Node>
<StgValue><ssdm name="zext_ln136_226"/></StgValue>
</operation>

<operation id="979" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:494 %add_ln136_22 = add i13 %zext_ln136_226, i13 %zext_ln136_79

]]></Node>
<StgValue><ssdm name="add_ln136_22"/></StgValue>
</operation>

<operation id="980" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="13" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:495 %muxLogicI0_to_mul_ln136_31 = muxlogic i13 %zext_ln136_79

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_31"/></StgValue>
</operation>

<operation id="981" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="13" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:496 %muxLogicI1_to_mul_ln136_31 = muxlogic i13 8181

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_31"/></StgValue>
</operation>

<operation id="982" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:497 %mul_ln136_31 = mul i13 %zext_ln136_79, i13 8181

]]></Node>
<StgValue><ssdm name="mul_ln136_31"/></StgValue>
</operation>

<operation id="983" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="13" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:498 %muxLogicI0_to_mul_ln136_32 = muxlogic i13 %zext_ln136_79

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_32"/></StgValue>
</operation>

<operation id="984" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="13" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:499 %muxLogicI1_to_mul_ln136_32 = muxlogic i13 26

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_32"/></StgValue>
</operation>

<operation id="985" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:500 %mul_ln136_32 = mul i13 %zext_ln136_79, i13 26

]]></Node>
<StgValue><ssdm name="mul_ln136_32"/></StgValue>
</operation>

<operation id="986" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:512 %sub_ln136_102 = sub i13 0, i13 %zext_ln136_226

]]></Node>
<StgValue><ssdm name="sub_ln136_102"/></StgValue>
</operation>

<operation id="987" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="13" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:515 %zext_ln136_80 = zext i8 %tmp_116

]]></Node>
<StgValue><ssdm name="zext_ln136_80"/></StgValue>
</operation>

<operation id="988" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="12" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:516 %zext_ln136_82 = zext i8 %tmp_116

]]></Node>
<StgValue><ssdm name="zext_ln136_82"/></StgValue>
</operation>

<operation id="989" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:518 %and_ln136_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_116, i3 0

]]></Node>
<StgValue><ssdm name="and_ln136_s"/></StgValue>
</operation>

<operation id="990" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:519 %p_shl11 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_116, i4 0

]]></Node>
<StgValue><ssdm name="p_shl11"/></StgValue>
</operation>

<operation id="991" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:521 %zext_ln136_230 = zext i10 %tmp_117

]]></Node>
<StgValue><ssdm name="zext_ln136_230"/></StgValue>
</operation>

<operation id="992" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:522 %sub_ln136_103 = sub i12 %p_shl11, i12 %zext_ln136_230

]]></Node>
<StgValue><ssdm name="sub_ln136_103"/></StgValue>
</operation>

<operation id="993" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:523 %zext_ln136_231 = zext i12 %p_shl11

]]></Node>
<StgValue><ssdm name="zext_ln136_231"/></StgValue>
</operation>

<operation id="994" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:524 %sub_ln136_104 = sub i14 0, i14 %zext_ln136_231

]]></Node>
<StgValue><ssdm name="sub_ln136_104"/></StgValue>
</operation>

<operation id="995" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:525 %tmp_118 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_116, i1 0

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="996" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="14" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:526 %zext_ln136_232 = zext i9 %tmp_118

]]></Node>
<StgValue><ssdm name="zext_ln136_232"/></StgValue>
</operation>

<operation id="997" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:527 %sub_ln136_105 = sub i14 %sub_ln136_104, i14 %zext_ln136_232

]]></Node>
<StgValue><ssdm name="sub_ln136_105"/></StgValue>
</operation>

<operation id="998" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:528 %zext_ln136_233 = zext i11 %and_ln136_s

]]></Node>
<StgValue><ssdm name="zext_ln136_233"/></StgValue>
</operation>

<operation id="999" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:529 %sub_ln136_106 = sub i12 %zext_ln136_82, i12 %zext_ln136_233

]]></Node>
<StgValue><ssdm name="sub_ln136_106"/></StgValue>
</operation>

<operation id="1000" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:530 %sub_ln136_107 = sub i12 %p_shl11, i12 %zext_ln136_82

]]></Node>
<StgValue><ssdm name="sub_ln136_107"/></StgValue>
</operation>

<operation id="1001" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:533 %p_shl12 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %tmp_116, i5 0

]]></Node>
<StgValue><ssdm name="p_shl12"/></StgValue>
</operation>

<operation id="1002" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:534 %sub_ln136_109 = sub i13 %p_shl12, i13 %zext_ln136_80

]]></Node>
<StgValue><ssdm name="sub_ln136_109"/></StgValue>
</operation>

<operation id="1003" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="13" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:535 %zext_ln136_235 = zext i9 %tmp_118

]]></Node>
<StgValue><ssdm name="zext_ln136_235"/></StgValue>
</operation>

<operation id="1004" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:536 %sub_ln136_110 = sub i13 %p_shl12, i13 %zext_ln136_235

]]></Node>
<StgValue><ssdm name="sub_ln136_110"/></StgValue>
</operation>

<operation id="1005" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:544 %shl_ln136_16 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %sub_ln136_111, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln136_16"/></StgValue>
</operation>

<operation id="1006" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="17" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:545 %sext_ln136_18 = sext i14 %shl_ln136_16

]]></Node>
<StgValue><ssdm name="sext_ln136_18"/></StgValue>
</operation>

<operation id="1007" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="16" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:546 %sext_ln136_19 = sext i14 %shl_ln136_16

]]></Node>
<StgValue><ssdm name="sext_ln136_19"/></StgValue>
</operation>

<operation id="1008" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:556 %sub_ln136_116 = sub i12 0, i12 %zext_ln136_236

]]></Node>
<StgValue><ssdm name="sub_ln136_116"/></StgValue>
</operation>

<operation id="1009" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="15" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:570 %zext_ln136_91 = zext i8 %tmp_123

]]></Node>
<StgValue><ssdm name="zext_ln136_91"/></StgValue>
</operation>

<operation id="1010" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="12" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:572 %zext_ln136_93 = zext i8 %tmp_123

]]></Node>
<StgValue><ssdm name="zext_ln136_93"/></StgValue>
</operation>

<operation id="1011" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="12" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:573 %muxLogicI0_to_mul_ln136_34 = muxlogic i12 %zext_ln136_93

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_34"/></StgValue>
</operation>

<operation id="1012" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="12" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:574 %muxLogicI1_to_mul_ln136_34 = muxlogic i12 11

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_34"/></StgValue>
</operation>

<operation id="1013" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:575 %mul_ln136_34 = mul i12 %zext_ln136_93, i12 11

]]></Node>
<StgValue><ssdm name="mul_ln136_34"/></StgValue>
</operation>

<operation id="1014" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="15" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:588 %muxLogicI0_to_mul_ln136_36 = muxlogic i15 %zext_ln136_91

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_36"/></StgValue>
</operation>

<operation id="1015" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="15" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:589 %muxLogicI1_to_mul_ln136_36 = muxlogic i15 32724

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_36"/></StgValue>
</operation>

<operation id="1016" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:590 %mul_ln136_36 = mul i15 %zext_ln136_91, i15 32724

]]></Node>
<StgValue><ssdm name="mul_ln136_36"/></StgValue>
</operation>

<operation id="1017" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:593 %tmp_126 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_123, i3 0

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1018" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:594 %zext_ln136_246 = zext i11 %tmp_126

]]></Node>
<StgValue><ssdm name="zext_ln136_246"/></StgValue>
</operation>

<operation id="1019" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:595 %sub_ln136_122 = sub i13 0, i13 %zext_ln136_246

]]></Node>
<StgValue><ssdm name="sub_ln136_122"/></StgValue>
</operation>

<operation id="1020" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:596 %sub_ln136_123 = sub i13 %sub_ln136_122, i13 %zext_ln136_245

]]></Node>
<StgValue><ssdm name="sub_ln136_123"/></StgValue>
</operation>

<operation id="1021" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:597 %shl_ln136_17 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %sub_ln136_123, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln136_17"/></StgValue>
</operation>

<operation id="1022" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="17" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:598 %sext_ln136_20 = sext i15 %shl_ln136_17

]]></Node>
<StgValue><ssdm name="sext_ln136_20"/></StgValue>
</operation>

<operation id="1023" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="15" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:599 %muxLogicI0_to_mul_ln136_37 = muxlogic i15 %zext_ln136_91

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_37"/></StgValue>
</operation>

<operation id="1024" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="15" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:600 %muxLogicI1_to_mul_ln136_37 = muxlogic i15 103

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_37"/></StgValue>
</operation>

<operation id="1025" st_id="4" stage="1" lat="1">
<core>DSP58_DotProduct</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:601 %mul_ln136_37 = mul i15 %zext_ln136_91, i15 103

]]></Node>
<StgValue><ssdm name="mul_ln136_37"/></StgValue>
</operation>

<operation id="1026" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:608 %zext_ln136_248 = zext i11 %tmp_126

]]></Node>
<StgValue><ssdm name="zext_ln136_248"/></StgValue>
</operation>

<operation id="1027" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:609 %add_ln136_26 = add i12 %zext_ln136_248, i12 %zext_ln136_93

]]></Node>
<StgValue><ssdm name="add_ln136_26"/></StgValue>
</operation>

<operation id="1028" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="13" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:613 %zext_ln136_96 = zext i8 %tmp_127

]]></Node>
<StgValue><ssdm name="zext_ln136_96"/></StgValue>
</operation>

<operation id="1029" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:621 %shl_ln136_18 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sub_ln136_126, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln136_18"/></StgValue>
</operation>

<operation id="1030" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:622 %sext_ln136_21 = sext i12 %shl_ln136_18

]]></Node>
<StgValue><ssdm name="sext_ln136_21"/></StgValue>
</operation>

<operation id="1031" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="15" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:623 %sext_ln136_22 = sext i12 %shl_ln136_18

]]></Node>
<StgValue><ssdm name="sext_ln136_22"/></StgValue>
</operation>

<operation id="1032" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:624 %p_shl15 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %tmp_127, i5 0

]]></Node>
<StgValue><ssdm name="p_shl15"/></StgValue>
</operation>

<operation id="1033" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:625 %tmp_129 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_127, i3 0

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="1034" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:626 %zext_ln136_251 = zext i11 %tmp_129

]]></Node>
<StgValue><ssdm name="zext_ln136_251"/></StgValue>
</operation>

<operation id="1035" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:627 %sub_ln136_127 = sub i13 %p_shl15, i13 %zext_ln136_251

]]></Node>
<StgValue><ssdm name="sub_ln136_127"/></StgValue>
</operation>

<operation id="1036" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:631 %shl_ln136_19 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %mul_ln136_39, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln136_19"/></StgValue>
</operation>

<operation id="1037" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:632 %zext_ln136_99 = zext i14 %shl_ln136_19

]]></Node>
<StgValue><ssdm name="zext_ln136_99"/></StgValue>
</operation>

<operation id="1038" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:636 %tmp_130 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_127, i4 0

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="1039" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:637 %zext_ln136_252 = zext i12 %tmp_130

]]></Node>
<StgValue><ssdm name="zext_ln136_252"/></StgValue>
</operation>

<operation id="1040" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:638 %add_ln136_27 = add i13 %zext_ln136_252, i13 %zext_ln136_96

]]></Node>
<StgValue><ssdm name="add_ln136_27"/></StgValue>
</operation>

<operation id="1041" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="14" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:654 %muxLogicI0_to_mul_ln136_42 = muxlogic i14 %zext_ln136_101

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_42"/></StgValue>
</operation>

<operation id="1042" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="14" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:655 %muxLogicI1_to_mul_ln136_42 = muxlogic i14 59

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_42"/></StgValue>
</operation>

<operation id="1043" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:656 %mul_ln136_42 = mul i14 %zext_ln136_101, i14 59

]]></Node>
<StgValue><ssdm name="mul_ln136_42"/></StgValue>
</operation>

<operation id="1044" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:661 %zext_ln136_103 = zext i8 %tmp_135

]]></Node>
<StgValue><ssdm name="zext_ln136_103"/></StgValue>
</operation>

<operation id="1045" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="12" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:662 %zext_ln136_104 = zext i8 %tmp_135

]]></Node>
<StgValue><ssdm name="zext_ln136_104"/></StgValue>
</operation>

<operation id="1046" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:665 %zext_ln136_112 = zext i8 %tmp_135

]]></Node>
<StgValue><ssdm name="zext_ln136_112"/></StgValue>
</operation>

<operation id="1047" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:669 %p_shl17 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %tmp_135, i7 0

]]></Node>
<StgValue><ssdm name="p_shl17"/></StgValue>
</operation>

<operation id="1048" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:681 %tmp_136 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_135, i3 0

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="1049" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:682 %zext_ln136_257 = zext i11 %tmp_136

]]></Node>
<StgValue><ssdm name="zext_ln136_257"/></StgValue>
</operation>

<operation id="1050" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:683 %sub_ln136_135 = sub i12 %zext_ln136_104, i12 %zext_ln136_257

]]></Node>
<StgValue><ssdm name="sub_ln136_135"/></StgValue>
</operation>

<operation id="1051" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:684 %tmp_137 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_135, i4 0

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="1052" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:685 %zext_ln136_258 = zext i12 %tmp_137

]]></Node>
<StgValue><ssdm name="zext_ln136_258"/></StgValue>
</operation>

<operation id="1053" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:686 %sub_ln136_136 = sub i13 0, i13 %zext_ln136_258

]]></Node>
<StgValue><ssdm name="sub_ln136_136"/></StgValue>
</operation>

<operation id="1054" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:687 %zext_ln136_259 = zext i15 %p_shl17

]]></Node>
<StgValue><ssdm name="zext_ln136_259"/></StgValue>
</operation>

<operation id="1055" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:688 %sub_ln136_137 = sub i16 %zext_ln136_103, i16 %zext_ln136_259

]]></Node>
<StgValue><ssdm name="sub_ln136_137"/></StgValue>
</operation>

<operation id="1056" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="12" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:694 %zext_ln136_117 = zext i8 %tmp_138

]]></Node>
<StgValue><ssdm name="zext_ln136_117"/></StgValue>
</operation>

<operation id="1057" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="12" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:695 %muxLogicI0_to_mul_ln136_45 = muxlogic i12 %zext_ln136_117

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_45"/></StgValue>
</operation>

<operation id="1058" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="12" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:696 %muxLogicI1_to_mul_ln136_45 = muxlogic i12 11

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_45"/></StgValue>
</operation>

<operation id="1059" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:697 %mul_ln136_45 = mul i12 %zext_ln136_117, i12 11

]]></Node>
<StgValue><ssdm name="mul_ln136_45"/></StgValue>
</operation>

<operation id="1060" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:701 %tmp_139 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_138, i2 0

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="1061" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:702 %zext_ln136_261 = zext i10 %tmp_139

]]></Node>
<StgValue><ssdm name="zext_ln136_261"/></StgValue>
</operation>

<operation id="1062" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:703 %sub_ln136_139 = sub i11 %zext_ln136_116, i11 %zext_ln136_261

]]></Node>
<StgValue><ssdm name="sub_ln136_139"/></StgValue>
</operation>

<operation id="1063" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:708 %p_shl19 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %tmp_138, i5 0

]]></Node>
<StgValue><ssdm name="p_shl19"/></StgValue>
</operation>

<operation id="1064" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="13" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:709 %zext_ln136_263 = zext i10 %tmp_139

]]></Node>
<StgValue><ssdm name="zext_ln136_263"/></StgValue>
</operation>

<operation id="1065" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:710 %sub_ln136_142 = sub i13 %p_shl19, i13 %zext_ln136_263

]]></Node>
<StgValue><ssdm name="sub_ln136_142"/></StgValue>
</operation>

<operation id="1066" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:711 %and_ln136_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_138, i1 0

]]></Node>
<StgValue><ssdm name="and_ln136_2"/></StgValue>
</operation>

<operation id="1067" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="16" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:714 %zext_ln136_108 = zext i13 %shl_ln136_21

]]></Node>
<StgValue><ssdm name="zext_ln136_108"/></StgValue>
</operation>

<operation id="1068" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:717 %zext_ln136_119 = zext i8 %tmp_141

]]></Node>
<StgValue><ssdm name="zext_ln136_119"/></StgValue>
</operation>

<operation id="1069" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="12" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:719 %zext_ln136_125 = zext i8 %tmp_141

]]></Node>
<StgValue><ssdm name="zext_ln136_125"/></StgValue>
</operation>

<operation id="1070" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:722 %sub_ln136_144 = sub i12 0, i12 %zext_ln136_264

]]></Node>
<StgValue><ssdm name="sub_ln136_144"/></StgValue>
</operation>

<operation id="1071" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:723 %sub_ln136_145 = sub i12 %sub_ln136_144, i12 %zext_ln136_125

]]></Node>
<StgValue><ssdm name="sub_ln136_145"/></StgValue>
</operation>

<operation id="1072" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:737 %tmp_145 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %tmp_141, i7 0

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="1073" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:738 %zext_ln136_270 = zext i15 %tmp_145

]]></Node>
<StgValue><ssdm name="zext_ln136_270"/></StgValue>
</operation>

<operation id="1074" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:739 %sub_ln136_150 = sub i16 %zext_ln136_119, i16 %zext_ln136_270

]]></Node>
<StgValue><ssdm name="sub_ln136_150"/></StgValue>
</operation>

<operation id="1075" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:741 %zext_ln136_271 = zext i9 %tmp_144

]]></Node>
<StgValue><ssdm name="zext_ln136_271"/></StgValue>
</operation>

<operation id="1076" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="14" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:745 %zext_ln136_111 = zext i10 %and_ln136_3

]]></Node>
<StgValue><ssdm name="zext_ln136_111"/></StgValue>
</operation>

<operation id="1077" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="15" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:747 %zext_ln136_129 = zext i8 %tmp_146

]]></Node>
<StgValue><ssdm name="zext_ln136_129"/></StgValue>
</operation>

<operation id="1078" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:748 %p_shl21 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_146, i4 0

]]></Node>
<StgValue><ssdm name="p_shl21"/></StgValue>
</operation>

<operation id="1079" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:749 %zext_ln136_272 = zext i10 %and_ln136_3

]]></Node>
<StgValue><ssdm name="zext_ln136_272"/></StgValue>
</operation>

<operation id="1080" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:750 %sub_ln136_152 = sub i12 %p_shl21, i12 %zext_ln136_272

]]></Node>
<StgValue><ssdm name="sub_ln136_152"/></StgValue>
</operation>

<operation id="1081" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="15" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:751 %muxLogicI0_to_mul_ln136_47 = muxlogic i15 %zext_ln136_129

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_47"/></StgValue>
</operation>

<operation id="1082" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="15" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:752 %muxLogicI1_to_mul_ln136_47 = muxlogic i15 32733

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_47"/></StgValue>
</operation>

<operation id="1083" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:753 %mul_ln136_47 = mul i15 %zext_ln136_129, i15 32733

]]></Node>
<StgValue><ssdm name="mul_ln136_47"/></StgValue>
</operation>

<operation id="1084" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:756 %tmp_147 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_146, i3 0

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="1085" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:757 %zext_ln136_274 = zext i11 %tmp_147

]]></Node>
<StgValue><ssdm name="zext_ln136_274"/></StgValue>
</operation>

<operation id="1086" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:758 %tmp_148 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_146, i1 0

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="1087" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="12" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:759 %zext_ln136_275 = zext i9 %tmp_148

]]></Node>
<StgValue><ssdm name="zext_ln136_275"/></StgValue>
</operation>

<operation id="1088" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:760 %sub_ln136_154 = sub i12 %zext_ln136_275, i12 %zext_ln136_274

]]></Node>
<StgValue><ssdm name="sub_ln136_154"/></StgValue>
</operation>

<operation id="1089" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="15" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:761 %muxLogicI0_to_mul_ln136_48 = muxlogic i15 %zext_ln136_129

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_48"/></StgValue>
</operation>

<operation id="1090" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="15" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:762 %muxLogicI1_to_mul_ln136_48 = muxlogic i15 119

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_48"/></StgValue>
</operation>

<operation id="1091" st_id="4" stage="1" lat="1">
<core>DSP58_DotProduct</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:763 %mul_ln136_48 = mul i15 %zext_ln136_129, i15 119

]]></Node>
<StgValue><ssdm name="mul_ln136_48"/></StgValue>
</operation>

<operation id="1092" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:764 %zext_ln136_276 = zext i12 %p_shl21

]]></Node>
<StgValue><ssdm name="zext_ln136_276"/></StgValue>
</operation>

<operation id="1093" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="13" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:765 %zext_ln136_277 = zext i9 %tmp_148

]]></Node>
<StgValue><ssdm name="zext_ln136_277"/></StgValue>
</operation>

<operation id="1094" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:766 %sub_ln136_155 = sub i13 %zext_ln136_277, i13 %zext_ln136_276

]]></Node>
<StgValue><ssdm name="sub_ln136_155"/></StgValue>
</operation>

<operation id="1095" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:777 %shl_ln136_22 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %add_ln136_30, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln136_22"/></StgValue>
</operation>

<operation id="1096" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="16" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:778 %zext_ln136_113 = zext i14 %shl_ln136_22

]]></Node>
<StgValue><ssdm name="zext_ln136_113"/></StgValue>
</operation>

<operation id="1097" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="15" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:798 %zext_ln136_140 = zext i8 %tmp_154

]]></Node>
<StgValue><ssdm name="zext_ln136_140"/></StgValue>
</operation>

<operation id="1098" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="13" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:800 %zext_ln136_142 = zext i8 %tmp_154

]]></Node>
<StgValue><ssdm name="zext_ln136_142"/></StgValue>
</operation>

<operation id="1099" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="12" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:801 %zext_ln136_143 = zext i8 %tmp_154

]]></Node>
<StgValue><ssdm name="zext_ln136_143"/></StgValue>
</operation>

<operation id="1100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:802 %tmp_155 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_154, i3 0

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="1101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:803 %zext_ln136_283 = zext i11 %tmp_155

]]></Node>
<StgValue><ssdm name="zext_ln136_283"/></StgValue>
</operation>

<operation id="1102" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:804 %add_ln136_32 = add i12 %zext_ln136_283, i12 %zext_ln136_143

]]></Node>
<StgValue><ssdm name="add_ln136_32"/></StgValue>
</operation>

<operation id="1103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:805 %p_shl23 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_154, i4 0

]]></Node>
<StgValue><ssdm name="p_shl23"/></StgValue>
</operation>

<operation id="1104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:807 %zext_ln136_284 = zext i10 %tmp_156

]]></Node>
<StgValue><ssdm name="zext_ln136_284"/></StgValue>
</operation>

<operation id="1105" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:808 %sub_ln136_160 = sub i12 %p_shl23, i12 %zext_ln136_284

]]></Node>
<StgValue><ssdm name="sub_ln136_160"/></StgValue>
</operation>

<operation id="1106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:809 %zext_ln136_285 = zext i12 %p_shl23

]]></Node>
<StgValue><ssdm name="zext_ln136_285"/></StgValue>
</operation>

<operation id="1107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="13" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:810 %zext_ln136_286 = zext i10 %tmp_156

]]></Node>
<StgValue><ssdm name="zext_ln136_286"/></StgValue>
</operation>

<operation id="1108" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:811 %sub_ln136_161 = sub i13 %zext_ln136_286, i13 %zext_ln136_285

]]></Node>
<StgValue><ssdm name="sub_ln136_161"/></StgValue>
</operation>

<operation id="1109" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:812 %sub_ln136_162 = sub i11 %tmp_155, i11 %zext_ln136_141

]]></Node>
<StgValue><ssdm name="sub_ln136_162"/></StgValue>
</operation>

<operation id="1110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:815 %shl_ln136_23 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %sub_ln136_163, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln136_23"/></StgValue>
</operation>

<operation id="1111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="15" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:816 %sext_ln136_23 = sext i13 %shl_ln136_23

]]></Node>
<StgValue><ssdm name="sext_ln136_23"/></StgValue>
</operation>

<operation id="1112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:817 %sext_ln136_24 = sext i13 %shl_ln136_23

]]></Node>
<StgValue><ssdm name="sext_ln136_24"/></StgValue>
</operation>

<operation id="1113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="15" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:818 %muxLogicI0_to_mul_ln136_51 = muxlogic i15 %zext_ln136_140

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_51"/></StgValue>
</operation>

<operation id="1114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="15" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:819 %muxLogicI1_to_mul_ln136_51 = muxlogic i15 97

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_51"/></StgValue>
</operation>

<operation id="1115" st_id="4" stage="1" lat="1">
<core>DSP58_DotProduct</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:820 %mul_ln136_51 = mul i15 %zext_ln136_140, i15 97

]]></Node>
<StgValue><ssdm name="mul_ln136_51"/></StgValue>
</operation>

<operation id="1116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:822 %zext_ln136_288 = zext i11 %tmp_155

]]></Node>
<StgValue><ssdm name="zext_ln136_288"/></StgValue>
</operation>

<operation id="1117" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:823 %sub_ln136_165 = sub i13 0, i13 %zext_ln136_288

]]></Node>
<StgValue><ssdm name="sub_ln136_165"/></StgValue>
</operation>

<operation id="1118" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:824 %sub_ln136_166 = sub i13 %sub_ln136_165, i13 %zext_ln136_142

]]></Node>
<StgValue><ssdm name="sub_ln136_166"/></StgValue>
</operation>

<operation id="1119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="14" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:827 %zext_ln136_144 = zext i8 %tmp_157

]]></Node>
<StgValue><ssdm name="zext_ln136_144"/></StgValue>
</operation>

<operation id="1120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:836 %p_shl24 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_157, i4 0

]]></Node>
<StgValue><ssdm name="p_shl24"/></StgValue>
</operation>

<operation id="1121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:837 %tmp_158 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_157, i2 0

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="1122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:838 %zext_ln136_289 = zext i10 %tmp_158

]]></Node>
<StgValue><ssdm name="zext_ln136_289"/></StgValue>
</operation>

<operation id="1123" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:839 %sub_ln136_167 = sub i12 %p_shl24, i12 %zext_ln136_289

]]></Node>
<StgValue><ssdm name="sub_ln136_167"/></StgValue>
</operation>

<operation id="1124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="14" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:840 %muxLogicI0_to_mul_ln136_54 = muxlogic i14 %zext_ln136_144

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_54"/></StgValue>
</operation>

<operation id="1125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="14" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:841 %muxLogicI1_to_mul_ln136_54 = muxlogic i14 16361

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_54"/></StgValue>
</operation>

<operation id="1126" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:842 %mul_ln136_54 = mul i14 %zext_ln136_144, i14 16361

]]></Node>
<StgValue><ssdm name="mul_ln136_54"/></StgValue>
</operation>

<operation id="1127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:843 %zext_ln136_290 = zext i12 %p_shl24

]]></Node>
<StgValue><ssdm name="zext_ln136_290"/></StgValue>
</operation>

<operation id="1128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:844 %tmp_159 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_157, i1 0

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="1129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="13" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:845 %zext_ln136_291 = zext i9 %tmp_159

]]></Node>
<StgValue><ssdm name="zext_ln136_291"/></StgValue>
</operation>

<operation id="1130" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:846 %add_ln136_34 = add i13 %zext_ln136_290, i13 %zext_ln136_291

]]></Node>
<StgValue><ssdm name="add_ln136_34"/></StgValue>
</operation>

<operation id="1131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="14" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:847 %muxLogicI0_to_mul_ln136_55 = muxlogic i14 %zext_ln136_144

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_55"/></StgValue>
</operation>

<operation id="1132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="14" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:848 %muxLogicI1_to_mul_ln136_55 = muxlogic i14 35

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_55"/></StgValue>
</operation>

<operation id="1133" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:849 %mul_ln136_55 = mul i14 %zext_ln136_144, i14 35

]]></Node>
<StgValue><ssdm name="mul_ln136_55"/></StgValue>
</operation>

<operation id="1134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="15" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:852 %zext_ln136_147 = zext i8 %tmp_160

]]></Node>
<StgValue><ssdm name="zext_ln136_147"/></StgValue>
</operation>

<operation id="1135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="12" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:855 %zext_ln136_150 = zext i8 %tmp_160

]]></Node>
<StgValue><ssdm name="zext_ln136_150"/></StgValue>
</operation>

<operation id="1136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:860 %tmp_161 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_160, i3 0

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="1137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:861 %zext_ln136_292 = zext i11 %tmp_161

]]></Node>
<StgValue><ssdm name="zext_ln136_292"/></StgValue>
</operation>

<operation id="1138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:862 %tmp_162 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_160, i1 0

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="1139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="12" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:863 %zext_ln136_293 = zext i9 %tmp_162

]]></Node>
<StgValue><ssdm name="zext_ln136_293"/></StgValue>
</operation>

<operation id="1140" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:864 %sub_ln136_168 = sub i12 %zext_ln136_293, i12 %zext_ln136_292

]]></Node>
<StgValue><ssdm name="sub_ln136_168"/></StgValue>
</operation>

<operation id="1141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="12" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:869 %muxLogicI0_to_mul_ln136_57 = muxlogic i12 %zext_ln136_150

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_57"/></StgValue>
</operation>

<operation id="1142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="12" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:870 %muxLogicI1_to_mul_ln136_57 = muxlogic i12 13

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_57"/></StgValue>
</operation>

<operation id="1143" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:871 %mul_ln136_57 = mul i12 %zext_ln136_150, i12 13

]]></Node>
<StgValue><ssdm name="mul_ln136_57"/></StgValue>
</operation>

<operation id="1144" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:872 %add_ln136_35 = add i12 %zext_ln136_292, i12 %zext_ln136_293

]]></Node>
<StgValue><ssdm name="add_ln136_35"/></StgValue>
</operation>

<operation id="1145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:876 %and_ln136_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_160, i2 0

]]></Node>
<StgValue><ssdm name="and_ln136_5"/></StgValue>
</operation>

<operation id="1146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="15" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:877 %muxLogicI0_to_mul_ln136_59 = muxlogic i15 %zext_ln136_147

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_59"/></StgValue>
</operation>

<operation id="1147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="15" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:878 %muxLogicI1_to_mul_ln136_59 = muxlogic i15 32731

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_59"/></StgValue>
</operation>

<operation id="1148" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:879 %mul_ln136_59 = mul i15 %zext_ln136_147, i15 32731

]]></Node>
<StgValue><ssdm name="mul_ln136_59"/></StgValue>
</operation>

<operation id="1149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:883 %p_shl25 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_160, i4 0

]]></Node>
<StgValue><ssdm name="p_shl25"/></StgValue>
</operation>

<operation id="1150" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:884 %sub_ln136_169 = sub i12 %p_shl25, i12 %zext_ln136_293

]]></Node>
<StgValue><ssdm name="sub_ln136_169"/></StgValue>
</operation>

<operation id="1151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="13" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:886 %zext_ln136_152 = zext i8 %tmp_163

]]></Node>
<StgValue><ssdm name="zext_ln136_152"/></StgValue>
</operation>

<operation id="1152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="14" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:887 %zext_ln136_153 = zext i8 %tmp_163

]]></Node>
<StgValue><ssdm name="zext_ln136_153"/></StgValue>
</operation>

<operation id="1153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:889 %tmp_164 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_163, i3 0

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="1154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:890 %zext_ln136_294 = zext i11 %tmp_164

]]></Node>
<StgValue><ssdm name="zext_ln136_294"/></StgValue>
</operation>

<operation id="1155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:891 %tmp_165 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_163, i1 0

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="1156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="12" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:892 %zext_ln136_295 = zext i9 %tmp_165

]]></Node>
<StgValue><ssdm name="zext_ln136_295"/></StgValue>
</operation>

<operation id="1157" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:893 %sub_ln136_170 = sub i12 %zext_ln136_295, i12 %zext_ln136_294

]]></Node>
<StgValue><ssdm name="sub_ln136_170"/></StgValue>
</operation>

<operation id="1158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:894 %shl_ln136_25 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %sub_ln136_170, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln136_25"/></StgValue>
</operation>

<operation id="1159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="16" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:895 %sext_ln136_27 = sext i14 %shl_ln136_25

]]></Node>
<StgValue><ssdm name="sext_ln136_27"/></StgValue>
</operation>

<operation id="1160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="14" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:896 %muxLogicI0_to_mul_ln136_61 = muxlogic i14 %zext_ln136_153

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_61"/></StgValue>
</operation>

<operation id="1161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="14" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:897 %muxLogicI1_to_mul_ln136_61 = muxlogic i14 16357

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_61"/></StgValue>
</operation>

<operation id="1162" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:898 %mul_ln136_61 = mul i14 %zext_ln136_153, i14 16357

]]></Node>
<StgValue><ssdm name="mul_ln136_61"/></StgValue>
</operation>

<operation id="1163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="11" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:899 %zext_ln136_296 = zext i9 %tmp_165

]]></Node>
<StgValue><ssdm name="zext_ln136_296"/></StgValue>
</operation>

<operation id="1164" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:900 %sub_ln136_171 = sub i11 %tmp_164, i11 %zext_ln136_296

]]></Node>
<StgValue><ssdm name="sub_ln136_171"/></StgValue>
</operation>

<operation id="1165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:903 %zext_ln136_297 = zext i11 %tmp_164

]]></Node>
<StgValue><ssdm name="zext_ln136_297"/></StgValue>
</operation>

<operation id="1166" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:904 %sub_ln136_173 = sub i13 0, i13 %zext_ln136_297

]]></Node>
<StgValue><ssdm name="sub_ln136_173"/></StgValue>
</operation>

<operation id="1167" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:905 %sub_ln136_174 = sub i13 %sub_ln136_173, i13 %zext_ln136_152

]]></Node>
<StgValue><ssdm name="sub_ln136_174"/></StgValue>
</operation>

<operation id="1168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="15" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:910 %zext_ln136_156 = zext i8 %tmp_166

]]></Node>
<StgValue><ssdm name="zext_ln136_156"/></StgValue>
</operation>

<operation id="1169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="11" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:913 %zext_ln136_161 = zext i8 %tmp_166

]]></Node>
<StgValue><ssdm name="zext_ln136_161"/></StgValue>
</operation>

<operation id="1170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:914 %tmp_167 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_166, i2 0

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="1171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:915 %zext_ln136_299 = zext i10 %tmp_167

]]></Node>
<StgValue><ssdm name="zext_ln136_299"/></StgValue>
</operation>

<operation id="1172" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:916 %sub_ln136_176 = sub i11 0, i11 %zext_ln136_299

]]></Node>
<StgValue><ssdm name="sub_ln136_176"/></StgValue>
</operation>

<operation id="1173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:917 %p_shl27 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %tmp_166, i6 0

]]></Node>
<StgValue><ssdm name="p_shl27"/></StgValue>
</operation>

<operation id="1174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="14" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:919 %zext_ln136_300 = zext i9 %tmp_168

]]></Node>
<StgValue><ssdm name="zext_ln136_300"/></StgValue>
</operation>

<operation id="1175" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:920 %sub_ln136_177 = sub i14 %p_shl27, i14 %zext_ln136_300

]]></Node>
<StgValue><ssdm name="sub_ln136_177"/></StgValue>
</operation>

<operation id="1176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:926 %p_shl28 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_166, i3 0

]]></Node>
<StgValue><ssdm name="p_shl28"/></StgValue>
</operation>

<operation id="1177" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:927 %sub_ln136_179 = sub i11 %p_shl28, i11 %zext_ln136_161

]]></Node>
<StgValue><ssdm name="sub_ln136_179"/></StgValue>
</operation>

<operation id="1178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:937 %p_shl30 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %tmp_166, i7 0

]]></Node>
<StgValue><ssdm name="p_shl30"/></StgValue>
</operation>

<operation id="1179" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:938 %sub_ln136_182 = sub i15 %p_shl30, i15 %zext_ln136_156

]]></Node>
<StgValue><ssdm name="sub_ln136_182"/></StgValue>
</operation>

<operation id="1180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:939 %zext_ln136_304 = zext i14 %p_shl27

]]></Node>
<StgValue><ssdm name="zext_ln136_304"/></StgValue>
</operation>

<operation id="1181" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:940 %add_ln136_36 = add i15 %zext_ln136_304, i15 %zext_ln136_156

]]></Node>
<StgValue><ssdm name="add_ln136_36"/></StgValue>
</operation>

<operation id="1182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:941 %shl_ln136_29 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %add_ln136_36, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln136_29"/></StgValue>
</operation>

<operation id="1183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="18" op_0_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:942 %zext_ln136_122 = zext i17 %shl_ln136_29

]]></Node>
<StgValue><ssdm name="zext_ln136_122"/></StgValue>
</operation>

<operation id="1184" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:946 %add_ln136_37 = add i11 %zext_ln136_299, i11 %zext_ln136_161

]]></Node>
<StgValue><ssdm name="add_ln136_37"/></StgValue>
</operation>

<operation id="1185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:947 %zext_ln136_305 = zext i11 %p_shl28

]]></Node>
<StgValue><ssdm name="zext_ln136_305"/></StgValue>
</operation>

<operation id="1186" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:948 %sub_ln136_183 = sub i13 0, i13 %zext_ln136_305

]]></Node>
<StgValue><ssdm name="sub_ln136_183"/></StgValue>
</operation>

<operation id="1187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="15" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:951 %zext_ln136_164 = zext i8 %tmp_169

]]></Node>
<StgValue><ssdm name="zext_ln136_164"/></StgValue>
</operation>

<operation id="1188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:959 %tmp_171 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_169, i3 0

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="1189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:960 %zext_ln136_307 = zext i11 %tmp_171

]]></Node>
<StgValue><ssdm name="zext_ln136_307"/></StgValue>
</operation>

<operation id="1190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:961 %tmp_172 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_169, i1 0

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="1191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="12" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:962 %zext_ln136_308 = zext i9 %tmp_172

]]></Node>
<StgValue><ssdm name="zext_ln136_308"/></StgValue>
</operation>

<operation id="1192" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:963 %sub_ln136_185 = sub i12 %zext_ln136_308, i12 %zext_ln136_307

]]></Node>
<StgValue><ssdm name="sub_ln136_185"/></StgValue>
</operation>

<operation id="1193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:964 %shl_ln136_31 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %sub_ln136_185, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln136_31"/></StgValue>
</operation>

<operation id="1194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="16" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:965 %sext_ln136_31 = sext i14 %shl_ln136_31

]]></Node>
<StgValue><ssdm name="sext_ln136_31"/></StgValue>
</operation>

<operation id="1195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="15" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:972 %muxLogicI0_to_mul_ln136_63 = muxlogic i15 %zext_ln136_164

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_63"/></StgValue>
</operation>

<operation id="1196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="15" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:973 %muxLogicI1_to_mul_ln136_63 = muxlogic i15 91

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_63"/></StgValue>
</operation>

<operation id="1197" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:974 %mul_ln136_63 = mul i15 %zext_ln136_164, i15 91

]]></Node>
<StgValue><ssdm name="mul_ln136_63"/></StgValue>
</operation>

<operation id="1198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:977 %zext_ln136_310 = zext i11 %tmp_171

]]></Node>
<StgValue><ssdm name="zext_ln136_310"/></StgValue>
</operation>

<operation id="1199" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:978 %sub_ln136_188 = sub i13 0, i13 %zext_ln136_310

]]></Node>
<StgValue><ssdm name="sub_ln136_188"/></StgValue>
</operation>

<operation id="1200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="13" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:979 %zext_ln136_311 = zext i9 %tmp_172

]]></Node>
<StgValue><ssdm name="zext_ln136_311"/></StgValue>
</operation>

<operation id="1201" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:980 %sub_ln136_189 = sub i13 %sub_ln136_188, i13 %zext_ln136_311

]]></Node>
<StgValue><ssdm name="sub_ln136_189"/></StgValue>
</operation>

<operation id="1202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:983 %zext_ln136_312 = zext i9 %tmp_172

]]></Node>
<StgValue><ssdm name="zext_ln136_312"/></StgValue>
</operation>

<operation id="1203" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:984 %sub_ln136_190 = sub i10 0, i10 %zext_ln136_312

]]></Node>
<StgValue><ssdm name="sub_ln136_190"/></StgValue>
</operation>

<operation id="1204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:985 %shl_ln136_35 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sub_ln136_190, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln136_35"/></StgValue>
</operation>

<operation id="1205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="15" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:986 %sext_ln136_35 = sext i12 %shl_ln136_35

]]></Node>
<StgValue><ssdm name="sext_ln136_35"/></StgValue>
</operation>

<operation id="1206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1032 %p_cast194 = sext i14 %empty_73

]]></Node>
<StgValue><ssdm name="p_cast194"/></StgValue>
</operation>

<operation id="1207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1033 %mul_ln136_400_cast = sext i14 %sub_ln136_105

]]></Node>
<StgValue><ssdm name="mul_ln136_400_cast"/></StgValue>
</operation>

<operation id="1208" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1037 %tmp66 = add i15 %p_cast194, i15 %mul_ln136_400_cast

]]></Node>
<StgValue><ssdm name="tmp66"/></StgValue>
</operation>

<operation id="1209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="15" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1040 %tmp67_cast = sext i13 %tmp67

]]></Node>
<StgValue><ssdm name="tmp67_cast"/></StgValue>
</operation>

<operation id="1210" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1041 %empty_74 = add i15 %tmp67_cast, i15 %tmp66

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="1211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1044 %mul_ln136_480_cast299 = zext i11 %sub_ln136_162

]]></Node>
<StgValue><ssdm name="mul_ln136_480_cast299"/></StgValue>
</operation>

<operation id="1212" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1046 %tmp71 = add i12 %sub_ln136_154, i12 %mul_ln136_480_cast299

]]></Node>
<StgValue><ssdm name="tmp71"/></StgValue>
</operation>

<operation id="1213" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1053 %add_ln147 = add i13 %zext_ln136_81, i13 8064

]]></Node>
<StgValue><ssdm name="add_ln147"/></StgValue>
</operation>

<operation id="1214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="16" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1054 %sext_ln147 = sext i13 %add_ln147

]]></Node>
<StgValue><ssdm name="sext_ln147"/></StgValue>
</operation>

<operation id="1215" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1055 %add_ln147_1 = add i16 %sext_ln136_11, i16 %sext_ln147

]]></Node>
<StgValue><ssdm name="add_ln147_1"/></StgValue>
</operation>

<operation id="1216" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1057 %add_ln147_2 = add i16 %sext_ln136_15, i16 %sext_ln136_17

]]></Node>
<StgValue><ssdm name="add_ln147_2"/></StgValue>
</operation>

<operation id="1217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1066 %p_cast196 = sext i14 %empty_75

]]></Node>
<StgValue><ssdm name="p_cast196"/></StgValue>
</operation>

<operation id="1218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1067 %mul_ln136_344_cast304 = sext i12 %sub_ln136_61

]]></Node>
<StgValue><ssdm name="mul_ln136_344_cast304"/></StgValue>
</operation>

<operation id="1219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1070 %mul_ln136_391_cast305 = zext i13 %add_ln136_22

]]></Node>
<StgValue><ssdm name="mul_ln136_391_cast305"/></StgValue>
</operation>

<operation id="1220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="15" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1072 %tmp75_cast = sext i13 %tmp75

]]></Node>
<StgValue><ssdm name="tmp75_cast"/></StgValue>
</operation>

<operation id="1221" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1073 %tmp74 = add i15 %tmp75_cast, i15 %p_cast196

]]></Node>
<StgValue><ssdm name="tmp74"/></StgValue>
</operation>

<operation id="1222" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1075 %tmp76 = add i13 %tmp77, i13 %mul_ln136_344_cast304

]]></Node>
<StgValue><ssdm name="tmp76"/></StgValue>
</operation>

<operation id="1223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="15" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1076 %tmp76_cast = sext i13 %tmp76

]]></Node>
<StgValue><ssdm name="tmp76_cast"/></StgValue>
</operation>

<operation id="1224" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1077 %empty_76 = add i15 %tmp76_cast, i15 %tmp74

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="1225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1079 %and_ln136_47_cast = zext i11 %and_ln136_s

]]></Node>
<StgValue><ssdm name="and_ln136_47_cast"/></StgValue>
</operation>

<operation id="1226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1080 %mul_ln136_415_cast307 = zext i12 %mul_ln136_34

]]></Node>
<StgValue><ssdm name="mul_ln136_415_cast307"/></StgValue>
</operation>

<operation id="1227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1081 %mul_ln136_434_cast308 = zext i12 %add_ln136_28

]]></Node>
<StgValue><ssdm name="mul_ln136_434_cast308"/></StgValue>
</operation>

<operation id="1228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1082 %mul_ln136_449_cast309 = zext i12 %mul_ln136_45

]]></Node>
<StgValue><ssdm name="mul_ln136_449_cast309"/></StgValue>
</operation>

<operation id="1229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1083 %mul_ln136_455_cast306 = sext i12 %sub_ln136_145

]]></Node>
<StgValue><ssdm name="mul_ln136_455_cast306"/></StgValue>
</operation>

<operation id="1230" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1085 %tmp79 = add i14 %mul_ln136_391_cast305, i14 %mul_ln136_455_cast306

]]></Node>
<StgValue><ssdm name="tmp79"/></StgValue>
</operation>

<operation id="1231" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1088 %tmp81 = add i13 %mul_ln136_415_cast307, i13 %mul_ln136_434_cast308

]]></Node>
<StgValue><ssdm name="tmp81"/></StgValue>
</operation>

<operation id="1232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1089 %tmp81_cast = zext i13 %tmp81

]]></Node>
<StgValue><ssdm name="tmp81_cast"/></StgValue>
</operation>

<operation id="1233" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1090 %tmp82 = add i13 %mul_ln136_449_cast309, i13 %and_ln136_47_cast

]]></Node>
<StgValue><ssdm name="tmp82"/></StgValue>
</operation>

<operation id="1234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1091 %tmp82_cast = zext i13 %tmp82

]]></Node>
<StgValue><ssdm name="tmp82_cast"/></StgValue>
</operation>

<operation id="1235" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1092 %tmp80 = add i14 %tmp82_cast, i14 %tmp81_cast

]]></Node>
<StgValue><ssdm name="tmp80"/></StgValue>
</operation>

<operation id="1236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1106 %add_ln147_100_cast = sext i15 %add_ln147_5

]]></Node>
<StgValue><ssdm name="add_ln147_100_cast"/></StgValue>
</operation>

<operation id="1237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1113 %mul_ln136_340_cast = zext i14 %add_ln136_14

]]></Node>
<StgValue><ssdm name="mul_ln136_340_cast"/></StgValue>
</operation>

<operation id="1238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1117 %p_cast200 = sext i14 %empty_79

]]></Node>
<StgValue><ssdm name="p_cast200"/></StgValue>
</operation>

<operation id="1239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="16" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1120 %mul_ln136_387_cast = sext i14 %sub_ln136_93

]]></Node>
<StgValue><ssdm name="mul_ln136_387_cast"/></StgValue>
</operation>

<operation id="1240" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1121 %tmp86 = add i15 %p_cast200, i15 %mul_ln136_340_cast

]]></Node>
<StgValue><ssdm name="tmp86"/></StgValue>
</operation>

<operation id="1241" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1123 %empty_80 = add i15 %tmp87, i15 %tmp86

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="1242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1124 %p_cast201 = sext i15 %empty_80

]]></Node>
<StgValue><ssdm name="p_cast201"/></StgValue>
</operation>

<operation id="1243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1125 %mul_ln136_393_cast315 = zext i13 %mul_ln136_32

]]></Node>
<StgValue><ssdm name="mul_ln136_393_cast315"/></StgValue>
</operation>

<operation id="1244" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1128 %tmp88 = add i16 %p_cast201, i16 %mul_ln136_387_cast

]]></Node>
<StgValue><ssdm name="tmp88"/></StgValue>
</operation>

<operation id="1245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1130 %tmp90_cast = sext i12 %tmp90

]]></Node>
<StgValue><ssdm name="tmp90_cast"/></StgValue>
</operation>

<operation id="1246" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1131 %tmp89 = add i14 %tmp90_cast, i14 %mul_ln136_393_cast315

]]></Node>
<StgValue><ssdm name="tmp89"/></StgValue>
</operation>

<operation id="1247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="16" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1132 %tmp89_cast = sext i14 %tmp89

]]></Node>
<StgValue><ssdm name="tmp89_cast"/></StgValue>
</operation>

<operation id="1248" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1133 %tmp36827 = add i16 %tmp89_cast, i16 %tmp88

]]></Node>
<StgValue><ssdm name="tmp36827"/></StgValue>
</operation>

<operation id="1249" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1149 %p_cast205 = sext i13 %empty_83

]]></Node>
<StgValue><ssdm name="p_cast205"/></StgValue>
</operation>

<operation id="1250" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1151 %mul_ln136_421_cast = sext i13 %sub_ln136_120

]]></Node>
<StgValue><ssdm name="mul_ln136_421_cast"/></StgValue>
</operation>

<operation id="1251" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1153 %tmp93 = add i14 %p_cast205, i14 %mul_ln136_421_cast

]]></Node>
<StgValue><ssdm name="tmp93"/></StgValue>
</operation>

<operation id="1252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1155 %tmp94_cast = sext i13 %tmp94

]]></Node>
<StgValue><ssdm name="tmp94_cast"/></StgValue>
</operation>

<operation id="1253" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1156 %empty_84 = add i14 %tmp94_cast, i14 %tmp93

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="1254" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1157 %p_cast206 = sext i14 %empty_84

]]></Node>
<StgValue><ssdm name="p_cast206"/></StgValue>
</operation>

<operation id="1255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1162 %mul_ln136_479_cast324 = sext i13 %sub_ln136_161

]]></Node>
<StgValue><ssdm name="mul_ln136_479_cast324"/></StgValue>
</operation>

<operation id="1256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1164 %tmp96_cast = sext i14 %tmp96

]]></Node>
<StgValue><ssdm name="tmp96_cast"/></StgValue>
</operation>

<operation id="1257" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1165 %tmp95 = add i15 %tmp96_cast, i15 %p_cast206

]]></Node>
<StgValue><ssdm name="tmp95"/></StgValue>
</operation>

<operation id="1258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="15" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1168 %tmp97_cast = sext i12 %tmp97

]]></Node>
<StgValue><ssdm name="tmp97_cast"/></StgValue>
</operation>

<operation id="1259" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1169 %empty_85 = add i15 %tmp97_cast, i15 %tmp95

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="1260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1171 %mul_ln136_490_cast325 = zext i13 %add_ln136_34

]]></Node>
<StgValue><ssdm name="mul_ln136_490_cast325"/></StgValue>
</operation>

<operation id="1261" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1174 %tmp100 = add i14 %mul_ln136_479_cast324, i14 %mul_ln136_490_cast325

]]></Node>
<StgValue><ssdm name="tmp100"/></StgValue>
</operation>

<operation id="1262" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1179 %add_ln147_7 = add i15 %shl_ln136_s, i15 512

]]></Node>
<StgValue><ssdm name="add_ln147_7"/></StgValue>
</operation>

<operation id="1263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1180 %zext_ln147_1 = zext i15 %add_ln147_7

]]></Node>
<StgValue><ssdm name="zext_ln147_1"/></StgValue>
</operation>

<operation id="1264" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1181 %add_ln147_8 = add i16 %zext_ln147_1, i16 %sext_ln136_19

]]></Node>
<StgValue><ssdm name="add_ln147_8"/></StgValue>
</operation>

<operation id="1265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1183 %sext_ln147_3 = sext i12 %add_ln147_9

]]></Node>
<StgValue><ssdm name="sext_ln147_3"/></StgValue>
</operation>

<operation id="1266" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1184 %add_ln147_10 = add i16 %sext_ln147_3, i16 %add_ln147_8

]]></Node>
<StgValue><ssdm name="add_ln147_10"/></StgValue>
</operation>

<operation id="1267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1187 %mul_ln136_309_cast326 = zext i12 %mul_ln136_9

]]></Node>
<StgValue><ssdm name="mul_ln136_309_cast326"/></StgValue>
</operation>

<operation id="1268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1193 %mul_ln136_385_cast335 = zext i12 %sub_ln136_92

]]></Node>
<StgValue><ssdm name="mul_ln136_385_cast335"/></StgValue>
</operation>

<operation id="1269" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1195 %tmp105 = add i14 %mul_ln136_2, i14 %mul_ln136_309_cast326

]]></Node>
<StgValue><ssdm name="tmp105"/></StgValue>
</operation>

<operation id="1270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="16" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1196 %tmp105_cast = sext i14 %tmp105

]]></Node>
<StgValue><ssdm name="tmp105_cast"/></StgValue>
</operation>

<operation id="1271" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1197 %tmp103 = add i16 %tmp105_cast, i16 %tmp104

]]></Node>
<StgValue><ssdm name="tmp103"/></StgValue>
</operation>

<operation id="1272" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1199 %tmp107_cast = zext i13 %tmp107

]]></Node>
<StgValue><ssdm name="tmp107_cast"/></StgValue>
</operation>

<operation id="1273" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1201 %tmp108_cast = zext i13 %tmp108

]]></Node>
<StgValue><ssdm name="tmp108_cast"/></StgValue>
</operation>

<operation id="1274" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1202 %tmp106 = add i14 %tmp108_cast, i14 %tmp107_cast

]]></Node>
<StgValue><ssdm name="tmp106"/></StgValue>
</operation>

<operation id="1275" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="16" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1203 %tmp106_cast = zext i14 %tmp106

]]></Node>
<StgValue><ssdm name="tmp106_cast"/></StgValue>
</operation>

<operation id="1276" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1204 %empty_86 = add i16 %tmp106_cast, i16 %tmp103

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="1277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="15" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1208 %mul_ln136_468_cast333 = sext i13 %sub_ln136_155

]]></Node>
<StgValue><ssdm name="mul_ln136_468_cast333"/></StgValue>
</operation>

<operation id="1278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1210 %mul_ln136_491_cast332 = zext i14 %mul_ln136_55

]]></Node>
<StgValue><ssdm name="mul_ln136_491_cast332"/></StgValue>
</operation>

<operation id="1279" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1215 %tmp113 = add i15 %mul_ln136_491_cast332, i15 %mul_ln136_468_cast333

]]></Node>
<StgValue><ssdm name="tmp113"/></StgValue>
</operation>

<operation id="1280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1217 %tmp115_cast = zext i11 %tmp115

]]></Node>
<StgValue><ssdm name="tmp115_cast"/></StgValue>
</operation>

<operation id="1281" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1218 %tmp114 = add i13 %tmp115_cast, i13 %mul_ln136_385_cast335

]]></Node>
<StgValue><ssdm name="tmp114"/></StgValue>
</operation>

<operation id="1282" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1225 %add_ln147_11 = add i15 %sext_ln136_10, i15 1792

]]></Node>
<StgValue><ssdm name="add_ln147_11"/></StgValue>
</operation>

<operation id="1283" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="18" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1226 %sext_ln147_4 = sext i15 %add_ln147_11

]]></Node>
<StgValue><ssdm name="sext_ln147_4"/></StgValue>
</operation>

<operation id="1284" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1227 %add_ln147_12 = add i16 %add_ln147_100_cast, i16 %sext_ln136_27

]]></Node>
<StgValue><ssdm name="add_ln147_12"/></StgValue>
</operation>

<operation id="1285" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1236 %mul_ln136_332_cast337 = zext i13 %mul_ln136_15

]]></Node>
<StgValue><ssdm name="mul_ln136_332_cast337"/></StgValue>
</operation>

<operation id="1286" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1239 %p_cast213 = sext i14 %empty_89

]]></Node>
<StgValue><ssdm name="p_cast213"/></StgValue>
</operation>

<operation id="1287" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1240 %mul_ln136_352_cast = sext i14 %mul_ln136_20

]]></Node>
<StgValue><ssdm name="mul_ln136_352_cast"/></StgValue>
</operation>

<operation id="1288" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1242 %mul_ln136_392_cast338 = sext i13 %mul_ln136_31

]]></Node>
<StgValue><ssdm name="mul_ln136_392_cast338"/></StgValue>
</operation>

<operation id="1289" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1247 %tmp119 = add i15 %p_cast213, i15 %mul_ln136_352_cast

]]></Node>
<StgValue><ssdm name="tmp119"/></StgValue>
</operation>

<operation id="1290" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1248 %tmp120 = add i14 %mul_ln136_332_cast337, i14 %mul_ln136_392_cast338

]]></Node>
<StgValue><ssdm name="tmp120"/></StgValue>
</operation>

<operation id="1291" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1249 %tmp120_cast = sext i14 %tmp120

]]></Node>
<StgValue><ssdm name="tmp120_cast"/></StgValue>
</operation>

<operation id="1292" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1250 %tmp118 = add i15 %tmp120_cast, i15 %tmp119

]]></Node>
<StgValue><ssdm name="tmp118"/></StgValue>
</operation>

<operation id="1293" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1252 %tmp122_cast = sext i12 %tmp122

]]></Node>
<StgValue><ssdm name="tmp122_cast"/></StgValue>
</operation>

<operation id="1294" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1255 %tmp123_cast = zext i11 %tmp123

]]></Node>
<StgValue><ssdm name="tmp123_cast"/></StgValue>
</operation>

<operation id="1295" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1256 %tmp121 = add i13 %tmp123_cast, i13 %tmp122_cast

]]></Node>
<StgValue><ssdm name="tmp121"/></StgValue>
</operation>

<operation id="1296" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="15" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1257 %tmp121_cast = sext i13 %tmp121

]]></Node>
<StgValue><ssdm name="tmp121_cast"/></StgValue>
</operation>

<operation id="1297" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1258 %empty_90 = add i15 %tmp121_cast, i15 %tmp118

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="1298" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1260 %mul_ln136_506_cast342 = sext i11 %sub_ln136_176

]]></Node>
<StgValue><ssdm name="mul_ln136_506_cast342"/></StgValue>
</operation>

<operation id="1299" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1262 %tmp126 = add i12 %mul_ln136_506_cast342, i12 %zext_ln136_294

]]></Node>
<StgValue><ssdm name="tmp126"/></StgValue>
</operation>

<operation id="1300" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1267 %add_ln147_14 = add i15 %shl_ln136_7, i15 1792

]]></Node>
<StgValue><ssdm name="add_ln147_14"/></StgValue>
</operation>

<operation id="1301" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="17" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1268 %zext_ln147_2 = zext i15 %add_ln147_14

]]></Node>
<StgValue><ssdm name="zext_ln147_2"/></StgValue>
</operation>

<operation id="1302" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1269 %add_ln147_15 = add i17 %zext_ln147_2, i17 %sext_ln136_18

]]></Node>
<StgValue><ssdm name="add_ln147_15"/></StgValue>
</operation>

<operation id="1303" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1270 %add_ln147_16 = add i14 %shl_ln136_22, i14 %zext_ln136_111

]]></Node>
<StgValue><ssdm name="add_ln147_16"/></StgValue>
</operation>

<operation id="1304" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1281 %p_cast217 = sext i14 %empty_92

]]></Node>
<StgValue><ssdm name="p_cast217"/></StgValue>
</operation>

<operation id="1305" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1283 %mul_ln136_362_cast345 = zext i12 %mul_ln136_25

]]></Node>
<StgValue><ssdm name="mul_ln136_362_cast345"/></StgValue>
</operation>

<operation id="1306" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1285 %mul_ln136_399_cast346 = zext i12 %sub_ln136_103

]]></Node>
<StgValue><ssdm name="mul_ln136_399_cast346"/></StgValue>
</operation>

<operation id="1307" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1286 %tmp130 = add i15 %mul_ln136_4, i15 %p_cast217

]]></Node>
<StgValue><ssdm name="tmp130"/></StgValue>
</operation>

<operation id="1308" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1288 %tmp132_cast = sext i13 %tmp132

]]></Node>
<StgValue><ssdm name="tmp132_cast"/></StgValue>
</operation>

<operation id="1309" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1289 %tmp131 = add i14 %tmp132_cast, i14 %mul_ln136_362_cast345

]]></Node>
<StgValue><ssdm name="tmp131"/></StgValue>
</operation>

<operation id="1310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1290 %tmp131_cast = sext i14 %tmp131

]]></Node>
<StgValue><ssdm name="tmp131_cast"/></StgValue>
</operation>

<operation id="1311" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1291 %empty_93 = add i15 %tmp131_cast, i15 %tmp130

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="1312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1293 %mul_ln136_407_cast347 = zext i12 %add_ln136_23

]]></Node>
<StgValue><ssdm name="mul_ln136_407_cast347"/></StgValue>
</operation>

<operation id="1313" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1297 %tmp134 = add i13 %mul_ln136_399_cast346, i13 %mul_ln136_407_cast347

]]></Node>
<StgValue><ssdm name="tmp134"/></StgValue>
</operation>

<operation id="1314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1302 %mul_ln136_463_cast352 = zext i12 %sub_ln136_152

]]></Node>
<StgValue><ssdm name="mul_ln136_463_cast352"/></StgValue>
</operation>

<operation id="1315" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1304 %mul_ln136_477_cast354 = zext i12 %add_ln136_32

]]></Node>
<StgValue><ssdm name="mul_ln136_477_cast354"/></StgValue>
</operation>

<operation id="1316" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1306 %mul_ln136_493_cast351 = sext i12 %sub_ln136_168

]]></Node>
<StgValue><ssdm name="mul_ln136_493_cast351"/></StgValue>
</operation>

<operation id="1317" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="16" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1307 %mul_ln136_507_cast350 = zext i14 %sub_ln136_177

]]></Node>
<StgValue><ssdm name="mul_ln136_507_cast350"/></StgValue>
</operation>

<operation id="1318" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="16" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1310 %tmp138_cast = sext i14 %tmp138

]]></Node>
<StgValue><ssdm name="tmp138_cast"/></StgValue>
</operation>

<operation id="1319" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1311 %tmp137 = add i16 %tmp138_cast, i16 %mul_ln136_507_cast350

]]></Node>
<StgValue><ssdm name="tmp137"/></StgValue>
</operation>

<operation id="1320" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1314 %tmp141 = add i13 %mul_ln136_493_cast351, i13 %mul_ln136_463_cast352

]]></Node>
<StgValue><ssdm name="tmp141"/></StgValue>
</operation>

<operation id="1321" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1317 %tmp143 = add i11 %sub_ln136_139, i11 %zext_ln136_296

]]></Node>
<StgValue><ssdm name="tmp143"/></StgValue>
</operation>

<operation id="1322" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1318 %tmp143_cast = sext i11 %tmp143

]]></Node>
<StgValue><ssdm name="tmp143_cast"/></StgValue>
</operation>

<operation id="1323" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1319 %tmp142 = add i13 %tmp143_cast, i13 %mul_ln136_477_cast354

]]></Node>
<StgValue><ssdm name="tmp142"/></StgValue>
</operation>

<operation id="1324" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1331 %zext_ln147_5 = zext i15 %add_ln147_19

]]></Node>
<StgValue><ssdm name="zext_ln147_5"/></StgValue>
</operation>

<operation id="1325" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1332 %add_ln147_20 = add i16 %zext_ln147_5, i16 %sext_ln136_9

]]></Node>
<StgValue><ssdm name="add_ln147_20"/></StgValue>
</operation>

<operation id="1326" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1333 %sext_ln147_6 = sext i16 %add_ln147_20

]]></Node>
<StgValue><ssdm name="sext_ln147_6"/></StgValue>
</operation>

<operation id="1327" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1334 %add_ln147_21 = add i17 %sext_ln147_6, i17 %zext_ln136_55

]]></Node>
<StgValue><ssdm name="add_ln147_21"/></StgValue>
</operation>

<operation id="1328" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="15" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1347 %mul_ln136_372_cast = zext i13 %mul_ln136_27

]]></Node>
<StgValue><ssdm name="mul_ln136_372_cast"/></StgValue>
</operation>

<operation id="1329" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1352 %p_cast223 = sext i14 %empty_97

]]></Node>
<StgValue><ssdm name="p_cast223"/></StgValue>
</operation>

<operation id="1330" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1354 %empty_98 = add i15 %p_cast223, i15 %mul_ln136_372_cast

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="1331" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1355 %p_cast224 = sext i15 %empty_98

]]></Node>
<StgValue><ssdm name="p_cast224"/></StgValue>
</operation>

<operation id="1332" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="16" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1362 %tmp152_cast = zext i14 %tmp152

]]></Node>
<StgValue><ssdm name="tmp152_cast"/></StgValue>
</operation>

<operation id="1333" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1363 %tmp151 = add i16 %tmp152_cast, i16 %p_cast224

]]></Node>
<StgValue><ssdm name="tmp151"/></StgValue>
</operation>

<operation id="1334" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1365 %tmp154_cast = sext i14 %tmp154

]]></Node>
<StgValue><ssdm name="tmp154_cast"/></StgValue>
</operation>

<operation id="1335" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="15" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1367 %tmp155_cast = sext i12 %tmp155

]]></Node>
<StgValue><ssdm name="tmp155_cast"/></StgValue>
</operation>

<operation id="1336" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1368 %tmp153 = add i15 %tmp155_cast, i15 %tmp154_cast

]]></Node>
<StgValue><ssdm name="tmp153"/></StgValue>
</operation>

<operation id="1337" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1369 %tmp153_cast = sext i15 %tmp153

]]></Node>
<StgValue><ssdm name="tmp153_cast"/></StgValue>
</operation>

<operation id="1338" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1370 %empty_99 = add i16 %tmp153_cast, i16 %tmp151

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="1339" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1373 %mul_ln136_494_cast363 = zext i12 %mul_ln136_57

]]></Node>
<StgValue><ssdm name="mul_ln136_494_cast363"/></StgValue>
</operation>

<operation id="1340" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1374 %mul_ln136_509_cast364 = zext i11 %sub_ln136_179

]]></Node>
<StgValue><ssdm name="mul_ln136_509_cast364"/></StgValue>
</operation>

<operation id="1341" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1376 %tmp158 = add i13 %mul_ln136_494_cast363, i13 %mul_ln136_509_cast364

]]></Node>
<StgValue><ssdm name="tmp158"/></StgValue>
</operation>

<operation id="1342" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1382 %add_ln147_26 = add i15 %sext_ln136_1, i15 %sext_ln136_22

]]></Node>
<StgValue><ssdm name="add_ln147_26"/></StgValue>
</operation>

<operation id="1343" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="15" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1389 %zext_ln147_8 = zext i13 %add_ln147_27

]]></Node>
<StgValue><ssdm name="zext_ln147_8"/></StgValue>
</operation>

<operation id="1344" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1390 %add_ln147_28 = add i15 %zext_ln147_8, i15 %add_ln147_26

]]></Node>
<StgValue><ssdm name="add_ln147_28"/></StgValue>
</operation>

<operation id="1345" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1391 %sext_ln147_8 = sext i15 %add_ln147_28

]]></Node>
<StgValue><ssdm name="sext_ln147_8"/></StgValue>
</operation>

<operation id="1346" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1392 %add_ln147_29 = add i16 %sext_ln147_8, i16 %zext_ln136_113

]]></Node>
<StgValue><ssdm name="add_ln147_29"/></StgValue>
</operation>

<operation id="1347" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1394 %mul_ln136_290_cast = zext i15 %mul_ln136_5

]]></Node>
<StgValue><ssdm name="mul_ln136_290_cast"/></StgValue>
</operation>

<operation id="1348" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1401 %mul_ln136_420_cast = sext i15 %mul_ln136_36

]]></Node>
<StgValue><ssdm name="mul_ln136_420_cast"/></StgValue>
</operation>

<operation id="1349" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="15" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1402 %mul_ln136_430_cast375 = zext i13 %sub_ln136_127

]]></Node>
<StgValue><ssdm name="mul_ln136_430_cast375"/></StgValue>
</operation>

<operation id="1350" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1403 %tmp163 = add i16 %mul_ln136_290_cast, i16 %mul_ln136_420_cast

]]></Node>
<StgValue><ssdm name="tmp163"/></StgValue>
</operation>

<operation id="1351" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="16" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1405 %tmp164_cast = sext i14 %tmp164

]]></Node>
<StgValue><ssdm name="tmp164_cast"/></StgValue>
</operation>

<operation id="1352" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1406 %tmp162 = add i16 %tmp164_cast, i16 %tmp163

]]></Node>
<StgValue><ssdm name="tmp162"/></StgValue>
</operation>

<operation id="1353" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1408 %tmp166_cast = sext i12 %tmp166

]]></Node>
<StgValue><ssdm name="tmp166_cast"/></StgValue>
</operation>

<operation id="1354" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1410 %tmp167_cast = zext i11 %tmp167

]]></Node>
<StgValue><ssdm name="tmp167_cast"/></StgValue>
</operation>

<operation id="1355" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1411 %tmp165 = add i13 %tmp167_cast, i13 %tmp166_cast

]]></Node>
<StgValue><ssdm name="tmp165"/></StgValue>
</operation>

<operation id="1356" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1414 %mul_ln136_435_cast372 = sext i14 %mul_ln136_41

]]></Node>
<StgValue><ssdm name="mul_ln136_435_cast372"/></StgValue>
</operation>

<operation id="1357" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1419 %mul_ln136_489_cast373 = sext i14 %mul_ln136_54

]]></Node>
<StgValue><ssdm name="mul_ln136_489_cast373"/></StgValue>
</operation>

<operation id="1358" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1420 %mul_ln136_495_cast376 = zext i12 %add_ln136_35

]]></Node>
<StgValue><ssdm name="mul_ln136_495_cast376"/></StgValue>
</operation>

<operation id="1359" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1426 %tmp172 = add i15 %mul_ln136_435_cast372, i15 %mul_ln136_489_cast373

]]></Node>
<StgValue><ssdm name="tmp172"/></StgValue>
</operation>

<operation id="1360" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="15" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1428 %tmp174_cast = sext i13 %tmp174

]]></Node>
<StgValue><ssdm name="tmp174_cast"/></StgValue>
</operation>

<operation id="1361" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1429 %tmp173 = add i15 %tmp174_cast, i15 %mul_ln136_430_cast375

]]></Node>
<StgValue><ssdm name="tmp173"/></StgValue>
</operation>

<operation id="1362" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1430 %tmp171 = add i15 %tmp173, i15 %tmp172

]]></Node>
<StgValue><ssdm name="tmp171"/></StgValue>
</operation>

<operation id="1363" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1434 %tmp175 = add i14 %mul_ln136_61, i14 %mul_ln136_495_cast376

]]></Node>
<StgValue><ssdm name="tmp175"/></StgValue>
</operation>

<operation id="1364" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1438 %add_ln147_30 = add i16 %zext_ln136_7, i16 %sext_ln136_8

]]></Node>
<StgValue><ssdm name="add_ln147_30"/></StgValue>
</operation>

<operation id="1365" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="16" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1440 %sext_ln147_9 = sext i14 %add_ln147_31

]]></Node>
<StgValue><ssdm name="sext_ln147_9"/></StgValue>
</operation>

<operation id="1366" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1441 %add_ln147_32 = add i16 %sext_ln147_9, i16 %add_ln147_30

]]></Node>
<StgValue><ssdm name="add_ln147_32"/></StgValue>
</operation>

<operation id="1367" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1442 %sext_ln147_10 = sext i16 %add_ln147_32

]]></Node>
<StgValue><ssdm name="sext_ln147_10"/></StgValue>
</operation>

<operation id="1368" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1443 %add_ln147_33 = add i17 %sext_ln147_10, i17 %sext_ln136_14

]]></Node>
<StgValue><ssdm name="add_ln147_33"/></StgValue>
</operation>

<operation id="1369" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1444 %add_ln147_34 = add i15 %sext_ln136_16, i15 %zext_ln136_56

]]></Node>
<StgValue><ssdm name="add_ln147_34"/></StgValue>
</operation>

<operation id="1370" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="17" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1445 %sext_ln147_11 = sext i15 %add_ln147_34

]]></Node>
<StgValue><ssdm name="sext_ln147_11"/></StgValue>
</operation>

<operation id="1371" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1446 %add_ln147_35 = add i17 %sext_ln147_11, i17 %add_ln147_33

]]></Node>
<StgValue><ssdm name="add_ln147_35"/></StgValue>
</operation>

<operation id="1372" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="17" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1466 %mul_ln136_424_cast394 = zext i15 %mul_ln136_37

]]></Node>
<StgValue><ssdm name="mul_ln136_424_cast394"/></StgValue>
</operation>

<operation id="1373" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1478 %tmp187_cast = sext i14 %tmp187

]]></Node>
<StgValue><ssdm name="tmp187_cast"/></StgValue>
</operation>

<operation id="1374" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1484 %tmp189_cast = sext i14 %tmp189

]]></Node>
<StgValue><ssdm name="tmp189_cast"/></StgValue>
</operation>

<operation id="1375" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1485 %tmp186 = add i15 %tmp189_cast, i15 %tmp187_cast

]]></Node>
<StgValue><ssdm name="tmp186"/></StgValue>
</operation>

<operation id="1376" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="17" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1486 %tmp186_cast = sext i15 %tmp186

]]></Node>
<StgValue><ssdm name="tmp186_cast"/></StgValue>
</operation>

<operation id="1377" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1487 %empty_104 = add i17 %tmp186_cast, i17 %tmp181

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="1378" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1488 %mul_ln136_432_cast395 = zext i14 %mul_ln136_40

]]></Node>
<StgValue><ssdm name="mul_ln136_432_cast395"/></StgValue>
</operation>

<operation id="1379" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1489 %mul_ln136_438_cast396 = zext i14 %mul_ln136_42

]]></Node>
<StgValue><ssdm name="mul_ln136_438_cast396"/></StgValue>
</operation>

<operation id="1380" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="13" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1490 %and_ln136_52_cast = zext i9 %and_ln136_2

]]></Node>
<StgValue><ssdm name="and_ln136_52_cast"/></StgValue>
</operation>

<operation id="1381" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1491 %mul_ln136_460_cast391 = sext i16 %sub_ln136_150

]]></Node>
<StgValue><ssdm name="mul_ln136_460_cast391"/></StgValue>
</operation>

<operation id="1382" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1492 %mul_ln136_467_cast392 = zext i15 %mul_ln136_48

]]></Node>
<StgValue><ssdm name="mul_ln136_467_cast392"/></StgValue>
</operation>

<operation id="1383" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1493 %mul_ln136_474_cast399 = zext i13 %sub_ln136_157

]]></Node>
<StgValue><ssdm name="mul_ln136_474_cast399"/></StgValue>
</operation>

<operation id="1384" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1494 %mul_ln136_482_cast393 = zext i15 %mul_ln136_51

]]></Node>
<StgValue><ssdm name="mul_ln136_482_cast393"/></StgValue>
</operation>

<operation id="1385" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1495 %mul_ln136_503_cast398 = zext i12 %sub_ln136_172

]]></Node>
<StgValue><ssdm name="mul_ln136_503_cast398"/></StgValue>
</operation>

<operation id="1386" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1496 %mul_ln136_512_cast397 = zext i15 %sub_ln136_182

]]></Node>
<StgValue><ssdm name="mul_ln136_512_cast397"/></StgValue>
</operation>

<operation id="1387" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1497 %tmp193 = add i17 %empty_104, i17 %mul_ln136_460_cast391

]]></Node>
<StgValue><ssdm name="tmp193"/></StgValue>
</operation>

<operation id="1388" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="18" op_0_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1498 %tmp193_cast = sext i17 %tmp193

]]></Node>
<StgValue><ssdm name="tmp193_cast"/></StgValue>
</operation>

<operation id="1389" st_id="4" stage="1" lat="1">
<core>DSP58_DotProduct</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1499 %tmp195 = add i16 %mul_ln136_467_cast392, i16 %mul_ln136_482_cast393

]]></Node>
<StgValue><ssdm name="tmp195"/></StgValue>
</operation>

<operation id="1390" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1500 %tmp195_cast = zext i16 %tmp195

]]></Node>
<StgValue><ssdm name="tmp195_cast"/></StgValue>
</operation>

<operation id="1391" st_id="4" stage="1" lat="1">
<core>DSP58_DotProduct</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1501 %tmp194 = add i17 %tmp195_cast, i17 %mul_ln136_424_cast394

]]></Node>
<StgValue><ssdm name="tmp194"/></StgValue>
</operation>

<operation id="1392" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="18" op_0_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1502 %tmp194_cast = zext i17 %tmp194

]]></Node>
<StgValue><ssdm name="tmp194_cast"/></StgValue>
</operation>

<operation id="1393" st_id="4" stage="1" lat="1">
<core>DSP58_DotProduct</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1503 %tmp192 = add i18 %tmp194_cast, i18 %tmp193_cast

]]></Node>
<StgValue><ssdm name="tmp192"/></StgValue>
</operation>

<operation id="1394" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1504 %tmp198 = add i15 %mul_ln136_432_cast395, i15 %mul_ln136_438_cast396

]]></Node>
<StgValue><ssdm name="tmp198"/></StgValue>
</operation>

<operation id="1395" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1505 %tmp198_cast = zext i15 %tmp198

]]></Node>
<StgValue><ssdm name="tmp198_cast"/></StgValue>
</operation>

<operation id="1396" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1506 %tmp197 = add i16 %tmp198_cast, i16 %mul_ln136_512_cast397

]]></Node>
<StgValue><ssdm name="tmp197"/></StgValue>
</operation>

<operation id="1397" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1508 %tmp200 = add i13 %mul_ln136_503_cast398, i13 %and_ln136_52_cast

]]></Node>
<StgValue><ssdm name="tmp200"/></StgValue>
</operation>

<operation id="1398" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1509 %tmp200_cast = zext i13 %tmp200

]]></Node>
<StgValue><ssdm name="tmp200_cast"/></StgValue>
</operation>

<operation id="1399" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1510 %tmp199 = add i14 %tmp200_cast, i14 %mul_ln136_474_cast399

]]></Node>
<StgValue><ssdm name="tmp199"/></StgValue>
</operation>

<operation id="1400" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1522 %add_ln147_43 = add i18 %zext_ln136_122, i18 %sext_ln147_4

]]></Node>
<StgValue><ssdm name="add_ln147_43"/></StgValue>
</operation>

<operation id="1401" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1527 %mul_ln136_343_cast403 = zext i13 %mul_ln136_16

]]></Node>
<StgValue><ssdm name="mul_ln136_343_cast403"/></StgValue>
</operation>

<operation id="1402" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1531 %p_cast233 = sext i14 %empty_105

]]></Node>
<StgValue><ssdm name="p_cast233"/></StgValue>
</operation>

<operation id="1403" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1532 %mul_ln136_349_cast404 = zext i12 %mul_ln136_19

]]></Node>
<StgValue><ssdm name="mul_ln136_349_cast404"/></StgValue>
</operation>

<operation id="1404" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1533 %mul_ln136_367_cast406 = zext i13 %sub_ln136_80

]]></Node>
<StgValue><ssdm name="mul_ln136_367_cast406"/></StgValue>
</operation>

<operation id="1405" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1534 %tmp205 = add i14 %mul_ln136_343_cast403, i14 %mul_ln136_349_cast404

]]></Node>
<StgValue><ssdm name="tmp205"/></StgValue>
</operation>

<operation id="1406" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1535 %tmp205_cast = zext i14 %tmp205

]]></Node>
<StgValue><ssdm name="tmp205_cast"/></StgValue>
</operation>

<operation id="1407" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1536 %empty_106 = add i15 %tmp205_cast, i15 %p_cast233

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="1408" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1537 %mul_ln136_402_cast409 = zext i12 %sub_ln136_107

]]></Node>
<StgValue><ssdm name="mul_ln136_402_cast409"/></StgValue>
</operation>

<operation id="1409" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1538 %mul_ln136_411_cast408 = sext i12 %sub_ln136_116

]]></Node>
<StgValue><ssdm name="mul_ln136_411_cast408"/></StgValue>
</operation>

<operation id="1410" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1539 %mul_ln136_426_cast411 = zext i12 %sub_ln136_124

]]></Node>
<StgValue><ssdm name="mul_ln136_426_cast411"/></StgValue>
</operation>

<operation id="1411" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1541 %mul_ln136_484_cast407 = sext i13 %sub_ln136_166

]]></Node>
<StgValue><ssdm name="mul_ln136_484_cast407"/></StgValue>
</operation>

<operation id="1412" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1545 %tmp209 = add i14 %mul_ln136_367_cast406, i14 %mul_ln136_484_cast407

]]></Node>
<StgValue><ssdm name="tmp209"/></StgValue>
</operation>

<operation id="1413" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1549 %tmp211 = add i13 %mul_ln136_411_cast408, i13 %mul_ln136_402_cast409

]]></Node>
<StgValue><ssdm name="tmp211"/></StgValue>
</operation>

<operation id="1414" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1552 %tmp213_cast = zext i12 %tmp213

]]></Node>
<StgValue><ssdm name="tmp213_cast"/></StgValue>
</operation>

<operation id="1415" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1553 %tmp212 = add i13 %tmp213_cast, i13 %mul_ln136_426_cast411

]]></Node>
<StgValue><ssdm name="tmp212"/></StgValue>
</operation>

<operation id="1416" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1566 %sext_ln147_17 = sext i16 %add_ln147_47

]]></Node>
<StgValue><ssdm name="sext_ln147_17"/></StgValue>
</operation>

<operation id="1417" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1567 %add_ln147_48 = add i17 %sext_ln147_17, i17 %zext_ln136_27

]]></Node>
<StgValue><ssdm name="add_ln147_48"/></StgValue>
</operation>

<operation id="1418" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="15" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1569 %zext_ln147_11 = zext i13 %add_ln147_49

]]></Node>
<StgValue><ssdm name="zext_ln147_11"/></StgValue>
</operation>

<operation id="1419" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1570 %add_ln147_50 = add i15 %zext_ln147_11, i15 %zext_ln136_99

]]></Node>
<StgValue><ssdm name="add_ln147_50"/></StgValue>
</operation>

<operation id="1420" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="17" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1571 %zext_ln147_12 = zext i15 %add_ln147_50

]]></Node>
<StgValue><ssdm name="zext_ln147_12"/></StgValue>
</operation>

<operation id="1421" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1572 %add_ln147_51 = add i17 %zext_ln147_12, i17 %add_ln147_48

]]></Node>
<StgValue><ssdm name="add_ln147_51"/></StgValue>
</operation>

<operation id="1422" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1577 %mul_ln136_314_cast = zext i14 %mul_ln136_10

]]></Node>
<StgValue><ssdm name="mul_ln136_314_cast"/></StgValue>
</operation>

<operation id="1423" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="13" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1581 %mul_ln136_322_cast414 = zext i10 %sub_ln136_43

]]></Node>
<StgValue><ssdm name="mul_ln136_322_cast414"/></StgValue>
</operation>

<operation id="1424" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1585 %input_60_cast = zext i8 %tmp_131

]]></Node>
<StgValue><ssdm name="input_60_cast"/></StgValue>
</operation>

<operation id="1425" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1586 %and_ln136_55_cast = zext i11 %tmp_147

]]></Node>
<StgValue><ssdm name="and_ln136_55_cast"/></StgValue>
</operation>

<operation id="1426" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1587 %tmp221 = add i9 %input_60_cast, i9 %zext_ln136_112

]]></Node>
<StgValue><ssdm name="tmp221"/></StgValue>
</operation>

<operation id="1427" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="15" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1588 %tmp221_cast = zext i9 %tmp221

]]></Node>
<StgValue><ssdm name="tmp221_cast"/></StgValue>
</operation>

<operation id="1428" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1590 %tmp223_cast = sext i14 %tmp223

]]></Node>
<StgValue><ssdm name="tmp223_cast"/></StgValue>
</operation>

<operation id="1429" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1591 %tmp222 = add i15 %tmp223_cast, i15 %mul_ln136_314_cast

]]></Node>
<StgValue><ssdm name="tmp222"/></StgValue>
</operation>

<operation id="1430" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1592 %tmp220 = add i15 %tmp222, i15 %tmp221_cast

]]></Node>
<StgValue><ssdm name="tmp220"/></StgValue>
</operation>

<operation id="1431" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1593 %tmp225 = add i13 %sub_ln136_117, i13 %mul_ln136_322_cast414

]]></Node>
<StgValue><ssdm name="tmp225"/></StgValue>
</operation>

<operation id="1432" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1597 %tmp226_cast = sext i12 %tmp226

]]></Node>
<StgValue><ssdm name="tmp226_cast"/></StgValue>
</operation>

<operation id="1433" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1598 %tmp224 = add i13 %tmp226_cast, i13 %tmp225

]]></Node>
<StgValue><ssdm name="tmp224"/></StgValue>
</operation>

<operation id="1434" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="15" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1599 %tmp224_cast = sext i13 %tmp224

]]></Node>
<StgValue><ssdm name="tmp224_cast"/></StgValue>
</operation>

<operation id="1435" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1600 %empty_109 = add i15 %tmp224_cast, i15 %tmp220

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="1436" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1602 %tmp228 = add i13 %sub_ln136_174, i13 %and_ln136_55_cast

]]></Node>
<StgValue><ssdm name="tmp228"/></StgValue>
</operation>

<operation id="1437" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1608 %sext_ln147_18 = sext i14 %add_ln147_52

]]></Node>
<StgValue><ssdm name="sext_ln147_18"/></StgValue>
</operation>

<operation id="1438" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1609 %add_ln147_53 = add i15 %sext_ln147_18, i15 %sext_ln136_7

]]></Node>
<StgValue><ssdm name="add_ln147_53"/></StgValue>
</operation>

<operation id="1439" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1610 %sext_ln147_19 = sext i15 %add_ln147_53

]]></Node>
<StgValue><ssdm name="sext_ln147_19"/></StgValue>
</operation>

<operation id="1440" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1611 %add_ln147_54 = add i16 %sext_ln147_19, i16 %zext_ln136_108

]]></Node>
<StgValue><ssdm name="add_ln147_54"/></StgValue>
</operation>

<operation id="1441" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1613 %sext_ln147_20 = sext i13 %add_ln147_55

]]></Node>
<StgValue><ssdm name="sext_ln147_20"/></StgValue>
</operation>

<operation id="1442" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1614 %add_ln147_56 = add i14 %sext_ln147_20, i14 %sext_ln136_21

]]></Node>
<StgValue><ssdm name="add_ln147_56"/></StgValue>
</operation>

<operation id="1443" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="16" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1615 %sext_ln147_21 = sext i14 %add_ln147_56

]]></Node>
<StgValue><ssdm name="sext_ln147_21"/></StgValue>
</operation>

<operation id="1444" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1616 %add_ln147_57 = add i16 %sext_ln147_21, i16 %add_ln147_54

]]></Node>
<StgValue><ssdm name="add_ln147_57"/></StgValue>
</operation>

<operation id="1445" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1623 %p_cast244 = sext i14 %empty_111

]]></Node>
<StgValue><ssdm name="p_cast244"/></StgValue>
</operation>

<operation id="1446" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1627 %tmp232_cast = zext i14 %tmp232

]]></Node>
<StgValue><ssdm name="tmp232_cast"/></StgValue>
</operation>

<operation id="1447" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1628 %empty_112 = add i15 %tmp232_cast, i15 %p_cast244

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="1448" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1629 %p_cast245 = sext i15 %empty_112

]]></Node>
<StgValue><ssdm name="p_cast245"/></StgValue>
</operation>

<operation id="1449" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="16" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1631 %mul_ln136_404_cast = zext i13 %sub_ln136_109

]]></Node>
<StgValue><ssdm name="mul_ln136_404_cast"/></StgValue>
</operation>

<operation id="1450" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1632 %mul_ln136_427_cast424 = zext i12 %add_ln136_26

]]></Node>
<StgValue><ssdm name="mul_ln136_427_cast424"/></StgValue>
</operation>

<operation id="1451" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1635 %and_ln136_62_cast = zext i9 %tmp_162

]]></Node>
<StgValue><ssdm name="and_ln136_62_cast"/></StgValue>
</operation>

<operation id="1452" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1637 %mul_ln136_515_cast425 = zext i11 %add_ln136_37

]]></Node>
<StgValue><ssdm name="mul_ln136_515_cast425"/></StgValue>
</operation>

<operation id="1453" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1638 %tmp234 = add i16 %p_cast245, i16 %mul_ln136_404_cast

]]></Node>
<StgValue><ssdm name="tmp234"/></StgValue>
</operation>

<operation id="1454" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1644 %tmp239_cast = sext i12 %tmp239

]]></Node>
<StgValue><ssdm name="tmp239_cast"/></StgValue>
</operation>

<operation id="1455" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1645 %tmp238 = add i13 %tmp239_cast, i13 %mul_ln136_427_cast424

]]></Node>
<StgValue><ssdm name="tmp238"/></StgValue>
</operation>

<operation id="1456" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1647 %tmp241 = sub i10 %and_ln136_62_cast, i10 %zext_ln136_271

]]></Node>
<StgValue><ssdm name="tmp241"/></StgValue>
</operation>

<operation id="1457" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1648 %tmp241_cast = sext i10 %tmp241

]]></Node>
<StgValue><ssdm name="tmp241_cast"/></StgValue>
</operation>

<operation id="1458" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1649 %tmp240 = add i12 %tmp241_cast, i12 %mul_ln136_515_cast425

]]></Node>
<StgValue><ssdm name="tmp240"/></StgValue>
</operation>

<operation id="1459" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1656 %add_ln147_58 = add i15 %sext_ln136_1, i15 768

]]></Node>
<StgValue><ssdm name="add_ln147_58"/></StgValue>
</operation>

<operation id="1460" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1666 %p_cast247 = sext i14 %empty_114

]]></Node>
<StgValue><ssdm name="p_cast247"/></StgValue>
</operation>

<operation id="1461" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1667 %mul_ln136_361_cast = zext i14 %mul_ln136_24

]]></Node>
<StgValue><ssdm name="mul_ln136_361_cast"/></StgValue>
</operation>

<operation id="1462" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1668 %mul_ln136_369_cast431 = zext i12 %add_ln136_16

]]></Node>
<StgValue><ssdm name="mul_ln136_369_cast431"/></StgValue>
</operation>

<operation id="1463" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1669 %tmp244 = add i15 %p_cast247, i15 %mul_ln136_361_cast

]]></Node>
<StgValue><ssdm name="tmp244"/></StgValue>
</operation>

<operation id="1464" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1670 %empty_115 = add i15 %tmp244, i15 %sub_ln136_50

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="1465" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1672 %mul_ln136_405_cast427 = zext i13 %sub_ln136_110

]]></Node>
<StgValue><ssdm name="mul_ln136_405_cast427"/></StgValue>
</operation>

<operation id="1466" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1674 %mul_ln136_433_cast428 = zext i13 %add_ln136_27

]]></Node>
<StgValue><ssdm name="mul_ln136_433_cast428"/></StgValue>
</operation>

<operation id="1467" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1677 %tmp246 = add i14 %mul_ln136_405_cast427, i14 %mul_ln136_433_cast428

]]></Node>
<StgValue><ssdm name="tmp246"/></StgValue>
</operation>

<operation id="1468" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1681 %tmp248_cast = zext i12 %tmp248

]]></Node>
<StgValue><ssdm name="tmp248_cast"/></StgValue>
</operation>

<operation id="1469" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1682 %tmp247 = add i13 %tmp248_cast, i13 %mul_ln136_369_cast431

]]></Node>
<StgValue><ssdm name="tmp247"/></StgValue>
</operation>

<operation id="1470" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1691 %add_ln147_59 = add i16 %sext_ln136_11, i16 2944

]]></Node>
<StgValue><ssdm name="add_ln147_59"/></StgValue>
</operation>

<operation id="1471" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1692 %sext_ln147_22 = sext i16 %add_ln147_59

]]></Node>
<StgValue><ssdm name="sext_ln147_22"/></StgValue>
</operation>

<operation id="1472" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1693 %add_ln147_60 = add i17 %sext_ln147_22, i17 %sext_ln136_20

]]></Node>
<StgValue><ssdm name="add_ln147_60"/></StgValue>
</operation>

<operation id="1473" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1694 %add_ln147_61 = add i14 %sext_ln136_24, i14 %zext_ln136_111

]]></Node>
<StgValue><ssdm name="add_ln147_61"/></StgValue>
</operation>

<operation id="1474" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1700 %add_ln147_65 = add i16 %add_ln147_29, i16 %sext_ln136_31

]]></Node>
<StgValue><ssdm name="add_ln147_65"/></StgValue>
</operation>

<operation id="1475" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1711 %mul_ln136_327_cast = sext i15 %sub_ln136_48

]]></Node>
<StgValue><ssdm name="mul_ln136_327_cast"/></StgValue>
</operation>

<operation id="1476" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1717 %p_cast253 = sext i15 %empty_119

]]></Node>
<StgValue><ssdm name="p_cast253"/></StgValue>
</operation>

<operation id="1477" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1720 %mul_ln136_376_cast436 = zext i13 %mul_ln136_29

]]></Node>
<StgValue><ssdm name="mul_ln136_376_cast436"/></StgValue>
</operation>

<operation id="1478" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1721 %tmp256 = add i16 %p_cast253, i16 %mul_ln136_327_cast

]]></Node>
<StgValue><ssdm name="tmp256"/></StgValue>
</operation>

<operation id="1479" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1723 %empty_120 = add i16 %tmp257, i16 %tmp256

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="1480" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1724 %p_cast254 = sext i16 %empty_120

]]></Node>
<StgValue><ssdm name="p_cast254"/></StgValue>
</operation>

<operation id="1481" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1725 %mul_ln136_383_cast437 = sext i13 %sub_ln136_91

]]></Node>
<StgValue><ssdm name="mul_ln136_383_cast437"/></StgValue>
</operation>

<operation id="1482" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1726 %mul_ln136_398_cast440 = sext i13 %sub_ln136_102

]]></Node>
<StgValue><ssdm name="mul_ln136_398_cast440"/></StgValue>
</operation>

<operation id="1483" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1727 %mul_ln136_401_cast443 = sext i12 %sub_ln136_106

]]></Node>
<StgValue><ssdm name="mul_ln136_401_cast443"/></StgValue>
</operation>

<operation id="1484" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1729 %mul_ln136_446_cast438 = sext i13 %sub_ln136_136

]]></Node>
<StgValue><ssdm name="mul_ln136_446_cast438"/></StgValue>
</operation>

<operation id="1485" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1730 %mul_ln136_453_cast439 = zext i13 %sub_ln136_142

]]></Node>
<StgValue><ssdm name="mul_ln136_453_cast439"/></StgValue>
</operation>

<operation id="1486" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="11" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1732 %and_ln136_59_cast = zext i9 %tmp_159

]]></Node>
<StgValue><ssdm name="and_ln136_59_cast"/></StgValue>
</operation>

<operation id="1487" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1733 %and_ln136_61_cast = zext i10 %and_ln136_5

]]></Node>
<StgValue><ssdm name="and_ln136_61_cast"/></StgValue>
</operation>

<operation id="1488" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1734 %mul_ln136_502_cast444 = zext i11 %sub_ln136_171

]]></Node>
<StgValue><ssdm name="mul_ln136_502_cast444"/></StgValue>
</operation>

<operation id="1489" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1735 %tmp260 = add i14 %mul_ln136_376_cast436, i14 %mul_ln136_383_cast437

]]></Node>
<StgValue><ssdm name="tmp260"/></StgValue>
</operation>

<operation id="1490" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="17" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1736 %tmp260_cast = sext i14 %tmp260

]]></Node>
<StgValue><ssdm name="tmp260_cast"/></StgValue>
</operation>

<operation id="1491" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1737 %tmp259 = add i17 %tmp260_cast, i17 %p_cast254

]]></Node>
<StgValue><ssdm name="tmp259"/></StgValue>
</operation>

<operation id="1492" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1738 %tmp262 = add i14 %mul_ln136_446_cast438, i14 %mul_ln136_453_cast439

]]></Node>
<StgValue><ssdm name="tmp262"/></StgValue>
</operation>

<operation id="1493" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1739 %tmp261 = add i14 %tmp262, i14 %mul_ln136_398_cast440

]]></Node>
<StgValue><ssdm name="tmp261"/></StgValue>
</operation>

<operation id="1494" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1743 %tmp264 = add i13 %tmp265, i13 %mul_ln136_401_cast443

]]></Node>
<StgValue><ssdm name="tmp264"/></StgValue>
</operation>

<operation id="1495" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1745 %tmp267 = add i11 %and_ln136_61_cast, i11 %and_ln136_59_cast

]]></Node>
<StgValue><ssdm name="tmp267"/></StgValue>
</operation>

<operation id="1496" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1746 %tmp267_cast = zext i11 %tmp267

]]></Node>
<StgValue><ssdm name="tmp267_cast"/></StgValue>
</operation>

<operation id="1497" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1747 %tmp266 = add i12 %tmp267_cast, i12 %mul_ln136_502_cast444

]]></Node>
<StgValue><ssdm name="tmp266"/></StgValue>
</operation>

<operation id="1498" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1754 %add_ln147_67 = add i15 %shl_ln136_7, i15 2176

]]></Node>
<StgValue><ssdm name="add_ln147_67"/></StgValue>
</operation>

<operation id="1499" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="17" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1755 %zext_ln147_9 = zext i15 %add_ln147_67

]]></Node>
<StgValue><ssdm name="zext_ln147_9"/></StgValue>
</operation>

<operation id="1500" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1756 %add_ln147_68 = add i17 %zext_ln147_9, i17 %sext_ln136_20

]]></Node>
<StgValue><ssdm name="add_ln147_68"/></StgValue>
</operation>

<operation id="1501" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1757 %add_ln147_69 = add i15 %zext_ln136_99, i15 %sext_ln136_23

]]></Node>
<StgValue><ssdm name="add_ln147_69"/></StgValue>
</operation>

<operation id="1502" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="17" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1758 %sext_ln147_26 = sext i15 %add_ln147_69

]]></Node>
<StgValue><ssdm name="sext_ln147_26"/></StgValue>
</operation>

<operation id="1503" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1759 %add_ln147_70 = add i17 %sext_ln147_26, i17 %add_ln147_68

]]></Node>
<StgValue><ssdm name="add_ln147_70"/></StgValue>
</operation>

<operation id="1504" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="16" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1776 %mul_ln136_330_cast = zext i13 %add_ln136_13

]]></Node>
<StgValue><ssdm name="mul_ln136_330_cast"/></StgValue>
</operation>

<operation id="1505" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1778 %p_cast257 = sext i15 %empty_123

]]></Node>
<StgValue><ssdm name="p_cast257"/></StgValue>
</operation>

<operation id="1506" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1786 %mul_ln136_448_cast454 = zext i13 %sub_ln136_138

]]></Node>
<StgValue><ssdm name="mul_ln136_448_cast454"/></StgValue>
</operation>

<operation id="1507" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1787 %tmp273 = add i16 %p_cast257, i16 %mul_ln136_330_cast

]]></Node>
<StgValue><ssdm name="tmp273"/></StgValue>
</operation>

<operation id="1508" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="16" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1790 %tmp274_cast = sext i14 %tmp274

]]></Node>
<StgValue><ssdm name="tmp274_cast"/></StgValue>
</operation>

<operation id="1509" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1791 %tmp272 = add i16 %tmp274_cast, i16 %tmp273

]]></Node>
<StgValue><ssdm name="tmp272"/></StgValue>
</operation>

<operation id="1510" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1793 %tmp277_cast = zext i13 %tmp277

]]></Node>
<StgValue><ssdm name="tmp277_cast"/></StgValue>
</operation>

<operation id="1511" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="14" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1796 %tmp278_cast = sext i11 %tmp278

]]></Node>
<StgValue><ssdm name="tmp278_cast"/></StgValue>
</operation>

<operation id="1512" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1797 %tmp276 = add i14 %tmp278_cast, i14 %tmp277_cast

]]></Node>
<StgValue><ssdm name="tmp276"/></StgValue>
</operation>

<operation id="1513" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="16" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1798 %tmp276_cast = sext i14 %tmp276

]]></Node>
<StgValue><ssdm name="tmp276_cast"/></StgValue>
</operation>

<operation id="1514" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1799 %empty_124 = add i16 %tmp276_cast, i16 %tmp272

]]></Node>
<StgValue><ssdm name="empty_124"/></StgValue>
</operation>

<operation id="1515" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1801 %and_ln136_56_cast = zext i9 %tmp_148

]]></Node>
<StgValue><ssdm name="and_ln136_56_cast"/></StgValue>
</operation>

<operation id="1516" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1802 %mul_ln136_499_cast455 = zext i12 %sub_ln136_169

]]></Node>
<StgValue><ssdm name="mul_ln136_499_cast455"/></StgValue>
</operation>

<operation id="1517" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1803 %and_ln136_65_cast = zext i10 %and_ln136_6

]]></Node>
<StgValue><ssdm name="and_ln136_65_cast"/></StgValue>
</operation>

<operation id="1518" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1804 %tmp281 = add i14 %mul_ln136_448_cast454, i14 %mul_ln136_499_cast455

]]></Node>
<StgValue><ssdm name="tmp281"/></StgValue>
</operation>

<operation id="1519" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1807 %tmp283 = add i12 %zext_ln136_283, i12 %and_ln136_65_cast

]]></Node>
<StgValue><ssdm name="tmp283"/></StgValue>
</operation>

<operation id="1520" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1808 %tmp284 = add i10 %and_ln136_56_cast, i10 %zext_ln136_312

]]></Node>
<StgValue><ssdm name="tmp284"/></StgValue>
</operation>

<operation id="1521" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1809 %tmp284_cast = zext i10 %tmp284

]]></Node>
<StgValue><ssdm name="tmp284_cast"/></StgValue>
</operation>

<operation id="1522" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1810 %tmp282 = add i12 %tmp284_cast, i12 %tmp283

]]></Node>
<StgValue><ssdm name="tmp282"/></StgValue>
</operation>

<operation id="1523" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1817 %add_ln147_77 = add i15 %add_ln147_58, i15 %sext_ln136_35

]]></Node>
<StgValue><ssdm name="add_ln147_77"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="1524" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="14" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:567 %zext_ln136_88 = zext i8 %tmp_123

]]></Node>
<StgValue><ssdm name="zext_ln136_88"/></StgValue>
</operation>

<operation id="1525" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="15" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:578 %muxLogicI0_to_mul_ln136_35 = muxlogic i15 %zext_ln136_91

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_35"/></StgValue>
</operation>

<operation id="1526" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="15" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:579 %muxLogicI1_to_mul_ln136_35 = muxlogic i15 32733

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_35"/></StgValue>
</operation>

<operation id="1527" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:580 %mul_ln136_35 = mul i15 %zext_ln136_91, i15 32733

]]></Node>
<StgValue><ssdm name="mul_ln136_35"/></StgValue>
</operation>

<operation id="1528" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="14" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:602 %muxLogicI0_to_mul_ln136_38 = muxlogic i14 %zext_ln136_88

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_38"/></StgValue>
</operation>

<operation id="1529" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="14" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:603 %muxLogicI1_to_mul_ln136_38 = muxlogic i14 44

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_38"/></StgValue>
</operation>

<operation id="1530" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:604 %mul_ln136_38 = mul i14 %zext_ln136_88, i14 44

]]></Node>
<StgValue><ssdm name="mul_ln136_38"/></StgValue>
</operation>

<operation id="1531" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:614 %zext_ln136_98 = zext i8 %tmp_127

]]></Node>
<StgValue><ssdm name="zext_ln136_98"/></StgValue>
</operation>

<operation id="1532" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:616 %tmp_128 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %tmp_127, i7 0

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="1533" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:617 %zext_ln136_249 = zext i15 %tmp_128

]]></Node>
<StgValue><ssdm name="zext_ln136_249"/></StgValue>
</operation>

<operation id="1534" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:618 %sub_ln136_125 = sub i16 %zext_ln136_98, i16 %zext_ln136_249

]]></Node>
<StgValue><ssdm name="sub_ln136_125"/></StgValue>
</operation>

<operation id="1535" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="15" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:664 %zext_ln136_107 = zext i8 %tmp_135

]]></Node>
<StgValue><ssdm name="zext_ln136_107"/></StgValue>
</operation>

<operation id="1536" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:670 %sub_ln136_133 = sub i15 %p_shl17, i15 %zext_ln136_107

]]></Node>
<StgValue><ssdm name="sub_ln136_133"/></StgValue>
</operation>

<operation id="1537" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:671 %shl_ln136_20 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %sub_ln136_133, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln136_20"/></StgValue>
</operation>

<operation id="1538" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="19" op_0_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:672 %zext_ln136_106 = zext i17 %shl_ln136_20

]]></Node>
<StgValue><ssdm name="zext_ln136_106"/></StgValue>
</operation>

<operation id="1539" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="15" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:675 %muxLogicI0_to_mul_ln136_43 = muxlogic i15 %zext_ln136_107

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_43"/></StgValue>
</operation>

<operation id="1540" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="15" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:676 %muxLogicI1_to_mul_ln136_43 = muxlogic i15 94

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_43"/></StgValue>
</operation>

<operation id="1541" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:677 %mul_ln136_43 = mul i15 %zext_ln136_107, i15 94

]]></Node>
<StgValue><ssdm name="mul_ln136_43"/></StgValue>
</operation>

<operation id="1542" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="12" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:698 %muxLogicI0_to_mul_ln136_46 = muxlogic i12 %zext_ln136_117

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_46"/></StgValue>
</operation>

<operation id="1543" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="12" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:699 %muxLogicI1_to_mul_ln136_46 = muxlogic i12 13

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_46"/></StgValue>
</operation>

<operation id="1544" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:700 %mul_ln136_46 = mul i12 %zext_ln136_117, i12 13

]]></Node>
<StgValue><ssdm name="mul_ln136_46"/></StgValue>
</operation>

<operation id="1545" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="13" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:770 %zext_ln136_136 = zext i8 %tmp_149

]]></Node>
<StgValue><ssdm name="zext_ln136_136"/></StgValue>
</operation>

<operation id="1546" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="13" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:771 %muxLogicI0_to_mul_ln136_49 = muxlogic i13 %zext_ln136_136

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_49"/></StgValue>
</operation>

<operation id="1547" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="13" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:772 %muxLogicI1_to_mul_ln136_49 = muxlogic i13 23

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_49"/></StgValue>
</operation>

<operation id="1548" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:773 %mul_ln136_49 = mul i13 %zext_ln136_136, i13 23

]]></Node>
<StgValue><ssdm name="mul_ln136_49"/></StgValue>
</operation>

<operation id="1549" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="13" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:828 %zext_ln136_145 = zext i8 %tmp_157

]]></Node>
<StgValue><ssdm name="zext_ln136_145"/></StgValue>
</operation>

<operation id="1550" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="13" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:833 %muxLogicI0_to_mul_ln136_53 = muxlogic i13 %zext_ln136_145

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_53"/></StgValue>
</operation>

<operation id="1551" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="13" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:834 %muxLogicI1_to_mul_ln136_53 = muxlogic i13 23

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_53"/></StgValue>
</operation>

<operation id="1552" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:835 %mul_ln136_53 = mul i13 %zext_ln136_145, i13 23

]]></Node>
<StgValue><ssdm name="mul_ln136_53"/></StgValue>
</operation>

<operation id="1553" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:850 %and_ln136_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_157, i3 0

]]></Node>
<StgValue><ssdm name="and_ln136_4"/></StgValue>
</operation>

<operation id="1554" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="14" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:853 %zext_ln136_148 = zext i8 %tmp_160

]]></Node>
<StgValue><ssdm name="zext_ln136_148"/></StgValue>
</operation>

<operation id="1555" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="13" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:856 %zext_ln136_151 = zext i8 %tmp_160

]]></Node>
<StgValue><ssdm name="zext_ln136_151"/></StgValue>
</operation>

<operation id="1556" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="13" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:857 %muxLogicI0_to_mul_ln136_56 = muxlogic i13 %zext_ln136_151

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_56"/></StgValue>
</operation>

<operation id="1557" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="13" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:858 %muxLogicI1_to_mul_ln136_56 = muxlogic i13 8181

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_56"/></StgValue>
</operation>

<operation id="1558" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:859 %mul_ln136_56 = mul i13 %zext_ln136_151, i13 8181

]]></Node>
<StgValue><ssdm name="mul_ln136_56"/></StgValue>
</operation>

<operation id="1559" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="14" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:873 %muxLogicI0_to_mul_ln136_58 = muxlogic i14 %zext_ln136_148

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_58"/></StgValue>
</operation>

<operation id="1560" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="14" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:874 %muxLogicI1_to_mul_ln136_58 = muxlogic i14 49

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_58"/></StgValue>
</operation>

<operation id="1561" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:875 %mul_ln136_58 = mul i14 %zext_ln136_148, i14 49

]]></Node>
<StgValue><ssdm name="mul_ln136_58"/></StgValue>
</operation>

<operation id="1562" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="14" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:880 %muxLogicI0_to_mul_ln136_60 = muxlogic i14 %zext_ln136_148

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_60"/></StgValue>
</operation>

<operation id="1563" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="14" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:881 %muxLogicI1_to_mul_ln136_60 = muxlogic i14 16362

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_60"/></StgValue>
</operation>

<operation id="1564" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:882 %mul_ln136_60 = mul i14 %zext_ln136_148, i14 16362

]]></Node>
<StgValue><ssdm name="mul_ln136_60"/></StgValue>
</operation>

<operation id="1565" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="12" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:911 %zext_ln136_158 = zext i8 %tmp_166

]]></Node>
<StgValue><ssdm name="zext_ln136_158"/></StgValue>
</operation>

<operation id="1566" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="14" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:912 %zext_ln136_160 = zext i8 %tmp_166

]]></Node>
<StgValue><ssdm name="zext_ln136_160"/></StgValue>
</operation>

<operation id="1567" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="19" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:924 %sext_ln136_28 = sext i12 %shl_ln136_26

]]></Node>
<StgValue><ssdm name="sext_ln136_28"/></StgValue>
</operation>

<operation id="1568" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:928 %zext_ln136_302 = zext i11 %p_shl28

]]></Node>
<StgValue><ssdm name="zext_ln136_302"/></StgValue>
</operation>

<operation id="1569" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:929 %sub_ln136_180 = sub i12 %zext_ln136_158, i12 %zext_ln136_302

]]></Node>
<StgValue><ssdm name="sub_ln136_180"/></StgValue>
</operation>

<operation id="1570" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:930 %shl_ln136_27 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %sub_ln136_180, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln136_27"/></StgValue>
</operation>

<operation id="1571" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="18" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:931 %sext_ln136_30 = sext i14 %shl_ln136_27

]]></Node>
<StgValue><ssdm name="sext_ln136_30"/></StgValue>
</operation>

<operation id="1572" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:932 %p_shl29 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %tmp_166, i5 0

]]></Node>
<StgValue><ssdm name="p_shl29"/></StgValue>
</operation>

<operation id="1573" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="13" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:933 %zext_ln136_303 = zext i9 %tmp_168

]]></Node>
<StgValue><ssdm name="zext_ln136_303"/></StgValue>
</operation>

<operation id="1574" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:934 %sub_ln136_181 = sub i13 %p_shl29, i13 %zext_ln136_303

]]></Node>
<StgValue><ssdm name="sub_ln136_181"/></StgValue>
</operation>

<operation id="1575" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:935 %shl_ln136_28 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %sub_ln136_181, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln136_28"/></StgValue>
</operation>

<operation id="1576" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="17" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:936 %zext_ln136_120 = zext i15 %shl_ln136_28

]]></Node>
<StgValue><ssdm name="zext_ln136_120"/></StgValue>
</operation>

<operation id="1577" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="14" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:943 %muxLogicI0_to_mul_ln136_62 = muxlogic i14 %zext_ln136_160

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_62"/></StgValue>
</operation>

<operation id="1578" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="14" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:944 %muxLogicI1_to_mul_ln136_62 = muxlogic i14 16365

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_62"/></StgValue>
</operation>

<operation id="1579" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:945 %mul_ln136_62 = mul i14 %zext_ln136_160, i14 16365

]]></Node>
<StgValue><ssdm name="mul_ln136_62"/></StgValue>
</operation>

<operation id="1580" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:949 %sub_ln136_184 = sub i13 %sub_ln136_183, i13 %zext_ln136_303

]]></Node>
<StgValue><ssdm name="sub_ln136_184"/></StgValue>
</operation>

<operation id="1581" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="12" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:952 %zext_ln136_165 = zext i8 %tmp_169

]]></Node>
<StgValue><ssdm name="zext_ln136_165"/></StgValue>
</operation>

<operation id="1582" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="11" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:953 %zext_ln136_166 = zext i8 %tmp_169

]]></Node>
<StgValue><ssdm name="zext_ln136_166"/></StgValue>
</operation>

<operation id="1583" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:954 %tmp_170 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_169, i2 0

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="1584" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:955 %zext_ln136_306 = zext i10 %tmp_170

]]></Node>
<StgValue><ssdm name="zext_ln136_306"/></StgValue>
</operation>

<operation id="1585" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:956 %add_ln136_38 = add i11 %zext_ln136_306, i11 %zext_ln136_166

]]></Node>
<StgValue><ssdm name="add_ln136_38"/></StgValue>
</operation>

<operation id="1586" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:957 %shl_ln136_30 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %add_ln136_38, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln136_30"/></StgValue>
</operation>

<operation id="1587" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="17" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:958 %zext_ln136_124 = zext i13 %shl_ln136_30

]]></Node>
<StgValue><ssdm name="zext_ln136_124"/></StgValue>
</operation>

<operation id="1588" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:966 %zext_ln136_309 = zext i10 %tmp_170

]]></Node>
<StgValue><ssdm name="zext_ln136_309"/></StgValue>
</operation>

<operation id="1589" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:967 %sub_ln136_186 = sub i12 0, i12 %zext_ln136_309

]]></Node>
<StgValue><ssdm name="sub_ln136_186"/></StgValue>
</operation>

<operation id="1590" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:968 %sub_ln136_187 = sub i12 %sub_ln136_186, i12 %zext_ln136_165

]]></Node>
<StgValue><ssdm name="sub_ln136_187"/></StgValue>
</operation>

<operation id="1591" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:969 %shl_ln136_32 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %sub_ln136_187, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln136_32"/></StgValue>
</operation>

<operation id="1592" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="16" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:970 %sext_ln136_32 = sext i14 %shl_ln136_32

]]></Node>
<StgValue><ssdm name="sext_ln136_32"/></StgValue>
</operation>

<operation id="1593" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="17" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:971 %sext_ln136_33 = sext i14 %shl_ln136_32

]]></Node>
<StgValue><ssdm name="sext_ln136_33"/></StgValue>
</operation>

<operation id="1594" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:975 %shl_ln136_33 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %mul_ln136_63, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln136_33"/></StgValue>
</operation>

<operation id="1595" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="19" op_0_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:976 %zext_ln136_128 = zext i17 %shl_ln136_33

]]></Node>
<StgValue><ssdm name="zext_ln136_128"/></StgValue>
</operation>

<operation id="1596" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:981 %shl_ln136_34 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %sub_ln136_189, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln136_34"/></StgValue>
</operation>

<operation id="1597" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="17" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:982 %sext_ln136_34 = sext i15 %shl_ln136_34

]]></Node>
<StgValue><ssdm name="sext_ln136_34"/></StgValue>
</operation>

<operation id="1598" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="12" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:988 %zext_ln136_168 = zext i8 %tmp_173

]]></Node>
<StgValue><ssdm name="zext_ln136_168"/></StgValue>
</operation>

<operation id="1599" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:989 %tmp_174 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %tmp_173, i5 0

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="1600" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:990 %zext_ln136_313 = zext i13 %tmp_174

]]></Node>
<StgValue><ssdm name="zext_ln136_313"/></StgValue>
</operation>

<operation id="1601" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:991 %tmp_175 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_173, i2 0

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="1602" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="14" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:992 %zext_ln136_314 = zext i10 %tmp_175

]]></Node>
<StgValue><ssdm name="zext_ln136_314"/></StgValue>
</operation>

<operation id="1603" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:993 %add_ln136_39 = add i14 %zext_ln136_313, i14 %zext_ln136_314

]]></Node>
<StgValue><ssdm name="add_ln136_39"/></StgValue>
</operation>

<operation id="1604" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="16" op_0_bw="16" op_1_bw="14" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:994 %shl_ln136_36 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln136_39, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln136_36"/></StgValue>
</operation>

<operation id="1605" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="19" op_0_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:995 %zext_ln136_132 = zext i16 %shl_ln136_36

]]></Node>
<StgValue><ssdm name="zext_ln136_132"/></StgValue>
</operation>

<operation id="1606" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:996 %p_shl31 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_173, i4 0

]]></Node>
<StgValue><ssdm name="p_shl31"/></StgValue>
</operation>

<operation id="1607" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:997 %zext_ln136_315 = zext i10 %tmp_175

]]></Node>
<StgValue><ssdm name="zext_ln136_315"/></StgValue>
</operation>

<operation id="1608" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:998 %sub_ln136_191 = sub i12 %p_shl31, i12 %zext_ln136_315

]]></Node>
<StgValue><ssdm name="sub_ln136_191"/></StgValue>
</operation>

<operation id="1609" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:999 %shl_ln136_37 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %sub_ln136_191, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln136_37"/></StgValue>
</operation>

<operation id="1610" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="18" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1000 %zext_ln136_134 = zext i14 %shl_ln136_37

]]></Node>
<StgValue><ssdm name="zext_ln136_134"/></StgValue>
</operation>

<operation id="1611" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1001 %tmp_176 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_173, i3 0

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="1612" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1002 %zext_ln136_316 = zext i11 %tmp_176

]]></Node>
<StgValue><ssdm name="zext_ln136_316"/></StgValue>
</operation>

<operation id="1613" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1003 %sub_ln136_192 = sub i12 0, i12 %zext_ln136_316

]]></Node>
<StgValue><ssdm name="sub_ln136_192"/></StgValue>
</operation>

<operation id="1614" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1004 %shl_ln136_38 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %sub_ln136_192, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln136_38"/></StgValue>
</operation>

<operation id="1615" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="17" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1005 %sext_ln136_36 = sext i14 %shl_ln136_38

]]></Node>
<StgValue><ssdm name="sext_ln136_36"/></StgValue>
</operation>

<operation id="1616" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1006 %add_ln136_40 = add i12 %zext_ln136_316, i12 %zext_ln136_168

]]></Node>
<StgValue><ssdm name="add_ln136_40"/></StgValue>
</operation>

<operation id="1617" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1007 %shl_ln136_39 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %add_ln136_40, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln136_39"/></StgValue>
</operation>

<operation id="1618" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="16" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1008 %zext_ln136_137 = zext i14 %shl_ln136_39

]]></Node>
<StgValue><ssdm name="zext_ln136_137"/></StgValue>
</operation>

<operation id="1619" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1009 %tmp_177 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_173, i1 0

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="1620" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="11" op_0_bw="9">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1010 %zext_ln136_317 = zext i9 %tmp_177

]]></Node>
<StgValue><ssdm name="zext_ln136_317"/></StgValue>
</operation>

<operation id="1621" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1011 %sub_ln136_193 = sub i11 %tmp_176, i11 %zext_ln136_317

]]></Node>
<StgValue><ssdm name="sub_ln136_193"/></StgValue>
</operation>

<operation id="1622" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1012 %shl_ln136_40 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %sub_ln136_193, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln136_40"/></StgValue>
</operation>

<operation id="1623" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="18" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1013 %zext_ln136_139 = zext i13 %shl_ln136_40

]]></Node>
<StgValue><ssdm name="zext_ln136_139"/></StgValue>
</operation>

<operation id="1624" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1014 %sub_ln136_194 = sub i12 0, i12 %zext_ln136_315

]]></Node>
<StgValue><ssdm name="sub_ln136_194"/></StgValue>
</operation>

<operation id="1625" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1015 %sub_ln136_195 = sub i12 %sub_ln136_194, i12 %zext_ln136_168

]]></Node>
<StgValue><ssdm name="sub_ln136_195"/></StgValue>
</operation>

<operation id="1626" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1016 %shl_ln136_41 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %sub_ln136_195, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln136_41"/></StgValue>
</operation>

<operation id="1627" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1017 %shl_ln136_86_cast459 = sext i14 %shl_ln136_41

]]></Node>
<StgValue><ssdm name="shl_ln136_86_cast459"/></StgValue>
</operation>

<operation id="1628" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1036 %mul_ln136_437_cast = sext i12 %sub_ln136_129

]]></Node>
<StgValue><ssdm name="mul_ln136_437_cast"/></StgValue>
</operation>

<operation id="1629" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1042 %p_cast195 = sext i15 %empty_74

]]></Node>
<StgValue><ssdm name="p_cast195"/></StgValue>
</operation>

<operation id="1630" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1043 %mul_ln136_445_cast300 = sext i12 %sub_ln136_135

]]></Node>
<StgValue><ssdm name="mul_ln136_445_cast300"/></StgValue>
</operation>

<operation id="1631" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1045 %tmp69 = add i16 %p_cast195, i16 %mul_ln136_437_cast

]]></Node>
<StgValue><ssdm name="tmp69"/></StgValue>
</operation>

<operation id="1632" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1047 %tmp71_cast = sext i12 %tmp71

]]></Node>
<StgValue><ssdm name="tmp71_cast"/></StgValue>
</operation>

<operation id="1633" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1048 %tmp70 = add i13 %tmp71_cast, i13 %mul_ln136_445_cast300

]]></Node>
<StgValue><ssdm name="tmp70"/></StgValue>
</operation>

<operation id="1634" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="16" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1049 %tmp70_cast = sext i13 %tmp70

]]></Node>
<StgValue><ssdm name="tmp70_cast"/></StgValue>
</operation>

<operation id="1635" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1050 %tmp34031 = add i16 %tmp70_cast, i16 %tmp69

]]></Node>
<StgValue><ssdm name="tmp34031"/></StgValue>
</operation>

<operation id="1636" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1056 %sext_ln147_1 = sext i16 %add_ln147_1

]]></Node>
<StgValue><ssdm name="sext_ln147_1"/></StgValue>
</operation>

<operation id="1637" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1058 %sext_ln147_2 = sext i16 %add_ln147_2

]]></Node>
<StgValue><ssdm name="sext_ln147_2"/></StgValue>
</operation>

<operation id="1638" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1059 %add_ln147_3 = add i17 %sext_ln147_2, i17 %sext_ln147_1

]]></Node>
<StgValue><ssdm name="add_ln147_3"/></StgValue>
</operation>

<operation id="1639" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1078 %p_cast197 = sext i15 %empty_76

]]></Node>
<StgValue><ssdm name="p_cast197"/></StgValue>
</operation>

<operation id="1640" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="17" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1084 %mul_ln136_469_cast = zext i13 %mul_ln136_49

]]></Node>
<StgValue><ssdm name="mul_ln136_469_cast"/></StgValue>
</operation>

<operation id="1641" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="16" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1086 %tmp79_cast = sext i14 %tmp79

]]></Node>
<StgValue><ssdm name="tmp79_cast"/></StgValue>
</operation>

<operation id="1642" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1087 %tmp78 = add i16 %tmp79_cast, i16 %p_cast197

]]></Node>
<StgValue><ssdm name="tmp78"/></StgValue>
</operation>

<operation id="1643" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="16" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1093 %tmp80_cast = zext i14 %tmp80

]]></Node>
<StgValue><ssdm name="tmp80_cast"/></StgValue>
</operation>

<operation id="1644" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1094 %empty_77 = add i16 %tmp80_cast, i16 %tmp78

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="1645" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1095 %p_cast198 = sext i16 %empty_77

]]></Node>
<StgValue><ssdm name="p_cast198"/></StgValue>
</operation>

<operation id="1646" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1097 %tmp83 = add i17 %p_cast198, i17 %mul_ln136_469_cast

]]></Node>
<StgValue><ssdm name="tmp83"/></StgValue>
</operation>

<operation id="1647" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1134 %tmp_180 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp36827, i2 0

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="1648" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="19" op_0_bw="18">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1135 %sext_ln147_24 = sext i18 %tmp_180

]]></Node>
<StgValue><ssdm name="sext_ln147_24"/></StgValue>
</operation>

<operation id="1649" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1170 %p_cast207 = sext i15 %empty_85

]]></Node>
<StgValue><ssdm name="p_cast207"/></StgValue>
</operation>

<operation id="1650" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="16" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1172 %mul_ln136_496_cast = zext i14 %mul_ln136_58

]]></Node>
<StgValue><ssdm name="mul_ln136_496_cast"/></StgValue>
</operation>

<operation id="1651" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1173 %tmp99 = add i16 %p_cast207, i16 %mul_ln136_496_cast

]]></Node>
<StgValue><ssdm name="tmp99"/></StgValue>
</operation>

<operation id="1652" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="16" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1175 %tmp100_cast = sext i14 %tmp100

]]></Node>
<StgValue><ssdm name="tmp100_cast"/></StgValue>
</operation>

<operation id="1653" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1176 %tmp38525 = add i16 %tmp100_cast, i16 %tmp99

]]></Node>
<StgValue><ssdm name="tmp38525"/></StgValue>
</operation>

<operation id="1654" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1185 %add_ln147_106_cast = sext i16 %add_ln147_10

]]></Node>
<StgValue><ssdm name="add_ln147_106_cast"/></StgValue>
</operation>

<operation id="1655" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1205 %p_cast209 = sext i16 %empty_86

]]></Node>
<StgValue><ssdm name="p_cast209"/></StgValue>
</operation>

<operation id="1656" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1206 %mul_ln136_425_cast331 = zext i14 %mul_ln136_38

]]></Node>
<StgValue><ssdm name="mul_ln136_425_cast331"/></StgValue>
</operation>

<operation id="1657" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1207 %mul_ln136_447_cast = sext i16 %sub_ln136_137

]]></Node>
<StgValue><ssdm name="mul_ln136_447_cast"/></StgValue>
</operation>

<operation id="1658" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1211 %tmp110 = add i17 %p_cast209, i17 %mul_ln136_447_cast

]]></Node>
<StgValue><ssdm name="tmp110"/></StgValue>
</operation>

<operation id="1659" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1212 %tmp111 = add i15 %mul_ln136_59, i15 %mul_ln136_425_cast331

]]></Node>
<StgValue><ssdm name="tmp111"/></StgValue>
</operation>

<operation id="1660" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="17" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1213 %tmp111_cast = sext i15 %tmp111

]]></Node>
<StgValue><ssdm name="tmp111_cast"/></StgValue>
</operation>

<operation id="1661" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1214 %tmp109 = add i17 %tmp111_cast, i17 %tmp110

]]></Node>
<StgValue><ssdm name="tmp109"/></StgValue>
</operation>

<operation id="1662" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="15" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1219 %tmp114_cast = zext i13 %tmp114

]]></Node>
<StgValue><ssdm name="tmp114_cast"/></StgValue>
</operation>

<operation id="1663" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1220 %tmp112 = add i15 %tmp114_cast, i15 %tmp113

]]></Node>
<StgValue><ssdm name="tmp112"/></StgValue>
</operation>

<operation id="1664" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="17" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1221 %tmp112_cast = sext i15 %tmp112

]]></Node>
<StgValue><ssdm name="tmp112_cast"/></StgValue>
</operation>

<operation id="1665" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1222 %tmp40123 = add i17 %tmp112_cast, i17 %tmp109

]]></Node>
<StgValue><ssdm name="tmp40123"/></StgValue>
</operation>

<operation id="1666" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1246 %mul_ln136_450_cast = zext i12 %mul_ln136_46

]]></Node>
<StgValue><ssdm name="mul_ln136_450_cast"/></StgValue>
</operation>

<operation id="1667" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1259 %p_cast214 = sext i15 %empty_90

]]></Node>
<StgValue><ssdm name="p_cast214"/></StgValue>
</operation>

<operation id="1668" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1261 %tmp125 = add i16 %p_cast214, i16 %mul_ln136_450_cast

]]></Node>
<StgValue><ssdm name="tmp125"/></StgValue>
</operation>

<operation id="1669" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1263 %tmp126_cast = sext i12 %tmp126

]]></Node>
<StgValue><ssdm name="tmp126_cast"/></StgValue>
</operation>

<operation id="1670" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1264 %tmp41721 = add i16 %tmp126_cast, i16 %tmp125

]]></Node>
<StgValue><ssdm name="tmp41721"/></StgValue>
</operation>

<operation id="1671" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="17" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1271 %zext_ln147_3 = zext i14 %add_ln147_16

]]></Node>
<StgValue><ssdm name="zext_ln147_3"/></StgValue>
</operation>

<operation id="1672" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1272 %add_ln147_17 = add i17 %zext_ln147_3, i17 %add_ln147_15

]]></Node>
<StgValue><ssdm name="add_ln147_17"/></StgValue>
</operation>

<operation id="1673" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1292 %p_cast218 = sext i15 %empty_93

]]></Node>
<StgValue><ssdm name="p_cast218"/></StgValue>
</operation>

<operation id="1674" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1294 %mul_ln136_417_cast = sext i15 %mul_ln136_35

]]></Node>
<StgValue><ssdm name="mul_ln136_417_cast"/></StgValue>
</operation>

<operation id="1675" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1296 %tmp133 = add i16 %p_cast218, i16 %mul_ln136_417_cast

]]></Node>
<StgValue><ssdm name="tmp133"/></StgValue>
</operation>

<operation id="1676" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="16" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1298 %tmp134_cast = zext i13 %tmp134

]]></Node>
<StgValue><ssdm name="tmp134_cast"/></StgValue>
</operation>

<operation id="1677" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1299 %empty_94 = add i16 %tmp134_cast, i16 %tmp133

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="1678" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="15" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1305 %mul_ln136_487_cast353 = zext i13 %mul_ln136_53

]]></Node>
<StgValue><ssdm name="mul_ln136_487_cast353"/></StgValue>
</operation>

<operation id="1679" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="15" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1315 %tmp141_cast = sext i13 %tmp141

]]></Node>
<StgValue><ssdm name="tmp141_cast"/></StgValue>
</operation>

<operation id="1680" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1316 %tmp140 = add i15 %tmp141_cast, i15 %mul_ln136_487_cast353

]]></Node>
<StgValue><ssdm name="tmp140"/></StgValue>
</operation>

<operation id="1681" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="15" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1320 %tmp142_cast = sext i13 %tmp142

]]></Node>
<StgValue><ssdm name="tmp142_cast"/></StgValue>
</operation>

<operation id="1682" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1321 %tmp139 = add i15 %tmp142_cast, i15 %tmp140

]]></Node>
<StgValue><ssdm name="tmp139"/></StgValue>
</operation>

<operation id="1683" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="19" op_0_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1335 %sext_ln147_7 = sext i17 %add_ln147_21

]]></Node>
<StgValue><ssdm name="sext_ln147_7"/></StgValue>
</operation>

<operation id="1684" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1336 %add_ln147_22 = add i19 %sext_ln147_7, i19 %zext_ln136_106

]]></Node>
<StgValue><ssdm name="add_ln147_22"/></StgValue>
</operation>

<operation id="1685" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1337 %add_ln147_23 = add i19 %sext_ln147_24, i19 %sext_ln136_28

]]></Node>
<StgValue><ssdm name="add_ln147_23"/></StgValue>
</operation>

<operation id="1686" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="19" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1339 %zext_ln147_6 = zext i12 %add_ln147_24

]]></Node>
<StgValue><ssdm name="zext_ln147_6"/></StgValue>
</operation>

<operation id="1687" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1340 %add_ln147_25 = add i19 %zext_ln147_6, i19 %add_ln147_23

]]></Node>
<StgValue><ssdm name="add_ln147_25"/></StgValue>
</operation>

<operation id="1688" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="17" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1360 %mul_ln136_478_cast = zext i12 %sub_ln136_160

]]></Node>
<StgValue><ssdm name="mul_ln136_478_cast"/></StgValue>
</operation>

<operation id="1689" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1371 %p_cast225 = sext i16 %empty_99

]]></Node>
<StgValue><ssdm name="p_cast225"/></StgValue>
</operation>

<operation id="1690" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1372 %mul_ln136_488_cast365 = zext i12 %sub_ln136_167

]]></Node>
<StgValue><ssdm name="mul_ln136_488_cast365"/></StgValue>
</operation>

<operation id="1691" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1375 %tmp156 = add i17 %p_cast225, i17 %mul_ln136_478_cast

]]></Node>
<StgValue><ssdm name="tmp156"/></StgValue>
</operation>

<operation id="1692" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1377 %tmp157 = add i13 %tmp158, i13 %mul_ln136_488_cast365

]]></Node>
<StgValue><ssdm name="tmp157"/></StgValue>
</operation>

<operation id="1693" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="17" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1378 %tmp157_cast = zext i13 %tmp157

]]></Node>
<StgValue><ssdm name="tmp157_cast"/></StgValue>
</operation>

<operation id="1694" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1379 %tmp45517 = add i17 %tmp157_cast, i17 %tmp156

]]></Node>
<StgValue><ssdm name="tmp45517"/></StgValue>
</operation>

<operation id="1695" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="16" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1412 %tmp165_cast = sext i13 %tmp165

]]></Node>
<StgValue><ssdm name="tmp165_cast"/></StgValue>
</operation>

<operation id="1696" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1413 %empty_101 = add i16 %tmp165_cast, i16 %tmp162

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="1697" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1415 %mul_ln136_443_cast371 = zext i15 %mul_ln136_43

]]></Node>
<StgValue><ssdm name="mul_ln136_443_cast371"/></StgValue>
</operation>

<operation id="1698" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1417 %input_66_cast = zext i8 %tmp_154

]]></Node>
<StgValue><ssdm name="input_66_cast"/></StgValue>
</operation>

<operation id="1699" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1418 %mul_ln136_464_cast370 = sext i15 %mul_ln136_47

]]></Node>
<StgValue><ssdm name="mul_ln136_464_cast370"/></StgValue>
</operation>

<operation id="1700" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1421 %tmp169 = add i16 %input_66_cast, i16 %empty_101

]]></Node>
<StgValue><ssdm name="tmp169"/></StgValue>
</operation>

<operation id="1701" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1422 %tmp169_cast = sext i16 %tmp169

]]></Node>
<StgValue><ssdm name="tmp169_cast"/></StgValue>
</operation>

<operation id="1702" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1423 %tmp170 = add i16 %mul_ln136_464_cast370, i16 %mul_ln136_443_cast371

]]></Node>
<StgValue><ssdm name="tmp170"/></StgValue>
</operation>

<operation id="1703" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1424 %tmp170_cast = sext i16 %tmp170

]]></Node>
<StgValue><ssdm name="tmp170_cast"/></StgValue>
</operation>

<operation id="1704" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1425 %tmp168 = add i17 %tmp170_cast, i17 %tmp169_cast

]]></Node>
<StgValue><ssdm name="tmp168"/></StgValue>
</operation>

<operation id="1705" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="17" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1431 %tmp171_cast = sext i15 %tmp171

]]></Node>
<StgValue><ssdm name="tmp171_cast"/></StgValue>
</operation>

<operation id="1706" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1432 %empty_102 = add i17 %tmp171_cast, i17 %tmp168

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="1707" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="18" op_0_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1447 %sext_ln147_12 = sext i17 %add_ln147_35

]]></Node>
<StgValue><ssdm name="sext_ln147_12"/></StgValue>
</operation>

<operation id="1708" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1448 %add_ln147_36 = add i18 %sext_ln147_12, i18 %sext_ln136_30

]]></Node>
<StgValue><ssdm name="add_ln147_36"/></StgValue>
</operation>

<operation id="1709" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1449 %add_ln147_37 = add i17 %add_ln147_106_cast, i17 %zext_ln136_120

]]></Node>
<StgValue><ssdm name="add_ln147_37"/></StgValue>
</operation>

<operation id="1710" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1507 %tmp197_cast = zext i16 %tmp197

]]></Node>
<StgValue><ssdm name="tmp197_cast"/></StgValue>
</operation>

<operation id="1711" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="17" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1511 %tmp199_cast = zext i14 %tmp199

]]></Node>
<StgValue><ssdm name="tmp199_cast"/></StgValue>
</operation>

<operation id="1712" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1512 %tmp196 = add i17 %tmp199_cast, i17 %tmp197_cast

]]></Node>
<StgValue><ssdm name="tmp196"/></StgValue>
</operation>

<operation id="1713" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="18" op_0_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1513 %tmp196_cast = zext i17 %tmp196

]]></Node>
<StgValue><ssdm name="tmp196_cast"/></StgValue>
</operation>

<operation id="1714" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1514 %tmp49813 = add i18 %tmp196_cast, i18 %tmp192

]]></Node>
<StgValue><ssdm name="tmp49813"/></StgValue>
</operation>

<operation id="1715" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="19" op_0_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1520 %sext_ln147_15 = sext i16 %add_ln147_41

]]></Node>
<StgValue><ssdm name="sext_ln147_15"/></StgValue>
</operation>

<operation id="1716" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1521 %add_ln147_42 = add i19 %zext_ln136_106, i19 %sext_ln147_15

]]></Node>
<StgValue><ssdm name="add_ln147_42"/></StgValue>
</operation>

<operation id="1717" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1542 %mul_ln136_498_cast405 = sext i14 %mul_ln136_60

]]></Node>
<StgValue><ssdm name="mul_ln136_498_cast405"/></StgValue>
</operation>

<operation id="1718" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1543 %tmp207 = add i15 %empty_106, i15 %mul_ln136_498_cast405

]]></Node>
<StgValue><ssdm name="tmp207"/></StgValue>
</operation>

<operation id="1719" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1544 %tmp207_cast = sext i15 %tmp207

]]></Node>
<StgValue><ssdm name="tmp207_cast"/></StgValue>
</operation>

<operation id="1720" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1546 %tmp208 = add i14 %tmp209, i14 %mul_ln136_62

]]></Node>
<StgValue><ssdm name="tmp208"/></StgValue>
</operation>

<operation id="1721" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="16" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1547 %tmp208_cast = sext i14 %tmp208

]]></Node>
<StgValue><ssdm name="tmp208_cast"/></StgValue>
</operation>

<operation id="1722" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1548 %tmp206 = add i16 %tmp208_cast, i16 %tmp207_cast

]]></Node>
<StgValue><ssdm name="tmp206"/></StgValue>
</operation>

<operation id="1723" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="15" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1550 %tmp211_cast = sext i13 %tmp211

]]></Node>
<StgValue><ssdm name="tmp211_cast"/></StgValue>
</operation>

<operation id="1724" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="15" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1554 %tmp212_cast = zext i13 %tmp212

]]></Node>
<StgValue><ssdm name="tmp212_cast"/></StgValue>
</operation>

<operation id="1725" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1555 %tmp210 = add i15 %tmp212_cast, i15 %tmp211_cast

]]></Node>
<StgValue><ssdm name="tmp210"/></StgValue>
</operation>

<operation id="1726" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1556 %tmp210_cast = sext i15 %tmp210

]]></Node>
<StgValue><ssdm name="tmp210_cast"/></StgValue>
</operation>

<operation id="1727" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1557 %tmp51211 = add i16 %tmp210_cast, i16 %tmp206

]]></Node>
<StgValue><ssdm name="tmp51211"/></StgValue>
</operation>

<operation id="1728" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="12" op_0_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1558 %empty_107 = trunc i16 %tmp51211

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="1729" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="18" op_0_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1573 %add_ln147_152_cast = sext i17 %add_ln147_51

]]></Node>
<StgValue><ssdm name="add_ln147_152_cast"/></StgValue>
</operation>

<operation id="1730" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1601 %p_cast240 = sext i15 %empty_109

]]></Node>
<StgValue><ssdm name="p_cast240"/></StgValue>
</operation>

<operation id="1731" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="16" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1603 %tmp228_cast = sext i13 %tmp228

]]></Node>
<StgValue><ssdm name="tmp228_cast"/></StgValue>
</operation>

<operation id="1732" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1604 %tmp5269 = add i16 %tmp228_cast, i16 %p_cast240

]]></Node>
<StgValue><ssdm name="tmp5269"/></StgValue>
</operation>

<operation id="1733" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1617 %add_ln147_159_cast = sext i16 %add_ln147_57

]]></Node>
<StgValue><ssdm name="add_ln147_159_cast"/></StgValue>
</operation>

<operation id="1734" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="16" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1641 %tmp235_cast = sext i13 %tmp235

]]></Node>
<StgValue><ssdm name="tmp235_cast"/></StgValue>
</operation>

<operation id="1735" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1642 %tmp233 = add i16 %tmp235_cast, i16 %tmp234

]]></Node>
<StgValue><ssdm name="tmp233"/></StgValue>
</operation>

<operation id="1736" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1646 %tmp238_cast = sext i13 %tmp238

]]></Node>
<StgValue><ssdm name="tmp238_cast"/></StgValue>
</operation>

<operation id="1737" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1650 %tmp240_cast = sext i12 %tmp240

]]></Node>
<StgValue><ssdm name="tmp240_cast"/></StgValue>
</operation>

<operation id="1738" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1651 %tmp237 = add i14 %tmp240_cast, i14 %tmp238_cast

]]></Node>
<StgValue><ssdm name="tmp237"/></StgValue>
</operation>

<operation id="1739" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="16" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1652 %tmp237_cast = sext i14 %tmp237

]]></Node>
<StgValue><ssdm name="tmp237_cast"/></StgValue>
</operation>

<operation id="1740" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1653 %tmp5417 = add i16 %tmp237_cast, i16 %tmp233

]]></Node>
<StgValue><ssdm name="tmp5417"/></StgValue>
</operation>

<operation id="1741" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1671 %p_cast248 = sext i15 %empty_115

]]></Node>
<StgValue><ssdm name="p_cast248"/></StgValue>
</operation>

<operation id="1742" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1676 %and_ln136_60_cast = zext i11 %and_ln136_4

]]></Node>
<StgValue><ssdm name="and_ln136_60_cast"/></StgValue>
</operation>

<operation id="1743" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="16" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1678 %tmp246_cast = zext i14 %tmp246

]]></Node>
<StgValue><ssdm name="tmp246_cast"/></StgValue>
</operation>

<operation id="1744" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1679 %tmp245 = add i16 %tmp246_cast, i16 %p_cast248

]]></Node>
<StgValue><ssdm name="tmp245"/></StgValue>
</operation>

<operation id="1745" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="16" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1683 %tmp247_cast = zext i13 %tmp247

]]></Node>
<StgValue><ssdm name="tmp247_cast"/></StgValue>
</operation>

<operation id="1746" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1684 %empty_116 = add i16 %tmp247_cast, i16 %tmp245

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="1747" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1685 %p_cast249 = sext i16 %empty_116

]]></Node>
<StgValue><ssdm name="p_cast249"/></StgValue>
</operation>

<operation id="1748" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1686 %tmp249 = add i13 %sub_ln136_184, i13 %and_ln136_60_cast

]]></Node>
<StgValue><ssdm name="tmp249"/></StgValue>
</operation>

<operation id="1749" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="17" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1687 %tmp249_cast = sext i13 %tmp249

]]></Node>
<StgValue><ssdm name="tmp249_cast"/></StgValue>
</operation>

<operation id="1750" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1688 %tmp5555 = add i17 %tmp249_cast, i17 %p_cast249

]]></Node>
<StgValue><ssdm name="tmp5555"/></StgValue>
</operation>

<operation id="1751" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="17" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1695 %sext_ln147_23 = sext i14 %add_ln147_61

]]></Node>
<StgValue><ssdm name="sext_ln147_23"/></StgValue>
</operation>

<operation id="1752" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1696 %add_ln147_62 = add i17 %sext_ln147_23, i17 %add_ln147_60

]]></Node>
<StgValue><ssdm name="add_ln147_62"/></StgValue>
</operation>

<operation id="1753" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1697 %add_ln147_63 = add i17 %add_ln147_17, i17 %zext_ln136_124

]]></Node>
<StgValue><ssdm name="add_ln147_63"/></StgValue>
</operation>

<operation id="1754" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="17" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1740 %tmp261_cast = sext i14 %tmp261

]]></Node>
<StgValue><ssdm name="tmp261_cast"/></StgValue>
</operation>

<operation id="1755" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1741 %tmp258 = add i17 %tmp261_cast, i17 %tmp259

]]></Node>
<StgValue><ssdm name="tmp258"/></StgValue>
</operation>

<operation id="1756" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1744 %tmp264_cast = sext i13 %tmp264

]]></Node>
<StgValue><ssdm name="tmp264_cast"/></StgValue>
</operation>

<operation id="1757" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1748 %tmp266_cast = zext i12 %tmp266

]]></Node>
<StgValue><ssdm name="tmp266_cast"/></StgValue>
</operation>

<operation id="1758" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1749 %tmp263 = add i14 %tmp266_cast, i14 %tmp264_cast

]]></Node>
<StgValue><ssdm name="tmp263"/></StgValue>
</operation>

<operation id="1759" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="17" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1750 %tmp263_cast = sext i14 %tmp263

]]></Node>
<StgValue><ssdm name="tmp263_cast"/></StgValue>
</operation>

<operation id="1760" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1751 %tmp5753 = add i17 %tmp263_cast, i17 %tmp258

]]></Node>
<StgValue><ssdm name="tmp5753"/></StgValue>
</operation>

<operation id="1761" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="18" op_0_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1760 %sext_ln147_27 = sext i17 %add_ln147_70

]]></Node>
<StgValue><ssdm name="sext_ln147_27"/></StgValue>
</operation>

<operation id="1762" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1761 %add_ln147_71 = add i18 %sext_ln147_27, i18 %sext_ln136_30

]]></Node>
<StgValue><ssdm name="add_ln147_71"/></StgValue>
</operation>

<operation id="1763" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1763 %add_ln147_72 = add i19 %add_ln147_42, i19 %zext_ln136_128

]]></Node>
<StgValue><ssdm name="add_ln147_72"/></StgValue>
</operation>

<operation id="1764" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1766 %add_ln147_74 = add i17 %add_ln147_159_cast, i17 %sext_ln136_34

]]></Node>
<StgValue><ssdm name="add_ln147_74"/></StgValue>
</operation>

<operation id="1765" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1800 %p_cast258 = sext i16 %empty_124

]]></Node>
<StgValue><ssdm name="p_cast258"/></StgValue>
</operation>

<operation id="1766" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="17" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1805 %tmp281_cast = zext i14 %tmp281

]]></Node>
<StgValue><ssdm name="tmp281_cast"/></StgValue>
</operation>

<operation id="1767" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1806 %tmp280 = add i17 %tmp281_cast, i17 %p_cast258

]]></Node>
<StgValue><ssdm name="tmp280"/></StgValue>
</operation>

<operation id="1768" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="17" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1811 %tmp282_cast = zext i12 %tmp282

]]></Node>
<StgValue><ssdm name="tmp282_cast"/></StgValue>
</operation>

<operation id="1769" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1812 %tmp5941 = add i17 %tmp282_cast, i17 %tmp280

]]></Node>
<StgValue><ssdm name="tmp5941"/></StgValue>
</operation>

<operation id="1770" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1815 %add_ln147_76 = add i11 %zext_ln136_269, i11 640

]]></Node>
<StgValue><ssdm name="add_ln147_76"/></StgValue>
</operation>

<operation id="1771" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="15" op_0_bw="11">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1816 %zext_ln147_13 = zext i11 %add_ln147_76

]]></Node>
<StgValue><ssdm name="zext_ln147_13"/></StgValue>
</operation>

<operation id="1772" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1820 %add_ln147_79 = add i17 %add_ln147_62, i17 %sext_ln136_33

]]></Node>
<StgValue><ssdm name="add_ln147_79"/></StgValue>
</operation>

<operation id="1773" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1823 %add_ln147_81 = add i19 %add_ln147_22, i19 %zext_ln136_132

]]></Node>
<StgValue><ssdm name="add_ln147_81"/></StgValue>
</operation>

<operation id="1774" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="14" op_0_bw="19">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1824 %trunc_ln147_1 = trunc i19 %add_ln147_81

]]></Node>
<StgValue><ssdm name="trunc_ln147_1"/></StgValue>
</operation>

<operation id="1775" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1828 %add_ln147_84 = add i18 %add_ln147_36, i18 %zext_ln136_134

]]></Node>
<StgValue><ssdm name="add_ln147_84"/></StgValue>
</operation>

<operation id="1776" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1831 %add_ln147_86 = add i17 %add_ln147_3, i17 %sext_ln136_36

]]></Node>
<StgValue><ssdm name="add_ln147_86"/></StgValue>
</operation>

<operation id="1777" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1835 %add_ln147_89 = add i16 %sext_ln136_32, i16 %zext_ln136_137

]]></Node>
<StgValue><ssdm name="add_ln147_89"/></StgValue>
</operation>

<operation id="1778" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1838 %add_ln147_91 = add i18 %add_ln147_152_cast, i18 %zext_ln136_139

]]></Node>
<StgValue><ssdm name="add_ln147_91"/></StgValue>
</operation>

<operation id="1779" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="14" op_0_bw="18">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1839 %trunc_ln147_2 = trunc i18 %add_ln147_91

]]></Node>
<StgValue><ssdm name="trunc_ln147_2"/></StgValue>
</operation>

<operation id="1780" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1843 %add_ln147_94 = add i15 %shl_ln136_86_cast459, i15 %zext_ln147_13

]]></Node>
<StgValue><ssdm name="add_ln147_94"/></StgValue>
</operation>

<operation id="1781" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1870 %icmp_ln154_3 = icmp_sgt  i19 %add_ln147_25, i19 16255

]]></Node>
<StgValue><ssdm name="icmp_ln154_3"/></StgValue>
</operation>

<operation id="1782" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1871 %icmp_ln156_3 = icmp_sgt  i19 %add_ln147_25, i19 0

]]></Node>
<StgValue><ssdm name="icmp_ln156_3"/></StgValue>
</operation>

<operation id="1783" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="7" op_0_bw="7" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1872 %trunc_ln151_2 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %add_ln147_25, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln151_2"/></StgValue>
</operation>

<operation id="1784" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1873 %xor_ln154_3 = xor i1 %icmp_ln154_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln154_3"/></StgValue>
</operation>

<operation id="1785" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1874 %and_ln156_3 = and i1 %icmp_ln156_3, i1 %xor_ln154_3

]]></Node>
<StgValue><ssdm name="and_ln156_3"/></StgValue>
</operation>

<operation id="1786" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1875 %sel_tmp3 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln154_3, i1 %and_ln156_3

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="1787" st_id="5" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="7" op_3_bw="2" op_4_bw="7" op_5_bw="2" op_6_bw="7" op_7_bw="7" op_8_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1876 %result_3 = sparsemux i7 @_ssdm_op_SparseMux.ap_auto.3i7.i7.i2, i2 2, i7 127, i2 1, i7 %trunc_ln151_2, i2 0, i7 0, i7 0, i2 %sel_tmp3

]]></Node>
<StgValue><ssdm name="result_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="1788" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="12" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:829 %zext_ln136_146 = zext i8 %tmp_157

]]></Node>
<StgValue><ssdm name="zext_ln136_146"/></StgValue>
</operation>

<operation id="1789" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="12" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:830 %muxLogicI0_to_mul_ln136_52 = muxlogic i12 %zext_ln136_146

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln136_52"/></StgValue>
</operation>

<operation id="1790" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="12" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:831 %muxLogicI1_to_mul_ln136_52 = muxlogic i12 11

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln136_52"/></StgValue>
</operation>

<operation id="1791" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:832 %mul_ln136_52 = mul i12 %zext_ln136_146, i12 11

]]></Node>
<StgValue><ssdm name="mul_ln136_52"/></StgValue>
</operation>

<operation id="1792" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1051 %tmp_178 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp34031, i2 0

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="1793" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="19" op_0_bw="18">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1052 %sext_ln147_13 = sext i18 %tmp_178

]]></Node>
<StgValue><ssdm name="sext_ln147_13"/></StgValue>
</operation>

<operation id="1794" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1096 %mul_ln136_486_cast310 = zext i12 %mul_ln136_52

]]></Node>
<StgValue><ssdm name="mul_ln136_486_cast310"/></StgValue>
</operation>

<operation id="1795" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1098 %tmp84 = add i13 %mul_ln136_56, i13 %mul_ln136_486_cast310

]]></Node>
<StgValue><ssdm name="tmp84"/></StgValue>
</operation>

<operation id="1796" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="17" op_0_bw="13">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1099 %tmp84_cast = sext i13 %tmp84

]]></Node>
<StgValue><ssdm name="tmp84_cast"/></StgValue>
</operation>

<operation id="1797" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1100 %tmp35729 = add i17 %tmp84_cast, i17 %tmp83

]]></Node>
<StgValue><ssdm name="tmp35729"/></StgValue>
</operation>

<operation id="1798" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1177 %tmp_181 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp38525, i2 0

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="1799" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="19" op_0_bw="18">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1178 %sext_ln147_30 = sext i18 %tmp_181

]]></Node>
<StgValue><ssdm name="sext_ln147_30"/></StgValue>
</operation>

<operation id="1800" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="19" op_0_bw="19" op_1_bw="17" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1223 %tmp_182 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %tmp40123, i2 0

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="1801" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="20" op_0_bw="19">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1224 %tmp402 = sext i19 %tmp_182

]]></Node>
<StgValue><ssdm name="tmp402"/></StgValue>
</operation>

<operation id="1802" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1265 %tmp_183 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp41721, i2 0

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="1803" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="19" op_0_bw="18">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1266 %sext_ln147_31 = sext i18 %tmp_183

]]></Node>
<StgValue><ssdm name="sext_ln147_31"/></StgValue>
</operation>

<operation id="1804" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1295 %mul_ln136_428_cast = sext i16 %sub_ln136_125

]]></Node>
<StgValue><ssdm name="mul_ln136_428_cast"/></StgValue>
</operation>

<operation id="1805" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1300 %p_cast219 = sext i16 %empty_94

]]></Node>
<StgValue><ssdm name="p_cast219"/></StgValue>
</operation>

<operation id="1806" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1308 %tmp136 = add i17 %p_cast219, i17 %mul_ln136_428_cast

]]></Node>
<StgValue><ssdm name="tmp136"/></StgValue>
</operation>

<operation id="1807" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1312 %tmp137_cast = sext i16 %tmp137

]]></Node>
<StgValue><ssdm name="tmp137_cast"/></StgValue>
</operation>

<operation id="1808" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1313 %tmp135 = add i17 %tmp137_cast, i17 %tmp136

]]></Node>
<StgValue><ssdm name="tmp135"/></StgValue>
</operation>

<operation id="1809" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="17" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1322 %tmp139_cast = sext i15 %tmp139

]]></Node>
<StgValue><ssdm name="tmp139_cast"/></StgValue>
</operation>

<operation id="1810" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1323 %tmp43819 = add i17 %tmp139_cast, i17 %tmp135

]]></Node>
<StgValue><ssdm name="tmp43819"/></StgValue>
</operation>

<operation id="1811" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="12" op_0_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1324 %empty_95 = trunc i17 %tmp43819

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="1812" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="19" op_0_bw="19" op_1_bw="17" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1380 %tmp_185 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %tmp45517, i2 0

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="1813" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="20" op_0_bw="19">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1381 %tmp456 = sext i19 %tmp_185

]]></Node>
<StgValue><ssdm name="tmp456"/></StgValue>
</operation>

<operation id="1814" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="18" op_0_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1433 %p_cast267 = sext i17 %empty_102

]]></Node>
<StgValue><ssdm name="p_cast267"/></StgValue>
</operation>

<operation id="1815" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="18" op_0_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1435 %tmp175_cast = sext i14 %tmp175

]]></Node>
<StgValue><ssdm name="tmp175_cast"/></StgValue>
</operation>

<operation id="1816" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1436 %tmp47415 = add i18 %tmp175_cast, i18 %p_cast267

]]></Node>
<StgValue><ssdm name="tmp47415"/></StgValue>
</operation>

<operation id="1817" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="19" op_0_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1450 %sext_ln147_35 = sext i17 %add_ln147_37

]]></Node>
<StgValue><ssdm name="sext_ln147_35"/></StgValue>
</operation>

<operation id="1818" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1451 %add_ln147_38 = add i19 %sext_ln147_35, i19 %sext_ln147_30

]]></Node>
<StgValue><ssdm name="add_ln147_38"/></StgValue>
</operation>

<operation id="1819" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="20" op_0_bw="20" op_1_bw="18" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1515 %tmp179 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i18.i2, i18 %tmp49813, i2 0

]]></Node>
<StgValue><ssdm name="tmp179"/></StgValue>
</operation>

<operation id="1820" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="20" op_0_bw="18">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1523 %sext_ln147_16 = sext i18 %add_ln147_43

]]></Node>
<StgValue><ssdm name="sext_ln147_16"/></StgValue>
</operation>

<operation id="1821" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1524 %add_ln147_44 = add i20 %sext_ln147_16, i20 %tmp402

]]></Node>
<StgValue><ssdm name="add_ln147_44"/></StgValue>
</operation>

<operation id="1822" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1559 %tmp_186 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp51211, i2 0

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="1823" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1560 %tmp_252_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %empty_107, i2 0

]]></Node>
<StgValue><ssdm name="tmp_252_cast"/></StgValue>
</operation>

<operation id="1824" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="19" op_0_bw="18">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1561 %sext_ln147_37 = sext i18 %tmp_186

]]></Node>
<StgValue><ssdm name="sext_ln147_37"/></StgValue>
</operation>

<operation id="1825" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1605 %tmp_187 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp5269, i2 0

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="1826" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="19" op_0_bw="18">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1606 %sext_ln147_39 = sext i18 %tmp_187

]]></Node>
<StgValue><ssdm name="sext_ln147_39"/></StgValue>
</operation>

<operation id="1827" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1654 %tmp_188 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp5417, i2 0

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="1828" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="19" op_0_bw="18">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1655 %sext_ln147_40 = sext i18 %tmp_188

]]></Node>
<StgValue><ssdm name="sext_ln147_40"/></StgValue>
</operation>

<operation id="1829" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="19" op_0_bw="19" op_1_bw="17" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1689 %tmp_189 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %tmp5555, i2 0

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="1830" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="20" op_0_bw="19">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1690 %tmp556 = sext i19 %tmp_189

]]></Node>
<StgValue><ssdm name="tmp556"/></StgValue>
</operation>

<operation id="1831" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="19" op_0_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1698 %sext_ln147_41 = sext i17 %add_ln147_63

]]></Node>
<StgValue><ssdm name="sext_ln147_41"/></StgValue>
</operation>

<operation id="1832" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1699 %add_ln147_64 = add i19 %sext_ln147_41, i19 %sext_ln147_31

]]></Node>
<StgValue><ssdm name="add_ln147_64"/></StgValue>
</operation>

<operation id="1833" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="20" op_0_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1701 %sext_ln147_25 = sext i16 %add_ln147_65

]]></Node>
<StgValue><ssdm name="sext_ln147_25"/></StgValue>
</operation>

<operation id="1834" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1702 %add_ln147_66 = add i20 %sext_ln147_25, i20 %tmp456

]]></Node>
<StgValue><ssdm name="add_ln147_66"/></StgValue>
</operation>

<operation id="1835" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="19" op_0_bw="19" op_1_bw="17" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1752 %tmp_190 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %tmp5753, i2 0

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="1836" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="20" op_0_bw="19">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1753 %tmp576 = sext i19 %tmp_190

]]></Node>
<StgValue><ssdm name="tmp576"/></StgValue>
</operation>

<operation id="1837" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="20" op_0_bw="18">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1762 %sext_ln147_28 = sext i18 %add_ln147_71

]]></Node>
<StgValue><ssdm name="sext_ln147_28"/></StgValue>
</operation>

<operation id="1838" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="20" op_0_bw="19">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1764 %sext_ln147_29 = sext i19 %add_ln147_72

]]></Node>
<StgValue><ssdm name="sext_ln147_29"/></StgValue>
</operation>

<operation id="1839" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1765 %add_ln147_73 = add i20 %sext_ln147_29, i20 %tmp179

]]></Node>
<StgValue><ssdm name="add_ln147_73"/></StgValue>
</operation>

<operation id="1840" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="19" op_0_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1767 %sext_ln147_42 = sext i17 %add_ln147_74

]]></Node>
<StgValue><ssdm name="sext_ln147_42"/></StgValue>
</operation>

<operation id="1841" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1768 %add_ln147_75 = add i19 %sext_ln147_42, i19 %sext_ln147_39

]]></Node>
<StgValue><ssdm name="add_ln147_75"/></StgValue>
</operation>

<operation id="1842" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="19" op_0_bw="19" op_1_bw="17" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1813 %tmp_191 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %tmp5941, i2 0

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="1843" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="20" op_0_bw="19">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1814 %tmp595 = sext i19 %tmp_191

]]></Node>
<StgValue><ssdm name="tmp595"/></StgValue>
</operation>

<operation id="1844" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="19" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1818 %sext_ln147_43 = sext i15 %add_ln147_77

]]></Node>
<StgValue><ssdm name="sext_ln147_43"/></StgValue>
</operation>

<operation id="1845" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1819 %add_ln147_78 = add i19 %sext_ln147_43, i19 %sext_ln147_40

]]></Node>
<StgValue><ssdm name="add_ln147_78"/></StgValue>
</operation>

<operation id="1846" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="20" op_0_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1821 %sext_ln147_32 = sext i17 %add_ln147_79

]]></Node>
<StgValue><ssdm name="sext_ln147_32"/></StgValue>
</operation>

<operation id="1847" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1822 %add_ln147_80 = add i20 %sext_ln147_32, i20 %tmp556

]]></Node>
<StgValue><ssdm name="add_ln147_80"/></StgValue>
</operation>

<operation id="1848" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="19" op_0_bw="17">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1832 %sext_ln147_44 = sext i17 %add_ln147_86

]]></Node>
<StgValue><ssdm name="sext_ln147_44"/></StgValue>
</operation>

<operation id="1849" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1833 %add_ln147_87 = add i19 %sext_ln147_44, i19 %sext_ln147_13

]]></Node>
<StgValue><ssdm name="add_ln147_87"/></StgValue>
</operation>

<operation id="1850" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1834 %add_ln147_88 = add i20 %tmp576, i20 %sext_ln147_28

]]></Node>
<StgValue><ssdm name="add_ln147_88"/></StgValue>
</operation>

<operation id="1851" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="20" op_0_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1836 %sext_ln147_36 = sext i16 %add_ln147_89

]]></Node>
<StgValue><ssdm name="sext_ln147_36"/></StgValue>
</operation>

<operation id="1852" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1837 %add_ln147_90 = add i20 %sext_ln147_36, i20 %add_ln147_88

]]></Node>
<StgValue><ssdm name="add_ln147_90"/></StgValue>
</operation>

<operation id="1853" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="19" op_0_bw="18">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1840 %sext_ln147_45 = sext i18 %add_ln147_91

]]></Node>
<StgValue><ssdm name="sext_ln147_45"/></StgValue>
</operation>

<operation id="1854" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1841 %add_ln147_92 = add i14 %trunc_ln147_2, i14 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="add_ln147_92"/></StgValue>
</operation>

<operation id="1855" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1842 %add_ln147_93 = add i19 %sext_ln147_45, i19 %sext_ln147_37

]]></Node>
<StgValue><ssdm name="add_ln147_93"/></StgValue>
</operation>

<operation id="1856" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="20" op_0_bw="15">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1844 %sext_ln147_38 = sext i15 %add_ln147_94

]]></Node>
<StgValue><ssdm name="sext_ln147_38"/></StgValue>
</operation>

<operation id="1857" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1845 %add_ln147_95 = add i20 %sext_ln147_38, i20 %tmp595

]]></Node>
<StgValue><ssdm name="add_ln147_95"/></StgValue>
</operation>

<operation id="1858" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1854 %icmp_ln154_1 = icmp_sgt  i19 %add_ln147_64, i19 16255

]]></Node>
<StgValue><ssdm name="icmp_ln154_1"/></StgValue>
</operation>

<operation id="1859" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1855 %icmp_ln156_1 = icmp_sgt  i19 %add_ln147_64, i19 0

]]></Node>
<StgValue><ssdm name="icmp_ln156_1"/></StgValue>
</operation>

<operation id="1860" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="7" op_0_bw="7" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1856 %trunc_ln151_s = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %add_ln147_64, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln151_s"/></StgValue>
</operation>

<operation id="1861" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1857 %xor_ln154_1 = xor i1 %icmp_ln154_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln154_1"/></StgValue>
</operation>

<operation id="1862" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1858 %and_ln156_1 = and i1 %icmp_ln156_1, i1 %xor_ln154_1

]]></Node>
<StgValue><ssdm name="and_ln156_1"/></StgValue>
</operation>

<operation id="1863" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1859 %sel_tmp6 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln154_1, i1 %and_ln156_1

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="1864" st_id="6" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="7" op_3_bw="2" op_4_bw="7" op_5_bw="2" op_6_bw="7" op_7_bw="7" op_8_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1860 %result_1 = sparsemux i7 @_ssdm_op_SparseMux.ap_auto.3i7.i7.i2, i2 2, i7 127, i2 1, i7 %trunc_ln151_s, i2 0, i7 0, i7 0, i2 %sel_tmp6

]]></Node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>

<operation id="1865" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1878 %icmp_ln154_4 = icmp_sgt  i20 %add_ln147_66, i20 16255

]]></Node>
<StgValue><ssdm name="icmp_ln154_4"/></StgValue>
</operation>

<operation id="1866" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1879 %icmp_ln156_4 = icmp_sgt  i20 %add_ln147_66, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln156_4"/></StgValue>
</operation>

<operation id="1867" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="7" op_0_bw="7" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1880 %trunc_ln151_3 = partselect i7 @_ssdm_op_PartSelect.i7.i20.i32.i32, i20 %add_ln147_66, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln151_3"/></StgValue>
</operation>

<operation id="1868" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1881 %xor_ln154_4 = xor i1 %icmp_ln154_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln154_4"/></StgValue>
</operation>

<operation id="1869" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1882 %and_ln156_4 = and i1 %icmp_ln156_4, i1 %xor_ln154_4

]]></Node>
<StgValue><ssdm name="and_ln156_4"/></StgValue>
</operation>

<operation id="1870" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1883 %sel_tmp = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln154_4, i1 %and_ln156_4

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="1871" st_id="6" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="7" op_3_bw="2" op_4_bw="7" op_5_bw="2" op_6_bw="7" op_7_bw="7" op_8_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1884 %result_4 = sparsemux i7 @_ssdm_op_SparseMux.ap_auto.3i7.i7.i2, i2 2, i7 127, i2 1, i7 %trunc_ln151_3, i2 0, i7 0, i7 0, i2 %sel_tmp

]]></Node>
<StgValue><ssdm name="result_4"/></StgValue>
</operation>

<operation id="1872" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1894 %icmp_ln154_6 = icmp_sgt  i19 %add_ln147_38, i19 16255

]]></Node>
<StgValue><ssdm name="icmp_ln154_6"/></StgValue>
</operation>

<operation id="1873" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1895 %icmp_ln156_6 = icmp_sgt  i19 %add_ln147_38, i19 0

]]></Node>
<StgValue><ssdm name="icmp_ln156_6"/></StgValue>
</operation>

<operation id="1874" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="7" op_0_bw="7" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1896 %trunc_ln151_5 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %add_ln147_38, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln151_5"/></StgValue>
</operation>

<operation id="1875" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1897 %xor_ln154_6 = xor i1 %icmp_ln154_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln154_6"/></StgValue>
</operation>

<operation id="1876" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1898 %and_ln156_6 = and i1 %icmp_ln156_6, i1 %xor_ln154_6

]]></Node>
<StgValue><ssdm name="and_ln156_6"/></StgValue>
</operation>

<operation id="1877" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1899 %sel_tmp5 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln154_6, i1 %and_ln156_6

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="1878" st_id="6" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="7" op_3_bw="2" op_4_bw="7" op_5_bw="2" op_6_bw="7" op_7_bw="7" op_8_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1900 %result_6 = sparsemux i7 @_ssdm_op_SparseMux.ap_auto.3i7.i7.i2, i2 2, i7 127, i2 1, i7 %trunc_ln151_5, i2 0, i7 0, i7 0, i2 %sel_tmp5

]]></Node>
<StgValue><ssdm name="result_6"/></StgValue>
</operation>

<operation id="1879" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1902 %icmp_ln154_7 = icmp_sgt  i19 %add_ln147_87, i19 16255

]]></Node>
<StgValue><ssdm name="icmp_ln154_7"/></StgValue>
</operation>

<operation id="1880" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1903 %icmp_ln156_7 = icmp_sgt  i19 %add_ln147_87, i19 0

]]></Node>
<StgValue><ssdm name="icmp_ln156_7"/></StgValue>
</operation>

<operation id="1881" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="7" op_0_bw="7" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1904 %trunc_ln151_6 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %add_ln147_87, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln151_6"/></StgValue>
</operation>

<operation id="1882" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1905 %xor_ln154_7 = xor i1 %icmp_ln154_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln154_7"/></StgValue>
</operation>

<operation id="1883" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1906 %and_ln156_7 = and i1 %icmp_ln156_7, i1 %xor_ln154_7

]]></Node>
<StgValue><ssdm name="and_ln156_7"/></StgValue>
</operation>

<operation id="1884" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1907 %sel_tmp7 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln154_7, i1 %and_ln156_7

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="1885" st_id="6" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="7" op_3_bw="2" op_4_bw="7" op_5_bw="2" op_6_bw="7" op_7_bw="7" op_8_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1908 %result_7 = sparsemux i7 @_ssdm_op_SparseMux.ap_auto.3i7.i7.i2, i2 2, i7 127, i2 1, i7 %trunc_ln151_6, i2 0, i7 0, i7 0, i2 %sel_tmp7

]]></Node>
<StgValue><ssdm name="result_7"/></StgValue>
</operation>

<operation id="1886" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1910 %icmp_ln154_8 = icmp_sgt  i20 %add_ln147_90, i20 16255

]]></Node>
<StgValue><ssdm name="icmp_ln154_8"/></StgValue>
</operation>

<operation id="1887" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1911 %icmp_ln156_8 = icmp_sgt  i20 %add_ln147_90, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln156_8"/></StgValue>
</operation>

<operation id="1888" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="7" op_0_bw="7" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1912 %trunc_ln151_7 = partselect i7 @_ssdm_op_PartSelect.i7.i20.i32.i32, i20 %add_ln147_90, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln151_7"/></StgValue>
</operation>

<operation id="1889" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1913 %xor_ln154_8 = xor i1 %icmp_ln154_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln154_8"/></StgValue>
</operation>

<operation id="1890" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1914 %and_ln156_8 = and i1 %icmp_ln156_8, i1 %xor_ln154_8

]]></Node>
<StgValue><ssdm name="and_ln156_8"/></StgValue>
</operation>

<operation id="1891" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1915 %sel_tmp8 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln154_8, i1 %and_ln156_8

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="1892" st_id="6" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="7" op_3_bw="2" op_4_bw="7" op_5_bw="2" op_6_bw="7" op_7_bw="7" op_8_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1916 %result_8 = sparsemux i7 @_ssdm_op_SparseMux.ap_auto.3i7.i7.i2, i2 2, i7 127, i2 1, i7 %trunc_ln151_7, i2 0, i7 0, i7 0, i2 %sel_tmp8

]]></Node>
<StgValue><ssdm name="result_8"/></StgValue>
</operation>

<operation id="1893" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1918 %icmp_ln154_9 = icmp_sgt  i20 %add_ln147_73, i20 16255

]]></Node>
<StgValue><ssdm name="icmp_ln154_9"/></StgValue>
</operation>

<operation id="1894" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1919 %icmp_ln156_9 = icmp_sgt  i20 %add_ln147_73, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln156_9"/></StgValue>
</operation>

<operation id="1895" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="7" op_0_bw="7" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1920 %trunc_ln151_8 = partselect i7 @_ssdm_op_PartSelect.i7.i20.i32.i32, i20 %add_ln147_73, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln151_8"/></StgValue>
</operation>

<operation id="1896" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1921 %xor_ln154_9 = xor i1 %icmp_ln154_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln154_9"/></StgValue>
</operation>

<operation id="1897" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1922 %and_ln156_9 = and i1 %icmp_ln156_9, i1 %xor_ln154_9

]]></Node>
<StgValue><ssdm name="and_ln156_9"/></StgValue>
</operation>

<operation id="1898" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1923 %sel_tmp9 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln154_9, i1 %and_ln156_9

]]></Node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="1899" st_id="6" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="7" op_3_bw="2" op_4_bw="7" op_5_bw="2" op_6_bw="7" op_7_bw="7" op_8_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1924 %result_9 = sparsemux i7 @_ssdm_op_SparseMux.ap_auto.3i7.i7.i2, i2 2, i7 127, i2 1, i7 %trunc_ln151_8, i2 0, i7 0, i7 0, i2 %sel_tmp9

]]></Node>
<StgValue><ssdm name="result_9"/></StgValue>
</operation>

<operation id="1900" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1926 %icmp_ln154_10 = icmp_sgt  i20 %add_ln147_44, i20 16255

]]></Node>
<StgValue><ssdm name="icmp_ln154_10"/></StgValue>
</operation>

<operation id="1901" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1927 %icmp_ln156_10 = icmp_sgt  i20 %add_ln147_44, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln156_10"/></StgValue>
</operation>

<operation id="1902" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="7" op_0_bw="7" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1928 %trunc_ln151_9 = partselect i7 @_ssdm_op_PartSelect.i7.i20.i32.i32, i20 %add_ln147_44, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln151_9"/></StgValue>
</operation>

<operation id="1903" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1929 %xor_ln154_10 = xor i1 %icmp_ln154_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln154_10"/></StgValue>
</operation>

<operation id="1904" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1930 %and_ln156_10 = and i1 %icmp_ln156_10, i1 %xor_ln154_10

]]></Node>
<StgValue><ssdm name="and_ln156_10"/></StgValue>
</operation>

<operation id="1905" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1931 %sel_tmp10 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln154_10, i1 %and_ln156_10

]]></Node>
<StgValue><ssdm name="sel_tmp10"/></StgValue>
</operation>

<operation id="1906" st_id="6" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="7" op_3_bw="2" op_4_bw="7" op_5_bw="2" op_6_bw="7" op_7_bw="7" op_8_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1932 %result_10 = sparsemux i7 @_ssdm_op_SparseMux.ap_auto.3i7.i7.i2, i2 2, i7 127, i2 1, i7 %trunc_ln151_9, i2 0, i7 0, i7 0, i2 %sel_tmp10

]]></Node>
<StgValue><ssdm name="result_10"/></StgValue>
</operation>

<operation id="1907" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1934 %icmp_ln154_11 = icmp_sgt  i19 %add_ln147_93, i19 16255

]]></Node>
<StgValue><ssdm name="icmp_ln154_11"/></StgValue>
</operation>

<operation id="1908" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1935 %icmp_ln156_11 = icmp_sgt  i19 %add_ln147_93, i19 0

]]></Node>
<StgValue><ssdm name="icmp_ln156_11"/></StgValue>
</operation>

<operation id="1909" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="7" op_0_bw="7" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1936 %trunc_ln151_10 = partselect i7 @_ssdm_op_PartSelect.i7.i14.i32.i32, i14 %add_ln147_92, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln151_10"/></StgValue>
</operation>

<operation id="1910" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1937 %xor_ln154_11 = xor i1 %icmp_ln154_11, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln154_11"/></StgValue>
</operation>

<operation id="1911" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1938 %and_ln156_11 = and i1 %icmp_ln156_11, i1 %xor_ln154_11

]]></Node>
<StgValue><ssdm name="and_ln156_11"/></StgValue>
</operation>

<operation id="1912" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1939 %sel_tmp11 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln154_11, i1 %and_ln156_11

]]></Node>
<StgValue><ssdm name="sel_tmp11"/></StgValue>
</operation>

<operation id="1913" st_id="6" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="7" op_3_bw="2" op_4_bw="7" op_5_bw="2" op_6_bw="7" op_7_bw="7" op_8_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1940 %result_11 = sparsemux i7 @_ssdm_op_SparseMux.ap_auto.3i7.i7.i2, i2 2, i7 127, i2 1, i7 %trunc_ln151_10, i2 0, i7 0, i7 0, i2 %sel_tmp11

]]></Node>
<StgValue><ssdm name="result_11"/></StgValue>
</operation>

<operation id="1914" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1942 %icmp_ln154_12 = icmp_sgt  i19 %add_ln147_75, i19 16255

]]></Node>
<StgValue><ssdm name="icmp_ln154_12"/></StgValue>
</operation>

<operation id="1915" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1943 %icmp_ln156_12 = icmp_sgt  i19 %add_ln147_75, i19 0

]]></Node>
<StgValue><ssdm name="icmp_ln156_12"/></StgValue>
</operation>

<operation id="1916" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="7" op_0_bw="7" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1944 %trunc_ln151_11 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %add_ln147_75, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln151_11"/></StgValue>
</operation>

<operation id="1917" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1945 %xor_ln154_12 = xor i1 %icmp_ln154_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln154_12"/></StgValue>
</operation>

<operation id="1918" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1946 %and_ln156_12 = and i1 %icmp_ln156_12, i1 %xor_ln154_12

]]></Node>
<StgValue><ssdm name="and_ln156_12"/></StgValue>
</operation>

<operation id="1919" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1947 %sel_tmp12 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln154_12, i1 %and_ln156_12

]]></Node>
<StgValue><ssdm name="sel_tmp12"/></StgValue>
</operation>

<operation id="1920" st_id="6" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="7" op_3_bw="2" op_4_bw="7" op_5_bw="2" op_6_bw="7" op_7_bw="7" op_8_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1948 %result_12 = sparsemux i7 @_ssdm_op_SparseMux.ap_auto.3i7.i7.i2, i2 2, i7 127, i2 1, i7 %trunc_ln151_11, i2 0, i7 0, i7 0, i2 %sel_tmp12

]]></Node>
<StgValue><ssdm name="result_12"/></StgValue>
</operation>

<operation id="1921" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1950 %icmp_ln154_13 = icmp_sgt  i20 %add_ln147_95, i20 16255

]]></Node>
<StgValue><ssdm name="icmp_ln154_13"/></StgValue>
</operation>

<operation id="1922" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1951 %icmp_ln156_13 = icmp_sgt  i20 %add_ln147_95, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln156_13"/></StgValue>
</operation>

<operation id="1923" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="7" op_0_bw="7" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1952 %trunc_ln151_12 = partselect i7 @_ssdm_op_PartSelect.i7.i20.i32.i32, i20 %add_ln147_95, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln151_12"/></StgValue>
</operation>

<operation id="1924" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1953 %xor_ln154_13 = xor i1 %icmp_ln154_13, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln154_13"/></StgValue>
</operation>

<operation id="1925" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1954 %and_ln156_13 = and i1 %icmp_ln156_13, i1 %xor_ln154_13

]]></Node>
<StgValue><ssdm name="and_ln156_13"/></StgValue>
</operation>

<operation id="1926" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1955 %sel_tmp13 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln154_13, i1 %and_ln156_13

]]></Node>
<StgValue><ssdm name="sel_tmp13"/></StgValue>
</operation>

<operation id="1927" st_id="6" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="7" op_3_bw="2" op_4_bw="7" op_5_bw="2" op_6_bw="7" op_7_bw="7" op_8_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1956 %result_13 = sparsemux i7 @_ssdm_op_SparseMux.ap_auto.3i7.i7.i2, i2 2, i7 127, i2 1, i7 %trunc_ln151_12, i2 0, i7 0, i7 0, i2 %sel_tmp13

]]></Node>
<StgValue><ssdm name="result_13"/></StgValue>
</operation>

<operation id="1928" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1958 %icmp_ln154_14 = icmp_sgt  i19 %add_ln147_78, i19 16255

]]></Node>
<StgValue><ssdm name="icmp_ln154_14"/></StgValue>
</operation>

<operation id="1929" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1959 %icmp_ln156_14 = icmp_sgt  i19 %add_ln147_78, i19 0

]]></Node>
<StgValue><ssdm name="icmp_ln156_14"/></StgValue>
</operation>

<operation id="1930" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="7" op_0_bw="7" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1960 %trunc_ln151_13 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %add_ln147_78, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln151_13"/></StgValue>
</operation>

<operation id="1931" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1961 %xor_ln154_14 = xor i1 %icmp_ln154_14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln154_14"/></StgValue>
</operation>

<operation id="1932" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1962 %and_ln156_14 = and i1 %icmp_ln156_14, i1 %xor_ln154_14

]]></Node>
<StgValue><ssdm name="and_ln156_14"/></StgValue>
</operation>

<operation id="1933" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1963 %sel_tmp14 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln154_14, i1 %and_ln156_14

]]></Node>
<StgValue><ssdm name="sel_tmp14"/></StgValue>
</operation>

<operation id="1934" st_id="6" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="7" op_3_bw="2" op_4_bw="7" op_5_bw="2" op_6_bw="7" op_7_bw="7" op_8_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1964 %result_14 = sparsemux i7 @_ssdm_op_SparseMux.ap_auto.3i7.i7.i2, i2 2, i7 127, i2 1, i7 %trunc_ln151_13, i2 0, i7 0, i7 0, i2 %sel_tmp14

]]></Node>
<StgValue><ssdm name="result_14"/></StgValue>
</operation>

<operation id="1935" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1966 %icmp_ln154_15 = icmp_sgt  i20 %add_ln147_80, i20 16255

]]></Node>
<StgValue><ssdm name="icmp_ln154_15"/></StgValue>
</operation>

<operation id="1936" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1967 %icmp_ln156_15 = icmp_sgt  i20 %add_ln147_80, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln156_15"/></StgValue>
</operation>

<operation id="1937" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="7" op_0_bw="7" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1968 %trunc_ln151_14 = partselect i7 @_ssdm_op_PartSelect.i7.i20.i32.i32, i20 %add_ln147_80, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln151_14"/></StgValue>
</operation>

<operation id="1938" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1969 %xor_ln154_15 = xor i1 %icmp_ln154_15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln154_15"/></StgValue>
</operation>

<operation id="1939" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1970 %and_ln156_15 = and i1 %icmp_ln156_15, i1 %xor_ln154_15

]]></Node>
<StgValue><ssdm name="and_ln156_15"/></StgValue>
</operation>

<operation id="1940" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1971 %sel_tmp15 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln154_15, i1 %and_ln156_15

]]></Node>
<StgValue><ssdm name="sel_tmp15"/></StgValue>
</operation>

<operation id="1941" st_id="6" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="7" op_3_bw="2" op_4_bw="7" op_5_bw="2" op_6_bw="7" op_7_bw="7" op_8_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1972 %result_15 = sparsemux i7 @_ssdm_op_SparseMux.ap_auto.3i7.i7.i2, i2 2, i7 127, i2 1, i7 %trunc_ln151_14, i2 0, i7 0, i7 0, i2 %sel_tmp15

]]></Node>
<StgValue><ssdm name="result_15"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="1942" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="19" op_0_bw="19" op_1_bw="17" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1101 %tmp_179 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %tmp35729, i2 0

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="1943" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="20" op_0_bw="19">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1102 %tmp358 = sext i19 %tmp_179

]]></Node>
<StgValue><ssdm name="tmp358"/></StgValue>
</operation>

<operation id="1944" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="20" op_0_bw="16">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1228 %sext_ln147_5 = sext i16 %add_ln147_12

]]></Node>
<StgValue><ssdm name="sext_ln147_5"/></StgValue>
</operation>

<operation id="1945" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1229 %add_ln147_13 = add i20 %sext_ln147_5, i20 %tmp358

]]></Node>
<StgValue><ssdm name="add_ln147_13"/></StgValue>
</operation>

<operation id="1946" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="19" op_0_bw="19" op_1_bw="17" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1325 %tmp_184 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %tmp43819, i2 0

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="1947" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1326 %tmp_229_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %empty_95, i2 0

]]></Node>
<StgValue><ssdm name="tmp_229_cast"/></StgValue>
</operation>

<operation id="1948" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="20" op_0_bw="19">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1327 %tmp439 = sext i19 %tmp_184

]]></Node>
<StgValue><ssdm name="tmp439"/></StgValue>
</operation>

<operation id="1949" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="20" op_0_bw="20" op_1_bw="18" op_2_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1437 %tmp178 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i18.i2, i18 %tmp47415, i2 0

]]></Node>
<StgValue><ssdm name="tmp178"/></StgValue>
</operation>

<operation id="1950" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="20" op_0_bw="19">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1825 %sext_ln147_33 = sext i19 %add_ln147_81

]]></Node>
<StgValue><ssdm name="sext_ln147_33"/></StgValue>
</operation>

<operation id="1951" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1826 %add_ln147_82 = add i14 %trunc_ln147_1, i14 %tmp_229_cast

]]></Node>
<StgValue><ssdm name="add_ln147_82"/></StgValue>
</operation>

<operation id="1952" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1827 %add_ln147_83 = add i20 %sext_ln147_33, i20 %tmp439

]]></Node>
<StgValue><ssdm name="add_ln147_83"/></StgValue>
</operation>

<operation id="1953" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="20" op_0_bw="18">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1829 %sext_ln147_34 = sext i18 %add_ln147_84

]]></Node>
<StgValue><ssdm name="sext_ln147_34"/></StgValue>
</operation>

<operation id="1954" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1830 %add_ln147_85 = add i20 %sext_ln147_34, i20 %tmp178

]]></Node>
<StgValue><ssdm name="add_ln147_85"/></StgValue>
</operation>

<operation id="1955" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1846 %icmp_ln154 = icmp_sgt  i20 %add_ln147_13, i20 16255

]]></Node>
<StgValue><ssdm name="icmp_ln154"/></StgValue>
</operation>

<operation id="1956" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1847 %icmp_ln156 = icmp_sgt  i20 %add_ln147_13, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln156"/></StgValue>
</operation>

<operation id="1957" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="7" op_0_bw="7" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1848 %trunc_ln = partselect i7 @_ssdm_op_PartSelect.i7.i20.i32.i32, i20 %add_ln147_13, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="1958" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1849 %xor_ln154 = xor i1 %icmp_ln154, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln154"/></StgValue>
</operation>

<operation id="1959" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1850 %and_ln156 = and i1 %icmp_ln156, i1 %xor_ln154

]]></Node>
<StgValue><ssdm name="and_ln156"/></StgValue>
</operation>

<operation id="1960" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1851 %sel_tmp2 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln154, i1 %and_ln156

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="1961" st_id="7" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="7" op_3_bw="2" op_4_bw="7" op_5_bw="2" op_6_bw="7" op_7_bw="7" op_8_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1852 %result = sparsemux i7 @_ssdm_op_SparseMux.ap_auto.3i7.i7.i2, i2 2, i7 127, i2 1, i7 %trunc_ln, i2 0, i7 0, i7 0, i2 %sel_tmp2

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="1962" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1862 %icmp_ln154_2 = icmp_sgt  i20 %add_ln147_83, i20 16255

]]></Node>
<StgValue><ssdm name="icmp_ln154_2"/></StgValue>
</operation>

<operation id="1963" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1863 %icmp_ln156_2 = icmp_sgt  i20 %add_ln147_83, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln156_2"/></StgValue>
</operation>

<operation id="1964" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="7" op_0_bw="7" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1864 %trunc_ln151_1 = partselect i7 @_ssdm_op_PartSelect.i7.i14.i32.i32, i14 %add_ln147_82, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln151_1"/></StgValue>
</operation>

<operation id="1965" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1865 %xor_ln154_2 = xor i1 %icmp_ln154_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln154_2"/></StgValue>
</operation>

<operation id="1966" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1866 %and_ln156_2 = and i1 %icmp_ln156_2, i1 %xor_ln154_2

]]></Node>
<StgValue><ssdm name="and_ln156_2"/></StgValue>
</operation>

<operation id="1967" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1867 %sel_tmp1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln154_2, i1 %and_ln156_2

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="1968" st_id="7" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="7" op_3_bw="2" op_4_bw="7" op_5_bw="2" op_6_bw="7" op_7_bw="7" op_8_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1868 %result_2 = sparsemux i7 @_ssdm_op_SparseMux.ap_auto.3i7.i7.i2, i2 2, i7 127, i2 1, i7 %trunc_ln151_1, i2 0, i7 0, i7 0, i2 %sel_tmp1

]]></Node>
<StgValue><ssdm name="result_2"/></StgValue>
</operation>

<operation id="1969" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1886 %icmp_ln154_5 = icmp_sgt  i20 %add_ln147_85, i20 16255

]]></Node>
<StgValue><ssdm name="icmp_ln154_5"/></StgValue>
</operation>

<operation id="1970" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1887 %icmp_ln156_5 = icmp_sgt  i20 %add_ln147_85, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln156_5"/></StgValue>
</operation>

<operation id="1971" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="7" op_0_bw="7" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1888 %trunc_ln151_4 = partselect i7 @_ssdm_op_PartSelect.i7.i20.i32.i32, i20 %add_ln147_85, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln151_4"/></StgValue>
</operation>

<operation id="1972" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1889 %xor_ln154_5 = xor i1 %icmp_ln154_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln154_5"/></StgValue>
</operation>

<operation id="1973" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1890 %and_ln156_5 = and i1 %icmp_ln156_5, i1 %xor_ln154_5

]]></Node>
<StgValue><ssdm name="and_ln156_5"/></StgValue>
</operation>

<operation id="1974" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1891 %sel_tmp4 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln154_5, i1 %and_ln156_5

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="1975" st_id="7" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="7" op_3_bw="2" op_4_bw="7" op_5_bw="2" op_6_bw="7" op_7_bw="7" op_8_bw="2">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1892 %result_5 = sparsemux i7 @_ssdm_op_SparseMux.ap_auto.3i7.i7.i2, i2 2, i7 127, i2 1, i7 %trunc_ln151_4, i2 0, i7 0, i7 0, i2 %sel_tmp4

]]></Node>
<StgValue><ssdm name="result_5"/></StgValue>
</operation>

<operation id="1999" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="0">
<![CDATA[
for.end84:0 %ret_ln164 = ret

]]></Node>
<StgValue><ssdm name="ret_ln164"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="1976" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:0 %specpipeline_ln128 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_24

]]></Node>
<StgValue><ssdm name="specpipeline_ln128"/></StgValue>
</operation>

<operation id="1977" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1 %speclooptripcount_ln127 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln127"/></StgValue>
</operation>

<operation id="1978" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:2 %specloopname_ln127 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln127"/></StgValue>
</operation>

<operation id="1979" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1853 %zext_ln151 = zext i7 %result

]]></Node>
<StgValue><ssdm name="zext_ln151"/></StgValue>
</operation>

<operation id="1980" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1861 %zext_ln151_1 = zext i7 %result_1

]]></Node>
<StgValue><ssdm name="zext_ln151_1"/></StgValue>
</operation>

<operation id="1981" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1869 %zext_ln151_2 = zext i7 %result_2

]]></Node>
<StgValue><ssdm name="zext_ln151_2"/></StgValue>
</operation>

<operation id="1982" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1877 %zext_ln151_3 = zext i7 %result_3

]]></Node>
<StgValue><ssdm name="zext_ln151_3"/></StgValue>
</operation>

<operation id="1983" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1885 %zext_ln151_4 = zext i7 %result_4

]]></Node>
<StgValue><ssdm name="zext_ln151_4"/></StgValue>
</operation>

<operation id="1984" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1893 %zext_ln151_5 = zext i7 %result_5

]]></Node>
<StgValue><ssdm name="zext_ln151_5"/></StgValue>
</operation>

<operation id="1985" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1901 %zext_ln151_6 = zext i7 %result_6

]]></Node>
<StgValue><ssdm name="zext_ln151_6"/></StgValue>
</operation>

<operation id="1986" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1909 %zext_ln151_7 = zext i7 %result_7

]]></Node>
<StgValue><ssdm name="zext_ln151_7"/></StgValue>
</operation>

<operation id="1987" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1917 %zext_ln151_8 = zext i7 %result_8

]]></Node>
<StgValue><ssdm name="zext_ln151_8"/></StgValue>
</operation>

<operation id="1988" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1925 %zext_ln151_9 = zext i7 %result_9

]]></Node>
<StgValue><ssdm name="zext_ln151_9"/></StgValue>
</operation>

<operation id="1989" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1933 %zext_ln151_10 = zext i7 %result_10

]]></Node>
<StgValue><ssdm name="zext_ln151_10"/></StgValue>
</operation>

<operation id="1990" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1941 %zext_ln151_11 = zext i7 %result_11

]]></Node>
<StgValue><ssdm name="zext_ln151_11"/></StgValue>
</operation>

<operation id="1991" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1949 %zext_ln151_12 = zext i7 %result_12

]]></Node>
<StgValue><ssdm name="zext_ln151_12"/></StgValue>
</operation>

<operation id="1992" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1957 %zext_ln151_13 = zext i7 %result_13

]]></Node>
<StgValue><ssdm name="zext_ln151_13"/></StgValue>
</operation>

<operation id="1993" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1965 %zext_ln151_14 = zext i7 %result_14

]]></Node>
<StgValue><ssdm name="zext_ln151_14"/></StgValue>
</operation>

<operation id="1994" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="127" op_0_bw="127" op_1_bw="7" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1973 %or_ln162_s = bitconcatenate i127 @_ssdm_op_BitConcatenate.i127.i7.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i7 %result_15, i8 %zext_ln151_14, i8 %zext_ln151_13, i8 %zext_ln151_12, i8 %zext_ln151_11, i8 %zext_ln151_10, i8 %zext_ln151_9, i8 %zext_ln151_8, i8 %zext_ln151_7, i8 %zext_ln151_6, i8 %zext_ln151_5, i8 %zext_ln151_4, i8 %zext_ln151_3, i8 %zext_ln151_2, i8 %zext_ln151_1, i8 %zext_ln151

]]></Node>
<StgValue><ssdm name="or_ln162_s"/></StgValue>
</operation>

<operation id="1995" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="128" op_0_bw="127">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1974 %zext_ln162 = zext i127 %or_ln162_s

]]></Node>
<StgValue><ssdm name="zext_ln162"/></StgValue>
</operation>

<operation id="1996" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="0" op_0_bw="128">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1975 %muxLogicFIFOData_to_write_ln162 = muxlogic i128 %zext_ln162

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln162"/></StgValue>
</operation>

<operation id="1997" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1976 %write_ln162 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %dense11Stream_1, i128 %zext_ln162

]]></Node>
<StgValue><ssdm name="write_ln162"/></StgValue>
</operation>

<operation id="1998" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_133_2.split_ifconv:1978 %br_ln127 = br void %VITIS_LOOP_133_2

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
