<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference
  PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="ste1452075127598" xml:lang="en-us">
  <title class="- topic/title ">ETM registers</title>
  <shortdesc class="- topic/shortdesc ">This chapter describes the ETM registers.</shortdesc>
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
    
  </prolog>
  <refbody class="- topic/body        reference/refbody ">
    <section class="- topic/section "/>
  </refbody>
<related-links class="- topic/related-links "><linkpool class="- topic/linkpool " mapkeyref="kqb1476970875925"><linkpool class="- topic/linkpool "><link class="- topic/link " format="dita" href="joh1440674636718.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ETM register summary</linktext><desc class="- topic/desc ">This section summarizes the ETM trace unit registers.</desc></link><link class="- topic/link " format="dita" href="lau1443703005538.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCACATRn, Address Comparator Access Type Registers 0-7</linktext><desc class="- topic/desc ">The TRCACATRn control the access for the corresponding address     comparators.</desc></link><link class="- topic/link " format="dita" href="lau1443702931501.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCACVRn, Address Comparator Value Registers 0-7</linktext><desc class="- topic/desc ">The TRCACVRn indicate the address for the address     comparators.</desc></link><link class="- topic/link " format="dita" href="lau1443704023626.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCAUTHSTATUS, Authentication Status Register</linktext><desc class="- topic/desc ">The TRCAUTHSTATUS indicates the current level of tracing permitted by     the system.</desc></link><link class="- topic/link " format="dita" href="pat1464966166223.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCAUXCTLR, Auxiliary Control Register</linktext><desc class="- topic/desc ">The TRCAUXCTLR provides <term class="- topic/term " outputclass="archterm">implementation defined</term> configuration and control options.</desc></link><link class="- topic/link " format="dita" href="lau1443695108725.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCBBCTLR, Branch Broadcast Control Register</linktext><desc class="- topic/desc ">The TRCBBCTLR controls how branch broadcasting behaves, and allows     branch broadcasting to be enabled for certain memory regions.</desc></link><link class="- topic/link " format="dita" href="lau1443695683697.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCCCCTLR, Cycle Count Control Register</linktext><desc class="- topic/desc ">The TRCCCCTLR sets the threshold value for cycle counting.</desc></link><link class="- topic/link " format="dita" href="lau1443703206624.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCCIDCCTLR0, Context ID Comparator Control Register 0</linktext><desc class="- topic/desc ">The TRCCIDCCTLR0 controls the mask value for the context ID     comparators.</desc></link><link class="- topic/link " format="dita" href="lau1443703072337.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCCIDCVR0, Context ID Comparator Value Register 0</linktext><desc class="- topic/desc ">The TRCCIDCVR0 contains a Context ID value.</desc></link><link class="- topic/link " format="dita" href="lau1443704592612.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCCIDR0, ETM Component Identification Register 0</linktext><desc class="- topic/desc ">The TRCCIDR0 provides information to identify a trace     component.</desc></link><link class="- topic/link " format="dita" href="lau1443704606244.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCCIDR1, ETM Component Identification Register 1</linktext><desc class="- topic/desc ">The TRCCIDR1 provides information to identify a trace     component.</desc></link><link class="- topic/link " format="dita" href="lau1443704620127.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCCIDR2, ETM Component Identification Register 2</linktext><desc class="- topic/desc ">The TRCCIDR2 provides information to identify a CTI     component.</desc></link><link class="- topic/link " format="dita" href="lau1443704635879.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCCIDR3, ETM Component Identification Register 3</linktext><desc class="- topic/desc ">The TRCCIDR3 provides information to identify a trace     component.</desc></link><link class="- topic/link " format="dita" href="lau1443703662502.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCCLAIMCLR, Claim Tag Clear Register</linktext><desc class="- topic/desc ">The TRCCLAIMCLR clears bits in the claim tag and determines the current     value of the claim tag.</desc></link><link class="- topic/link " format="dita" href="lau1443703599787.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCCLAIMSET, Claim Tag Set Register</linktext><desc class="- topic/desc ">The TRCCLAIMSET sets bits in the claim tag and determines the number of     claim tag bits implemented.</desc></link><link class="- topic/link " format="dita" href="lau1443696662446.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCCNTCTLR0, Counter Control Register 0</linktext><desc class="- topic/desc ">The TRCCNTCTLR0 controls the counter.</desc></link><link class="- topic/link " format="dita" href="lau1443696720047.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCCNTCTLR1, Counter Control Register 1</linktext><desc class="- topic/desc ">The TRCCNTCTLR1 controls the counter.</desc></link><link class="- topic/link " format="dita" href="lau1443696601746.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCCNTRLDVRn, Counter Reload Value Registers 0-1</linktext><desc class="- topic/desc ">The TRCCNTRLDVRn define the reload value for the counter.</desc></link><link class="- topic/link " format="dita" href="pat1464972464494.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCCNTVRn, Counter Value Registers 0-1</linktext><desc class="- topic/desc ">The TRCCNTVRn contain the current counter value.</desc></link><link class="- topic/link " format="dita" href="lau1443695039065.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCCONFIGR, Trace Configuration Register</linktext><desc class="- topic/desc ">The TRCCONFIGR controls the tracing options.</desc></link><link class="- topic/link " format="dita" href="lau1443703721336.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCDEVAFF0, Device Affinity Register 0</linktext><desc class="- topic/desc ">The TRCDEVAFF0 provides an additional core identification mechanism for     scheduling purposes in a cluster. TRCDEVAFF0 is a read-only copy of MPIDR accessible from the     external debug interface.</desc></link><link class="- topic/link " format="dita" href="lau1443703849852.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCDEVAFF1, Device Affinity Register 1</linktext><desc class="- topic/desc ">The TRCDEVAFF1 is a read-only copy of MPIDR_EL1[63:32] as seen from EL3,     unaffected by VMPIDR_EL2.</desc></link><link class="- topic/link " format="dita" href="lau1443704093741.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCDEVARCH, Device Architecture Register</linktext><desc class="- topic/desc ">The TRCDEVARCH identifies the ETM trace unit as an ETMv4     component.</desc></link><link class="- topic/link " format="dita" href="lau1443704153576.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCDEVID, Device ID Register</linktext><desc class="- topic/desc ">The TRCDEVID indicates the capabilities of the ETM trace     unit.</desc></link><link class="- topic/link " format="dita" href="lau1443704215095.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCDEVTYPE, Device Type Register</linktext><desc class="- topic/desc ">The TRCDEVTYPE indicates the type of the component.</desc></link><link class="- topic/link " format="dita" href="lau1443695289016.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCEVENTCTL0R, Event Control 0 Register</linktext><desc class="- topic/desc ">The TRCEVENTCTL0R controls the tracing of events in the trace stream.     The events also drive the external outputs from the ETM trace unit. The events are selected from     the Resource Selectors.</desc></link><link class="- topic/link " format="dita" href="lau1443695387135.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCEVENTCTL1R, Event Control 1 Register</linktext><desc class="- topic/desc ">The TRCEVENTCTL1R controls the behavior of the events that TRCEVENTCTL0R     selects.</desc></link><link class="- topic/link " format="dita" href="lau1443696541551.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCEXTINSELR, External Input Select Register</linktext><desc class="- topic/desc ">The TRCEXTINSELR controls the selectors that choose an external input as     a resource in the ETM trace unit. You can use the Resource Selectors to access these external     input resources.</desc></link><link class="- topic/link " format="dita" href="lau1443697792053.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCIDR0, ID Register 0</linktext><desc class="- topic/desc ">The TRCIDR0 returns the tracing capabilities of the ETM trace     unit.</desc></link><link class="- topic/link " format="dita" href="lau1443697865564.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCIDR1, ID Register 1</linktext><desc class="- topic/desc ">The TRCIDR1 returns the base architecture of the trace unit.</desc></link><link class="- topic/link " format="dita" href="lau1443697930252.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCIDR2, ID Register 2</linktext><desc class="- topic/desc ">The TRCIDR2 returns the maximum size of six parameters in the trace     unit.</desc></link><link class="- topic/link " format="dita" href="lau1443697990859.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCIDR3, ID Register 3</linktext><desc class="- topic/desc ">The TRCIDR3 indicates:</desc></link><link class="- topic/link " format="dita" href="lau1443698265471.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCIDR4, ID Register 4</linktext><desc class="- topic/desc ">The TRCIDR4 indicates the resources available in the ETM trace     unit.</desc></link><link class="- topic/link " format="dita" href="lau1443698343336.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCIDR5, ID Register 5</linktext><desc class="- topic/desc ">The TRCIDR5 returns how many resources the trace unit     supports.</desc></link><link class="- topic/link " format="dita" href="lau1443696847925.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCIDR8, ID Register 8</linktext><desc class="- topic/desc ">The TRCIDR8 returns the maximum speculation depth of the instruction     trace stream.</desc></link><link class="- topic/link " format="dita" href="lau1443696910101.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCIDR9, ID Register 9</linktext><desc class="- topic/desc ">The TRCIDR9 returns the number of P0 right-hand keys that the trace unit     can use.</desc></link><link class="- topic/link " format="dita" href="lau1443697458622.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCIDR10, ID Register 10</linktext><desc class="- topic/desc ">The TRCIDR10 returns the number of P1 right-hand keys that the trace     unit can use.</desc></link><link class="- topic/link " format="dita" href="lau1443697529862.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCIDR11, ID Register 11</linktext><desc class="- topic/desc ">The TRCIDR11 returns the number of special P1 right-hand keys that the     trace unit can use.</desc></link><link class="- topic/link " format="dita" href="lau1443697593841.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCIDR12, ID Register 12</linktext><desc class="- topic/desc ">The TRCIDR12 returns the number of conditional instruction right-hand     keys that the trace unit can use.</desc></link><link class="- topic/link " format="dita" href="lau1443697665125.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCIDR13, ID Register 13</linktext><desc class="- topic/desc ">The TRCIDR13 returns the number of special conditional instruction     right-hand keys that the trace unit can use.</desc></link><link class="- topic/link " format="dita" href="lau1443697727628.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCIMSPEC0, Implementation Specific Register 0</linktext><desc class="- topic/desc ">The TRCIMSPEC0 shows the presence of any <term class="- topic/term " outputclass="archterm">implementation specific</term>     features, and enables any features that are provided.</desc></link><link class="- topic/link " format="dita" href="lau1443703275428.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCITATBIDR, Integration ATB Identification Register</linktext><desc class="- topic/desc ">The TRCITATBIDR sets the state of output pins, mentioned in the bit     descriptions in this section.</desc></link><link class="- topic/link " format="dita" href="lau1443703538622.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCITCTRL, Integration Mode Control Register</linktext><desc class="- topic/desc ">The TRCITCTRL enables topology detection or integration testing, by     putting the ETM trace unit into integration mode.</desc></link><link class="- topic/link " format="dita" href="lau1443703410360.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCITIATBINR, Integration Instruction ATB In Register</linktext><desc class="- topic/desc ">The TRCITIATBINR reads the state of the input pins described in this     section.</desc></link><link class="- topic/link " format="dita" href="lau1443703477546.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCITIATBOUTR, Integration Instruction ATB Out Register</linktext><desc class="- topic/desc ">The TRCITIATBOUTR sets the state of the output pins mentioned in the bit     descriptions in this section.</desc></link><link class="- topic/link " format="dita" href="jus1455877057850.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCITIDATAR, Integration Instruction ATB Data Register</linktext><desc class="- topic/desc ">The TRCITIDATAR sets the state of the <keyword class="- topic/keyword " otherprops="g.signal.name">ATDATAMn</keyword> output pins shown in the TRCITIDATAR bit     assignments table.</desc></link><link class="- topic/link " format="dita" href="lau1443703894407.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCLAR, Software Lock Access Register</linktext><desc class="- topic/desc ">The TRCLAR controls access to registers using the memory-mapped     interface, when <keyword class="- topic/keyword " otherprops="g.signal.name">PADDRDBG31</keyword> is LOW. </desc></link><link class="- topic/link " format="dita" href="lau1443703960810.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCLSR, Software Lock Status Register</linktext><desc class="- topic/desc ">The TRCLSR determines whether the software lock is implemented, and     indicates the current status of the software lock.</desc></link><link class="- topic/link " format="dita" href="lau1443696781432.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCCNTVRn, Counter Value Registers 0-1</linktext><desc class="- topic/desc ">The TRCCNTVRn contains the current counter value.</desc></link><link class="- topic/link " format="dita" href="lau1443702603268.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCOSLAR, OS Lock Access Register</linktext><desc class="- topic/desc ">The TRCOSLAR sets and clears the OS Lock, to lock out external debugger     accesses to the ETM trace unit registers.</desc></link><link class="- topic/link " format="dita" href="lau1443702697419.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCOSLSR, OS Lock Status Register</linktext><desc class="- topic/desc ">The TRCOSLSR returns the status of the OS Lock.</desc></link><link class="- topic/link " format="dita" href="lau1443702788964.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCPDCR, Power Down Control Register</linktext><desc class="- topic/desc ">The TRCPDCR request to the system power controller to keep the ETM trace     unit powered up.</desc></link><link class="- topic/link " format="dita" href="lau1443702874401.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCPDSR, Power Down Status Register</linktext><desc class="- topic/desc ">The TRCPDSR indicates the power down status of the ETM trace     unit.</desc></link><link class="- topic/link " format="dita" href="lau1443704488946.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCPIDR0, ETM Peripheral Identification Register 0</linktext><desc class="- topic/desc ">The TRCPIDR0 provides information to identify a trace     component.</desc></link><link class="- topic/link " format="dita" href="lau1443704505352.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCPIDR1, ETM Peripheral Identification Register 1</linktext><desc class="- topic/desc ">The TRCPIDR1 provides information to identify a trace     component.</desc></link><link class="- topic/link " format="dita" href="lau1443704522482.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCPIDR2, ETM Peripheral Identification Register 2</linktext><desc class="- topic/desc ">The TRCPIDR2 provides information to identify a trace     component.</desc></link><link class="- topic/link " format="dita" href="lau1443704535743.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCPIDR3, ETM Peripheral Identification Register 3</linktext><desc class="- topic/desc ">The TRCPIDR3 provides information to identify a trace     component.</desc></link><link class="- topic/link " format="dita" href="lau1443704548527.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCPIDR4, ETM Peripheral Identification Register 4</linktext><desc class="- topic/desc ">The TRCPIDR4 provides information to identify a trace     component.</desc></link><link class="- topic/link " format="dita" href="lau1443704563281.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCPIDRn, ETM Peripheral Identification Registers 5-7</linktext><desc class="- topic/desc ">No information is held in the Peripheral ID5, Peripheral ID6, and     Peripheral ID7 Registers.</desc></link><link class="- topic/link " format="dita" href="lau1443694852546.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCPRGCTLR, Programming Control Register</linktext><desc class="- topic/desc ">The TRCPRGCTLR enables the ETM trace unit.</desc></link><link class="- topic/link " format="dita" href="lau1443702362625.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCRSCTLRn, Resource Selection Control Registers 2-16</linktext><desc class="- topic/desc ">The TRCRSCTLRn controls the trace resources. There are eight resource     pairs, the first pair is predefined as {0,1,pair=0} and having reserved select registers. This     leaves seven pairs to be implemented as programmable selectors.</desc></link><link class="- topic/link " format="dita" href="lau1443696343445.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCSEQEVRn, Sequencer State Transition Control Registers 0-2</linktext><desc class="- topic/desc ">The TRCSEQEVRn defines the sequencer transitions that progress to the     next state or backwards to the previous state. The ETM trace unit implements a sequencer state     machine with up to four states.</desc></link><link class="- topic/link " format="dita" href="lau1443696403857.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCSEQRSTEVR, Sequencer Reset Control Register</linktext><desc class="- topic/desc ">The TRCSEQRSTEVR resets the sequencer to state 0.</desc></link><link class="- topic/link " format="dita" href="lau1443696466833.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCSEQSTR, Sequencer State Register</linktext><desc class="- topic/desc ">The TRCSEQSTR holds the value of the current state of the     sequencer.</desc></link><link class="- topic/link " format="dita" href="lau1443702461337.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCSSCCR0, Single-Shot Comparator Control Register 0</linktext><desc class="- topic/desc ">The TRCSSCCR0 controls the single-shot comparator.</desc></link><link class="- topic/link " format="dita" href="lau1443702525834.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCSSCSR0, Single-Shot Comparator Status Register 0</linktext><desc class="- topic/desc ">The TRCSSCSR0 indicates the status of the single-shot comparator.     TRCSSCSR0 is sensitive to instruction addresses.</desc></link><link class="- topic/link " format="dita" href="lau1443695452965.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCSTALLCTLR, Stall Control Register</linktext><desc class="- topic/desc ">The TRCSTALLCTLR enables the ETM trace unit to stall the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core if the ETM trace     unit FIFO overflows.</desc></link><link class="- topic/link " format="dita" href="lau1443694956507.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCSTATR, Status Register</linktext><desc class="- topic/desc ">The TRCSTATR indicates the ETM trace unit status.</desc></link><link class="- topic/link " format="dita" href="lau1443695621011.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCSYNCPR, Synchronization Period Register</linktext><desc class="- topic/desc ">The TRCSYNCPR controls how often periodic trace synchronization requests     occur.</desc></link><link class="- topic/link " format="dita" href="lau1443695953595.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCTRACEIDR, Trace ID Register</linktext><desc class="- topic/desc ">The TRCTRACEIDR sets the trace ID for instruction trace.</desc></link><link class="- topic/link " format="dita" href="lau1443695520480.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCTSCTLR, Global Timestamp Control Register</linktext><desc class="- topic/desc ">The TRCTSCTLR controls the insertion of global timestamps in the trace     streams. When the selected event is triggered, the trace unit inserts a global timestamp into     the trace streams. The event is selected from one of the Resource Selectors.</desc></link><link class="- topic/link " format="dita" href="lau1443696042367.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCVICTLR, ViewInst Main Control Register</linktext><desc class="- topic/desc ">The TRCVICTLR controls instruction trace filtering.</desc></link><link class="- topic/link " format="dita" href="lau1443696192648.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCVIIECTLR, ViewInst Include-Exclude Control Register</linktext><desc class="- topic/desc ">The TRCVIIECTLR defines the address range comparators that control the     ViewInst Include/Exclude control.</desc></link><link class="- topic/link " format="dita" href="lau1443696267441.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCVISSCTLR, ViewInst Start-Stop Control Register</linktext><desc class="- topic/desc ">The TRCVISSCTLR defines the single address comparators that control the     ViewInst Start/Stop logic.</desc></link><link class="- topic/link " format="dita" href="pat1466437487351.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCVMIDCVR0, VMID Comparator Value Register 0</linktext><desc class="- topic/desc ">The TRCVMIDCVR0 contains a VMID value.</desc></link><link class="- topic/link " format="dita" href="erm1513187212132.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TRCVMIDCCTLR0, Virtual context identifier Comparator Control Register 0</linktext><desc class="- topic/desc ">The TRCVMIDCCTLR0 contains the Virtual machine identifier mask value for 		the TRCVMIDCVR0 register.</desc></link></linkpool></linkpool></related-links></reference>