
BRICK6_CUBE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aa28  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000334  0800acc8  0800acc8  0000bcc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800affc  0800affc  0000bffc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800b004  0800b004  0000c004  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800b008  0800b008  0000c008  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000060  24000000  0800b00c  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000b30  24000060  0800b06c  0000d060  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24000b90  0800b06c  0000db90  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000d060  2**0
                  CONTENTS, READONLY
 10 .debug_info   000142fc  00000000  00000000  0000d08e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002951  00000000  00000000  0002138a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000d00  00000000  00000000  00023ce0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000a03  00000000  00000000  000249e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000373ef  00000000  00000000  000253e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00015009  00000000  00000000  0005c7d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0015a704  00000000  00000000  000717db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001cbedf  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000039a0  00000000  00000000  001cbf24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000064  00000000  00000000  001cf8c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000060 	.word	0x24000060
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800acb0 	.word	0x0800acb0

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000064 	.word	0x24000064
 80002dc:	0800acb0 	.word	0x0800acb0

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b082      	sub	sp, #8
 80006c0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006c2:	2003      	movs	r0, #3
 80006c4:	f000 f98c 	bl	80009e0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80006c8:	f004 f840 	bl	800474c <HAL_RCC_GetSysClockFreq>
 80006cc:	4602      	mov	r2, r0
 80006ce:	4b15      	ldr	r3, [pc, #84]	@ (8000724 <HAL_Init+0x68>)
 80006d0:	699b      	ldr	r3, [r3, #24]
 80006d2:	0a1b      	lsrs	r3, r3, #8
 80006d4:	f003 030f 	and.w	r3, r3, #15
 80006d8:	4913      	ldr	r1, [pc, #76]	@ (8000728 <HAL_Init+0x6c>)
 80006da:	5ccb      	ldrb	r3, [r1, r3]
 80006dc:	f003 031f 	and.w	r3, r3, #31
 80006e0:	fa22 f303 	lsr.w	r3, r2, r3
 80006e4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80006e6:	4b0f      	ldr	r3, [pc, #60]	@ (8000724 <HAL_Init+0x68>)
 80006e8:	699b      	ldr	r3, [r3, #24]
 80006ea:	f003 030f 	and.w	r3, r3, #15
 80006ee:	4a0e      	ldr	r2, [pc, #56]	@ (8000728 <HAL_Init+0x6c>)
 80006f0:	5cd3      	ldrb	r3, [r2, r3]
 80006f2:	f003 031f 	and.w	r3, r3, #31
 80006f6:	687a      	ldr	r2, [r7, #4]
 80006f8:	fa22 f303 	lsr.w	r3, r2, r3
 80006fc:	4a0b      	ldr	r2, [pc, #44]	@ (800072c <HAL_Init+0x70>)
 80006fe:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000700:	4a0b      	ldr	r2, [pc, #44]	@ (8000730 <HAL_Init+0x74>)
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000706:	200f      	movs	r0, #15
 8000708:	f000 f814 	bl	8000734 <HAL_InitTick>
 800070c:	4603      	mov	r3, r0
 800070e:	2b00      	cmp	r3, #0
 8000710:	d001      	beq.n	8000716 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000712:	2301      	movs	r3, #1
 8000714:	e002      	b.n	800071c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000716:	f009 fbe1 	bl	8009edc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800071a:	2300      	movs	r3, #0
}
 800071c:	4618      	mov	r0, r3
 800071e:	3708      	adds	r7, #8
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}
 8000724:	58024400 	.word	0x58024400
 8000728:	0800afb8 	.word	0x0800afb8
 800072c:	2400000c 	.word	0x2400000c
 8000730:	24000008 	.word	0x24000008

08000734 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b082      	sub	sp, #8
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800073c:	4b15      	ldr	r3, [pc, #84]	@ (8000794 <HAL_InitTick+0x60>)
 800073e:	781b      	ldrb	r3, [r3, #0]
 8000740:	2b00      	cmp	r3, #0
 8000742:	d101      	bne.n	8000748 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000744:	2301      	movs	r3, #1
 8000746:	e021      	b.n	800078c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000748:	4b13      	ldr	r3, [pc, #76]	@ (8000798 <HAL_InitTick+0x64>)
 800074a:	681a      	ldr	r2, [r3, #0]
 800074c:	4b11      	ldr	r3, [pc, #68]	@ (8000794 <HAL_InitTick+0x60>)
 800074e:	781b      	ldrb	r3, [r3, #0]
 8000750:	4619      	mov	r1, r3
 8000752:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000756:	fbb3 f3f1 	udiv	r3, r3, r1
 800075a:	fbb2 f3f3 	udiv	r3, r2, r3
 800075e:	4618      	mov	r0, r3
 8000760:	f000 f971 	bl	8000a46 <HAL_SYSTICK_Config>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800076a:	2301      	movs	r3, #1
 800076c:	e00e      	b.n	800078c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	2b0f      	cmp	r3, #15
 8000772:	d80a      	bhi.n	800078a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000774:	2200      	movs	r2, #0
 8000776:	6879      	ldr	r1, [r7, #4]
 8000778:	f04f 30ff 	mov.w	r0, #4294967295
 800077c:	f000 f93b 	bl	80009f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000780:	4a06      	ldr	r2, [pc, #24]	@ (800079c <HAL_InitTick+0x68>)
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000786:	2300      	movs	r3, #0
 8000788:	e000      	b.n	800078c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800078a:	2301      	movs	r3, #1
}
 800078c:	4618      	mov	r0, r3
 800078e:	3708      	adds	r7, #8
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	24000004 	.word	0x24000004
 8000798:	24000008 	.word	0x24000008
 800079c:	24000000 	.word	0x24000000

080007a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007a0:	b480      	push	{r7}
 80007a2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80007a4:	4b06      	ldr	r3, [pc, #24]	@ (80007c0 <HAL_IncTick+0x20>)
 80007a6:	781b      	ldrb	r3, [r3, #0]
 80007a8:	461a      	mov	r2, r3
 80007aa:	4b06      	ldr	r3, [pc, #24]	@ (80007c4 <HAL_IncTick+0x24>)
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	4413      	add	r3, r2
 80007b0:	4a04      	ldr	r2, [pc, #16]	@ (80007c4 <HAL_IncTick+0x24>)
 80007b2:	6013      	str	r3, [r2, #0]
}
 80007b4:	bf00      	nop
 80007b6:	46bd      	mov	sp, r7
 80007b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007bc:	4770      	bx	lr
 80007be:	bf00      	nop
 80007c0:	24000004 	.word	0x24000004
 80007c4:	2400007c 	.word	0x2400007c

080007c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007c8:	b480      	push	{r7}
 80007ca:	af00      	add	r7, sp, #0
  return uwTick;
 80007cc:	4b03      	ldr	r3, [pc, #12]	@ (80007dc <HAL_GetTick+0x14>)
 80007ce:	681b      	ldr	r3, [r3, #0]
}
 80007d0:	4618      	mov	r0, r3
 80007d2:	46bd      	mov	sp, r7
 80007d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d8:	4770      	bx	lr
 80007da:	bf00      	nop
 80007dc:	2400007c 	.word	0x2400007c

080007e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b084      	sub	sp, #16
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80007e8:	f7ff ffee 	bl	80007c8 <HAL_GetTick>
 80007ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80007f2:	68fb      	ldr	r3, [r7, #12]
 80007f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80007f8:	d005      	beq.n	8000806 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80007fa:	4b0a      	ldr	r3, [pc, #40]	@ (8000824 <HAL_Delay+0x44>)
 80007fc:	781b      	ldrb	r3, [r3, #0]
 80007fe:	461a      	mov	r2, r3
 8000800:	68fb      	ldr	r3, [r7, #12]
 8000802:	4413      	add	r3, r2
 8000804:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000806:	bf00      	nop
 8000808:	f7ff ffde 	bl	80007c8 <HAL_GetTick>
 800080c:	4602      	mov	r2, r0
 800080e:	68bb      	ldr	r3, [r7, #8]
 8000810:	1ad3      	subs	r3, r2, r3
 8000812:	68fa      	ldr	r2, [r7, #12]
 8000814:	429a      	cmp	r2, r3
 8000816:	d8f7      	bhi.n	8000808 <HAL_Delay+0x28>
  {
  }
}
 8000818:	bf00      	nop
 800081a:	bf00      	nop
 800081c:	3710      	adds	r7, #16
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	24000004 	.word	0x24000004

08000828 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000828:	b480      	push	{r7}
 800082a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800082c:	4b03      	ldr	r3, [pc, #12]	@ (800083c <HAL_GetREVID+0x14>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	0c1b      	lsrs	r3, r3, #16
}
 8000832:	4618      	mov	r0, r3
 8000834:	46bd      	mov	sp, r7
 8000836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083a:	4770      	bx	lr
 800083c:	5c001000 	.word	0x5c001000

08000840 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000840:	b480      	push	{r7}
 8000842:	b085      	sub	sp, #20
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	f003 0307 	and.w	r3, r3, #7
 800084e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000850:	4b0b      	ldr	r3, [pc, #44]	@ (8000880 <__NVIC_SetPriorityGrouping+0x40>)
 8000852:	68db      	ldr	r3, [r3, #12]
 8000854:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000856:	68ba      	ldr	r2, [r7, #8]
 8000858:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800085c:	4013      	ands	r3, r2
 800085e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000860:	68fb      	ldr	r3, [r7, #12]
 8000862:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000864:	68bb      	ldr	r3, [r7, #8]
 8000866:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000868:	4b06      	ldr	r3, [pc, #24]	@ (8000884 <__NVIC_SetPriorityGrouping+0x44>)
 800086a:	4313      	orrs	r3, r2
 800086c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800086e:	4a04      	ldr	r2, [pc, #16]	@ (8000880 <__NVIC_SetPriorityGrouping+0x40>)
 8000870:	68bb      	ldr	r3, [r7, #8]
 8000872:	60d3      	str	r3, [r2, #12]
}
 8000874:	bf00      	nop
 8000876:	3714      	adds	r7, #20
 8000878:	46bd      	mov	sp, r7
 800087a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087e:	4770      	bx	lr
 8000880:	e000ed00 	.word	0xe000ed00
 8000884:	05fa0000 	.word	0x05fa0000

08000888 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000888:	b480      	push	{r7}
 800088a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800088c:	4b04      	ldr	r3, [pc, #16]	@ (80008a0 <__NVIC_GetPriorityGrouping+0x18>)
 800088e:	68db      	ldr	r3, [r3, #12]
 8000890:	0a1b      	lsrs	r3, r3, #8
 8000892:	f003 0307 	and.w	r3, r3, #7
}
 8000896:	4618      	mov	r0, r3
 8000898:	46bd      	mov	sp, r7
 800089a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089e:	4770      	bx	lr
 80008a0:	e000ed00 	.word	0xe000ed00

080008a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008a4:	b480      	push	{r7}
 80008a6:	b083      	sub	sp, #12
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	4603      	mov	r3, r0
 80008ac:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80008ae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	db0b      	blt.n	80008ce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008b6:	88fb      	ldrh	r3, [r7, #6]
 80008b8:	f003 021f 	and.w	r2, r3, #31
 80008bc:	4907      	ldr	r1, [pc, #28]	@ (80008dc <__NVIC_EnableIRQ+0x38>)
 80008be:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80008c2:	095b      	lsrs	r3, r3, #5
 80008c4:	2001      	movs	r0, #1
 80008c6:	fa00 f202 	lsl.w	r2, r0, r2
 80008ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80008ce:	bf00      	nop
 80008d0:	370c      	adds	r7, #12
 80008d2:	46bd      	mov	sp, r7
 80008d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d8:	4770      	bx	lr
 80008da:	bf00      	nop
 80008dc:	e000e100 	.word	0xe000e100

080008e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008e0:	b480      	push	{r7}
 80008e2:	b083      	sub	sp, #12
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	4603      	mov	r3, r0
 80008e8:	6039      	str	r1, [r7, #0]
 80008ea:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80008ec:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	db0a      	blt.n	800090a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008f4:	683b      	ldr	r3, [r7, #0]
 80008f6:	b2da      	uxtb	r2, r3
 80008f8:	490c      	ldr	r1, [pc, #48]	@ (800092c <__NVIC_SetPriority+0x4c>)
 80008fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80008fe:	0112      	lsls	r2, r2, #4
 8000900:	b2d2      	uxtb	r2, r2
 8000902:	440b      	add	r3, r1
 8000904:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000908:	e00a      	b.n	8000920 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800090a:	683b      	ldr	r3, [r7, #0]
 800090c:	b2da      	uxtb	r2, r3
 800090e:	4908      	ldr	r1, [pc, #32]	@ (8000930 <__NVIC_SetPriority+0x50>)
 8000910:	88fb      	ldrh	r3, [r7, #6]
 8000912:	f003 030f 	and.w	r3, r3, #15
 8000916:	3b04      	subs	r3, #4
 8000918:	0112      	lsls	r2, r2, #4
 800091a:	b2d2      	uxtb	r2, r2
 800091c:	440b      	add	r3, r1
 800091e:	761a      	strb	r2, [r3, #24]
}
 8000920:	bf00      	nop
 8000922:	370c      	adds	r7, #12
 8000924:	46bd      	mov	sp, r7
 8000926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092a:	4770      	bx	lr
 800092c:	e000e100 	.word	0xe000e100
 8000930:	e000ed00 	.word	0xe000ed00

08000934 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000934:	b480      	push	{r7}
 8000936:	b089      	sub	sp, #36	@ 0x24
 8000938:	af00      	add	r7, sp, #0
 800093a:	60f8      	str	r0, [r7, #12]
 800093c:	60b9      	str	r1, [r7, #8]
 800093e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000940:	68fb      	ldr	r3, [r7, #12]
 8000942:	f003 0307 	and.w	r3, r3, #7
 8000946:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000948:	69fb      	ldr	r3, [r7, #28]
 800094a:	f1c3 0307 	rsb	r3, r3, #7
 800094e:	2b04      	cmp	r3, #4
 8000950:	bf28      	it	cs
 8000952:	2304      	movcs	r3, #4
 8000954:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000956:	69fb      	ldr	r3, [r7, #28]
 8000958:	3304      	adds	r3, #4
 800095a:	2b06      	cmp	r3, #6
 800095c:	d902      	bls.n	8000964 <NVIC_EncodePriority+0x30>
 800095e:	69fb      	ldr	r3, [r7, #28]
 8000960:	3b03      	subs	r3, #3
 8000962:	e000      	b.n	8000966 <NVIC_EncodePriority+0x32>
 8000964:	2300      	movs	r3, #0
 8000966:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000968:	f04f 32ff 	mov.w	r2, #4294967295
 800096c:	69bb      	ldr	r3, [r7, #24]
 800096e:	fa02 f303 	lsl.w	r3, r2, r3
 8000972:	43da      	mvns	r2, r3
 8000974:	68bb      	ldr	r3, [r7, #8]
 8000976:	401a      	ands	r2, r3
 8000978:	697b      	ldr	r3, [r7, #20]
 800097a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800097c:	f04f 31ff 	mov.w	r1, #4294967295
 8000980:	697b      	ldr	r3, [r7, #20]
 8000982:	fa01 f303 	lsl.w	r3, r1, r3
 8000986:	43d9      	mvns	r1, r3
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800098c:	4313      	orrs	r3, r2
         );
}
 800098e:	4618      	mov	r0, r3
 8000990:	3724      	adds	r7, #36	@ 0x24
 8000992:	46bd      	mov	sp, r7
 8000994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000998:	4770      	bx	lr
	...

0800099c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b082      	sub	sp, #8
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	3b01      	subs	r3, #1
 80009a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80009ac:	d301      	bcc.n	80009b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009ae:	2301      	movs	r3, #1
 80009b0:	e00f      	b.n	80009d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009b2:	4a0a      	ldr	r2, [pc, #40]	@ (80009dc <SysTick_Config+0x40>)
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	3b01      	subs	r3, #1
 80009b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009ba:	210f      	movs	r1, #15
 80009bc:	f04f 30ff 	mov.w	r0, #4294967295
 80009c0:	f7ff ff8e 	bl	80008e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009c4:	4b05      	ldr	r3, [pc, #20]	@ (80009dc <SysTick_Config+0x40>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009ca:	4b04      	ldr	r3, [pc, #16]	@ (80009dc <SysTick_Config+0x40>)
 80009cc:	2207      	movs	r2, #7
 80009ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009d0:	2300      	movs	r3, #0
}
 80009d2:	4618      	mov	r0, r3
 80009d4:	3708      	adds	r7, #8
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	e000e010 	.word	0xe000e010

080009e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b082      	sub	sp, #8
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009e8:	6878      	ldr	r0, [r7, #4]
 80009ea:	f7ff ff29 	bl	8000840 <__NVIC_SetPriorityGrouping>
}
 80009ee:	bf00      	nop
 80009f0:	3708      	adds	r7, #8
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}

080009f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009f6:	b580      	push	{r7, lr}
 80009f8:	b086      	sub	sp, #24
 80009fa:	af00      	add	r7, sp, #0
 80009fc:	4603      	mov	r3, r0
 80009fe:	60b9      	str	r1, [r7, #8]
 8000a00:	607a      	str	r2, [r7, #4]
 8000a02:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000a04:	f7ff ff40 	bl	8000888 <__NVIC_GetPriorityGrouping>
 8000a08:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a0a:	687a      	ldr	r2, [r7, #4]
 8000a0c:	68b9      	ldr	r1, [r7, #8]
 8000a0e:	6978      	ldr	r0, [r7, #20]
 8000a10:	f7ff ff90 	bl	8000934 <NVIC_EncodePriority>
 8000a14:	4602      	mov	r2, r0
 8000a16:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000a1a:	4611      	mov	r1, r2
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	f7ff ff5f 	bl	80008e0 <__NVIC_SetPriority>
}
 8000a22:	bf00      	nop
 8000a24:	3718      	adds	r7, #24
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}

08000a2a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a2a:	b580      	push	{r7, lr}
 8000a2c:	b082      	sub	sp, #8
 8000a2e:	af00      	add	r7, sp, #0
 8000a30:	4603      	mov	r3, r0
 8000a32:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a34:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f7ff ff33 	bl	80008a4 <__NVIC_EnableIRQ>
}
 8000a3e:	bf00      	nop
 8000a40:	3708      	adds	r7, #8
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}

08000a46 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a46:	b580      	push	{r7, lr}
 8000a48:	b082      	sub	sp, #8
 8000a4a:	af00      	add	r7, sp, #0
 8000a4c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a4e:	6878      	ldr	r0, [r7, #4]
 8000a50:	f7ff ffa4 	bl	800099c <SysTick_Config>
 8000a54:	4603      	mov	r3, r0
}
 8000a56:	4618      	mov	r0, r3
 8000a58:	3708      	adds	r7, #8
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}
	...

08000a60 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b086      	sub	sp, #24
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8000a68:	f7ff feae 	bl	80007c8 <HAL_GetTick>
 8000a6c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d101      	bne.n	8000a78 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8000a74:	2301      	movs	r3, #1
 8000a76:	e316      	b.n	80010a6 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	4a66      	ldr	r2, [pc, #408]	@ (8000c18 <HAL_DMA_Init+0x1b8>)
 8000a7e:	4293      	cmp	r3, r2
 8000a80:	d04a      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	4a65      	ldr	r2, [pc, #404]	@ (8000c1c <HAL_DMA_Init+0x1bc>)
 8000a88:	4293      	cmp	r3, r2
 8000a8a:	d045      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	4a63      	ldr	r2, [pc, #396]	@ (8000c20 <HAL_DMA_Init+0x1c0>)
 8000a92:	4293      	cmp	r3, r2
 8000a94:	d040      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	4a62      	ldr	r2, [pc, #392]	@ (8000c24 <HAL_DMA_Init+0x1c4>)
 8000a9c:	4293      	cmp	r3, r2
 8000a9e:	d03b      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	4a60      	ldr	r2, [pc, #384]	@ (8000c28 <HAL_DMA_Init+0x1c8>)
 8000aa6:	4293      	cmp	r3, r2
 8000aa8:	d036      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	4a5f      	ldr	r2, [pc, #380]	@ (8000c2c <HAL_DMA_Init+0x1cc>)
 8000ab0:	4293      	cmp	r3, r2
 8000ab2:	d031      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	4a5d      	ldr	r2, [pc, #372]	@ (8000c30 <HAL_DMA_Init+0x1d0>)
 8000aba:	4293      	cmp	r3, r2
 8000abc:	d02c      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	4a5c      	ldr	r2, [pc, #368]	@ (8000c34 <HAL_DMA_Init+0x1d4>)
 8000ac4:	4293      	cmp	r3, r2
 8000ac6:	d027      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	4a5a      	ldr	r2, [pc, #360]	@ (8000c38 <HAL_DMA_Init+0x1d8>)
 8000ace:	4293      	cmp	r3, r2
 8000ad0:	d022      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	4a59      	ldr	r2, [pc, #356]	@ (8000c3c <HAL_DMA_Init+0x1dc>)
 8000ad8:	4293      	cmp	r3, r2
 8000ada:	d01d      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	4a57      	ldr	r2, [pc, #348]	@ (8000c40 <HAL_DMA_Init+0x1e0>)
 8000ae2:	4293      	cmp	r3, r2
 8000ae4:	d018      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	4a56      	ldr	r2, [pc, #344]	@ (8000c44 <HAL_DMA_Init+0x1e4>)
 8000aec:	4293      	cmp	r3, r2
 8000aee:	d013      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	4a54      	ldr	r2, [pc, #336]	@ (8000c48 <HAL_DMA_Init+0x1e8>)
 8000af6:	4293      	cmp	r3, r2
 8000af8:	d00e      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	4a53      	ldr	r2, [pc, #332]	@ (8000c4c <HAL_DMA_Init+0x1ec>)
 8000b00:	4293      	cmp	r3, r2
 8000b02:	d009      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	4a51      	ldr	r2, [pc, #324]	@ (8000c50 <HAL_DMA_Init+0x1f0>)
 8000b0a:	4293      	cmp	r3, r2
 8000b0c:	d004      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	4a50      	ldr	r2, [pc, #320]	@ (8000c54 <HAL_DMA_Init+0x1f4>)
 8000b14:	4293      	cmp	r3, r2
 8000b16:	d101      	bne.n	8000b1c <HAL_DMA_Init+0xbc>
 8000b18:	2301      	movs	r3, #1
 8000b1a:	e000      	b.n	8000b1e <HAL_DMA_Init+0xbe>
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	f000 813b 	beq.w	8000d9a <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	2202      	movs	r2, #2
 8000b28:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	2200      	movs	r2, #0
 8000b30:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	4a37      	ldr	r2, [pc, #220]	@ (8000c18 <HAL_DMA_Init+0x1b8>)
 8000b3a:	4293      	cmp	r3, r2
 8000b3c:	d04a      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	4a36      	ldr	r2, [pc, #216]	@ (8000c1c <HAL_DMA_Init+0x1bc>)
 8000b44:	4293      	cmp	r3, r2
 8000b46:	d045      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	4a34      	ldr	r2, [pc, #208]	@ (8000c20 <HAL_DMA_Init+0x1c0>)
 8000b4e:	4293      	cmp	r3, r2
 8000b50:	d040      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	4a33      	ldr	r2, [pc, #204]	@ (8000c24 <HAL_DMA_Init+0x1c4>)
 8000b58:	4293      	cmp	r3, r2
 8000b5a:	d03b      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	4a31      	ldr	r2, [pc, #196]	@ (8000c28 <HAL_DMA_Init+0x1c8>)
 8000b62:	4293      	cmp	r3, r2
 8000b64:	d036      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	4a30      	ldr	r2, [pc, #192]	@ (8000c2c <HAL_DMA_Init+0x1cc>)
 8000b6c:	4293      	cmp	r3, r2
 8000b6e:	d031      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	4a2e      	ldr	r2, [pc, #184]	@ (8000c30 <HAL_DMA_Init+0x1d0>)
 8000b76:	4293      	cmp	r3, r2
 8000b78:	d02c      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	4a2d      	ldr	r2, [pc, #180]	@ (8000c34 <HAL_DMA_Init+0x1d4>)
 8000b80:	4293      	cmp	r3, r2
 8000b82:	d027      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	4a2b      	ldr	r2, [pc, #172]	@ (8000c38 <HAL_DMA_Init+0x1d8>)
 8000b8a:	4293      	cmp	r3, r2
 8000b8c:	d022      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	4a2a      	ldr	r2, [pc, #168]	@ (8000c3c <HAL_DMA_Init+0x1dc>)
 8000b94:	4293      	cmp	r3, r2
 8000b96:	d01d      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	4a28      	ldr	r2, [pc, #160]	@ (8000c40 <HAL_DMA_Init+0x1e0>)
 8000b9e:	4293      	cmp	r3, r2
 8000ba0:	d018      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	4a27      	ldr	r2, [pc, #156]	@ (8000c44 <HAL_DMA_Init+0x1e4>)
 8000ba8:	4293      	cmp	r3, r2
 8000baa:	d013      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	4a25      	ldr	r2, [pc, #148]	@ (8000c48 <HAL_DMA_Init+0x1e8>)
 8000bb2:	4293      	cmp	r3, r2
 8000bb4:	d00e      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	4a24      	ldr	r2, [pc, #144]	@ (8000c4c <HAL_DMA_Init+0x1ec>)
 8000bbc:	4293      	cmp	r3, r2
 8000bbe:	d009      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	4a22      	ldr	r2, [pc, #136]	@ (8000c50 <HAL_DMA_Init+0x1f0>)
 8000bc6:	4293      	cmp	r3, r2
 8000bc8:	d004      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	4a21      	ldr	r2, [pc, #132]	@ (8000c54 <HAL_DMA_Init+0x1f4>)
 8000bd0:	4293      	cmp	r3, r2
 8000bd2:	d108      	bne.n	8000be6 <HAL_DMA_Init+0x186>
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	681a      	ldr	r2, [r3, #0]
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	f022 0201 	bic.w	r2, r2, #1
 8000be2:	601a      	str	r2, [r3, #0]
 8000be4:	e007      	b.n	8000bf6 <HAL_DMA_Init+0x196>
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	681a      	ldr	r2, [r3, #0]
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	f022 0201 	bic.w	r2, r2, #1
 8000bf4:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8000bf6:	e02f      	b.n	8000c58 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000bf8:	f7ff fde6 	bl	80007c8 <HAL_GetTick>
 8000bfc:	4602      	mov	r2, r0
 8000bfe:	693b      	ldr	r3, [r7, #16]
 8000c00:	1ad3      	subs	r3, r2, r3
 8000c02:	2b05      	cmp	r3, #5
 8000c04:	d928      	bls.n	8000c58 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	2220      	movs	r2, #32
 8000c0a:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	2203      	movs	r2, #3
 8000c10:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8000c14:	2301      	movs	r3, #1
 8000c16:	e246      	b.n	80010a6 <HAL_DMA_Init+0x646>
 8000c18:	40020010 	.word	0x40020010
 8000c1c:	40020028 	.word	0x40020028
 8000c20:	40020040 	.word	0x40020040
 8000c24:	40020058 	.word	0x40020058
 8000c28:	40020070 	.word	0x40020070
 8000c2c:	40020088 	.word	0x40020088
 8000c30:	400200a0 	.word	0x400200a0
 8000c34:	400200b8 	.word	0x400200b8
 8000c38:	40020410 	.word	0x40020410
 8000c3c:	40020428 	.word	0x40020428
 8000c40:	40020440 	.word	0x40020440
 8000c44:	40020458 	.word	0x40020458
 8000c48:	40020470 	.word	0x40020470
 8000c4c:	40020488 	.word	0x40020488
 8000c50:	400204a0 	.word	0x400204a0
 8000c54:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	f003 0301 	and.w	r3, r3, #1
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d1c8      	bne.n	8000bf8 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000c6e:	697a      	ldr	r2, [r7, #20]
 8000c70:	4b83      	ldr	r3, [pc, #524]	@ (8000e80 <HAL_DMA_Init+0x420>)
 8000c72:	4013      	ands	r3, r2
 8000c74:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8000c7e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	691b      	ldr	r3, [r3, #16]
 8000c84:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c8a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	699b      	ldr	r3, [r3, #24]
 8000c90:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000c96:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	6a1b      	ldr	r3, [r3, #32]
 8000c9c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8000c9e:	697a      	ldr	r2, [r7, #20]
 8000ca0:	4313      	orrs	r3, r2
 8000ca2:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ca8:	2b04      	cmp	r3, #4
 8000caa:	d107      	bne.n	8000cbc <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cb4:	4313      	orrs	r3, r2
 8000cb6:	697a      	ldr	r2, [r7, #20]
 8000cb8:	4313      	orrs	r3, r2
 8000cba:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8000cbc:	4b71      	ldr	r3, [pc, #452]	@ (8000e84 <HAL_DMA_Init+0x424>)
 8000cbe:	681a      	ldr	r2, [r3, #0]
 8000cc0:	4b71      	ldr	r3, [pc, #452]	@ (8000e88 <HAL_DMA_Init+0x428>)
 8000cc2:	4013      	ands	r3, r2
 8000cc4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000cc8:	d328      	bcc.n	8000d1c <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	685b      	ldr	r3, [r3, #4]
 8000cce:	2b28      	cmp	r3, #40	@ 0x28
 8000cd0:	d903      	bls.n	8000cda <HAL_DMA_Init+0x27a>
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	685b      	ldr	r3, [r3, #4]
 8000cd6:	2b2e      	cmp	r3, #46	@ 0x2e
 8000cd8:	d917      	bls.n	8000d0a <HAL_DMA_Init+0x2aa>
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	685b      	ldr	r3, [r3, #4]
 8000cde:	2b3e      	cmp	r3, #62	@ 0x3e
 8000ce0:	d903      	bls.n	8000cea <HAL_DMA_Init+0x28a>
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	685b      	ldr	r3, [r3, #4]
 8000ce6:	2b42      	cmp	r3, #66	@ 0x42
 8000ce8:	d90f      	bls.n	8000d0a <HAL_DMA_Init+0x2aa>
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	685b      	ldr	r3, [r3, #4]
 8000cee:	2b46      	cmp	r3, #70	@ 0x46
 8000cf0:	d903      	bls.n	8000cfa <HAL_DMA_Init+0x29a>
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	685b      	ldr	r3, [r3, #4]
 8000cf6:	2b48      	cmp	r3, #72	@ 0x48
 8000cf8:	d907      	bls.n	8000d0a <HAL_DMA_Init+0x2aa>
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	685b      	ldr	r3, [r3, #4]
 8000cfe:	2b4e      	cmp	r3, #78	@ 0x4e
 8000d00:	d905      	bls.n	8000d0e <HAL_DMA_Init+0x2ae>
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	685b      	ldr	r3, [r3, #4]
 8000d06:	2b52      	cmp	r3, #82	@ 0x52
 8000d08:	d801      	bhi.n	8000d0e <HAL_DMA_Init+0x2ae>
 8000d0a:	2301      	movs	r3, #1
 8000d0c:	e000      	b.n	8000d10 <HAL_DMA_Init+0x2b0>
 8000d0e:	2300      	movs	r3, #0
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d003      	beq.n	8000d1c <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8000d14:	697b      	ldr	r3, [r7, #20]
 8000d16:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000d1a:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	697a      	ldr	r2, [r7, #20]
 8000d22:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	695b      	ldr	r3, [r3, #20]
 8000d2a:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000d2c:	697b      	ldr	r3, [r7, #20]
 8000d2e:	f023 0307 	bic.w	r3, r3, #7
 8000d32:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d38:	697a      	ldr	r2, [r7, #20]
 8000d3a:	4313      	orrs	r3, r2
 8000d3c:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d42:	2b04      	cmp	r3, #4
 8000d44:	d117      	bne.n	8000d76 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d4a:	697a      	ldr	r2, [r7, #20]
 8000d4c:	4313      	orrs	r3, r2
 8000d4e:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d00e      	beq.n	8000d76 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8000d58:	6878      	ldr	r0, [r7, #4]
 8000d5a:	f002 fb3f 	bl	80033dc <DMA_CheckFifoParam>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d008      	beq.n	8000d76 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	2240      	movs	r2, #64	@ 0x40
 8000d68:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	2201      	movs	r2, #1
 8000d6e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8000d72:	2301      	movs	r3, #1
 8000d74:	e197      	b.n	80010a6 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	697a      	ldr	r2, [r7, #20]
 8000d7c:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000d7e:	6878      	ldr	r0, [r7, #4]
 8000d80:	f002 fa7a 	bl	8003278 <DMA_CalcBaseAndBitshift>
 8000d84:	4603      	mov	r3, r0
 8000d86:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000d8c:	f003 031f 	and.w	r3, r3, #31
 8000d90:	223f      	movs	r2, #63	@ 0x3f
 8000d92:	409a      	lsls	r2, r3
 8000d94:	68bb      	ldr	r3, [r7, #8]
 8000d96:	609a      	str	r2, [r3, #8]
 8000d98:	e0cd      	b.n	8000f36 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	4a3b      	ldr	r2, [pc, #236]	@ (8000e8c <HAL_DMA_Init+0x42c>)
 8000da0:	4293      	cmp	r3, r2
 8000da2:	d022      	beq.n	8000dea <HAL_DMA_Init+0x38a>
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	4a39      	ldr	r2, [pc, #228]	@ (8000e90 <HAL_DMA_Init+0x430>)
 8000daa:	4293      	cmp	r3, r2
 8000dac:	d01d      	beq.n	8000dea <HAL_DMA_Init+0x38a>
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	4a38      	ldr	r2, [pc, #224]	@ (8000e94 <HAL_DMA_Init+0x434>)
 8000db4:	4293      	cmp	r3, r2
 8000db6:	d018      	beq.n	8000dea <HAL_DMA_Init+0x38a>
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	4a36      	ldr	r2, [pc, #216]	@ (8000e98 <HAL_DMA_Init+0x438>)
 8000dbe:	4293      	cmp	r3, r2
 8000dc0:	d013      	beq.n	8000dea <HAL_DMA_Init+0x38a>
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	4a35      	ldr	r2, [pc, #212]	@ (8000e9c <HAL_DMA_Init+0x43c>)
 8000dc8:	4293      	cmp	r3, r2
 8000dca:	d00e      	beq.n	8000dea <HAL_DMA_Init+0x38a>
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	4a33      	ldr	r2, [pc, #204]	@ (8000ea0 <HAL_DMA_Init+0x440>)
 8000dd2:	4293      	cmp	r3, r2
 8000dd4:	d009      	beq.n	8000dea <HAL_DMA_Init+0x38a>
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	4a32      	ldr	r2, [pc, #200]	@ (8000ea4 <HAL_DMA_Init+0x444>)
 8000ddc:	4293      	cmp	r3, r2
 8000dde:	d004      	beq.n	8000dea <HAL_DMA_Init+0x38a>
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	4a30      	ldr	r2, [pc, #192]	@ (8000ea8 <HAL_DMA_Init+0x448>)
 8000de6:	4293      	cmp	r3, r2
 8000de8:	d101      	bne.n	8000dee <HAL_DMA_Init+0x38e>
 8000dea:	2301      	movs	r3, #1
 8000dec:	e000      	b.n	8000df0 <HAL_DMA_Init+0x390>
 8000dee:	2300      	movs	r3, #0
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	f000 8097 	beq.w	8000f24 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	4a24      	ldr	r2, [pc, #144]	@ (8000e8c <HAL_DMA_Init+0x42c>)
 8000dfc:	4293      	cmp	r3, r2
 8000dfe:	d021      	beq.n	8000e44 <HAL_DMA_Init+0x3e4>
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	4a22      	ldr	r2, [pc, #136]	@ (8000e90 <HAL_DMA_Init+0x430>)
 8000e06:	4293      	cmp	r3, r2
 8000e08:	d01c      	beq.n	8000e44 <HAL_DMA_Init+0x3e4>
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	4a21      	ldr	r2, [pc, #132]	@ (8000e94 <HAL_DMA_Init+0x434>)
 8000e10:	4293      	cmp	r3, r2
 8000e12:	d017      	beq.n	8000e44 <HAL_DMA_Init+0x3e4>
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	4a1f      	ldr	r2, [pc, #124]	@ (8000e98 <HAL_DMA_Init+0x438>)
 8000e1a:	4293      	cmp	r3, r2
 8000e1c:	d012      	beq.n	8000e44 <HAL_DMA_Init+0x3e4>
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	4a1e      	ldr	r2, [pc, #120]	@ (8000e9c <HAL_DMA_Init+0x43c>)
 8000e24:	4293      	cmp	r3, r2
 8000e26:	d00d      	beq.n	8000e44 <HAL_DMA_Init+0x3e4>
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	4a1c      	ldr	r2, [pc, #112]	@ (8000ea0 <HAL_DMA_Init+0x440>)
 8000e2e:	4293      	cmp	r3, r2
 8000e30:	d008      	beq.n	8000e44 <HAL_DMA_Init+0x3e4>
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	4a1b      	ldr	r2, [pc, #108]	@ (8000ea4 <HAL_DMA_Init+0x444>)
 8000e38:	4293      	cmp	r3, r2
 8000e3a:	d003      	beq.n	8000e44 <HAL_DMA_Init+0x3e4>
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4a19      	ldr	r2, [pc, #100]	@ (8000ea8 <HAL_DMA_Init+0x448>)
 8000e42:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	2202      	movs	r2, #2
 8000e48:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	2200      	movs	r2, #0
 8000e50:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8000e5c:	697a      	ldr	r2, [r7, #20]
 8000e5e:	4b13      	ldr	r3, [pc, #76]	@ (8000eac <HAL_DMA_Init+0x44c>)
 8000e60:	4013      	ands	r3, r2
 8000e62:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	689b      	ldr	r3, [r3, #8]
 8000e68:	2b40      	cmp	r3, #64	@ 0x40
 8000e6a:	d021      	beq.n	8000eb0 <HAL_DMA_Init+0x450>
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	689b      	ldr	r3, [r3, #8]
 8000e70:	2b80      	cmp	r3, #128	@ 0x80
 8000e72:	d102      	bne.n	8000e7a <HAL_DMA_Init+0x41a>
 8000e74:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000e78:	e01b      	b.n	8000eb2 <HAL_DMA_Init+0x452>
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	e019      	b.n	8000eb2 <HAL_DMA_Init+0x452>
 8000e7e:	bf00      	nop
 8000e80:	fe10803f 	.word	0xfe10803f
 8000e84:	5c001000 	.word	0x5c001000
 8000e88:	ffff0000 	.word	0xffff0000
 8000e8c:	58025408 	.word	0x58025408
 8000e90:	5802541c 	.word	0x5802541c
 8000e94:	58025430 	.word	0x58025430
 8000e98:	58025444 	.word	0x58025444
 8000e9c:	58025458 	.word	0x58025458
 8000ea0:	5802546c 	.word	0x5802546c
 8000ea4:	58025480 	.word	0x58025480
 8000ea8:	58025494 	.word	0x58025494
 8000eac:	fffe000f 	.word	0xfffe000f
 8000eb0:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8000eb2:	687a      	ldr	r2, [r7, #4]
 8000eb4:	68d2      	ldr	r2, [r2, #12]
 8000eb6:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8000eb8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	691b      	ldr	r3, [r3, #16]
 8000ebe:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8000ec0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	695b      	ldr	r3, [r3, #20]
 8000ec6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8000ec8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	699b      	ldr	r3, [r3, #24]
 8000ece:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8000ed0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	69db      	ldr	r3, [r3, #28]
 8000ed6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8000ed8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	6a1b      	ldr	r3, [r3, #32]
 8000ede:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8000ee0:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8000ee2:	697a      	ldr	r2, [r7, #20]
 8000ee4:	4313      	orrs	r3, r2
 8000ee6:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	697a      	ldr	r2, [r7, #20]
 8000eee:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	461a      	mov	r2, r3
 8000ef6:	4b6e      	ldr	r3, [pc, #440]	@ (80010b0 <HAL_DMA_Init+0x650>)
 8000ef8:	4413      	add	r3, r2
 8000efa:	4a6e      	ldr	r2, [pc, #440]	@ (80010b4 <HAL_DMA_Init+0x654>)
 8000efc:	fba2 2303 	umull	r2, r3, r2, r3
 8000f00:	091b      	lsrs	r3, r3, #4
 8000f02:	009a      	lsls	r2, r3, #2
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000f08:	6878      	ldr	r0, [r7, #4]
 8000f0a:	f002 f9b5 	bl	8003278 <DMA_CalcBaseAndBitshift>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000f16:	f003 031f 	and.w	r3, r3, #31
 8000f1a:	2201      	movs	r2, #1
 8000f1c:	409a      	lsls	r2, r3
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	605a      	str	r2, [r3, #4]
 8000f22:	e008      	b.n	8000f36 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	2240      	movs	r2, #64	@ 0x40
 8000f28:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	2203      	movs	r2, #3
 8000f2e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8000f32:	2301      	movs	r3, #1
 8000f34:	e0b7      	b.n	80010a6 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	4a5f      	ldr	r2, [pc, #380]	@ (80010b8 <HAL_DMA_Init+0x658>)
 8000f3c:	4293      	cmp	r3, r2
 8000f3e:	d072      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	4a5d      	ldr	r2, [pc, #372]	@ (80010bc <HAL_DMA_Init+0x65c>)
 8000f46:	4293      	cmp	r3, r2
 8000f48:	d06d      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	4a5c      	ldr	r2, [pc, #368]	@ (80010c0 <HAL_DMA_Init+0x660>)
 8000f50:	4293      	cmp	r3, r2
 8000f52:	d068      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	4a5a      	ldr	r2, [pc, #360]	@ (80010c4 <HAL_DMA_Init+0x664>)
 8000f5a:	4293      	cmp	r3, r2
 8000f5c:	d063      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	4a59      	ldr	r2, [pc, #356]	@ (80010c8 <HAL_DMA_Init+0x668>)
 8000f64:	4293      	cmp	r3, r2
 8000f66:	d05e      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	4a57      	ldr	r2, [pc, #348]	@ (80010cc <HAL_DMA_Init+0x66c>)
 8000f6e:	4293      	cmp	r3, r2
 8000f70:	d059      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	4a56      	ldr	r2, [pc, #344]	@ (80010d0 <HAL_DMA_Init+0x670>)
 8000f78:	4293      	cmp	r3, r2
 8000f7a:	d054      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	4a54      	ldr	r2, [pc, #336]	@ (80010d4 <HAL_DMA_Init+0x674>)
 8000f82:	4293      	cmp	r3, r2
 8000f84:	d04f      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	4a53      	ldr	r2, [pc, #332]	@ (80010d8 <HAL_DMA_Init+0x678>)
 8000f8c:	4293      	cmp	r3, r2
 8000f8e:	d04a      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	4a51      	ldr	r2, [pc, #324]	@ (80010dc <HAL_DMA_Init+0x67c>)
 8000f96:	4293      	cmp	r3, r2
 8000f98:	d045      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	4a50      	ldr	r2, [pc, #320]	@ (80010e0 <HAL_DMA_Init+0x680>)
 8000fa0:	4293      	cmp	r3, r2
 8000fa2:	d040      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	4a4e      	ldr	r2, [pc, #312]	@ (80010e4 <HAL_DMA_Init+0x684>)
 8000faa:	4293      	cmp	r3, r2
 8000fac:	d03b      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	4a4d      	ldr	r2, [pc, #308]	@ (80010e8 <HAL_DMA_Init+0x688>)
 8000fb4:	4293      	cmp	r3, r2
 8000fb6:	d036      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	4a4b      	ldr	r2, [pc, #300]	@ (80010ec <HAL_DMA_Init+0x68c>)
 8000fbe:	4293      	cmp	r3, r2
 8000fc0:	d031      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	4a4a      	ldr	r2, [pc, #296]	@ (80010f0 <HAL_DMA_Init+0x690>)
 8000fc8:	4293      	cmp	r3, r2
 8000fca:	d02c      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	4a48      	ldr	r2, [pc, #288]	@ (80010f4 <HAL_DMA_Init+0x694>)
 8000fd2:	4293      	cmp	r3, r2
 8000fd4:	d027      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	4a47      	ldr	r2, [pc, #284]	@ (80010f8 <HAL_DMA_Init+0x698>)
 8000fdc:	4293      	cmp	r3, r2
 8000fde:	d022      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a45      	ldr	r2, [pc, #276]	@ (80010fc <HAL_DMA_Init+0x69c>)
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d01d      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	4a44      	ldr	r2, [pc, #272]	@ (8001100 <HAL_DMA_Init+0x6a0>)
 8000ff0:	4293      	cmp	r3, r2
 8000ff2:	d018      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	4a42      	ldr	r2, [pc, #264]	@ (8001104 <HAL_DMA_Init+0x6a4>)
 8000ffa:	4293      	cmp	r3, r2
 8000ffc:	d013      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	4a41      	ldr	r2, [pc, #260]	@ (8001108 <HAL_DMA_Init+0x6a8>)
 8001004:	4293      	cmp	r3, r2
 8001006:	d00e      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	4a3f      	ldr	r2, [pc, #252]	@ (800110c <HAL_DMA_Init+0x6ac>)
 800100e:	4293      	cmp	r3, r2
 8001010:	d009      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	4a3e      	ldr	r2, [pc, #248]	@ (8001110 <HAL_DMA_Init+0x6b0>)
 8001018:	4293      	cmp	r3, r2
 800101a:	d004      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	4a3c      	ldr	r2, [pc, #240]	@ (8001114 <HAL_DMA_Init+0x6b4>)
 8001022:	4293      	cmp	r3, r2
 8001024:	d101      	bne.n	800102a <HAL_DMA_Init+0x5ca>
 8001026:	2301      	movs	r3, #1
 8001028:	e000      	b.n	800102c <HAL_DMA_Init+0x5cc>
 800102a:	2300      	movs	r3, #0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d032      	beq.n	8001096 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001030:	6878      	ldr	r0, [r7, #4]
 8001032:	f002 fa4f 	bl	80034d4 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	689b      	ldr	r3, [r3, #8]
 800103a:	2b80      	cmp	r3, #128	@ 0x80
 800103c:	d102      	bne.n	8001044 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	2200      	movs	r2, #0
 8001042:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	685a      	ldr	r2, [r3, #4]
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800104c:	b2d2      	uxtb	r2, r2
 800104e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001054:	687a      	ldr	r2, [r7, #4]
 8001056:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001058:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	685b      	ldr	r3, [r3, #4]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d010      	beq.n	8001084 <HAL_DMA_Init+0x624>
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	685b      	ldr	r3, [r3, #4]
 8001066:	2b08      	cmp	r3, #8
 8001068:	d80c      	bhi.n	8001084 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800106a:	6878      	ldr	r0, [r7, #4]
 800106c:	f002 facc 	bl	8003608 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001074:	2200      	movs	r2, #0
 8001076:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800107c:	687a      	ldr	r2, [r7, #4]
 800107e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001080:	605a      	str	r2, [r3, #4]
 8001082:	e008      	b.n	8001096 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	2200      	movs	r2, #0
 8001088:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	2200      	movs	r2, #0
 800108e:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	2200      	movs	r2, #0
 8001094:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	2200      	movs	r2, #0
 800109a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	2201      	movs	r2, #1
 80010a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80010a4:	2300      	movs	r3, #0
}
 80010a6:	4618      	mov	r0, r3
 80010a8:	3718      	adds	r7, #24
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	a7fdabf8 	.word	0xa7fdabf8
 80010b4:	cccccccd 	.word	0xcccccccd
 80010b8:	40020010 	.word	0x40020010
 80010bc:	40020028 	.word	0x40020028
 80010c0:	40020040 	.word	0x40020040
 80010c4:	40020058 	.word	0x40020058
 80010c8:	40020070 	.word	0x40020070
 80010cc:	40020088 	.word	0x40020088
 80010d0:	400200a0 	.word	0x400200a0
 80010d4:	400200b8 	.word	0x400200b8
 80010d8:	40020410 	.word	0x40020410
 80010dc:	40020428 	.word	0x40020428
 80010e0:	40020440 	.word	0x40020440
 80010e4:	40020458 	.word	0x40020458
 80010e8:	40020470 	.word	0x40020470
 80010ec:	40020488 	.word	0x40020488
 80010f0:	400204a0 	.word	0x400204a0
 80010f4:	400204b8 	.word	0x400204b8
 80010f8:	58025408 	.word	0x58025408
 80010fc:	5802541c 	.word	0x5802541c
 8001100:	58025430 	.word	0x58025430
 8001104:	58025444 	.word	0x58025444
 8001108:	58025458 	.word	0x58025458
 800110c:	5802546c 	.word	0x5802546c
 8001110:	58025480 	.word	0x58025480
 8001114:	58025494 	.word	0x58025494

08001118 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b086      	sub	sp, #24
 800111c:	af00      	add	r7, sp, #0
 800111e:	60f8      	str	r0, [r7, #12]
 8001120:	60b9      	str	r1, [r7, #8]
 8001122:	607a      	str	r2, [r7, #4]
 8001124:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001126:	2300      	movs	r3, #0
 8001128:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	2b00      	cmp	r3, #0
 800112e:	d101      	bne.n	8001134 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8001130:	2301      	movs	r3, #1
 8001132:	e226      	b.n	8001582 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800113a:	2b01      	cmp	r3, #1
 800113c:	d101      	bne.n	8001142 <HAL_DMA_Start_IT+0x2a>
 800113e:	2302      	movs	r3, #2
 8001140:	e21f      	b.n	8001582 <HAL_DMA_Start_IT+0x46a>
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	2201      	movs	r2, #1
 8001146:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001150:	b2db      	uxtb	r3, r3
 8001152:	2b01      	cmp	r3, #1
 8001154:	f040 820a 	bne.w	800156c <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	2202      	movs	r2, #2
 800115c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	2200      	movs	r2, #0
 8001164:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	4a68      	ldr	r2, [pc, #416]	@ (800130c <HAL_DMA_Start_IT+0x1f4>)
 800116c:	4293      	cmp	r3, r2
 800116e:	d04a      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	4a66      	ldr	r2, [pc, #408]	@ (8001310 <HAL_DMA_Start_IT+0x1f8>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d045      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	4a65      	ldr	r2, [pc, #404]	@ (8001314 <HAL_DMA_Start_IT+0x1fc>)
 8001180:	4293      	cmp	r3, r2
 8001182:	d040      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	4a63      	ldr	r2, [pc, #396]	@ (8001318 <HAL_DMA_Start_IT+0x200>)
 800118a:	4293      	cmp	r3, r2
 800118c:	d03b      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	4a62      	ldr	r2, [pc, #392]	@ (800131c <HAL_DMA_Start_IT+0x204>)
 8001194:	4293      	cmp	r3, r2
 8001196:	d036      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	4a60      	ldr	r2, [pc, #384]	@ (8001320 <HAL_DMA_Start_IT+0x208>)
 800119e:	4293      	cmp	r3, r2
 80011a0:	d031      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	4a5f      	ldr	r2, [pc, #380]	@ (8001324 <HAL_DMA_Start_IT+0x20c>)
 80011a8:	4293      	cmp	r3, r2
 80011aa:	d02c      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	4a5d      	ldr	r2, [pc, #372]	@ (8001328 <HAL_DMA_Start_IT+0x210>)
 80011b2:	4293      	cmp	r3, r2
 80011b4:	d027      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	4a5c      	ldr	r2, [pc, #368]	@ (800132c <HAL_DMA_Start_IT+0x214>)
 80011bc:	4293      	cmp	r3, r2
 80011be:	d022      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	4a5a      	ldr	r2, [pc, #360]	@ (8001330 <HAL_DMA_Start_IT+0x218>)
 80011c6:	4293      	cmp	r3, r2
 80011c8:	d01d      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	4a59      	ldr	r2, [pc, #356]	@ (8001334 <HAL_DMA_Start_IT+0x21c>)
 80011d0:	4293      	cmp	r3, r2
 80011d2:	d018      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4a57      	ldr	r2, [pc, #348]	@ (8001338 <HAL_DMA_Start_IT+0x220>)
 80011da:	4293      	cmp	r3, r2
 80011dc:	d013      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	4a56      	ldr	r2, [pc, #344]	@ (800133c <HAL_DMA_Start_IT+0x224>)
 80011e4:	4293      	cmp	r3, r2
 80011e6:	d00e      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	4a54      	ldr	r2, [pc, #336]	@ (8001340 <HAL_DMA_Start_IT+0x228>)
 80011ee:	4293      	cmp	r3, r2
 80011f0:	d009      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	4a53      	ldr	r2, [pc, #332]	@ (8001344 <HAL_DMA_Start_IT+0x22c>)
 80011f8:	4293      	cmp	r3, r2
 80011fa:	d004      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4a51      	ldr	r2, [pc, #324]	@ (8001348 <HAL_DMA_Start_IT+0x230>)
 8001202:	4293      	cmp	r3, r2
 8001204:	d108      	bne.n	8001218 <HAL_DMA_Start_IT+0x100>
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	681a      	ldr	r2, [r3, #0]
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	f022 0201 	bic.w	r2, r2, #1
 8001214:	601a      	str	r2, [r3, #0]
 8001216:	e007      	b.n	8001228 <HAL_DMA_Start_IT+0x110>
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	681a      	ldr	r2, [r3, #0]
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f022 0201 	bic.w	r2, r2, #1
 8001226:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	687a      	ldr	r2, [r7, #4]
 800122c:	68b9      	ldr	r1, [r7, #8]
 800122e:	68f8      	ldr	r0, [r7, #12]
 8001230:	f001 fe76 	bl	8002f20 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	4a34      	ldr	r2, [pc, #208]	@ (800130c <HAL_DMA_Start_IT+0x1f4>)
 800123a:	4293      	cmp	r3, r2
 800123c:	d04a      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	4a33      	ldr	r2, [pc, #204]	@ (8001310 <HAL_DMA_Start_IT+0x1f8>)
 8001244:	4293      	cmp	r3, r2
 8001246:	d045      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	4a31      	ldr	r2, [pc, #196]	@ (8001314 <HAL_DMA_Start_IT+0x1fc>)
 800124e:	4293      	cmp	r3, r2
 8001250:	d040      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	4a30      	ldr	r2, [pc, #192]	@ (8001318 <HAL_DMA_Start_IT+0x200>)
 8001258:	4293      	cmp	r3, r2
 800125a:	d03b      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	4a2e      	ldr	r2, [pc, #184]	@ (800131c <HAL_DMA_Start_IT+0x204>)
 8001262:	4293      	cmp	r3, r2
 8001264:	d036      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4a2d      	ldr	r2, [pc, #180]	@ (8001320 <HAL_DMA_Start_IT+0x208>)
 800126c:	4293      	cmp	r3, r2
 800126e:	d031      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	4a2b      	ldr	r2, [pc, #172]	@ (8001324 <HAL_DMA_Start_IT+0x20c>)
 8001276:	4293      	cmp	r3, r2
 8001278:	d02c      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	4a2a      	ldr	r2, [pc, #168]	@ (8001328 <HAL_DMA_Start_IT+0x210>)
 8001280:	4293      	cmp	r3, r2
 8001282:	d027      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4a28      	ldr	r2, [pc, #160]	@ (800132c <HAL_DMA_Start_IT+0x214>)
 800128a:	4293      	cmp	r3, r2
 800128c:	d022      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	4a27      	ldr	r2, [pc, #156]	@ (8001330 <HAL_DMA_Start_IT+0x218>)
 8001294:	4293      	cmp	r3, r2
 8001296:	d01d      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4a25      	ldr	r2, [pc, #148]	@ (8001334 <HAL_DMA_Start_IT+0x21c>)
 800129e:	4293      	cmp	r3, r2
 80012a0:	d018      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	4a24      	ldr	r2, [pc, #144]	@ (8001338 <HAL_DMA_Start_IT+0x220>)
 80012a8:	4293      	cmp	r3, r2
 80012aa:	d013      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	4a22      	ldr	r2, [pc, #136]	@ (800133c <HAL_DMA_Start_IT+0x224>)
 80012b2:	4293      	cmp	r3, r2
 80012b4:	d00e      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	4a21      	ldr	r2, [pc, #132]	@ (8001340 <HAL_DMA_Start_IT+0x228>)
 80012bc:	4293      	cmp	r3, r2
 80012be:	d009      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4a1f      	ldr	r2, [pc, #124]	@ (8001344 <HAL_DMA_Start_IT+0x22c>)
 80012c6:	4293      	cmp	r3, r2
 80012c8:	d004      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	4a1e      	ldr	r2, [pc, #120]	@ (8001348 <HAL_DMA_Start_IT+0x230>)
 80012d0:	4293      	cmp	r3, r2
 80012d2:	d101      	bne.n	80012d8 <HAL_DMA_Start_IT+0x1c0>
 80012d4:	2301      	movs	r3, #1
 80012d6:	e000      	b.n	80012da <HAL_DMA_Start_IT+0x1c2>
 80012d8:	2300      	movs	r3, #0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d036      	beq.n	800134c <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f023 021e 	bic.w	r2, r3, #30
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f042 0216 	orr.w	r2, r2, #22
 80012f0:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d03e      	beq.n	8001378 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	681a      	ldr	r2, [r3, #0]
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f042 0208 	orr.w	r2, r2, #8
 8001308:	601a      	str	r2, [r3, #0]
 800130a:	e035      	b.n	8001378 <HAL_DMA_Start_IT+0x260>
 800130c:	40020010 	.word	0x40020010
 8001310:	40020028 	.word	0x40020028
 8001314:	40020040 	.word	0x40020040
 8001318:	40020058 	.word	0x40020058
 800131c:	40020070 	.word	0x40020070
 8001320:	40020088 	.word	0x40020088
 8001324:	400200a0 	.word	0x400200a0
 8001328:	400200b8 	.word	0x400200b8
 800132c:	40020410 	.word	0x40020410
 8001330:	40020428 	.word	0x40020428
 8001334:	40020440 	.word	0x40020440
 8001338:	40020458 	.word	0x40020458
 800133c:	40020470 	.word	0x40020470
 8001340:	40020488 	.word	0x40020488
 8001344:	400204a0 	.word	0x400204a0
 8001348:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f023 020e 	bic.w	r2, r3, #14
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	f042 020a 	orr.w	r2, r2, #10
 800135e:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001364:	2b00      	cmp	r3, #0
 8001366:	d007      	beq.n	8001378 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	681a      	ldr	r2, [r3, #0]
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f042 0204 	orr.w	r2, r2, #4
 8001376:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	4a83      	ldr	r2, [pc, #524]	@ (800158c <HAL_DMA_Start_IT+0x474>)
 800137e:	4293      	cmp	r3, r2
 8001380:	d072      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	4a82      	ldr	r2, [pc, #520]	@ (8001590 <HAL_DMA_Start_IT+0x478>)
 8001388:	4293      	cmp	r3, r2
 800138a:	d06d      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	4a80      	ldr	r2, [pc, #512]	@ (8001594 <HAL_DMA_Start_IT+0x47c>)
 8001392:	4293      	cmp	r3, r2
 8001394:	d068      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	4a7f      	ldr	r2, [pc, #508]	@ (8001598 <HAL_DMA_Start_IT+0x480>)
 800139c:	4293      	cmp	r3, r2
 800139e:	d063      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	4a7d      	ldr	r2, [pc, #500]	@ (800159c <HAL_DMA_Start_IT+0x484>)
 80013a6:	4293      	cmp	r3, r2
 80013a8:	d05e      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	4a7c      	ldr	r2, [pc, #496]	@ (80015a0 <HAL_DMA_Start_IT+0x488>)
 80013b0:	4293      	cmp	r3, r2
 80013b2:	d059      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	4a7a      	ldr	r2, [pc, #488]	@ (80015a4 <HAL_DMA_Start_IT+0x48c>)
 80013ba:	4293      	cmp	r3, r2
 80013bc:	d054      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	4a79      	ldr	r2, [pc, #484]	@ (80015a8 <HAL_DMA_Start_IT+0x490>)
 80013c4:	4293      	cmp	r3, r2
 80013c6:	d04f      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	4a77      	ldr	r2, [pc, #476]	@ (80015ac <HAL_DMA_Start_IT+0x494>)
 80013ce:	4293      	cmp	r3, r2
 80013d0:	d04a      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	4a76      	ldr	r2, [pc, #472]	@ (80015b0 <HAL_DMA_Start_IT+0x498>)
 80013d8:	4293      	cmp	r3, r2
 80013da:	d045      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	4a74      	ldr	r2, [pc, #464]	@ (80015b4 <HAL_DMA_Start_IT+0x49c>)
 80013e2:	4293      	cmp	r3, r2
 80013e4:	d040      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	4a73      	ldr	r2, [pc, #460]	@ (80015b8 <HAL_DMA_Start_IT+0x4a0>)
 80013ec:	4293      	cmp	r3, r2
 80013ee:	d03b      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4a71      	ldr	r2, [pc, #452]	@ (80015bc <HAL_DMA_Start_IT+0x4a4>)
 80013f6:	4293      	cmp	r3, r2
 80013f8:	d036      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	4a70      	ldr	r2, [pc, #448]	@ (80015c0 <HAL_DMA_Start_IT+0x4a8>)
 8001400:	4293      	cmp	r3, r2
 8001402:	d031      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4a6e      	ldr	r2, [pc, #440]	@ (80015c4 <HAL_DMA_Start_IT+0x4ac>)
 800140a:	4293      	cmp	r3, r2
 800140c:	d02c      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	4a6d      	ldr	r2, [pc, #436]	@ (80015c8 <HAL_DMA_Start_IT+0x4b0>)
 8001414:	4293      	cmp	r3, r2
 8001416:	d027      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	4a6b      	ldr	r2, [pc, #428]	@ (80015cc <HAL_DMA_Start_IT+0x4b4>)
 800141e:	4293      	cmp	r3, r2
 8001420:	d022      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	4a6a      	ldr	r2, [pc, #424]	@ (80015d0 <HAL_DMA_Start_IT+0x4b8>)
 8001428:	4293      	cmp	r3, r2
 800142a:	d01d      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	4a68      	ldr	r2, [pc, #416]	@ (80015d4 <HAL_DMA_Start_IT+0x4bc>)
 8001432:	4293      	cmp	r3, r2
 8001434:	d018      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	4a67      	ldr	r2, [pc, #412]	@ (80015d8 <HAL_DMA_Start_IT+0x4c0>)
 800143c:	4293      	cmp	r3, r2
 800143e:	d013      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4a65      	ldr	r2, [pc, #404]	@ (80015dc <HAL_DMA_Start_IT+0x4c4>)
 8001446:	4293      	cmp	r3, r2
 8001448:	d00e      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4a64      	ldr	r2, [pc, #400]	@ (80015e0 <HAL_DMA_Start_IT+0x4c8>)
 8001450:	4293      	cmp	r3, r2
 8001452:	d009      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4a62      	ldr	r2, [pc, #392]	@ (80015e4 <HAL_DMA_Start_IT+0x4cc>)
 800145a:	4293      	cmp	r3, r2
 800145c:	d004      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	4a61      	ldr	r2, [pc, #388]	@ (80015e8 <HAL_DMA_Start_IT+0x4d0>)
 8001464:	4293      	cmp	r3, r2
 8001466:	d101      	bne.n	800146c <HAL_DMA_Start_IT+0x354>
 8001468:	2301      	movs	r3, #1
 800146a:	e000      	b.n	800146e <HAL_DMA_Start_IT+0x356>
 800146c:	2300      	movs	r3, #0
 800146e:	2b00      	cmp	r3, #0
 8001470:	d01a      	beq.n	80014a8 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800147c:	2b00      	cmp	r3, #0
 800147e:	d007      	beq.n	8001490 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001484:	681a      	ldr	r2, [r3, #0]
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800148a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800148e:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001494:	2b00      	cmp	r3, #0
 8001496:	d007      	beq.n	80014a8 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800149c:	681a      	ldr	r2, [r3, #0]
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80014a2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80014a6:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	4a37      	ldr	r2, [pc, #220]	@ (800158c <HAL_DMA_Start_IT+0x474>)
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d04a      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	4a36      	ldr	r2, [pc, #216]	@ (8001590 <HAL_DMA_Start_IT+0x478>)
 80014b8:	4293      	cmp	r3, r2
 80014ba:	d045      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	4a34      	ldr	r2, [pc, #208]	@ (8001594 <HAL_DMA_Start_IT+0x47c>)
 80014c2:	4293      	cmp	r3, r2
 80014c4:	d040      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	4a33      	ldr	r2, [pc, #204]	@ (8001598 <HAL_DMA_Start_IT+0x480>)
 80014cc:	4293      	cmp	r3, r2
 80014ce:	d03b      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	4a31      	ldr	r2, [pc, #196]	@ (800159c <HAL_DMA_Start_IT+0x484>)
 80014d6:	4293      	cmp	r3, r2
 80014d8:	d036      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	4a30      	ldr	r2, [pc, #192]	@ (80015a0 <HAL_DMA_Start_IT+0x488>)
 80014e0:	4293      	cmp	r3, r2
 80014e2:	d031      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4a2e      	ldr	r2, [pc, #184]	@ (80015a4 <HAL_DMA_Start_IT+0x48c>)
 80014ea:	4293      	cmp	r3, r2
 80014ec:	d02c      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	4a2d      	ldr	r2, [pc, #180]	@ (80015a8 <HAL_DMA_Start_IT+0x490>)
 80014f4:	4293      	cmp	r3, r2
 80014f6:	d027      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	4a2b      	ldr	r2, [pc, #172]	@ (80015ac <HAL_DMA_Start_IT+0x494>)
 80014fe:	4293      	cmp	r3, r2
 8001500:	d022      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	4a2a      	ldr	r2, [pc, #168]	@ (80015b0 <HAL_DMA_Start_IT+0x498>)
 8001508:	4293      	cmp	r3, r2
 800150a:	d01d      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4a28      	ldr	r2, [pc, #160]	@ (80015b4 <HAL_DMA_Start_IT+0x49c>)
 8001512:	4293      	cmp	r3, r2
 8001514:	d018      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	4a27      	ldr	r2, [pc, #156]	@ (80015b8 <HAL_DMA_Start_IT+0x4a0>)
 800151c:	4293      	cmp	r3, r2
 800151e:	d013      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	4a25      	ldr	r2, [pc, #148]	@ (80015bc <HAL_DMA_Start_IT+0x4a4>)
 8001526:	4293      	cmp	r3, r2
 8001528:	d00e      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	4a24      	ldr	r2, [pc, #144]	@ (80015c0 <HAL_DMA_Start_IT+0x4a8>)
 8001530:	4293      	cmp	r3, r2
 8001532:	d009      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4a22      	ldr	r2, [pc, #136]	@ (80015c4 <HAL_DMA_Start_IT+0x4ac>)
 800153a:	4293      	cmp	r3, r2
 800153c:	d004      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	4a21      	ldr	r2, [pc, #132]	@ (80015c8 <HAL_DMA_Start_IT+0x4b0>)
 8001544:	4293      	cmp	r3, r2
 8001546:	d108      	bne.n	800155a <HAL_DMA_Start_IT+0x442>
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	681a      	ldr	r2, [r3, #0]
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f042 0201 	orr.w	r2, r2, #1
 8001556:	601a      	str	r2, [r3, #0]
 8001558:	e012      	b.n	8001580 <HAL_DMA_Start_IT+0x468>
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	681a      	ldr	r2, [r3, #0]
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f042 0201 	orr.w	r2, r2, #1
 8001568:	601a      	str	r2, [r3, #0]
 800156a:	e009      	b.n	8001580 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001572:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	2200      	movs	r2, #0
 8001578:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 800157c:	2301      	movs	r3, #1
 800157e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8001580:	7dfb      	ldrb	r3, [r7, #23]
}
 8001582:	4618      	mov	r0, r3
 8001584:	3718      	adds	r7, #24
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	40020010 	.word	0x40020010
 8001590:	40020028 	.word	0x40020028
 8001594:	40020040 	.word	0x40020040
 8001598:	40020058 	.word	0x40020058
 800159c:	40020070 	.word	0x40020070
 80015a0:	40020088 	.word	0x40020088
 80015a4:	400200a0 	.word	0x400200a0
 80015a8:	400200b8 	.word	0x400200b8
 80015ac:	40020410 	.word	0x40020410
 80015b0:	40020428 	.word	0x40020428
 80015b4:	40020440 	.word	0x40020440
 80015b8:	40020458 	.word	0x40020458
 80015bc:	40020470 	.word	0x40020470
 80015c0:	40020488 	.word	0x40020488
 80015c4:	400204a0 	.word	0x400204a0
 80015c8:	400204b8 	.word	0x400204b8
 80015cc:	58025408 	.word	0x58025408
 80015d0:	5802541c 	.word	0x5802541c
 80015d4:	58025430 	.word	0x58025430
 80015d8:	58025444 	.word	0x58025444
 80015dc:	58025458 	.word	0x58025458
 80015e0:	5802546c 	.word	0x5802546c
 80015e4:	58025480 	.word	0x58025480
 80015e8:	58025494 	.word	0x58025494

080015ec <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b086      	sub	sp, #24
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80015f4:	f7ff f8e8 	bl	80007c8 <HAL_GetTick>
 80015f8:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d101      	bne.n	8001604 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8001600:	2301      	movs	r3, #1
 8001602:	e2dc      	b.n	8001bbe <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800160a:	b2db      	uxtb	r3, r3
 800160c:	2b02      	cmp	r3, #2
 800160e:	d008      	beq.n	8001622 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	2280      	movs	r2, #128	@ 0x80
 8001614:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	2200      	movs	r2, #0
 800161a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 800161e:	2301      	movs	r3, #1
 8001620:	e2cd      	b.n	8001bbe <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	4a76      	ldr	r2, [pc, #472]	@ (8001800 <HAL_DMA_Abort+0x214>)
 8001628:	4293      	cmp	r3, r2
 800162a:	d04a      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4a74      	ldr	r2, [pc, #464]	@ (8001804 <HAL_DMA_Abort+0x218>)
 8001632:	4293      	cmp	r3, r2
 8001634:	d045      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	4a73      	ldr	r2, [pc, #460]	@ (8001808 <HAL_DMA_Abort+0x21c>)
 800163c:	4293      	cmp	r3, r2
 800163e:	d040      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4a71      	ldr	r2, [pc, #452]	@ (800180c <HAL_DMA_Abort+0x220>)
 8001646:	4293      	cmp	r3, r2
 8001648:	d03b      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	4a70      	ldr	r2, [pc, #448]	@ (8001810 <HAL_DMA_Abort+0x224>)
 8001650:	4293      	cmp	r3, r2
 8001652:	d036      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a6e      	ldr	r2, [pc, #440]	@ (8001814 <HAL_DMA_Abort+0x228>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d031      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	4a6d      	ldr	r2, [pc, #436]	@ (8001818 <HAL_DMA_Abort+0x22c>)
 8001664:	4293      	cmp	r3, r2
 8001666:	d02c      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4a6b      	ldr	r2, [pc, #428]	@ (800181c <HAL_DMA_Abort+0x230>)
 800166e:	4293      	cmp	r3, r2
 8001670:	d027      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4a6a      	ldr	r2, [pc, #424]	@ (8001820 <HAL_DMA_Abort+0x234>)
 8001678:	4293      	cmp	r3, r2
 800167a:	d022      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4a68      	ldr	r2, [pc, #416]	@ (8001824 <HAL_DMA_Abort+0x238>)
 8001682:	4293      	cmp	r3, r2
 8001684:	d01d      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	4a67      	ldr	r2, [pc, #412]	@ (8001828 <HAL_DMA_Abort+0x23c>)
 800168c:	4293      	cmp	r3, r2
 800168e:	d018      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4a65      	ldr	r2, [pc, #404]	@ (800182c <HAL_DMA_Abort+0x240>)
 8001696:	4293      	cmp	r3, r2
 8001698:	d013      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	4a64      	ldr	r2, [pc, #400]	@ (8001830 <HAL_DMA_Abort+0x244>)
 80016a0:	4293      	cmp	r3, r2
 80016a2:	d00e      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	4a62      	ldr	r2, [pc, #392]	@ (8001834 <HAL_DMA_Abort+0x248>)
 80016aa:	4293      	cmp	r3, r2
 80016ac:	d009      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	4a61      	ldr	r2, [pc, #388]	@ (8001838 <HAL_DMA_Abort+0x24c>)
 80016b4:	4293      	cmp	r3, r2
 80016b6:	d004      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4a5f      	ldr	r2, [pc, #380]	@ (800183c <HAL_DMA_Abort+0x250>)
 80016be:	4293      	cmp	r3, r2
 80016c0:	d101      	bne.n	80016c6 <HAL_DMA_Abort+0xda>
 80016c2:	2301      	movs	r3, #1
 80016c4:	e000      	b.n	80016c8 <HAL_DMA_Abort+0xdc>
 80016c6:	2300      	movs	r3, #0
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d013      	beq.n	80016f4 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	681a      	ldr	r2, [r3, #0]
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f022 021e 	bic.w	r2, r2, #30
 80016da:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	695a      	ldr	r2, [r3, #20]
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80016ea:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	617b      	str	r3, [r7, #20]
 80016f2:	e00a      	b.n	800170a <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	681a      	ldr	r2, [r3, #0]
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f022 020e 	bic.w	r2, r2, #14
 8001702:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	4a3c      	ldr	r2, [pc, #240]	@ (8001800 <HAL_DMA_Abort+0x214>)
 8001710:	4293      	cmp	r3, r2
 8001712:	d072      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4a3a      	ldr	r2, [pc, #232]	@ (8001804 <HAL_DMA_Abort+0x218>)
 800171a:	4293      	cmp	r3, r2
 800171c:	d06d      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	4a39      	ldr	r2, [pc, #228]	@ (8001808 <HAL_DMA_Abort+0x21c>)
 8001724:	4293      	cmp	r3, r2
 8001726:	d068      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4a37      	ldr	r2, [pc, #220]	@ (800180c <HAL_DMA_Abort+0x220>)
 800172e:	4293      	cmp	r3, r2
 8001730:	d063      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	4a36      	ldr	r2, [pc, #216]	@ (8001810 <HAL_DMA_Abort+0x224>)
 8001738:	4293      	cmp	r3, r2
 800173a:	d05e      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4a34      	ldr	r2, [pc, #208]	@ (8001814 <HAL_DMA_Abort+0x228>)
 8001742:	4293      	cmp	r3, r2
 8001744:	d059      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	4a33      	ldr	r2, [pc, #204]	@ (8001818 <HAL_DMA_Abort+0x22c>)
 800174c:	4293      	cmp	r3, r2
 800174e:	d054      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	4a31      	ldr	r2, [pc, #196]	@ (800181c <HAL_DMA_Abort+0x230>)
 8001756:	4293      	cmp	r3, r2
 8001758:	d04f      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	4a30      	ldr	r2, [pc, #192]	@ (8001820 <HAL_DMA_Abort+0x234>)
 8001760:	4293      	cmp	r3, r2
 8001762:	d04a      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	4a2e      	ldr	r2, [pc, #184]	@ (8001824 <HAL_DMA_Abort+0x238>)
 800176a:	4293      	cmp	r3, r2
 800176c:	d045      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	4a2d      	ldr	r2, [pc, #180]	@ (8001828 <HAL_DMA_Abort+0x23c>)
 8001774:	4293      	cmp	r3, r2
 8001776:	d040      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	4a2b      	ldr	r2, [pc, #172]	@ (800182c <HAL_DMA_Abort+0x240>)
 800177e:	4293      	cmp	r3, r2
 8001780:	d03b      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	4a2a      	ldr	r2, [pc, #168]	@ (8001830 <HAL_DMA_Abort+0x244>)
 8001788:	4293      	cmp	r3, r2
 800178a:	d036      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4a28      	ldr	r2, [pc, #160]	@ (8001834 <HAL_DMA_Abort+0x248>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d031      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	4a27      	ldr	r2, [pc, #156]	@ (8001838 <HAL_DMA_Abort+0x24c>)
 800179c:	4293      	cmp	r3, r2
 800179e:	d02c      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4a25      	ldr	r2, [pc, #148]	@ (800183c <HAL_DMA_Abort+0x250>)
 80017a6:	4293      	cmp	r3, r2
 80017a8:	d027      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4a24      	ldr	r2, [pc, #144]	@ (8001840 <HAL_DMA_Abort+0x254>)
 80017b0:	4293      	cmp	r3, r2
 80017b2:	d022      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4a22      	ldr	r2, [pc, #136]	@ (8001844 <HAL_DMA_Abort+0x258>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d01d      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4a21      	ldr	r2, [pc, #132]	@ (8001848 <HAL_DMA_Abort+0x25c>)
 80017c4:	4293      	cmp	r3, r2
 80017c6:	d018      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4a1f      	ldr	r2, [pc, #124]	@ (800184c <HAL_DMA_Abort+0x260>)
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d013      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	4a1e      	ldr	r2, [pc, #120]	@ (8001850 <HAL_DMA_Abort+0x264>)
 80017d8:	4293      	cmp	r3, r2
 80017da:	d00e      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4a1c      	ldr	r2, [pc, #112]	@ (8001854 <HAL_DMA_Abort+0x268>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d009      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	4a1b      	ldr	r2, [pc, #108]	@ (8001858 <HAL_DMA_Abort+0x26c>)
 80017ec:	4293      	cmp	r3, r2
 80017ee:	d004      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4a19      	ldr	r2, [pc, #100]	@ (800185c <HAL_DMA_Abort+0x270>)
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d132      	bne.n	8001860 <HAL_DMA_Abort+0x274>
 80017fa:	2301      	movs	r3, #1
 80017fc:	e031      	b.n	8001862 <HAL_DMA_Abort+0x276>
 80017fe:	bf00      	nop
 8001800:	40020010 	.word	0x40020010
 8001804:	40020028 	.word	0x40020028
 8001808:	40020040 	.word	0x40020040
 800180c:	40020058 	.word	0x40020058
 8001810:	40020070 	.word	0x40020070
 8001814:	40020088 	.word	0x40020088
 8001818:	400200a0 	.word	0x400200a0
 800181c:	400200b8 	.word	0x400200b8
 8001820:	40020410 	.word	0x40020410
 8001824:	40020428 	.word	0x40020428
 8001828:	40020440 	.word	0x40020440
 800182c:	40020458 	.word	0x40020458
 8001830:	40020470 	.word	0x40020470
 8001834:	40020488 	.word	0x40020488
 8001838:	400204a0 	.word	0x400204a0
 800183c:	400204b8 	.word	0x400204b8
 8001840:	58025408 	.word	0x58025408
 8001844:	5802541c 	.word	0x5802541c
 8001848:	58025430 	.word	0x58025430
 800184c:	58025444 	.word	0x58025444
 8001850:	58025458 	.word	0x58025458
 8001854:	5802546c 	.word	0x5802546c
 8001858:	58025480 	.word	0x58025480
 800185c:	58025494 	.word	0x58025494
 8001860:	2300      	movs	r3, #0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d007      	beq.n	8001876 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800186a:	681a      	ldr	r2, [r3, #0]
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001870:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001874:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	4a6d      	ldr	r2, [pc, #436]	@ (8001a30 <HAL_DMA_Abort+0x444>)
 800187c:	4293      	cmp	r3, r2
 800187e:	d04a      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	4a6b      	ldr	r2, [pc, #428]	@ (8001a34 <HAL_DMA_Abort+0x448>)
 8001886:	4293      	cmp	r3, r2
 8001888:	d045      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	4a6a      	ldr	r2, [pc, #424]	@ (8001a38 <HAL_DMA_Abort+0x44c>)
 8001890:	4293      	cmp	r3, r2
 8001892:	d040      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4a68      	ldr	r2, [pc, #416]	@ (8001a3c <HAL_DMA_Abort+0x450>)
 800189a:	4293      	cmp	r3, r2
 800189c:	d03b      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	4a67      	ldr	r2, [pc, #412]	@ (8001a40 <HAL_DMA_Abort+0x454>)
 80018a4:	4293      	cmp	r3, r2
 80018a6:	d036      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4a65      	ldr	r2, [pc, #404]	@ (8001a44 <HAL_DMA_Abort+0x458>)
 80018ae:	4293      	cmp	r3, r2
 80018b0:	d031      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	4a64      	ldr	r2, [pc, #400]	@ (8001a48 <HAL_DMA_Abort+0x45c>)
 80018b8:	4293      	cmp	r3, r2
 80018ba:	d02c      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4a62      	ldr	r2, [pc, #392]	@ (8001a4c <HAL_DMA_Abort+0x460>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d027      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	4a61      	ldr	r2, [pc, #388]	@ (8001a50 <HAL_DMA_Abort+0x464>)
 80018cc:	4293      	cmp	r3, r2
 80018ce:	d022      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a5f      	ldr	r2, [pc, #380]	@ (8001a54 <HAL_DMA_Abort+0x468>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d01d      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4a5e      	ldr	r2, [pc, #376]	@ (8001a58 <HAL_DMA_Abort+0x46c>)
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d018      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	4a5c      	ldr	r2, [pc, #368]	@ (8001a5c <HAL_DMA_Abort+0x470>)
 80018ea:	4293      	cmp	r3, r2
 80018ec:	d013      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4a5b      	ldr	r2, [pc, #364]	@ (8001a60 <HAL_DMA_Abort+0x474>)
 80018f4:	4293      	cmp	r3, r2
 80018f6:	d00e      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4a59      	ldr	r2, [pc, #356]	@ (8001a64 <HAL_DMA_Abort+0x478>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d009      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	4a58      	ldr	r2, [pc, #352]	@ (8001a68 <HAL_DMA_Abort+0x47c>)
 8001908:	4293      	cmp	r3, r2
 800190a:	d004      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a56      	ldr	r2, [pc, #344]	@ (8001a6c <HAL_DMA_Abort+0x480>)
 8001912:	4293      	cmp	r3, r2
 8001914:	d108      	bne.n	8001928 <HAL_DMA_Abort+0x33c>
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	681a      	ldr	r2, [r3, #0]
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f022 0201 	bic.w	r2, r2, #1
 8001924:	601a      	str	r2, [r3, #0]
 8001926:	e007      	b.n	8001938 <HAL_DMA_Abort+0x34c>
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	681a      	ldr	r2, [r3, #0]
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f022 0201 	bic.w	r2, r2, #1
 8001936:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8001938:	e013      	b.n	8001962 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800193a:	f7fe ff45 	bl	80007c8 <HAL_GetTick>
 800193e:	4602      	mov	r2, r0
 8001940:	693b      	ldr	r3, [r7, #16]
 8001942:	1ad3      	subs	r3, r2, r3
 8001944:	2b05      	cmp	r3, #5
 8001946:	d90c      	bls.n	8001962 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2220      	movs	r2, #32
 800194c:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	2203      	movs	r2, #3
 8001952:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	2200      	movs	r2, #0
 800195a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 800195e:	2301      	movs	r3, #1
 8001960:	e12d      	b.n	8001bbe <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f003 0301 	and.w	r3, r3, #1
 800196a:	2b00      	cmp	r3, #0
 800196c:	d1e5      	bne.n	800193a <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4a2f      	ldr	r2, [pc, #188]	@ (8001a30 <HAL_DMA_Abort+0x444>)
 8001974:	4293      	cmp	r3, r2
 8001976:	d04a      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a2d      	ldr	r2, [pc, #180]	@ (8001a34 <HAL_DMA_Abort+0x448>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d045      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4a2c      	ldr	r2, [pc, #176]	@ (8001a38 <HAL_DMA_Abort+0x44c>)
 8001988:	4293      	cmp	r3, r2
 800198a:	d040      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a2a      	ldr	r2, [pc, #168]	@ (8001a3c <HAL_DMA_Abort+0x450>)
 8001992:	4293      	cmp	r3, r2
 8001994:	d03b      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4a29      	ldr	r2, [pc, #164]	@ (8001a40 <HAL_DMA_Abort+0x454>)
 800199c:	4293      	cmp	r3, r2
 800199e:	d036      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a27      	ldr	r2, [pc, #156]	@ (8001a44 <HAL_DMA_Abort+0x458>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d031      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4a26      	ldr	r2, [pc, #152]	@ (8001a48 <HAL_DMA_Abort+0x45c>)
 80019b0:	4293      	cmp	r3, r2
 80019b2:	d02c      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4a24      	ldr	r2, [pc, #144]	@ (8001a4c <HAL_DMA_Abort+0x460>)
 80019ba:	4293      	cmp	r3, r2
 80019bc:	d027      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	4a23      	ldr	r2, [pc, #140]	@ (8001a50 <HAL_DMA_Abort+0x464>)
 80019c4:	4293      	cmp	r3, r2
 80019c6:	d022      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4a21      	ldr	r2, [pc, #132]	@ (8001a54 <HAL_DMA_Abort+0x468>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d01d      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	4a20      	ldr	r2, [pc, #128]	@ (8001a58 <HAL_DMA_Abort+0x46c>)
 80019d8:	4293      	cmp	r3, r2
 80019da:	d018      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4a1e      	ldr	r2, [pc, #120]	@ (8001a5c <HAL_DMA_Abort+0x470>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d013      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	4a1d      	ldr	r2, [pc, #116]	@ (8001a60 <HAL_DMA_Abort+0x474>)
 80019ec:	4293      	cmp	r3, r2
 80019ee:	d00e      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4a1b      	ldr	r2, [pc, #108]	@ (8001a64 <HAL_DMA_Abort+0x478>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d009      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	4a1a      	ldr	r2, [pc, #104]	@ (8001a68 <HAL_DMA_Abort+0x47c>)
 8001a00:	4293      	cmp	r3, r2
 8001a02:	d004      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	4a18      	ldr	r2, [pc, #96]	@ (8001a6c <HAL_DMA_Abort+0x480>)
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	d101      	bne.n	8001a12 <HAL_DMA_Abort+0x426>
 8001a0e:	2301      	movs	r3, #1
 8001a10:	e000      	b.n	8001a14 <HAL_DMA_Abort+0x428>
 8001a12:	2300      	movs	r3, #0
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d02b      	beq.n	8001a70 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a1c:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a22:	f003 031f 	and.w	r3, r3, #31
 8001a26:	223f      	movs	r2, #63	@ 0x3f
 8001a28:	409a      	lsls	r2, r3
 8001a2a:	68bb      	ldr	r3, [r7, #8]
 8001a2c:	609a      	str	r2, [r3, #8]
 8001a2e:	e02a      	b.n	8001a86 <HAL_DMA_Abort+0x49a>
 8001a30:	40020010 	.word	0x40020010
 8001a34:	40020028 	.word	0x40020028
 8001a38:	40020040 	.word	0x40020040
 8001a3c:	40020058 	.word	0x40020058
 8001a40:	40020070 	.word	0x40020070
 8001a44:	40020088 	.word	0x40020088
 8001a48:	400200a0 	.word	0x400200a0
 8001a4c:	400200b8 	.word	0x400200b8
 8001a50:	40020410 	.word	0x40020410
 8001a54:	40020428 	.word	0x40020428
 8001a58:	40020440 	.word	0x40020440
 8001a5c:	40020458 	.word	0x40020458
 8001a60:	40020470 	.word	0x40020470
 8001a64:	40020488 	.word	0x40020488
 8001a68:	400204a0 	.word	0x400204a0
 8001a6c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a74:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a7a:	f003 031f 	and.w	r3, r3, #31
 8001a7e:	2201      	movs	r2, #1
 8001a80:	409a      	lsls	r2, r3
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4a4f      	ldr	r2, [pc, #316]	@ (8001bc8 <HAL_DMA_Abort+0x5dc>)
 8001a8c:	4293      	cmp	r3, r2
 8001a8e:	d072      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a4d      	ldr	r2, [pc, #308]	@ (8001bcc <HAL_DMA_Abort+0x5e0>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d06d      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4a4c      	ldr	r2, [pc, #304]	@ (8001bd0 <HAL_DMA_Abort+0x5e4>)
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d068      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a4a      	ldr	r2, [pc, #296]	@ (8001bd4 <HAL_DMA_Abort+0x5e8>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d063      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	4a49      	ldr	r2, [pc, #292]	@ (8001bd8 <HAL_DMA_Abort+0x5ec>)
 8001ab4:	4293      	cmp	r3, r2
 8001ab6:	d05e      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a47      	ldr	r2, [pc, #284]	@ (8001bdc <HAL_DMA_Abort+0x5f0>)
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d059      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4a46      	ldr	r2, [pc, #280]	@ (8001be0 <HAL_DMA_Abort+0x5f4>)
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	d054      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4a44      	ldr	r2, [pc, #272]	@ (8001be4 <HAL_DMA_Abort+0x5f8>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d04f      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	4a43      	ldr	r2, [pc, #268]	@ (8001be8 <HAL_DMA_Abort+0x5fc>)
 8001adc:	4293      	cmp	r3, r2
 8001ade:	d04a      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4a41      	ldr	r2, [pc, #260]	@ (8001bec <HAL_DMA_Abort+0x600>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d045      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4a40      	ldr	r2, [pc, #256]	@ (8001bf0 <HAL_DMA_Abort+0x604>)
 8001af0:	4293      	cmp	r3, r2
 8001af2:	d040      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a3e      	ldr	r2, [pc, #248]	@ (8001bf4 <HAL_DMA_Abort+0x608>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d03b      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4a3d      	ldr	r2, [pc, #244]	@ (8001bf8 <HAL_DMA_Abort+0x60c>)
 8001b04:	4293      	cmp	r3, r2
 8001b06:	d036      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4a3b      	ldr	r2, [pc, #236]	@ (8001bfc <HAL_DMA_Abort+0x610>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d031      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4a3a      	ldr	r2, [pc, #232]	@ (8001c00 <HAL_DMA_Abort+0x614>)
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	d02c      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a38      	ldr	r2, [pc, #224]	@ (8001c04 <HAL_DMA_Abort+0x618>)
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d027      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4a37      	ldr	r2, [pc, #220]	@ (8001c08 <HAL_DMA_Abort+0x61c>)
 8001b2c:	4293      	cmp	r3, r2
 8001b2e:	d022      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a35      	ldr	r2, [pc, #212]	@ (8001c0c <HAL_DMA_Abort+0x620>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d01d      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4a34      	ldr	r2, [pc, #208]	@ (8001c10 <HAL_DMA_Abort+0x624>)
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d018      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a32      	ldr	r2, [pc, #200]	@ (8001c14 <HAL_DMA_Abort+0x628>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d013      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4a31      	ldr	r2, [pc, #196]	@ (8001c18 <HAL_DMA_Abort+0x62c>)
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d00e      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a2f      	ldr	r2, [pc, #188]	@ (8001c1c <HAL_DMA_Abort+0x630>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d009      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	4a2e      	ldr	r2, [pc, #184]	@ (8001c20 <HAL_DMA_Abort+0x634>)
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	d004      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a2c      	ldr	r2, [pc, #176]	@ (8001c24 <HAL_DMA_Abort+0x638>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d101      	bne.n	8001b7a <HAL_DMA_Abort+0x58e>
 8001b76:	2301      	movs	r3, #1
 8001b78:	e000      	b.n	8001b7c <HAL_DMA_Abort+0x590>
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d015      	beq.n	8001bac <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001b84:	687a      	ldr	r2, [r7, #4]
 8001b86:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001b88:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d00c      	beq.n	8001bac <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001b96:	681a      	ldr	r2, [r3, #0]
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001b9c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001ba0:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ba6:	687a      	ldr	r2, [r7, #4]
 8001ba8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001baa:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2201      	movs	r2, #1
 8001bb0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8001bbc:	2300      	movs	r3, #0
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3718      	adds	r7, #24
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	40020010 	.word	0x40020010
 8001bcc:	40020028 	.word	0x40020028
 8001bd0:	40020040 	.word	0x40020040
 8001bd4:	40020058 	.word	0x40020058
 8001bd8:	40020070 	.word	0x40020070
 8001bdc:	40020088 	.word	0x40020088
 8001be0:	400200a0 	.word	0x400200a0
 8001be4:	400200b8 	.word	0x400200b8
 8001be8:	40020410 	.word	0x40020410
 8001bec:	40020428 	.word	0x40020428
 8001bf0:	40020440 	.word	0x40020440
 8001bf4:	40020458 	.word	0x40020458
 8001bf8:	40020470 	.word	0x40020470
 8001bfc:	40020488 	.word	0x40020488
 8001c00:	400204a0 	.word	0x400204a0
 8001c04:	400204b8 	.word	0x400204b8
 8001c08:	58025408 	.word	0x58025408
 8001c0c:	5802541c 	.word	0x5802541c
 8001c10:	58025430 	.word	0x58025430
 8001c14:	58025444 	.word	0x58025444
 8001c18:	58025458 	.word	0x58025458
 8001c1c:	5802546c 	.word	0x5802546c
 8001c20:	58025480 	.word	0x58025480
 8001c24:	58025494 	.word	0x58025494

08001c28 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b084      	sub	sp, #16
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d101      	bne.n	8001c3a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8001c36:	2301      	movs	r3, #1
 8001c38:	e237      	b.n	80020aa <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	2b02      	cmp	r3, #2
 8001c44:	d004      	beq.n	8001c50 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2280      	movs	r2, #128	@ 0x80
 8001c4a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	e22c      	b.n	80020aa <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a5c      	ldr	r2, [pc, #368]	@ (8001dc8 <HAL_DMA_Abort_IT+0x1a0>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d04a      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4a5b      	ldr	r2, [pc, #364]	@ (8001dcc <HAL_DMA_Abort_IT+0x1a4>)
 8001c60:	4293      	cmp	r3, r2
 8001c62:	d045      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a59      	ldr	r2, [pc, #356]	@ (8001dd0 <HAL_DMA_Abort_IT+0x1a8>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d040      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	4a58      	ldr	r2, [pc, #352]	@ (8001dd4 <HAL_DMA_Abort_IT+0x1ac>)
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d03b      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a56      	ldr	r2, [pc, #344]	@ (8001dd8 <HAL_DMA_Abort_IT+0x1b0>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d036      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	4a55      	ldr	r2, [pc, #340]	@ (8001ddc <HAL_DMA_Abort_IT+0x1b4>)
 8001c88:	4293      	cmp	r3, r2
 8001c8a:	d031      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4a53      	ldr	r2, [pc, #332]	@ (8001de0 <HAL_DMA_Abort_IT+0x1b8>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d02c      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4a52      	ldr	r2, [pc, #328]	@ (8001de4 <HAL_DMA_Abort_IT+0x1bc>)
 8001c9c:	4293      	cmp	r3, r2
 8001c9e:	d027      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a50      	ldr	r2, [pc, #320]	@ (8001de8 <HAL_DMA_Abort_IT+0x1c0>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d022      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	4a4f      	ldr	r2, [pc, #316]	@ (8001dec <HAL_DMA_Abort_IT+0x1c4>)
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	d01d      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4a4d      	ldr	r2, [pc, #308]	@ (8001df0 <HAL_DMA_Abort_IT+0x1c8>)
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	d018      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	4a4c      	ldr	r2, [pc, #304]	@ (8001df4 <HAL_DMA_Abort_IT+0x1cc>)
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d013      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4a4a      	ldr	r2, [pc, #296]	@ (8001df8 <HAL_DMA_Abort_IT+0x1d0>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d00e      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4a49      	ldr	r2, [pc, #292]	@ (8001dfc <HAL_DMA_Abort_IT+0x1d4>)
 8001cd8:	4293      	cmp	r3, r2
 8001cda:	d009      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	4a47      	ldr	r2, [pc, #284]	@ (8001e00 <HAL_DMA_Abort_IT+0x1d8>)
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d004      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4a46      	ldr	r2, [pc, #280]	@ (8001e04 <HAL_DMA_Abort_IT+0x1dc>)
 8001cec:	4293      	cmp	r3, r2
 8001cee:	d101      	bne.n	8001cf4 <HAL_DMA_Abort_IT+0xcc>
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	e000      	b.n	8001cf6 <HAL_DMA_Abort_IT+0xce>
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	f000 8086 	beq.w	8001e08 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2204      	movs	r2, #4
 8001d00:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a2f      	ldr	r2, [pc, #188]	@ (8001dc8 <HAL_DMA_Abort_IT+0x1a0>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d04a      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4a2e      	ldr	r2, [pc, #184]	@ (8001dcc <HAL_DMA_Abort_IT+0x1a4>)
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d045      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	4a2c      	ldr	r2, [pc, #176]	@ (8001dd0 <HAL_DMA_Abort_IT+0x1a8>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d040      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4a2b      	ldr	r2, [pc, #172]	@ (8001dd4 <HAL_DMA_Abort_IT+0x1ac>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d03b      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a29      	ldr	r2, [pc, #164]	@ (8001dd8 <HAL_DMA_Abort_IT+0x1b0>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d036      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4a28      	ldr	r2, [pc, #160]	@ (8001ddc <HAL_DMA_Abort_IT+0x1b4>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d031      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a26      	ldr	r2, [pc, #152]	@ (8001de0 <HAL_DMA_Abort_IT+0x1b8>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d02c      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a25      	ldr	r2, [pc, #148]	@ (8001de4 <HAL_DMA_Abort_IT+0x1bc>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d027      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a23      	ldr	r2, [pc, #140]	@ (8001de8 <HAL_DMA_Abort_IT+0x1c0>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d022      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a22      	ldr	r2, [pc, #136]	@ (8001dec <HAL_DMA_Abort_IT+0x1c4>)
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d01d      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a20      	ldr	r2, [pc, #128]	@ (8001df0 <HAL_DMA_Abort_IT+0x1c8>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d018      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4a1f      	ldr	r2, [pc, #124]	@ (8001df4 <HAL_DMA_Abort_IT+0x1cc>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d013      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a1d      	ldr	r2, [pc, #116]	@ (8001df8 <HAL_DMA_Abort_IT+0x1d0>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d00e      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a1c      	ldr	r2, [pc, #112]	@ (8001dfc <HAL_DMA_Abort_IT+0x1d4>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d009      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4a1a      	ldr	r2, [pc, #104]	@ (8001e00 <HAL_DMA_Abort_IT+0x1d8>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d004      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4a19      	ldr	r2, [pc, #100]	@ (8001e04 <HAL_DMA_Abort_IT+0x1dc>)
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d108      	bne.n	8001db6 <HAL_DMA_Abort_IT+0x18e>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	681a      	ldr	r2, [r3, #0]
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f022 0201 	bic.w	r2, r2, #1
 8001db2:	601a      	str	r2, [r3, #0]
 8001db4:	e178      	b.n	80020a8 <HAL_DMA_Abort_IT+0x480>
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	681a      	ldr	r2, [r3, #0]
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f022 0201 	bic.w	r2, r2, #1
 8001dc4:	601a      	str	r2, [r3, #0]
 8001dc6:	e16f      	b.n	80020a8 <HAL_DMA_Abort_IT+0x480>
 8001dc8:	40020010 	.word	0x40020010
 8001dcc:	40020028 	.word	0x40020028
 8001dd0:	40020040 	.word	0x40020040
 8001dd4:	40020058 	.word	0x40020058
 8001dd8:	40020070 	.word	0x40020070
 8001ddc:	40020088 	.word	0x40020088
 8001de0:	400200a0 	.word	0x400200a0
 8001de4:	400200b8 	.word	0x400200b8
 8001de8:	40020410 	.word	0x40020410
 8001dec:	40020428 	.word	0x40020428
 8001df0:	40020440 	.word	0x40020440
 8001df4:	40020458 	.word	0x40020458
 8001df8:	40020470 	.word	0x40020470
 8001dfc:	40020488 	.word	0x40020488
 8001e00:	400204a0 	.word	0x400204a0
 8001e04:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	681a      	ldr	r2, [r3, #0]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f022 020e 	bic.w	r2, r2, #14
 8001e16:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a6c      	ldr	r2, [pc, #432]	@ (8001fd0 <HAL_DMA_Abort_IT+0x3a8>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d04a      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4a6b      	ldr	r2, [pc, #428]	@ (8001fd4 <HAL_DMA_Abort_IT+0x3ac>)
 8001e28:	4293      	cmp	r3, r2
 8001e2a:	d045      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4a69      	ldr	r2, [pc, #420]	@ (8001fd8 <HAL_DMA_Abort_IT+0x3b0>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d040      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	4a68      	ldr	r2, [pc, #416]	@ (8001fdc <HAL_DMA_Abort_IT+0x3b4>)
 8001e3c:	4293      	cmp	r3, r2
 8001e3e:	d03b      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a66      	ldr	r2, [pc, #408]	@ (8001fe0 <HAL_DMA_Abort_IT+0x3b8>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d036      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	4a65      	ldr	r2, [pc, #404]	@ (8001fe4 <HAL_DMA_Abort_IT+0x3bc>)
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d031      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4a63      	ldr	r2, [pc, #396]	@ (8001fe8 <HAL_DMA_Abort_IT+0x3c0>)
 8001e5a:	4293      	cmp	r3, r2
 8001e5c:	d02c      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	4a62      	ldr	r2, [pc, #392]	@ (8001fec <HAL_DMA_Abort_IT+0x3c4>)
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d027      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4a60      	ldr	r2, [pc, #384]	@ (8001ff0 <HAL_DMA_Abort_IT+0x3c8>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d022      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4a5f      	ldr	r2, [pc, #380]	@ (8001ff4 <HAL_DMA_Abort_IT+0x3cc>)
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	d01d      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4a5d      	ldr	r2, [pc, #372]	@ (8001ff8 <HAL_DMA_Abort_IT+0x3d0>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d018      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4a5c      	ldr	r2, [pc, #368]	@ (8001ffc <HAL_DMA_Abort_IT+0x3d4>)
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	d013      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a5a      	ldr	r2, [pc, #360]	@ (8002000 <HAL_DMA_Abort_IT+0x3d8>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d00e      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	4a59      	ldr	r2, [pc, #356]	@ (8002004 <HAL_DMA_Abort_IT+0x3dc>)
 8001ea0:	4293      	cmp	r3, r2
 8001ea2:	d009      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4a57      	ldr	r2, [pc, #348]	@ (8002008 <HAL_DMA_Abort_IT+0x3e0>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d004      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4a56      	ldr	r2, [pc, #344]	@ (800200c <HAL_DMA_Abort_IT+0x3e4>)
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d108      	bne.n	8001eca <HAL_DMA_Abort_IT+0x2a2>
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	681a      	ldr	r2, [r3, #0]
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f022 0201 	bic.w	r2, r2, #1
 8001ec6:	601a      	str	r2, [r3, #0]
 8001ec8:	e007      	b.n	8001eda <HAL_DMA_Abort_IT+0x2b2>
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	681a      	ldr	r2, [r3, #0]
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f022 0201 	bic.w	r2, r2, #1
 8001ed8:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	4a3c      	ldr	r2, [pc, #240]	@ (8001fd0 <HAL_DMA_Abort_IT+0x3a8>)
 8001ee0:	4293      	cmp	r3, r2
 8001ee2:	d072      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4a3a      	ldr	r2, [pc, #232]	@ (8001fd4 <HAL_DMA_Abort_IT+0x3ac>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d06d      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	4a39      	ldr	r2, [pc, #228]	@ (8001fd8 <HAL_DMA_Abort_IT+0x3b0>)
 8001ef4:	4293      	cmp	r3, r2
 8001ef6:	d068      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a37      	ldr	r2, [pc, #220]	@ (8001fdc <HAL_DMA_Abort_IT+0x3b4>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d063      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4a36      	ldr	r2, [pc, #216]	@ (8001fe0 <HAL_DMA_Abort_IT+0x3b8>)
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d05e      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a34      	ldr	r2, [pc, #208]	@ (8001fe4 <HAL_DMA_Abort_IT+0x3bc>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d059      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	4a33      	ldr	r2, [pc, #204]	@ (8001fe8 <HAL_DMA_Abort_IT+0x3c0>)
 8001f1c:	4293      	cmp	r3, r2
 8001f1e:	d054      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a31      	ldr	r2, [pc, #196]	@ (8001fec <HAL_DMA_Abort_IT+0x3c4>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d04f      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4a30      	ldr	r2, [pc, #192]	@ (8001ff0 <HAL_DMA_Abort_IT+0x3c8>)
 8001f30:	4293      	cmp	r3, r2
 8001f32:	d04a      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4a2e      	ldr	r2, [pc, #184]	@ (8001ff4 <HAL_DMA_Abort_IT+0x3cc>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d045      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4a2d      	ldr	r2, [pc, #180]	@ (8001ff8 <HAL_DMA_Abort_IT+0x3d0>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d040      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4a2b      	ldr	r2, [pc, #172]	@ (8001ffc <HAL_DMA_Abort_IT+0x3d4>)
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d03b      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4a2a      	ldr	r2, [pc, #168]	@ (8002000 <HAL_DMA_Abort_IT+0x3d8>)
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d036      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a28      	ldr	r2, [pc, #160]	@ (8002004 <HAL_DMA_Abort_IT+0x3dc>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d031      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4a27      	ldr	r2, [pc, #156]	@ (8002008 <HAL_DMA_Abort_IT+0x3e0>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d02c      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a25      	ldr	r2, [pc, #148]	@ (800200c <HAL_DMA_Abort_IT+0x3e4>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d027      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	4a24      	ldr	r2, [pc, #144]	@ (8002010 <HAL_DMA_Abort_IT+0x3e8>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d022      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a22      	ldr	r2, [pc, #136]	@ (8002014 <HAL_DMA_Abort_IT+0x3ec>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d01d      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	4a21      	ldr	r2, [pc, #132]	@ (8002018 <HAL_DMA_Abort_IT+0x3f0>)
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d018      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a1f      	ldr	r2, [pc, #124]	@ (800201c <HAL_DMA_Abort_IT+0x3f4>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d013      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4a1e      	ldr	r2, [pc, #120]	@ (8002020 <HAL_DMA_Abort_IT+0x3f8>)
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d00e      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a1c      	ldr	r2, [pc, #112]	@ (8002024 <HAL_DMA_Abort_IT+0x3fc>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d009      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4a1b      	ldr	r2, [pc, #108]	@ (8002028 <HAL_DMA_Abort_IT+0x400>)
 8001fbc:	4293      	cmp	r3, r2
 8001fbe:	d004      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a19      	ldr	r2, [pc, #100]	@ (800202c <HAL_DMA_Abort_IT+0x404>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d132      	bne.n	8002030 <HAL_DMA_Abort_IT+0x408>
 8001fca:	2301      	movs	r3, #1
 8001fcc:	e031      	b.n	8002032 <HAL_DMA_Abort_IT+0x40a>
 8001fce:	bf00      	nop
 8001fd0:	40020010 	.word	0x40020010
 8001fd4:	40020028 	.word	0x40020028
 8001fd8:	40020040 	.word	0x40020040
 8001fdc:	40020058 	.word	0x40020058
 8001fe0:	40020070 	.word	0x40020070
 8001fe4:	40020088 	.word	0x40020088
 8001fe8:	400200a0 	.word	0x400200a0
 8001fec:	400200b8 	.word	0x400200b8
 8001ff0:	40020410 	.word	0x40020410
 8001ff4:	40020428 	.word	0x40020428
 8001ff8:	40020440 	.word	0x40020440
 8001ffc:	40020458 	.word	0x40020458
 8002000:	40020470 	.word	0x40020470
 8002004:	40020488 	.word	0x40020488
 8002008:	400204a0 	.word	0x400204a0
 800200c:	400204b8 	.word	0x400204b8
 8002010:	58025408 	.word	0x58025408
 8002014:	5802541c 	.word	0x5802541c
 8002018:	58025430 	.word	0x58025430
 800201c:	58025444 	.word	0x58025444
 8002020:	58025458 	.word	0x58025458
 8002024:	5802546c 	.word	0x5802546c
 8002028:	58025480 	.word	0x58025480
 800202c:	58025494 	.word	0x58025494
 8002030:	2300      	movs	r3, #0
 8002032:	2b00      	cmp	r3, #0
 8002034:	d028      	beq.n	8002088 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800203a:	681a      	ldr	r2, [r3, #0]
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002040:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002044:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800204a:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002050:	f003 031f 	and.w	r3, r3, #31
 8002054:	2201      	movs	r2, #1
 8002056:	409a      	lsls	r2, r3
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002060:	687a      	ldr	r2, [r7, #4]
 8002062:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002064:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800206a:	2b00      	cmp	r3, #0
 800206c:	d00c      	beq.n	8002088 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002078:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800207c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002082:	687a      	ldr	r2, [r7, #4]
 8002084:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002086:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2201      	movs	r2, #1
 800208c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2200      	movs	r2, #0
 8002094:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800209c:	2b00      	cmp	r3, #0
 800209e:	d003      	beq.n	80020a8 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80020a4:	6878      	ldr	r0, [r7, #4]
 80020a6:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80020a8:	2300      	movs	r3, #0
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	3710      	adds	r7, #16
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop

080020b4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b08a      	sub	sp, #40	@ 0x28
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80020bc:	2300      	movs	r3, #0
 80020be:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80020c0:	4b67      	ldr	r3, [pc, #412]	@ (8002260 <HAL_DMA_IRQHandler+0x1ac>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	4a67      	ldr	r2, [pc, #412]	@ (8002264 <HAL_DMA_IRQHandler+0x1b0>)
 80020c6:	fba2 2303 	umull	r2, r3, r2, r3
 80020ca:	0a9b      	lsrs	r3, r3, #10
 80020cc:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020d2:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020d8:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80020da:	6a3b      	ldr	r3, [r7, #32]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80020e0:	69fb      	ldr	r3, [r7, #28]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4a5f      	ldr	r2, [pc, #380]	@ (8002268 <HAL_DMA_IRQHandler+0x1b4>)
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d04a      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4a5d      	ldr	r2, [pc, #372]	@ (800226c <HAL_DMA_IRQHandler+0x1b8>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d045      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4a5c      	ldr	r2, [pc, #368]	@ (8002270 <HAL_DMA_IRQHandler+0x1bc>)
 8002100:	4293      	cmp	r3, r2
 8002102:	d040      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4a5a      	ldr	r2, [pc, #360]	@ (8002274 <HAL_DMA_IRQHandler+0x1c0>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d03b      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4a59      	ldr	r2, [pc, #356]	@ (8002278 <HAL_DMA_IRQHandler+0x1c4>)
 8002114:	4293      	cmp	r3, r2
 8002116:	d036      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a57      	ldr	r2, [pc, #348]	@ (800227c <HAL_DMA_IRQHandler+0x1c8>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d031      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4a56      	ldr	r2, [pc, #344]	@ (8002280 <HAL_DMA_IRQHandler+0x1cc>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d02c      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a54      	ldr	r2, [pc, #336]	@ (8002284 <HAL_DMA_IRQHandler+0x1d0>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d027      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4a53      	ldr	r2, [pc, #332]	@ (8002288 <HAL_DMA_IRQHandler+0x1d4>)
 800213c:	4293      	cmp	r3, r2
 800213e:	d022      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a51      	ldr	r2, [pc, #324]	@ (800228c <HAL_DMA_IRQHandler+0x1d8>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d01d      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4a50      	ldr	r2, [pc, #320]	@ (8002290 <HAL_DMA_IRQHandler+0x1dc>)
 8002150:	4293      	cmp	r3, r2
 8002152:	d018      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a4e      	ldr	r2, [pc, #312]	@ (8002294 <HAL_DMA_IRQHandler+0x1e0>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d013      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4a4d      	ldr	r2, [pc, #308]	@ (8002298 <HAL_DMA_IRQHandler+0x1e4>)
 8002164:	4293      	cmp	r3, r2
 8002166:	d00e      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a4b      	ldr	r2, [pc, #300]	@ (800229c <HAL_DMA_IRQHandler+0x1e8>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d009      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4a4a      	ldr	r2, [pc, #296]	@ (80022a0 <HAL_DMA_IRQHandler+0x1ec>)
 8002178:	4293      	cmp	r3, r2
 800217a:	d004      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a48      	ldr	r2, [pc, #288]	@ (80022a4 <HAL_DMA_IRQHandler+0x1f0>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d101      	bne.n	800218a <HAL_DMA_IRQHandler+0xd6>
 8002186:	2301      	movs	r3, #1
 8002188:	e000      	b.n	800218c <HAL_DMA_IRQHandler+0xd8>
 800218a:	2300      	movs	r3, #0
 800218c:	2b00      	cmp	r3, #0
 800218e:	f000 842b 	beq.w	80029e8 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002196:	f003 031f 	and.w	r3, r3, #31
 800219a:	2208      	movs	r2, #8
 800219c:	409a      	lsls	r2, r3
 800219e:	69bb      	ldr	r3, [r7, #24]
 80021a0:	4013      	ands	r3, r2
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	f000 80a2 	beq.w	80022ec <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4a2e      	ldr	r2, [pc, #184]	@ (8002268 <HAL_DMA_IRQHandler+0x1b4>)
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d04a      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	4a2d      	ldr	r2, [pc, #180]	@ (800226c <HAL_DMA_IRQHandler+0x1b8>)
 80021b8:	4293      	cmp	r3, r2
 80021ba:	d045      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a2b      	ldr	r2, [pc, #172]	@ (8002270 <HAL_DMA_IRQHandler+0x1bc>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d040      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4a2a      	ldr	r2, [pc, #168]	@ (8002274 <HAL_DMA_IRQHandler+0x1c0>)
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d03b      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a28      	ldr	r2, [pc, #160]	@ (8002278 <HAL_DMA_IRQHandler+0x1c4>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d036      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4a27      	ldr	r2, [pc, #156]	@ (800227c <HAL_DMA_IRQHandler+0x1c8>)
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d031      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a25      	ldr	r2, [pc, #148]	@ (8002280 <HAL_DMA_IRQHandler+0x1cc>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d02c      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4a24      	ldr	r2, [pc, #144]	@ (8002284 <HAL_DMA_IRQHandler+0x1d0>)
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d027      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a22      	ldr	r2, [pc, #136]	@ (8002288 <HAL_DMA_IRQHandler+0x1d4>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d022      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4a21      	ldr	r2, [pc, #132]	@ (800228c <HAL_DMA_IRQHandler+0x1d8>)
 8002208:	4293      	cmp	r3, r2
 800220a:	d01d      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4a1f      	ldr	r2, [pc, #124]	@ (8002290 <HAL_DMA_IRQHandler+0x1dc>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d018      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4a1e      	ldr	r2, [pc, #120]	@ (8002294 <HAL_DMA_IRQHandler+0x1e0>)
 800221c:	4293      	cmp	r3, r2
 800221e:	d013      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4a1c      	ldr	r2, [pc, #112]	@ (8002298 <HAL_DMA_IRQHandler+0x1e4>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d00e      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	4a1b      	ldr	r2, [pc, #108]	@ (800229c <HAL_DMA_IRQHandler+0x1e8>)
 8002230:	4293      	cmp	r3, r2
 8002232:	d009      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a19      	ldr	r2, [pc, #100]	@ (80022a0 <HAL_DMA_IRQHandler+0x1ec>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d004      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	4a18      	ldr	r2, [pc, #96]	@ (80022a4 <HAL_DMA_IRQHandler+0x1f0>)
 8002244:	4293      	cmp	r3, r2
 8002246:	d12f      	bne.n	80022a8 <HAL_DMA_IRQHandler+0x1f4>
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f003 0304 	and.w	r3, r3, #4
 8002252:	2b00      	cmp	r3, #0
 8002254:	bf14      	ite	ne
 8002256:	2301      	movne	r3, #1
 8002258:	2300      	moveq	r3, #0
 800225a:	b2db      	uxtb	r3, r3
 800225c:	e02e      	b.n	80022bc <HAL_DMA_IRQHandler+0x208>
 800225e:	bf00      	nop
 8002260:	24000008 	.word	0x24000008
 8002264:	1b4e81b5 	.word	0x1b4e81b5
 8002268:	40020010 	.word	0x40020010
 800226c:	40020028 	.word	0x40020028
 8002270:	40020040 	.word	0x40020040
 8002274:	40020058 	.word	0x40020058
 8002278:	40020070 	.word	0x40020070
 800227c:	40020088 	.word	0x40020088
 8002280:	400200a0 	.word	0x400200a0
 8002284:	400200b8 	.word	0x400200b8
 8002288:	40020410 	.word	0x40020410
 800228c:	40020428 	.word	0x40020428
 8002290:	40020440 	.word	0x40020440
 8002294:	40020458 	.word	0x40020458
 8002298:	40020470 	.word	0x40020470
 800229c:	40020488 	.word	0x40020488
 80022a0:	400204a0 	.word	0x400204a0
 80022a4:	400204b8 	.word	0x400204b8
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f003 0308 	and.w	r3, r3, #8
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	bf14      	ite	ne
 80022b6:	2301      	movne	r3, #1
 80022b8:	2300      	moveq	r3, #0
 80022ba:	b2db      	uxtb	r3, r3
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d015      	beq.n	80022ec <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	681a      	ldr	r2, [r3, #0]
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f022 0204 	bic.w	r2, r2, #4
 80022ce:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022d4:	f003 031f 	and.w	r3, r3, #31
 80022d8:	2208      	movs	r2, #8
 80022da:	409a      	lsls	r2, r3
 80022dc:	6a3b      	ldr	r3, [r7, #32]
 80022de:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022e4:	f043 0201 	orr.w	r2, r3, #1
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022f0:	f003 031f 	and.w	r3, r3, #31
 80022f4:	69ba      	ldr	r2, [r7, #24]
 80022f6:	fa22 f303 	lsr.w	r3, r2, r3
 80022fa:	f003 0301 	and.w	r3, r3, #1
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d06e      	beq.n	80023e0 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	4a69      	ldr	r2, [pc, #420]	@ (80024ac <HAL_DMA_IRQHandler+0x3f8>)
 8002308:	4293      	cmp	r3, r2
 800230a:	d04a      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4a67      	ldr	r2, [pc, #412]	@ (80024b0 <HAL_DMA_IRQHandler+0x3fc>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d045      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	4a66      	ldr	r2, [pc, #408]	@ (80024b4 <HAL_DMA_IRQHandler+0x400>)
 800231c:	4293      	cmp	r3, r2
 800231e:	d040      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4a64      	ldr	r2, [pc, #400]	@ (80024b8 <HAL_DMA_IRQHandler+0x404>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d03b      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4a63      	ldr	r2, [pc, #396]	@ (80024bc <HAL_DMA_IRQHandler+0x408>)
 8002330:	4293      	cmp	r3, r2
 8002332:	d036      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4a61      	ldr	r2, [pc, #388]	@ (80024c0 <HAL_DMA_IRQHandler+0x40c>)
 800233a:	4293      	cmp	r3, r2
 800233c:	d031      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	4a60      	ldr	r2, [pc, #384]	@ (80024c4 <HAL_DMA_IRQHandler+0x410>)
 8002344:	4293      	cmp	r3, r2
 8002346:	d02c      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4a5e      	ldr	r2, [pc, #376]	@ (80024c8 <HAL_DMA_IRQHandler+0x414>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d027      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	4a5d      	ldr	r2, [pc, #372]	@ (80024cc <HAL_DMA_IRQHandler+0x418>)
 8002358:	4293      	cmp	r3, r2
 800235a:	d022      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4a5b      	ldr	r2, [pc, #364]	@ (80024d0 <HAL_DMA_IRQHandler+0x41c>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d01d      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4a5a      	ldr	r2, [pc, #360]	@ (80024d4 <HAL_DMA_IRQHandler+0x420>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d018      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4a58      	ldr	r2, [pc, #352]	@ (80024d8 <HAL_DMA_IRQHandler+0x424>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d013      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4a57      	ldr	r2, [pc, #348]	@ (80024dc <HAL_DMA_IRQHandler+0x428>)
 8002380:	4293      	cmp	r3, r2
 8002382:	d00e      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4a55      	ldr	r2, [pc, #340]	@ (80024e0 <HAL_DMA_IRQHandler+0x42c>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d009      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	4a54      	ldr	r2, [pc, #336]	@ (80024e4 <HAL_DMA_IRQHandler+0x430>)
 8002394:	4293      	cmp	r3, r2
 8002396:	d004      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a52      	ldr	r2, [pc, #328]	@ (80024e8 <HAL_DMA_IRQHandler+0x434>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d10a      	bne.n	80023b8 <HAL_DMA_IRQHandler+0x304>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	695b      	ldr	r3, [r3, #20]
 80023a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	bf14      	ite	ne
 80023b0:	2301      	movne	r3, #1
 80023b2:	2300      	moveq	r3, #0
 80023b4:	b2db      	uxtb	r3, r3
 80023b6:	e003      	b.n	80023c0 <HAL_DMA_IRQHandler+0x30c>
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	2300      	movs	r3, #0
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d00d      	beq.n	80023e0 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023c8:	f003 031f 	and.w	r3, r3, #31
 80023cc:	2201      	movs	r2, #1
 80023ce:	409a      	lsls	r2, r3
 80023d0:	6a3b      	ldr	r3, [r7, #32]
 80023d2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023d8:	f043 0202 	orr.w	r2, r3, #2
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023e4:	f003 031f 	and.w	r3, r3, #31
 80023e8:	2204      	movs	r2, #4
 80023ea:	409a      	lsls	r2, r3
 80023ec:	69bb      	ldr	r3, [r7, #24]
 80023ee:	4013      	ands	r3, r2
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	f000 808f 	beq.w	8002514 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4a2c      	ldr	r2, [pc, #176]	@ (80024ac <HAL_DMA_IRQHandler+0x3f8>)
 80023fc:	4293      	cmp	r3, r2
 80023fe:	d04a      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a2a      	ldr	r2, [pc, #168]	@ (80024b0 <HAL_DMA_IRQHandler+0x3fc>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d045      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	4a29      	ldr	r2, [pc, #164]	@ (80024b4 <HAL_DMA_IRQHandler+0x400>)
 8002410:	4293      	cmp	r3, r2
 8002412:	d040      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a27      	ldr	r2, [pc, #156]	@ (80024b8 <HAL_DMA_IRQHandler+0x404>)
 800241a:	4293      	cmp	r3, r2
 800241c:	d03b      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	4a26      	ldr	r2, [pc, #152]	@ (80024bc <HAL_DMA_IRQHandler+0x408>)
 8002424:	4293      	cmp	r3, r2
 8002426:	d036      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a24      	ldr	r2, [pc, #144]	@ (80024c0 <HAL_DMA_IRQHandler+0x40c>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d031      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4a23      	ldr	r2, [pc, #140]	@ (80024c4 <HAL_DMA_IRQHandler+0x410>)
 8002438:	4293      	cmp	r3, r2
 800243a:	d02c      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4a21      	ldr	r2, [pc, #132]	@ (80024c8 <HAL_DMA_IRQHandler+0x414>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d027      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4a20      	ldr	r2, [pc, #128]	@ (80024cc <HAL_DMA_IRQHandler+0x418>)
 800244c:	4293      	cmp	r3, r2
 800244e:	d022      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4a1e      	ldr	r2, [pc, #120]	@ (80024d0 <HAL_DMA_IRQHandler+0x41c>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d01d      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4a1d      	ldr	r2, [pc, #116]	@ (80024d4 <HAL_DMA_IRQHandler+0x420>)
 8002460:	4293      	cmp	r3, r2
 8002462:	d018      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a1b      	ldr	r2, [pc, #108]	@ (80024d8 <HAL_DMA_IRQHandler+0x424>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d013      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4a1a      	ldr	r2, [pc, #104]	@ (80024dc <HAL_DMA_IRQHandler+0x428>)
 8002474:	4293      	cmp	r3, r2
 8002476:	d00e      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a18      	ldr	r2, [pc, #96]	@ (80024e0 <HAL_DMA_IRQHandler+0x42c>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d009      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a17      	ldr	r2, [pc, #92]	@ (80024e4 <HAL_DMA_IRQHandler+0x430>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d004      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a15      	ldr	r2, [pc, #84]	@ (80024e8 <HAL_DMA_IRQHandler+0x434>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d12a      	bne.n	80024ec <HAL_DMA_IRQHandler+0x438>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f003 0302 	and.w	r3, r3, #2
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	bf14      	ite	ne
 80024a4:	2301      	movne	r3, #1
 80024a6:	2300      	moveq	r3, #0
 80024a8:	b2db      	uxtb	r3, r3
 80024aa:	e023      	b.n	80024f4 <HAL_DMA_IRQHandler+0x440>
 80024ac:	40020010 	.word	0x40020010
 80024b0:	40020028 	.word	0x40020028
 80024b4:	40020040 	.word	0x40020040
 80024b8:	40020058 	.word	0x40020058
 80024bc:	40020070 	.word	0x40020070
 80024c0:	40020088 	.word	0x40020088
 80024c4:	400200a0 	.word	0x400200a0
 80024c8:	400200b8 	.word	0x400200b8
 80024cc:	40020410 	.word	0x40020410
 80024d0:	40020428 	.word	0x40020428
 80024d4:	40020440 	.word	0x40020440
 80024d8:	40020458 	.word	0x40020458
 80024dc:	40020470 	.word	0x40020470
 80024e0:	40020488 	.word	0x40020488
 80024e4:	400204a0 	.word	0x400204a0
 80024e8:	400204b8 	.word	0x400204b8
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	2300      	movs	r3, #0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d00d      	beq.n	8002514 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024fc:	f003 031f 	and.w	r3, r3, #31
 8002500:	2204      	movs	r2, #4
 8002502:	409a      	lsls	r2, r3
 8002504:	6a3b      	ldr	r3, [r7, #32]
 8002506:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800250c:	f043 0204 	orr.w	r2, r3, #4
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002518:	f003 031f 	and.w	r3, r3, #31
 800251c:	2210      	movs	r2, #16
 800251e:	409a      	lsls	r2, r3
 8002520:	69bb      	ldr	r3, [r7, #24]
 8002522:	4013      	ands	r3, r2
 8002524:	2b00      	cmp	r3, #0
 8002526:	f000 80a6 	beq.w	8002676 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4a85      	ldr	r2, [pc, #532]	@ (8002744 <HAL_DMA_IRQHandler+0x690>)
 8002530:	4293      	cmp	r3, r2
 8002532:	d04a      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a83      	ldr	r2, [pc, #524]	@ (8002748 <HAL_DMA_IRQHandler+0x694>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d045      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4a82      	ldr	r2, [pc, #520]	@ (800274c <HAL_DMA_IRQHandler+0x698>)
 8002544:	4293      	cmp	r3, r2
 8002546:	d040      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a80      	ldr	r2, [pc, #512]	@ (8002750 <HAL_DMA_IRQHandler+0x69c>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d03b      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	4a7f      	ldr	r2, [pc, #508]	@ (8002754 <HAL_DMA_IRQHandler+0x6a0>)
 8002558:	4293      	cmp	r3, r2
 800255a:	d036      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4a7d      	ldr	r2, [pc, #500]	@ (8002758 <HAL_DMA_IRQHandler+0x6a4>)
 8002562:	4293      	cmp	r3, r2
 8002564:	d031      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4a7c      	ldr	r2, [pc, #496]	@ (800275c <HAL_DMA_IRQHandler+0x6a8>)
 800256c:	4293      	cmp	r3, r2
 800256e:	d02c      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a7a      	ldr	r2, [pc, #488]	@ (8002760 <HAL_DMA_IRQHandler+0x6ac>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d027      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4a79      	ldr	r2, [pc, #484]	@ (8002764 <HAL_DMA_IRQHandler+0x6b0>)
 8002580:	4293      	cmp	r3, r2
 8002582:	d022      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	4a77      	ldr	r2, [pc, #476]	@ (8002768 <HAL_DMA_IRQHandler+0x6b4>)
 800258a:	4293      	cmp	r3, r2
 800258c:	d01d      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	4a76      	ldr	r2, [pc, #472]	@ (800276c <HAL_DMA_IRQHandler+0x6b8>)
 8002594:	4293      	cmp	r3, r2
 8002596:	d018      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4a74      	ldr	r2, [pc, #464]	@ (8002770 <HAL_DMA_IRQHandler+0x6bc>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d013      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4a73      	ldr	r2, [pc, #460]	@ (8002774 <HAL_DMA_IRQHandler+0x6c0>)
 80025a8:	4293      	cmp	r3, r2
 80025aa:	d00e      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4a71      	ldr	r2, [pc, #452]	@ (8002778 <HAL_DMA_IRQHandler+0x6c4>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d009      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a70      	ldr	r2, [pc, #448]	@ (800277c <HAL_DMA_IRQHandler+0x6c8>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	d004      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a6e      	ldr	r2, [pc, #440]	@ (8002780 <HAL_DMA_IRQHandler+0x6cc>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d10a      	bne.n	80025e0 <HAL_DMA_IRQHandler+0x52c>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f003 0308 	and.w	r3, r3, #8
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	bf14      	ite	ne
 80025d8:	2301      	movne	r3, #1
 80025da:	2300      	moveq	r3, #0
 80025dc:	b2db      	uxtb	r3, r3
 80025de:	e009      	b.n	80025f4 <HAL_DMA_IRQHandler+0x540>
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f003 0304 	and.w	r3, r3, #4
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	bf14      	ite	ne
 80025ee:	2301      	movne	r3, #1
 80025f0:	2300      	moveq	r3, #0
 80025f2:	b2db      	uxtb	r3, r3
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d03e      	beq.n	8002676 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025fc:	f003 031f 	and.w	r3, r3, #31
 8002600:	2210      	movs	r2, #16
 8002602:	409a      	lsls	r2, r3
 8002604:	6a3b      	ldr	r3, [r7, #32]
 8002606:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002612:	2b00      	cmp	r3, #0
 8002614:	d018      	beq.n	8002648 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002620:	2b00      	cmp	r3, #0
 8002622:	d108      	bne.n	8002636 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002628:	2b00      	cmp	r3, #0
 800262a:	d024      	beq.n	8002676 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002630:	6878      	ldr	r0, [r7, #4]
 8002632:	4798      	blx	r3
 8002634:	e01f      	b.n	8002676 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800263a:	2b00      	cmp	r3, #0
 800263c:	d01b      	beq.n	8002676 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002642:	6878      	ldr	r0, [r7, #4]
 8002644:	4798      	blx	r3
 8002646:	e016      	b.n	8002676 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002652:	2b00      	cmp	r3, #0
 8002654:	d107      	bne.n	8002666 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	681a      	ldr	r2, [r3, #0]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f022 0208 	bic.w	r2, r2, #8
 8002664:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800266a:	2b00      	cmp	r3, #0
 800266c:	d003      	beq.n	8002676 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002672:	6878      	ldr	r0, [r7, #4]
 8002674:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800267a:	f003 031f 	and.w	r3, r3, #31
 800267e:	2220      	movs	r2, #32
 8002680:	409a      	lsls	r2, r3
 8002682:	69bb      	ldr	r3, [r7, #24]
 8002684:	4013      	ands	r3, r2
 8002686:	2b00      	cmp	r3, #0
 8002688:	f000 8110 	beq.w	80028ac <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a2c      	ldr	r2, [pc, #176]	@ (8002744 <HAL_DMA_IRQHandler+0x690>)
 8002692:	4293      	cmp	r3, r2
 8002694:	d04a      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4a2b      	ldr	r2, [pc, #172]	@ (8002748 <HAL_DMA_IRQHandler+0x694>)
 800269c:	4293      	cmp	r3, r2
 800269e:	d045      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4a29      	ldr	r2, [pc, #164]	@ (800274c <HAL_DMA_IRQHandler+0x698>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d040      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	4a28      	ldr	r2, [pc, #160]	@ (8002750 <HAL_DMA_IRQHandler+0x69c>)
 80026b0:	4293      	cmp	r3, r2
 80026b2:	d03b      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a26      	ldr	r2, [pc, #152]	@ (8002754 <HAL_DMA_IRQHandler+0x6a0>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d036      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	4a25      	ldr	r2, [pc, #148]	@ (8002758 <HAL_DMA_IRQHandler+0x6a4>)
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d031      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4a23      	ldr	r2, [pc, #140]	@ (800275c <HAL_DMA_IRQHandler+0x6a8>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d02c      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4a22      	ldr	r2, [pc, #136]	@ (8002760 <HAL_DMA_IRQHandler+0x6ac>)
 80026d8:	4293      	cmp	r3, r2
 80026da:	d027      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a20      	ldr	r2, [pc, #128]	@ (8002764 <HAL_DMA_IRQHandler+0x6b0>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d022      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4a1f      	ldr	r2, [pc, #124]	@ (8002768 <HAL_DMA_IRQHandler+0x6b4>)
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d01d      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a1d      	ldr	r2, [pc, #116]	@ (800276c <HAL_DMA_IRQHandler+0x6b8>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d018      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4a1c      	ldr	r2, [pc, #112]	@ (8002770 <HAL_DMA_IRQHandler+0x6bc>)
 8002700:	4293      	cmp	r3, r2
 8002702:	d013      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a1a      	ldr	r2, [pc, #104]	@ (8002774 <HAL_DMA_IRQHandler+0x6c0>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d00e      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4a19      	ldr	r2, [pc, #100]	@ (8002778 <HAL_DMA_IRQHandler+0x6c4>)
 8002714:	4293      	cmp	r3, r2
 8002716:	d009      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a17      	ldr	r2, [pc, #92]	@ (800277c <HAL_DMA_IRQHandler+0x6c8>)
 800271e:	4293      	cmp	r3, r2
 8002720:	d004      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4a16      	ldr	r2, [pc, #88]	@ (8002780 <HAL_DMA_IRQHandler+0x6cc>)
 8002728:	4293      	cmp	r3, r2
 800272a:	d12b      	bne.n	8002784 <HAL_DMA_IRQHandler+0x6d0>
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f003 0310 	and.w	r3, r3, #16
 8002736:	2b00      	cmp	r3, #0
 8002738:	bf14      	ite	ne
 800273a:	2301      	movne	r3, #1
 800273c:	2300      	moveq	r3, #0
 800273e:	b2db      	uxtb	r3, r3
 8002740:	e02a      	b.n	8002798 <HAL_DMA_IRQHandler+0x6e4>
 8002742:	bf00      	nop
 8002744:	40020010 	.word	0x40020010
 8002748:	40020028 	.word	0x40020028
 800274c:	40020040 	.word	0x40020040
 8002750:	40020058 	.word	0x40020058
 8002754:	40020070 	.word	0x40020070
 8002758:	40020088 	.word	0x40020088
 800275c:	400200a0 	.word	0x400200a0
 8002760:	400200b8 	.word	0x400200b8
 8002764:	40020410 	.word	0x40020410
 8002768:	40020428 	.word	0x40020428
 800276c:	40020440 	.word	0x40020440
 8002770:	40020458 	.word	0x40020458
 8002774:	40020470 	.word	0x40020470
 8002778:	40020488 	.word	0x40020488
 800277c:	400204a0 	.word	0x400204a0
 8002780:	400204b8 	.word	0x400204b8
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f003 0302 	and.w	r3, r3, #2
 800278e:	2b00      	cmp	r3, #0
 8002790:	bf14      	ite	ne
 8002792:	2301      	movne	r3, #1
 8002794:	2300      	moveq	r3, #0
 8002796:	b2db      	uxtb	r3, r3
 8002798:	2b00      	cmp	r3, #0
 800279a:	f000 8087 	beq.w	80028ac <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027a2:	f003 031f 	and.w	r3, r3, #31
 80027a6:	2220      	movs	r2, #32
 80027a8:	409a      	lsls	r2, r3
 80027aa:	6a3b      	ldr	r3, [r7, #32]
 80027ac:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80027b4:	b2db      	uxtb	r3, r3
 80027b6:	2b04      	cmp	r3, #4
 80027b8:	d139      	bne.n	800282e <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	681a      	ldr	r2, [r3, #0]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f022 0216 	bic.w	r2, r2, #22
 80027c8:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	695a      	ldr	r2, [r3, #20]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80027d8:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d103      	bne.n	80027ea <HAL_DMA_IRQHandler+0x736>
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d007      	beq.n	80027fa <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	681a      	ldr	r2, [r3, #0]
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f022 0208 	bic.w	r2, r2, #8
 80027f8:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027fe:	f003 031f 	and.w	r3, r3, #31
 8002802:	223f      	movs	r2, #63	@ 0x3f
 8002804:	409a      	lsls	r2, r3
 8002806:	6a3b      	ldr	r3, [r7, #32]
 8002808:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2201      	movs	r2, #1
 800280e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2200      	movs	r2, #0
 8002816:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800281e:	2b00      	cmp	r3, #0
 8002820:	f000 834a 	beq.w	8002eb8 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002828:	6878      	ldr	r0, [r7, #4]
 800282a:	4798      	blx	r3
          }
          return;
 800282c:	e344      	b.n	8002eb8 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002838:	2b00      	cmp	r3, #0
 800283a:	d018      	beq.n	800286e <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002846:	2b00      	cmp	r3, #0
 8002848:	d108      	bne.n	800285c <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800284e:	2b00      	cmp	r3, #0
 8002850:	d02c      	beq.n	80028ac <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002856:	6878      	ldr	r0, [r7, #4]
 8002858:	4798      	blx	r3
 800285a:	e027      	b.n	80028ac <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002860:	2b00      	cmp	r3, #0
 8002862:	d023      	beq.n	80028ac <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002868:	6878      	ldr	r0, [r7, #4]
 800286a:	4798      	blx	r3
 800286c:	e01e      	b.n	80028ac <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002878:	2b00      	cmp	r3, #0
 800287a:	d10f      	bne.n	800289c <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	681a      	ldr	r2, [r3, #0]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f022 0210 	bic.w	r2, r2, #16
 800288a:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2201      	movs	r2, #1
 8002890:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2200      	movs	r2, #0
 8002898:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d003      	beq.n	80028ac <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028a8:	6878      	ldr	r0, [r7, #4]
 80028aa:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	f000 8306 	beq.w	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028ba:	f003 0301 	and.w	r3, r3, #1
 80028be:	2b00      	cmp	r3, #0
 80028c0:	f000 8088 	beq.w	80029d4 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2204      	movs	r2, #4
 80028c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4a7a      	ldr	r2, [pc, #488]	@ (8002abc <HAL_DMA_IRQHandler+0xa08>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d04a      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	4a79      	ldr	r2, [pc, #484]	@ (8002ac0 <HAL_DMA_IRQHandler+0xa0c>)
 80028dc:	4293      	cmp	r3, r2
 80028de:	d045      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a77      	ldr	r2, [pc, #476]	@ (8002ac4 <HAL_DMA_IRQHandler+0xa10>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d040      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4a76      	ldr	r2, [pc, #472]	@ (8002ac8 <HAL_DMA_IRQHandler+0xa14>)
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d03b      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a74      	ldr	r2, [pc, #464]	@ (8002acc <HAL_DMA_IRQHandler+0xa18>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d036      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4a73      	ldr	r2, [pc, #460]	@ (8002ad0 <HAL_DMA_IRQHandler+0xa1c>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d031      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4a71      	ldr	r2, [pc, #452]	@ (8002ad4 <HAL_DMA_IRQHandler+0xa20>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d02c      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	4a70      	ldr	r2, [pc, #448]	@ (8002ad8 <HAL_DMA_IRQHandler+0xa24>)
 8002918:	4293      	cmp	r3, r2
 800291a:	d027      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4a6e      	ldr	r2, [pc, #440]	@ (8002adc <HAL_DMA_IRQHandler+0xa28>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d022      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4a6d      	ldr	r2, [pc, #436]	@ (8002ae0 <HAL_DMA_IRQHandler+0xa2c>)
 800292c:	4293      	cmp	r3, r2
 800292e:	d01d      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a6b      	ldr	r2, [pc, #428]	@ (8002ae4 <HAL_DMA_IRQHandler+0xa30>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d018      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4a6a      	ldr	r2, [pc, #424]	@ (8002ae8 <HAL_DMA_IRQHandler+0xa34>)
 8002940:	4293      	cmp	r3, r2
 8002942:	d013      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4a68      	ldr	r2, [pc, #416]	@ (8002aec <HAL_DMA_IRQHandler+0xa38>)
 800294a:	4293      	cmp	r3, r2
 800294c:	d00e      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4a67      	ldr	r2, [pc, #412]	@ (8002af0 <HAL_DMA_IRQHandler+0xa3c>)
 8002954:	4293      	cmp	r3, r2
 8002956:	d009      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4a65      	ldr	r2, [pc, #404]	@ (8002af4 <HAL_DMA_IRQHandler+0xa40>)
 800295e:	4293      	cmp	r3, r2
 8002960:	d004      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4a64      	ldr	r2, [pc, #400]	@ (8002af8 <HAL_DMA_IRQHandler+0xa44>)
 8002968:	4293      	cmp	r3, r2
 800296a:	d108      	bne.n	800297e <HAL_DMA_IRQHandler+0x8ca>
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f022 0201 	bic.w	r2, r2, #1
 800297a:	601a      	str	r2, [r3, #0]
 800297c:	e007      	b.n	800298e <HAL_DMA_IRQHandler+0x8da>
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	681a      	ldr	r2, [r3, #0]
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f022 0201 	bic.w	r2, r2, #1
 800298c:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	3301      	adds	r3, #1
 8002992:	60fb      	str	r3, [r7, #12]
 8002994:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002996:	429a      	cmp	r2, r3
 8002998:	d307      	bcc.n	80029aa <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f003 0301 	and.w	r3, r3, #1
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d1f2      	bne.n	800298e <HAL_DMA_IRQHandler+0x8da>
 80029a8:	e000      	b.n	80029ac <HAL_DMA_IRQHandler+0x8f8>
            break;
 80029aa:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f003 0301 	and.w	r3, r3, #1
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d004      	beq.n	80029c4 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2203      	movs	r2, #3
 80029be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 80029c2:	e003      	b.n	80029cc <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2201      	movs	r2, #1
 80029c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2200      	movs	r2, #0
 80029d0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029d8:	2b00      	cmp	r3, #0
 80029da:	f000 8272 	beq.w	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029e2:	6878      	ldr	r0, [r7, #4]
 80029e4:	4798      	blx	r3
 80029e6:	e26c      	b.n	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a43      	ldr	r2, [pc, #268]	@ (8002afc <HAL_DMA_IRQHandler+0xa48>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d022      	beq.n	8002a38 <HAL_DMA_IRQHandler+0x984>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4a42      	ldr	r2, [pc, #264]	@ (8002b00 <HAL_DMA_IRQHandler+0xa4c>)
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d01d      	beq.n	8002a38 <HAL_DMA_IRQHandler+0x984>
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4a40      	ldr	r2, [pc, #256]	@ (8002b04 <HAL_DMA_IRQHandler+0xa50>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d018      	beq.n	8002a38 <HAL_DMA_IRQHandler+0x984>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4a3f      	ldr	r2, [pc, #252]	@ (8002b08 <HAL_DMA_IRQHandler+0xa54>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d013      	beq.n	8002a38 <HAL_DMA_IRQHandler+0x984>
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a3d      	ldr	r2, [pc, #244]	@ (8002b0c <HAL_DMA_IRQHandler+0xa58>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d00e      	beq.n	8002a38 <HAL_DMA_IRQHandler+0x984>
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4a3c      	ldr	r2, [pc, #240]	@ (8002b10 <HAL_DMA_IRQHandler+0xa5c>)
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d009      	beq.n	8002a38 <HAL_DMA_IRQHandler+0x984>
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	4a3a      	ldr	r2, [pc, #232]	@ (8002b14 <HAL_DMA_IRQHandler+0xa60>)
 8002a2a:	4293      	cmp	r3, r2
 8002a2c:	d004      	beq.n	8002a38 <HAL_DMA_IRQHandler+0x984>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	4a39      	ldr	r2, [pc, #228]	@ (8002b18 <HAL_DMA_IRQHandler+0xa64>)
 8002a34:	4293      	cmp	r3, r2
 8002a36:	d101      	bne.n	8002a3c <HAL_DMA_IRQHandler+0x988>
 8002a38:	2301      	movs	r3, #1
 8002a3a:	e000      	b.n	8002a3e <HAL_DMA_IRQHandler+0x98a>
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	f000 823f 	beq.w	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a50:	f003 031f 	and.w	r3, r3, #31
 8002a54:	2204      	movs	r2, #4
 8002a56:	409a      	lsls	r2, r3
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	4013      	ands	r3, r2
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	f000 80cd 	beq.w	8002bfc <HAL_DMA_IRQHandler+0xb48>
 8002a62:	693b      	ldr	r3, [r7, #16]
 8002a64:	f003 0304 	and.w	r3, r3, #4
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	f000 80c7 	beq.w	8002bfc <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a72:	f003 031f 	and.w	r3, r3, #31
 8002a76:	2204      	movs	r2, #4
 8002a78:	409a      	lsls	r2, r3
 8002a7a:	69fb      	ldr	r3, [r7, #28]
 8002a7c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002a7e:	693b      	ldr	r3, [r7, #16]
 8002a80:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d049      	beq.n	8002b1c <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002a88:	693b      	ldr	r3, [r7, #16]
 8002a8a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d109      	bne.n	8002aa6 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	f000 8210 	beq.w	8002ebc <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002aa0:	6878      	ldr	r0, [r7, #4]
 8002aa2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002aa4:	e20a      	b.n	8002ebc <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	f000 8206 	beq.w	8002ebc <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ab4:	6878      	ldr	r0, [r7, #4]
 8002ab6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002ab8:	e200      	b.n	8002ebc <HAL_DMA_IRQHandler+0xe08>
 8002aba:	bf00      	nop
 8002abc:	40020010 	.word	0x40020010
 8002ac0:	40020028 	.word	0x40020028
 8002ac4:	40020040 	.word	0x40020040
 8002ac8:	40020058 	.word	0x40020058
 8002acc:	40020070 	.word	0x40020070
 8002ad0:	40020088 	.word	0x40020088
 8002ad4:	400200a0 	.word	0x400200a0
 8002ad8:	400200b8 	.word	0x400200b8
 8002adc:	40020410 	.word	0x40020410
 8002ae0:	40020428 	.word	0x40020428
 8002ae4:	40020440 	.word	0x40020440
 8002ae8:	40020458 	.word	0x40020458
 8002aec:	40020470 	.word	0x40020470
 8002af0:	40020488 	.word	0x40020488
 8002af4:	400204a0 	.word	0x400204a0
 8002af8:	400204b8 	.word	0x400204b8
 8002afc:	58025408 	.word	0x58025408
 8002b00:	5802541c 	.word	0x5802541c
 8002b04:	58025430 	.word	0x58025430
 8002b08:	58025444 	.word	0x58025444
 8002b0c:	58025458 	.word	0x58025458
 8002b10:	5802546c 	.word	0x5802546c
 8002b14:	58025480 	.word	0x58025480
 8002b18:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002b1c:	693b      	ldr	r3, [r7, #16]
 8002b1e:	f003 0320 	and.w	r3, r3, #32
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d160      	bne.n	8002be8 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4a7f      	ldr	r2, [pc, #508]	@ (8002d28 <HAL_DMA_IRQHandler+0xc74>)
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	d04a      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a7d      	ldr	r2, [pc, #500]	@ (8002d2c <HAL_DMA_IRQHandler+0xc78>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d045      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4a7c      	ldr	r2, [pc, #496]	@ (8002d30 <HAL_DMA_IRQHandler+0xc7c>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d040      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a7a      	ldr	r2, [pc, #488]	@ (8002d34 <HAL_DMA_IRQHandler+0xc80>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d03b      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4a79      	ldr	r2, [pc, #484]	@ (8002d38 <HAL_DMA_IRQHandler+0xc84>)
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d036      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4a77      	ldr	r2, [pc, #476]	@ (8002d3c <HAL_DMA_IRQHandler+0xc88>)
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d031      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4a76      	ldr	r2, [pc, #472]	@ (8002d40 <HAL_DMA_IRQHandler+0xc8c>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d02c      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a74      	ldr	r2, [pc, #464]	@ (8002d44 <HAL_DMA_IRQHandler+0xc90>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d027      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4a73      	ldr	r2, [pc, #460]	@ (8002d48 <HAL_DMA_IRQHandler+0xc94>)
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d022      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a71      	ldr	r2, [pc, #452]	@ (8002d4c <HAL_DMA_IRQHandler+0xc98>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d01d      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4a70      	ldr	r2, [pc, #448]	@ (8002d50 <HAL_DMA_IRQHandler+0xc9c>)
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d018      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4a6e      	ldr	r2, [pc, #440]	@ (8002d54 <HAL_DMA_IRQHandler+0xca0>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d013      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4a6d      	ldr	r2, [pc, #436]	@ (8002d58 <HAL_DMA_IRQHandler+0xca4>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d00e      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a6b      	ldr	r2, [pc, #428]	@ (8002d5c <HAL_DMA_IRQHandler+0xca8>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d009      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4a6a      	ldr	r2, [pc, #424]	@ (8002d60 <HAL_DMA_IRQHandler+0xcac>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d004      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a68      	ldr	r2, [pc, #416]	@ (8002d64 <HAL_DMA_IRQHandler+0xcb0>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d108      	bne.n	8002bd8 <HAL_DMA_IRQHandler+0xb24>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	681a      	ldr	r2, [r3, #0]
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f022 0208 	bic.w	r2, r2, #8
 8002bd4:	601a      	str	r2, [r3, #0]
 8002bd6:	e007      	b.n	8002be8 <HAL_DMA_IRQHandler+0xb34>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	681a      	ldr	r2, [r3, #0]
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f022 0204 	bic.w	r2, r2, #4
 8002be6:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	f000 8165 	beq.w	8002ebc <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bf6:	6878      	ldr	r0, [r7, #4]
 8002bf8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002bfa:	e15f      	b.n	8002ebc <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c00:	f003 031f 	and.w	r3, r3, #31
 8002c04:	2202      	movs	r2, #2
 8002c06:	409a      	lsls	r2, r3
 8002c08:	697b      	ldr	r3, [r7, #20]
 8002c0a:	4013      	ands	r3, r2
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	f000 80c5 	beq.w	8002d9c <HAL_DMA_IRQHandler+0xce8>
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	f003 0302 	and.w	r3, r3, #2
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	f000 80bf 	beq.w	8002d9c <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c22:	f003 031f 	and.w	r3, r3, #31
 8002c26:	2202      	movs	r2, #2
 8002c28:	409a      	lsls	r2, r3
 8002c2a:	69fb      	ldr	r3, [r7, #28]
 8002c2c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d018      	beq.n	8002c6a <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002c38:	693b      	ldr	r3, [r7, #16]
 8002c3a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d109      	bne.n	8002c56 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	f000 813a 	beq.w	8002ec0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c50:	6878      	ldr	r0, [r7, #4]
 8002c52:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002c54:	e134      	b.n	8002ec0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	f000 8130 	beq.w	8002ec0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c64:	6878      	ldr	r0, [r7, #4]
 8002c66:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002c68:	e12a      	b.n	8002ec0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002c6a:	693b      	ldr	r3, [r7, #16]
 8002c6c:	f003 0320 	and.w	r3, r3, #32
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	f040 8089 	bne.w	8002d88 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4a2b      	ldr	r2, [pc, #172]	@ (8002d28 <HAL_DMA_IRQHandler+0xc74>)
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d04a      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a29      	ldr	r2, [pc, #164]	@ (8002d2c <HAL_DMA_IRQHandler+0xc78>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d045      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a28      	ldr	r2, [pc, #160]	@ (8002d30 <HAL_DMA_IRQHandler+0xc7c>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d040      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a26      	ldr	r2, [pc, #152]	@ (8002d34 <HAL_DMA_IRQHandler+0xc80>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d03b      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4a25      	ldr	r2, [pc, #148]	@ (8002d38 <HAL_DMA_IRQHandler+0xc84>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d036      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a23      	ldr	r2, [pc, #140]	@ (8002d3c <HAL_DMA_IRQHandler+0xc88>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d031      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4a22      	ldr	r2, [pc, #136]	@ (8002d40 <HAL_DMA_IRQHandler+0xc8c>)
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d02c      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a20      	ldr	r2, [pc, #128]	@ (8002d44 <HAL_DMA_IRQHandler+0xc90>)
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d027      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4a1f      	ldr	r2, [pc, #124]	@ (8002d48 <HAL_DMA_IRQHandler+0xc94>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d022      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a1d      	ldr	r2, [pc, #116]	@ (8002d4c <HAL_DMA_IRQHandler+0xc98>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d01d      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4a1c      	ldr	r2, [pc, #112]	@ (8002d50 <HAL_DMA_IRQHandler+0xc9c>)
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	d018      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4a1a      	ldr	r2, [pc, #104]	@ (8002d54 <HAL_DMA_IRQHandler+0xca0>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d013      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4a19      	ldr	r2, [pc, #100]	@ (8002d58 <HAL_DMA_IRQHandler+0xca4>)
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d00e      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4a17      	ldr	r2, [pc, #92]	@ (8002d5c <HAL_DMA_IRQHandler+0xca8>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d009      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4a16      	ldr	r2, [pc, #88]	@ (8002d60 <HAL_DMA_IRQHandler+0xcac>)
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d004      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4a14      	ldr	r2, [pc, #80]	@ (8002d64 <HAL_DMA_IRQHandler+0xcb0>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d128      	bne.n	8002d68 <HAL_DMA_IRQHandler+0xcb4>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	681a      	ldr	r2, [r3, #0]
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f022 0214 	bic.w	r2, r2, #20
 8002d24:	601a      	str	r2, [r3, #0]
 8002d26:	e027      	b.n	8002d78 <HAL_DMA_IRQHandler+0xcc4>
 8002d28:	40020010 	.word	0x40020010
 8002d2c:	40020028 	.word	0x40020028
 8002d30:	40020040 	.word	0x40020040
 8002d34:	40020058 	.word	0x40020058
 8002d38:	40020070 	.word	0x40020070
 8002d3c:	40020088 	.word	0x40020088
 8002d40:	400200a0 	.word	0x400200a0
 8002d44:	400200b8 	.word	0x400200b8
 8002d48:	40020410 	.word	0x40020410
 8002d4c:	40020428 	.word	0x40020428
 8002d50:	40020440 	.word	0x40020440
 8002d54:	40020458 	.word	0x40020458
 8002d58:	40020470 	.word	0x40020470
 8002d5c:	40020488 	.word	0x40020488
 8002d60:	400204a0 	.word	0x400204a0
 8002d64:	400204b8 	.word	0x400204b8
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	681a      	ldr	r2, [r3, #0]
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f022 020a 	bic.w	r2, r2, #10
 8002d76:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2200      	movs	r2, #0
 8002d84:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	f000 8097 	beq.w	8002ec0 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d96:	6878      	ldr	r0, [r7, #4]
 8002d98:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002d9a:	e091      	b.n	8002ec0 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002da0:	f003 031f 	and.w	r3, r3, #31
 8002da4:	2208      	movs	r2, #8
 8002da6:	409a      	lsls	r2, r3
 8002da8:	697b      	ldr	r3, [r7, #20]
 8002daa:	4013      	ands	r3, r2
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	f000 8088 	beq.w	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	f003 0308 	and.w	r3, r3, #8
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	f000 8082 	beq.w	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4a41      	ldr	r2, [pc, #260]	@ (8002ec8 <HAL_DMA_IRQHandler+0xe14>)
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d04a      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4a3f      	ldr	r2, [pc, #252]	@ (8002ecc <HAL_DMA_IRQHandler+0xe18>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d045      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4a3e      	ldr	r2, [pc, #248]	@ (8002ed0 <HAL_DMA_IRQHandler+0xe1c>)
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d040      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a3c      	ldr	r2, [pc, #240]	@ (8002ed4 <HAL_DMA_IRQHandler+0xe20>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d03b      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4a3b      	ldr	r2, [pc, #236]	@ (8002ed8 <HAL_DMA_IRQHandler+0xe24>)
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d036      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4a39      	ldr	r2, [pc, #228]	@ (8002edc <HAL_DMA_IRQHandler+0xe28>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d031      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	4a38      	ldr	r2, [pc, #224]	@ (8002ee0 <HAL_DMA_IRQHandler+0xe2c>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d02c      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a36      	ldr	r2, [pc, #216]	@ (8002ee4 <HAL_DMA_IRQHandler+0xe30>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d027      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a35      	ldr	r2, [pc, #212]	@ (8002ee8 <HAL_DMA_IRQHandler+0xe34>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d022      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a33      	ldr	r2, [pc, #204]	@ (8002eec <HAL_DMA_IRQHandler+0xe38>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d01d      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a32      	ldr	r2, [pc, #200]	@ (8002ef0 <HAL_DMA_IRQHandler+0xe3c>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d018      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a30      	ldr	r2, [pc, #192]	@ (8002ef4 <HAL_DMA_IRQHandler+0xe40>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d013      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4a2f      	ldr	r2, [pc, #188]	@ (8002ef8 <HAL_DMA_IRQHandler+0xe44>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d00e      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a2d      	ldr	r2, [pc, #180]	@ (8002efc <HAL_DMA_IRQHandler+0xe48>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d009      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4a2c      	ldr	r2, [pc, #176]	@ (8002f00 <HAL_DMA_IRQHandler+0xe4c>)
 8002e50:	4293      	cmp	r3, r2
 8002e52:	d004      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a2a      	ldr	r2, [pc, #168]	@ (8002f04 <HAL_DMA_IRQHandler+0xe50>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d108      	bne.n	8002e70 <HAL_DMA_IRQHandler+0xdbc>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	681a      	ldr	r2, [r3, #0]
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f022 021c 	bic.w	r2, r2, #28
 8002e6c:	601a      	str	r2, [r3, #0]
 8002e6e:	e007      	b.n	8002e80 <HAL_DMA_IRQHandler+0xdcc>
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	681a      	ldr	r2, [r3, #0]
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f022 020e 	bic.w	r2, r2, #14
 8002e7e:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e84:	f003 031f 	and.w	r3, r3, #31
 8002e88:	2201      	movs	r2, #1
 8002e8a:	409a      	lsls	r2, r3
 8002e8c:	69fb      	ldr	r3, [r7, #28]
 8002e8e:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2201      	movs	r2, #1
 8002e94:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2201      	movs	r2, #1
 8002e9a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d009      	beq.n	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eb2:	6878      	ldr	r0, [r7, #4]
 8002eb4:	4798      	blx	r3
 8002eb6:	e004      	b.n	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8002eb8:	bf00      	nop
 8002eba:	e002      	b.n	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002ebc:	bf00      	nop
 8002ebe:	e000      	b.n	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002ec0:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8002ec2:	3728      	adds	r7, #40	@ 0x28
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bd80      	pop	{r7, pc}
 8002ec8:	40020010 	.word	0x40020010
 8002ecc:	40020028 	.word	0x40020028
 8002ed0:	40020040 	.word	0x40020040
 8002ed4:	40020058 	.word	0x40020058
 8002ed8:	40020070 	.word	0x40020070
 8002edc:	40020088 	.word	0x40020088
 8002ee0:	400200a0 	.word	0x400200a0
 8002ee4:	400200b8 	.word	0x400200b8
 8002ee8:	40020410 	.word	0x40020410
 8002eec:	40020428 	.word	0x40020428
 8002ef0:	40020440 	.word	0x40020440
 8002ef4:	40020458 	.word	0x40020458
 8002ef8:	40020470 	.word	0x40020470
 8002efc:	40020488 	.word	0x40020488
 8002f00:	400204a0 	.word	0x400204a0
 8002f04:	400204b8 	.word	0x400204b8

08002f08 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(const DMA_HandleTypeDef *hdma)
{
 8002f08:	b480      	push	{r7}
 8002f0a:	b083      	sub	sp, #12
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8002f14:	4618      	mov	r0, r3
 8002f16:	370c      	adds	r7, #12
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1e:	4770      	bx	lr

08002f20 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b087      	sub	sp, #28
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	60f8      	str	r0, [r7, #12]
 8002f28:	60b9      	str	r1, [r7, #8]
 8002f2a:	607a      	str	r2, [r7, #4]
 8002f2c:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f32:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f38:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4a7f      	ldr	r2, [pc, #508]	@ (800313c <DMA_SetConfig+0x21c>)
 8002f40:	4293      	cmp	r3, r2
 8002f42:	d072      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4a7d      	ldr	r2, [pc, #500]	@ (8003140 <DMA_SetConfig+0x220>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d06d      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4a7c      	ldr	r2, [pc, #496]	@ (8003144 <DMA_SetConfig+0x224>)
 8002f54:	4293      	cmp	r3, r2
 8002f56:	d068      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4a7a      	ldr	r2, [pc, #488]	@ (8003148 <DMA_SetConfig+0x228>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d063      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	4a79      	ldr	r2, [pc, #484]	@ (800314c <DMA_SetConfig+0x22c>)
 8002f68:	4293      	cmp	r3, r2
 8002f6a:	d05e      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4a77      	ldr	r2, [pc, #476]	@ (8003150 <DMA_SetConfig+0x230>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d059      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	4a76      	ldr	r2, [pc, #472]	@ (8003154 <DMA_SetConfig+0x234>)
 8002f7c:	4293      	cmp	r3, r2
 8002f7e:	d054      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a74      	ldr	r2, [pc, #464]	@ (8003158 <DMA_SetConfig+0x238>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d04f      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4a73      	ldr	r2, [pc, #460]	@ (800315c <DMA_SetConfig+0x23c>)
 8002f90:	4293      	cmp	r3, r2
 8002f92:	d04a      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4a71      	ldr	r2, [pc, #452]	@ (8003160 <DMA_SetConfig+0x240>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d045      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4a70      	ldr	r2, [pc, #448]	@ (8003164 <DMA_SetConfig+0x244>)
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	d040      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	4a6e      	ldr	r2, [pc, #440]	@ (8003168 <DMA_SetConfig+0x248>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d03b      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	4a6d      	ldr	r2, [pc, #436]	@ (800316c <DMA_SetConfig+0x24c>)
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	d036      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a6b      	ldr	r2, [pc, #428]	@ (8003170 <DMA_SetConfig+0x250>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d031      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4a6a      	ldr	r2, [pc, #424]	@ (8003174 <DMA_SetConfig+0x254>)
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d02c      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a68      	ldr	r2, [pc, #416]	@ (8003178 <DMA_SetConfig+0x258>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d027      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4a67      	ldr	r2, [pc, #412]	@ (800317c <DMA_SetConfig+0x25c>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d022      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a65      	ldr	r2, [pc, #404]	@ (8003180 <DMA_SetConfig+0x260>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d01d      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4a64      	ldr	r2, [pc, #400]	@ (8003184 <DMA_SetConfig+0x264>)
 8002ff4:	4293      	cmp	r3, r2
 8002ff6:	d018      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a62      	ldr	r2, [pc, #392]	@ (8003188 <DMA_SetConfig+0x268>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d013      	beq.n	800302a <DMA_SetConfig+0x10a>
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	4a61      	ldr	r2, [pc, #388]	@ (800318c <DMA_SetConfig+0x26c>)
 8003008:	4293      	cmp	r3, r2
 800300a:	d00e      	beq.n	800302a <DMA_SetConfig+0x10a>
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a5f      	ldr	r2, [pc, #380]	@ (8003190 <DMA_SetConfig+0x270>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d009      	beq.n	800302a <DMA_SetConfig+0x10a>
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4a5e      	ldr	r2, [pc, #376]	@ (8003194 <DMA_SetConfig+0x274>)
 800301c:	4293      	cmp	r3, r2
 800301e:	d004      	beq.n	800302a <DMA_SetConfig+0x10a>
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4a5c      	ldr	r2, [pc, #368]	@ (8003198 <DMA_SetConfig+0x278>)
 8003026:	4293      	cmp	r3, r2
 8003028:	d101      	bne.n	800302e <DMA_SetConfig+0x10e>
 800302a:	2301      	movs	r3, #1
 800302c:	e000      	b.n	8003030 <DMA_SetConfig+0x110>
 800302e:	2300      	movs	r3, #0
 8003030:	2b00      	cmp	r3, #0
 8003032:	d00d      	beq.n	8003050 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003038:	68fa      	ldr	r2, [r7, #12]
 800303a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800303c:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003042:	2b00      	cmp	r3, #0
 8003044:	d004      	beq.n	8003050 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800304a:	68fa      	ldr	r2, [r7, #12]
 800304c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800304e:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a39      	ldr	r2, [pc, #228]	@ (800313c <DMA_SetConfig+0x21c>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d04a      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4a38      	ldr	r2, [pc, #224]	@ (8003140 <DMA_SetConfig+0x220>)
 8003060:	4293      	cmp	r3, r2
 8003062:	d045      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4a36      	ldr	r2, [pc, #216]	@ (8003144 <DMA_SetConfig+0x224>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d040      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4a35      	ldr	r2, [pc, #212]	@ (8003148 <DMA_SetConfig+0x228>)
 8003074:	4293      	cmp	r3, r2
 8003076:	d03b      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4a33      	ldr	r2, [pc, #204]	@ (800314c <DMA_SetConfig+0x22c>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d036      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4a32      	ldr	r2, [pc, #200]	@ (8003150 <DMA_SetConfig+0x230>)
 8003088:	4293      	cmp	r3, r2
 800308a:	d031      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4a30      	ldr	r2, [pc, #192]	@ (8003154 <DMA_SetConfig+0x234>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d02c      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a2f      	ldr	r2, [pc, #188]	@ (8003158 <DMA_SetConfig+0x238>)
 800309c:	4293      	cmp	r3, r2
 800309e:	d027      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a2d      	ldr	r2, [pc, #180]	@ (800315c <DMA_SetConfig+0x23c>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d022      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a2c      	ldr	r2, [pc, #176]	@ (8003160 <DMA_SetConfig+0x240>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d01d      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	4a2a      	ldr	r2, [pc, #168]	@ (8003164 <DMA_SetConfig+0x244>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d018      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4a29      	ldr	r2, [pc, #164]	@ (8003168 <DMA_SetConfig+0x248>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d013      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a27      	ldr	r2, [pc, #156]	@ (800316c <DMA_SetConfig+0x24c>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d00e      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a26      	ldr	r2, [pc, #152]	@ (8003170 <DMA_SetConfig+0x250>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d009      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a24      	ldr	r2, [pc, #144]	@ (8003174 <DMA_SetConfig+0x254>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d004      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4a23      	ldr	r2, [pc, #140]	@ (8003178 <DMA_SetConfig+0x258>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d101      	bne.n	80030f4 <DMA_SetConfig+0x1d4>
 80030f0:	2301      	movs	r3, #1
 80030f2:	e000      	b.n	80030f6 <DMA_SetConfig+0x1d6>
 80030f4:	2300      	movs	r3, #0
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d059      	beq.n	80031ae <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030fe:	f003 031f 	and.w	r3, r3, #31
 8003102:	223f      	movs	r2, #63	@ 0x3f
 8003104:	409a      	lsls	r2, r3
 8003106:	697b      	ldr	r3, [r7, #20]
 8003108:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	681a      	ldr	r2, [r3, #0]
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003118:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	683a      	ldr	r2, [r7, #0]
 8003120:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	689b      	ldr	r3, [r3, #8]
 8003126:	2b40      	cmp	r3, #64	@ 0x40
 8003128:	d138      	bne.n	800319c <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	687a      	ldr	r2, [r7, #4]
 8003130:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	68ba      	ldr	r2, [r7, #8]
 8003138:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800313a:	e086      	b.n	800324a <DMA_SetConfig+0x32a>
 800313c:	40020010 	.word	0x40020010
 8003140:	40020028 	.word	0x40020028
 8003144:	40020040 	.word	0x40020040
 8003148:	40020058 	.word	0x40020058
 800314c:	40020070 	.word	0x40020070
 8003150:	40020088 	.word	0x40020088
 8003154:	400200a0 	.word	0x400200a0
 8003158:	400200b8 	.word	0x400200b8
 800315c:	40020410 	.word	0x40020410
 8003160:	40020428 	.word	0x40020428
 8003164:	40020440 	.word	0x40020440
 8003168:	40020458 	.word	0x40020458
 800316c:	40020470 	.word	0x40020470
 8003170:	40020488 	.word	0x40020488
 8003174:	400204a0 	.word	0x400204a0
 8003178:	400204b8 	.word	0x400204b8
 800317c:	58025408 	.word	0x58025408
 8003180:	5802541c 	.word	0x5802541c
 8003184:	58025430 	.word	0x58025430
 8003188:	58025444 	.word	0x58025444
 800318c:	58025458 	.word	0x58025458
 8003190:	5802546c 	.word	0x5802546c
 8003194:	58025480 	.word	0x58025480
 8003198:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	68ba      	ldr	r2, [r7, #8]
 80031a2:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	687a      	ldr	r2, [r7, #4]
 80031aa:	60da      	str	r2, [r3, #12]
}
 80031ac:	e04d      	b.n	800324a <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4a29      	ldr	r2, [pc, #164]	@ (8003258 <DMA_SetConfig+0x338>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d022      	beq.n	80031fe <DMA_SetConfig+0x2de>
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a27      	ldr	r2, [pc, #156]	@ (800325c <DMA_SetConfig+0x33c>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d01d      	beq.n	80031fe <DMA_SetConfig+0x2de>
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4a26      	ldr	r2, [pc, #152]	@ (8003260 <DMA_SetConfig+0x340>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d018      	beq.n	80031fe <DMA_SetConfig+0x2de>
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a24      	ldr	r2, [pc, #144]	@ (8003264 <DMA_SetConfig+0x344>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d013      	beq.n	80031fe <DMA_SetConfig+0x2de>
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	4a23      	ldr	r2, [pc, #140]	@ (8003268 <DMA_SetConfig+0x348>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d00e      	beq.n	80031fe <DMA_SetConfig+0x2de>
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4a21      	ldr	r2, [pc, #132]	@ (800326c <DMA_SetConfig+0x34c>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d009      	beq.n	80031fe <DMA_SetConfig+0x2de>
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a20      	ldr	r2, [pc, #128]	@ (8003270 <DMA_SetConfig+0x350>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d004      	beq.n	80031fe <DMA_SetConfig+0x2de>
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a1e      	ldr	r2, [pc, #120]	@ (8003274 <DMA_SetConfig+0x354>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d101      	bne.n	8003202 <DMA_SetConfig+0x2e2>
 80031fe:	2301      	movs	r3, #1
 8003200:	e000      	b.n	8003204 <DMA_SetConfig+0x2e4>
 8003202:	2300      	movs	r3, #0
 8003204:	2b00      	cmp	r3, #0
 8003206:	d020      	beq.n	800324a <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800320c:	f003 031f 	and.w	r3, r3, #31
 8003210:	2201      	movs	r2, #1
 8003212:	409a      	lsls	r2, r3
 8003214:	693b      	ldr	r3, [r7, #16]
 8003216:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	683a      	ldr	r2, [r7, #0]
 800321e:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	689b      	ldr	r3, [r3, #8]
 8003224:	2b40      	cmp	r3, #64	@ 0x40
 8003226:	d108      	bne.n	800323a <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	687a      	ldr	r2, [r7, #4]
 800322e:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	68ba      	ldr	r2, [r7, #8]
 8003236:	60da      	str	r2, [r3, #12]
}
 8003238:	e007      	b.n	800324a <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	68ba      	ldr	r2, [r7, #8]
 8003240:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	687a      	ldr	r2, [r7, #4]
 8003248:	60da      	str	r2, [r3, #12]
}
 800324a:	bf00      	nop
 800324c:	371c      	adds	r7, #28
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr
 8003256:	bf00      	nop
 8003258:	58025408 	.word	0x58025408
 800325c:	5802541c 	.word	0x5802541c
 8003260:	58025430 	.word	0x58025430
 8003264:	58025444 	.word	0x58025444
 8003268:	58025458 	.word	0x58025458
 800326c:	5802546c 	.word	0x5802546c
 8003270:	58025480 	.word	0x58025480
 8003274:	58025494 	.word	0x58025494

08003278 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003278:	b480      	push	{r7}
 800327a:	b085      	sub	sp, #20
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a42      	ldr	r2, [pc, #264]	@ (8003390 <DMA_CalcBaseAndBitshift+0x118>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d04a      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4a41      	ldr	r2, [pc, #260]	@ (8003394 <DMA_CalcBaseAndBitshift+0x11c>)
 8003290:	4293      	cmp	r3, r2
 8003292:	d045      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4a3f      	ldr	r2, [pc, #252]	@ (8003398 <DMA_CalcBaseAndBitshift+0x120>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d040      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4a3e      	ldr	r2, [pc, #248]	@ (800339c <DMA_CalcBaseAndBitshift+0x124>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d03b      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a3c      	ldr	r2, [pc, #240]	@ (80033a0 <DMA_CalcBaseAndBitshift+0x128>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d036      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a3b      	ldr	r2, [pc, #236]	@ (80033a4 <DMA_CalcBaseAndBitshift+0x12c>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d031      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4a39      	ldr	r2, [pc, #228]	@ (80033a8 <DMA_CalcBaseAndBitshift+0x130>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d02c      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4a38      	ldr	r2, [pc, #224]	@ (80033ac <DMA_CalcBaseAndBitshift+0x134>)
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d027      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4a36      	ldr	r2, [pc, #216]	@ (80033b0 <DMA_CalcBaseAndBitshift+0x138>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d022      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4a35      	ldr	r2, [pc, #212]	@ (80033b4 <DMA_CalcBaseAndBitshift+0x13c>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d01d      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a33      	ldr	r2, [pc, #204]	@ (80033b8 <DMA_CalcBaseAndBitshift+0x140>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d018      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a32      	ldr	r2, [pc, #200]	@ (80033bc <DMA_CalcBaseAndBitshift+0x144>)
 80032f4:	4293      	cmp	r3, r2
 80032f6:	d013      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a30      	ldr	r2, [pc, #192]	@ (80033c0 <DMA_CalcBaseAndBitshift+0x148>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d00e      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4a2f      	ldr	r2, [pc, #188]	@ (80033c4 <DMA_CalcBaseAndBitshift+0x14c>)
 8003308:	4293      	cmp	r3, r2
 800330a:	d009      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a2d      	ldr	r2, [pc, #180]	@ (80033c8 <DMA_CalcBaseAndBitshift+0x150>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d004      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a2c      	ldr	r2, [pc, #176]	@ (80033cc <DMA_CalcBaseAndBitshift+0x154>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d101      	bne.n	8003324 <DMA_CalcBaseAndBitshift+0xac>
 8003320:	2301      	movs	r3, #1
 8003322:	e000      	b.n	8003326 <DMA_CalcBaseAndBitshift+0xae>
 8003324:	2300      	movs	r3, #0
 8003326:	2b00      	cmp	r3, #0
 8003328:	d024      	beq.n	8003374 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	b2db      	uxtb	r3, r3
 8003330:	3b10      	subs	r3, #16
 8003332:	4a27      	ldr	r2, [pc, #156]	@ (80033d0 <DMA_CalcBaseAndBitshift+0x158>)
 8003334:	fba2 2303 	umull	r2, r3, r2, r3
 8003338:	091b      	lsrs	r3, r3, #4
 800333a:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	f003 0307 	and.w	r3, r3, #7
 8003342:	4a24      	ldr	r2, [pc, #144]	@ (80033d4 <DMA_CalcBaseAndBitshift+0x15c>)
 8003344:	5cd3      	ldrb	r3, [r2, r3]
 8003346:	461a      	mov	r2, r3
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	2b03      	cmp	r3, #3
 8003350:	d908      	bls.n	8003364 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	461a      	mov	r2, r3
 8003358:	4b1f      	ldr	r3, [pc, #124]	@ (80033d8 <DMA_CalcBaseAndBitshift+0x160>)
 800335a:	4013      	ands	r3, r2
 800335c:	1d1a      	adds	r2, r3, #4
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	659a      	str	r2, [r3, #88]	@ 0x58
 8003362:	e00d      	b.n	8003380 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	461a      	mov	r2, r3
 800336a:	4b1b      	ldr	r3, [pc, #108]	@ (80033d8 <DMA_CalcBaseAndBitshift+0x160>)
 800336c:	4013      	ands	r3, r2
 800336e:	687a      	ldr	r2, [r7, #4]
 8003370:	6593      	str	r3, [r2, #88]	@ 0x58
 8003372:	e005      	b.n	8003380 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003384:	4618      	mov	r0, r3
 8003386:	3714      	adds	r7, #20
 8003388:	46bd      	mov	sp, r7
 800338a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338e:	4770      	bx	lr
 8003390:	40020010 	.word	0x40020010
 8003394:	40020028 	.word	0x40020028
 8003398:	40020040 	.word	0x40020040
 800339c:	40020058 	.word	0x40020058
 80033a0:	40020070 	.word	0x40020070
 80033a4:	40020088 	.word	0x40020088
 80033a8:	400200a0 	.word	0x400200a0
 80033ac:	400200b8 	.word	0x400200b8
 80033b0:	40020410 	.word	0x40020410
 80033b4:	40020428 	.word	0x40020428
 80033b8:	40020440 	.word	0x40020440
 80033bc:	40020458 	.word	0x40020458
 80033c0:	40020470 	.word	0x40020470
 80033c4:	40020488 	.word	0x40020488
 80033c8:	400204a0 	.word	0x400204a0
 80033cc:	400204b8 	.word	0x400204b8
 80033d0:	aaaaaaab 	.word	0xaaaaaaab
 80033d4:	0800ad88 	.word	0x0800ad88
 80033d8:	fffffc00 	.word	0xfffffc00

080033dc <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 80033dc:	b480      	push	{r7}
 80033de:	b085      	sub	sp, #20
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80033e4:	2300      	movs	r3, #0
 80033e6:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	699b      	ldr	r3, [r3, #24]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d120      	bne.n	8003432 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033f4:	2b03      	cmp	r3, #3
 80033f6:	d858      	bhi.n	80034aa <DMA_CheckFifoParam+0xce>
 80033f8:	a201      	add	r2, pc, #4	@ (adr r2, 8003400 <DMA_CheckFifoParam+0x24>)
 80033fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033fe:	bf00      	nop
 8003400:	08003411 	.word	0x08003411
 8003404:	08003423 	.word	0x08003423
 8003408:	08003411 	.word	0x08003411
 800340c:	080034ab 	.word	0x080034ab
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003414:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003418:	2b00      	cmp	r3, #0
 800341a:	d048      	beq.n	80034ae <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800341c:	2301      	movs	r3, #1
 800341e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003420:	e045      	b.n	80034ae <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003426:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800342a:	d142      	bne.n	80034b2 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800342c:	2301      	movs	r3, #1
 800342e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003430:	e03f      	b.n	80034b2 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	699b      	ldr	r3, [r3, #24]
 8003436:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800343a:	d123      	bne.n	8003484 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003440:	2b03      	cmp	r3, #3
 8003442:	d838      	bhi.n	80034b6 <DMA_CheckFifoParam+0xda>
 8003444:	a201      	add	r2, pc, #4	@ (adr r2, 800344c <DMA_CheckFifoParam+0x70>)
 8003446:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800344a:	bf00      	nop
 800344c:	0800345d 	.word	0x0800345d
 8003450:	08003463 	.word	0x08003463
 8003454:	0800345d 	.word	0x0800345d
 8003458:	08003475 	.word	0x08003475
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800345c:	2301      	movs	r3, #1
 800345e:	73fb      	strb	r3, [r7, #15]
        break;
 8003460:	e030      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003466:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800346a:	2b00      	cmp	r3, #0
 800346c:	d025      	beq.n	80034ba <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800346e:	2301      	movs	r3, #1
 8003470:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003472:	e022      	b.n	80034ba <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003478:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800347c:	d11f      	bne.n	80034be <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800347e:	2301      	movs	r3, #1
 8003480:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003482:	e01c      	b.n	80034be <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003488:	2b02      	cmp	r3, #2
 800348a:	d902      	bls.n	8003492 <DMA_CheckFifoParam+0xb6>
 800348c:	2b03      	cmp	r3, #3
 800348e:	d003      	beq.n	8003498 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8003490:	e018      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8003492:	2301      	movs	r3, #1
 8003494:	73fb      	strb	r3, [r7, #15]
        break;
 8003496:	e015      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800349c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d00e      	beq.n	80034c2 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80034a4:	2301      	movs	r3, #1
 80034a6:	73fb      	strb	r3, [r7, #15]
    break;
 80034a8:	e00b      	b.n	80034c2 <DMA_CheckFifoParam+0xe6>
        break;
 80034aa:	bf00      	nop
 80034ac:	e00a      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
        break;
 80034ae:	bf00      	nop
 80034b0:	e008      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
        break;
 80034b2:	bf00      	nop
 80034b4:	e006      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
        break;
 80034b6:	bf00      	nop
 80034b8:	e004      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
        break;
 80034ba:	bf00      	nop
 80034bc:	e002      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
        break;
 80034be:	bf00      	nop
 80034c0:	e000      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
    break;
 80034c2:	bf00      	nop
    }
  }

  return status;
 80034c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80034c6:	4618      	mov	r0, r3
 80034c8:	3714      	adds	r7, #20
 80034ca:	46bd      	mov	sp, r7
 80034cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d0:	4770      	bx	lr
 80034d2:	bf00      	nop

080034d4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80034d4:	b480      	push	{r7}
 80034d6:	b085      	sub	sp, #20
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4a38      	ldr	r2, [pc, #224]	@ (80035c8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d022      	beq.n	8003532 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a36      	ldr	r2, [pc, #216]	@ (80035cc <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d01d      	beq.n	8003532 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4a35      	ldr	r2, [pc, #212]	@ (80035d0 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d018      	beq.n	8003532 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4a33      	ldr	r2, [pc, #204]	@ (80035d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d013      	beq.n	8003532 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	4a32      	ldr	r2, [pc, #200]	@ (80035d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8003510:	4293      	cmp	r3, r2
 8003512:	d00e      	beq.n	8003532 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4a30      	ldr	r2, [pc, #192]	@ (80035dc <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d009      	beq.n	8003532 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	4a2f      	ldr	r2, [pc, #188]	@ (80035e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d004      	beq.n	8003532 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a2d      	ldr	r2, [pc, #180]	@ (80035e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d101      	bne.n	8003536 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8003532:	2301      	movs	r3, #1
 8003534:	e000      	b.n	8003538 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8003536:	2300      	movs	r3, #0
 8003538:	2b00      	cmp	r3, #0
 800353a:	d01a      	beq.n	8003572 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	b2db      	uxtb	r3, r3
 8003542:	3b08      	subs	r3, #8
 8003544:	4a28      	ldr	r2, [pc, #160]	@ (80035e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8003546:	fba2 2303 	umull	r2, r3, r2, r3
 800354a:	091b      	lsrs	r3, r3, #4
 800354c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800354e:	68fa      	ldr	r2, [r7, #12]
 8003550:	4b26      	ldr	r3, [pc, #152]	@ (80035ec <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8003552:	4413      	add	r3, r2
 8003554:	009b      	lsls	r3, r3, #2
 8003556:	461a      	mov	r2, r3
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	4a24      	ldr	r2, [pc, #144]	@ (80035f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8003560:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	f003 031f 	and.w	r3, r3, #31
 8003568:	2201      	movs	r2, #1
 800356a:	409a      	lsls	r2, r3
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8003570:	e024      	b.n	80035bc <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	b2db      	uxtb	r3, r3
 8003578:	3b10      	subs	r3, #16
 800357a:	4a1e      	ldr	r2, [pc, #120]	@ (80035f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800357c:	fba2 2303 	umull	r2, r3, r2, r3
 8003580:	091b      	lsrs	r3, r3, #4
 8003582:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	4a1c      	ldr	r2, [pc, #112]	@ (80035f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d806      	bhi.n	800359a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800358c:	68bb      	ldr	r3, [r7, #8]
 800358e:	4a1b      	ldr	r2, [pc, #108]	@ (80035fc <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d902      	bls.n	800359a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	3308      	adds	r3, #8
 8003598:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800359a:	68fa      	ldr	r2, [r7, #12]
 800359c:	4b18      	ldr	r3, [pc, #96]	@ (8003600 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800359e:	4413      	add	r3, r2
 80035a0:	009b      	lsls	r3, r3, #2
 80035a2:	461a      	mov	r2, r3
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	4a16      	ldr	r2, [pc, #88]	@ (8003604 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80035ac:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	f003 031f 	and.w	r3, r3, #31
 80035b4:	2201      	movs	r2, #1
 80035b6:	409a      	lsls	r2, r3
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80035bc:	bf00      	nop
 80035be:	3714      	adds	r7, #20
 80035c0:	46bd      	mov	sp, r7
 80035c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c6:	4770      	bx	lr
 80035c8:	58025408 	.word	0x58025408
 80035cc:	5802541c 	.word	0x5802541c
 80035d0:	58025430 	.word	0x58025430
 80035d4:	58025444 	.word	0x58025444
 80035d8:	58025458 	.word	0x58025458
 80035dc:	5802546c 	.word	0x5802546c
 80035e0:	58025480 	.word	0x58025480
 80035e4:	58025494 	.word	0x58025494
 80035e8:	cccccccd 	.word	0xcccccccd
 80035ec:	16009600 	.word	0x16009600
 80035f0:	58025880 	.word	0x58025880
 80035f4:	aaaaaaab 	.word	0xaaaaaaab
 80035f8:	400204b8 	.word	0x400204b8
 80035fc:	4002040f 	.word	0x4002040f
 8003600:	10008200 	.word	0x10008200
 8003604:	40020880 	.word	0x40020880

08003608 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003608:	b480      	push	{r7}
 800360a:	b085      	sub	sp, #20
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	b2db      	uxtb	r3, r3
 8003616:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d04a      	beq.n	80036b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	2b08      	cmp	r3, #8
 8003622:	d847      	bhi.n	80036b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4a25      	ldr	r2, [pc, #148]	@ (80036c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d022      	beq.n	8003674 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a24      	ldr	r2, [pc, #144]	@ (80036c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8003634:	4293      	cmp	r3, r2
 8003636:	d01d      	beq.n	8003674 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a22      	ldr	r2, [pc, #136]	@ (80036c8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d018      	beq.n	8003674 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4a21      	ldr	r2, [pc, #132]	@ (80036cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8003648:	4293      	cmp	r3, r2
 800364a:	d013      	beq.n	8003674 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a1f      	ldr	r2, [pc, #124]	@ (80036d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d00e      	beq.n	8003674 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4a1e      	ldr	r2, [pc, #120]	@ (80036d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800365c:	4293      	cmp	r3, r2
 800365e:	d009      	beq.n	8003674 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4a1c      	ldr	r2, [pc, #112]	@ (80036d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d004      	beq.n	8003674 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	4a1b      	ldr	r2, [pc, #108]	@ (80036dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8003670:	4293      	cmp	r3, r2
 8003672:	d101      	bne.n	8003678 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8003674:	2301      	movs	r3, #1
 8003676:	e000      	b.n	800367a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8003678:	2300      	movs	r3, #0
 800367a:	2b00      	cmp	r3, #0
 800367c:	d00a      	beq.n	8003694 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800367e:	68fa      	ldr	r2, [r7, #12]
 8003680:	4b17      	ldr	r3, [pc, #92]	@ (80036e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8003682:	4413      	add	r3, r2
 8003684:	009b      	lsls	r3, r3, #2
 8003686:	461a      	mov	r2, r3
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	4a15      	ldr	r2, [pc, #84]	@ (80036e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8003690:	671a      	str	r2, [r3, #112]	@ 0x70
 8003692:	e009      	b.n	80036a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003694:	68fa      	ldr	r2, [r7, #12]
 8003696:	4b14      	ldr	r3, [pc, #80]	@ (80036e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8003698:	4413      	add	r3, r2
 800369a:	009b      	lsls	r3, r3, #2
 800369c:	461a      	mov	r2, r3
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	4a11      	ldr	r2, [pc, #68]	@ (80036ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80036a6:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	3b01      	subs	r3, #1
 80036ac:	2201      	movs	r2, #1
 80036ae:	409a      	lsls	r2, r3
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 80036b4:	bf00      	nop
 80036b6:	3714      	adds	r7, #20
 80036b8:	46bd      	mov	sp, r7
 80036ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036be:	4770      	bx	lr
 80036c0:	58025408 	.word	0x58025408
 80036c4:	5802541c 	.word	0x5802541c
 80036c8:	58025430 	.word	0x58025430
 80036cc:	58025444 	.word	0x58025444
 80036d0:	58025458 	.word	0x58025458
 80036d4:	5802546c 	.word	0x5802546c
 80036d8:	58025480 	.word	0x58025480
 80036dc:	58025494 	.word	0x58025494
 80036e0:	1600963f 	.word	0x1600963f
 80036e4:	58025940 	.word	0x58025940
 80036e8:	1000823f 	.word	0x1000823f
 80036ec:	40020940 	.word	0x40020940

080036f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80036f0:	b480      	push	{r7}
 80036f2:	b089      	sub	sp, #36	@ 0x24
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
 80036f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80036fa:	2300      	movs	r3, #0
 80036fc:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80036fe:	4b89      	ldr	r3, [pc, #548]	@ (8003924 <HAL_GPIO_Init+0x234>)
 8003700:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003702:	e194      	b.n	8003a2e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	681a      	ldr	r2, [r3, #0]
 8003708:	2101      	movs	r1, #1
 800370a:	69fb      	ldr	r3, [r7, #28]
 800370c:	fa01 f303 	lsl.w	r3, r1, r3
 8003710:	4013      	ands	r3, r2
 8003712:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003714:	693b      	ldr	r3, [r7, #16]
 8003716:	2b00      	cmp	r3, #0
 8003718:	f000 8186 	beq.w	8003a28 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	f003 0303 	and.w	r3, r3, #3
 8003724:	2b01      	cmp	r3, #1
 8003726:	d005      	beq.n	8003734 <HAL_GPIO_Init+0x44>
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	f003 0303 	and.w	r3, r3, #3
 8003730:	2b02      	cmp	r3, #2
 8003732:	d130      	bne.n	8003796 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	689b      	ldr	r3, [r3, #8]
 8003738:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800373a:	69fb      	ldr	r3, [r7, #28]
 800373c:	005b      	lsls	r3, r3, #1
 800373e:	2203      	movs	r2, #3
 8003740:	fa02 f303 	lsl.w	r3, r2, r3
 8003744:	43db      	mvns	r3, r3
 8003746:	69ba      	ldr	r2, [r7, #24]
 8003748:	4013      	ands	r3, r2
 800374a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	68da      	ldr	r2, [r3, #12]
 8003750:	69fb      	ldr	r3, [r7, #28]
 8003752:	005b      	lsls	r3, r3, #1
 8003754:	fa02 f303 	lsl.w	r3, r2, r3
 8003758:	69ba      	ldr	r2, [r7, #24]
 800375a:	4313      	orrs	r3, r2
 800375c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	69ba      	ldr	r2, [r7, #24]
 8003762:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800376a:	2201      	movs	r2, #1
 800376c:	69fb      	ldr	r3, [r7, #28]
 800376e:	fa02 f303 	lsl.w	r3, r2, r3
 8003772:	43db      	mvns	r3, r3
 8003774:	69ba      	ldr	r2, [r7, #24]
 8003776:	4013      	ands	r3, r2
 8003778:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	091b      	lsrs	r3, r3, #4
 8003780:	f003 0201 	and.w	r2, r3, #1
 8003784:	69fb      	ldr	r3, [r7, #28]
 8003786:	fa02 f303 	lsl.w	r3, r2, r3
 800378a:	69ba      	ldr	r2, [r7, #24]
 800378c:	4313      	orrs	r3, r2
 800378e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	69ba      	ldr	r2, [r7, #24]
 8003794:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	f003 0303 	and.w	r3, r3, #3
 800379e:	2b03      	cmp	r3, #3
 80037a0:	d017      	beq.n	80037d2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	68db      	ldr	r3, [r3, #12]
 80037a6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80037a8:	69fb      	ldr	r3, [r7, #28]
 80037aa:	005b      	lsls	r3, r3, #1
 80037ac:	2203      	movs	r2, #3
 80037ae:	fa02 f303 	lsl.w	r3, r2, r3
 80037b2:	43db      	mvns	r3, r3
 80037b4:	69ba      	ldr	r2, [r7, #24]
 80037b6:	4013      	ands	r3, r2
 80037b8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	689a      	ldr	r2, [r3, #8]
 80037be:	69fb      	ldr	r3, [r7, #28]
 80037c0:	005b      	lsls	r3, r3, #1
 80037c2:	fa02 f303 	lsl.w	r3, r2, r3
 80037c6:	69ba      	ldr	r2, [r7, #24]
 80037c8:	4313      	orrs	r3, r2
 80037ca:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	69ba      	ldr	r2, [r7, #24]
 80037d0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	685b      	ldr	r3, [r3, #4]
 80037d6:	f003 0303 	and.w	r3, r3, #3
 80037da:	2b02      	cmp	r3, #2
 80037dc:	d123      	bne.n	8003826 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80037de:	69fb      	ldr	r3, [r7, #28]
 80037e0:	08da      	lsrs	r2, r3, #3
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	3208      	adds	r2, #8
 80037e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80037ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80037ec:	69fb      	ldr	r3, [r7, #28]
 80037ee:	f003 0307 	and.w	r3, r3, #7
 80037f2:	009b      	lsls	r3, r3, #2
 80037f4:	220f      	movs	r2, #15
 80037f6:	fa02 f303 	lsl.w	r3, r2, r3
 80037fa:	43db      	mvns	r3, r3
 80037fc:	69ba      	ldr	r2, [r7, #24]
 80037fe:	4013      	ands	r3, r2
 8003800:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	691a      	ldr	r2, [r3, #16]
 8003806:	69fb      	ldr	r3, [r7, #28]
 8003808:	f003 0307 	and.w	r3, r3, #7
 800380c:	009b      	lsls	r3, r3, #2
 800380e:	fa02 f303 	lsl.w	r3, r2, r3
 8003812:	69ba      	ldr	r2, [r7, #24]
 8003814:	4313      	orrs	r3, r2
 8003816:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003818:	69fb      	ldr	r3, [r7, #28]
 800381a:	08da      	lsrs	r2, r3, #3
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	3208      	adds	r2, #8
 8003820:	69b9      	ldr	r1, [r7, #24]
 8003822:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800382c:	69fb      	ldr	r3, [r7, #28]
 800382e:	005b      	lsls	r3, r3, #1
 8003830:	2203      	movs	r2, #3
 8003832:	fa02 f303 	lsl.w	r3, r2, r3
 8003836:	43db      	mvns	r3, r3
 8003838:	69ba      	ldr	r2, [r7, #24]
 800383a:	4013      	ands	r3, r2
 800383c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	f003 0203 	and.w	r2, r3, #3
 8003846:	69fb      	ldr	r3, [r7, #28]
 8003848:	005b      	lsls	r3, r3, #1
 800384a:	fa02 f303 	lsl.w	r3, r2, r3
 800384e:	69ba      	ldr	r2, [r7, #24]
 8003850:	4313      	orrs	r3, r2
 8003852:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	69ba      	ldr	r2, [r7, #24]
 8003858:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	685b      	ldr	r3, [r3, #4]
 800385e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003862:	2b00      	cmp	r3, #0
 8003864:	f000 80e0 	beq.w	8003a28 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003868:	4b2f      	ldr	r3, [pc, #188]	@ (8003928 <HAL_GPIO_Init+0x238>)
 800386a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800386e:	4a2e      	ldr	r2, [pc, #184]	@ (8003928 <HAL_GPIO_Init+0x238>)
 8003870:	f043 0302 	orr.w	r3, r3, #2
 8003874:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003878:	4b2b      	ldr	r3, [pc, #172]	@ (8003928 <HAL_GPIO_Init+0x238>)
 800387a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800387e:	f003 0302 	and.w	r3, r3, #2
 8003882:	60fb      	str	r3, [r7, #12]
 8003884:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003886:	4a29      	ldr	r2, [pc, #164]	@ (800392c <HAL_GPIO_Init+0x23c>)
 8003888:	69fb      	ldr	r3, [r7, #28]
 800388a:	089b      	lsrs	r3, r3, #2
 800388c:	3302      	adds	r3, #2
 800388e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003892:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003894:	69fb      	ldr	r3, [r7, #28]
 8003896:	f003 0303 	and.w	r3, r3, #3
 800389a:	009b      	lsls	r3, r3, #2
 800389c:	220f      	movs	r2, #15
 800389e:	fa02 f303 	lsl.w	r3, r2, r3
 80038a2:	43db      	mvns	r3, r3
 80038a4:	69ba      	ldr	r2, [r7, #24]
 80038a6:	4013      	ands	r3, r2
 80038a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	4a20      	ldr	r2, [pc, #128]	@ (8003930 <HAL_GPIO_Init+0x240>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d052      	beq.n	8003958 <HAL_GPIO_Init+0x268>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	4a1f      	ldr	r2, [pc, #124]	@ (8003934 <HAL_GPIO_Init+0x244>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d031      	beq.n	800391e <HAL_GPIO_Init+0x22e>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	4a1e      	ldr	r2, [pc, #120]	@ (8003938 <HAL_GPIO_Init+0x248>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d02b      	beq.n	800391a <HAL_GPIO_Init+0x22a>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	4a1d      	ldr	r2, [pc, #116]	@ (800393c <HAL_GPIO_Init+0x24c>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d025      	beq.n	8003916 <HAL_GPIO_Init+0x226>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	4a1c      	ldr	r2, [pc, #112]	@ (8003940 <HAL_GPIO_Init+0x250>)
 80038ce:	4293      	cmp	r3, r2
 80038d0:	d01f      	beq.n	8003912 <HAL_GPIO_Init+0x222>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	4a1b      	ldr	r2, [pc, #108]	@ (8003944 <HAL_GPIO_Init+0x254>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d019      	beq.n	800390e <HAL_GPIO_Init+0x21e>
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	4a1a      	ldr	r2, [pc, #104]	@ (8003948 <HAL_GPIO_Init+0x258>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d013      	beq.n	800390a <HAL_GPIO_Init+0x21a>
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	4a19      	ldr	r2, [pc, #100]	@ (800394c <HAL_GPIO_Init+0x25c>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d00d      	beq.n	8003906 <HAL_GPIO_Init+0x216>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	4a18      	ldr	r2, [pc, #96]	@ (8003950 <HAL_GPIO_Init+0x260>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d007      	beq.n	8003902 <HAL_GPIO_Init+0x212>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	4a17      	ldr	r2, [pc, #92]	@ (8003954 <HAL_GPIO_Init+0x264>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d101      	bne.n	80038fe <HAL_GPIO_Init+0x20e>
 80038fa:	2309      	movs	r3, #9
 80038fc:	e02d      	b.n	800395a <HAL_GPIO_Init+0x26a>
 80038fe:	230a      	movs	r3, #10
 8003900:	e02b      	b.n	800395a <HAL_GPIO_Init+0x26a>
 8003902:	2308      	movs	r3, #8
 8003904:	e029      	b.n	800395a <HAL_GPIO_Init+0x26a>
 8003906:	2307      	movs	r3, #7
 8003908:	e027      	b.n	800395a <HAL_GPIO_Init+0x26a>
 800390a:	2306      	movs	r3, #6
 800390c:	e025      	b.n	800395a <HAL_GPIO_Init+0x26a>
 800390e:	2305      	movs	r3, #5
 8003910:	e023      	b.n	800395a <HAL_GPIO_Init+0x26a>
 8003912:	2304      	movs	r3, #4
 8003914:	e021      	b.n	800395a <HAL_GPIO_Init+0x26a>
 8003916:	2303      	movs	r3, #3
 8003918:	e01f      	b.n	800395a <HAL_GPIO_Init+0x26a>
 800391a:	2302      	movs	r3, #2
 800391c:	e01d      	b.n	800395a <HAL_GPIO_Init+0x26a>
 800391e:	2301      	movs	r3, #1
 8003920:	e01b      	b.n	800395a <HAL_GPIO_Init+0x26a>
 8003922:	bf00      	nop
 8003924:	58000080 	.word	0x58000080
 8003928:	58024400 	.word	0x58024400
 800392c:	58000400 	.word	0x58000400
 8003930:	58020000 	.word	0x58020000
 8003934:	58020400 	.word	0x58020400
 8003938:	58020800 	.word	0x58020800
 800393c:	58020c00 	.word	0x58020c00
 8003940:	58021000 	.word	0x58021000
 8003944:	58021400 	.word	0x58021400
 8003948:	58021800 	.word	0x58021800
 800394c:	58021c00 	.word	0x58021c00
 8003950:	58022000 	.word	0x58022000
 8003954:	58022400 	.word	0x58022400
 8003958:	2300      	movs	r3, #0
 800395a:	69fa      	ldr	r2, [r7, #28]
 800395c:	f002 0203 	and.w	r2, r2, #3
 8003960:	0092      	lsls	r2, r2, #2
 8003962:	4093      	lsls	r3, r2
 8003964:	69ba      	ldr	r2, [r7, #24]
 8003966:	4313      	orrs	r3, r2
 8003968:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800396a:	4938      	ldr	r1, [pc, #224]	@ (8003a4c <HAL_GPIO_Init+0x35c>)
 800396c:	69fb      	ldr	r3, [r7, #28]
 800396e:	089b      	lsrs	r3, r3, #2
 8003970:	3302      	adds	r3, #2
 8003972:	69ba      	ldr	r2, [r7, #24]
 8003974:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003978:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003980:	693b      	ldr	r3, [r7, #16]
 8003982:	43db      	mvns	r3, r3
 8003984:	69ba      	ldr	r2, [r7, #24]
 8003986:	4013      	ands	r3, r2
 8003988:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003992:	2b00      	cmp	r3, #0
 8003994:	d003      	beq.n	800399e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003996:	69ba      	ldr	r2, [r7, #24]
 8003998:	693b      	ldr	r3, [r7, #16]
 800399a:	4313      	orrs	r3, r2
 800399c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800399e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80039a2:	69bb      	ldr	r3, [r7, #24]
 80039a4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80039a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	43db      	mvns	r3, r3
 80039b2:	69ba      	ldr	r2, [r7, #24]
 80039b4:	4013      	ands	r3, r2
 80039b6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d003      	beq.n	80039cc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80039c4:	69ba      	ldr	r2, [r7, #24]
 80039c6:	693b      	ldr	r3, [r7, #16]
 80039c8:	4313      	orrs	r3, r2
 80039ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80039cc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80039d0:	69bb      	ldr	r3, [r7, #24]
 80039d2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80039d4:	697b      	ldr	r3, [r7, #20]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80039da:	693b      	ldr	r3, [r7, #16]
 80039dc:	43db      	mvns	r3, r3
 80039de:	69ba      	ldr	r2, [r7, #24]
 80039e0:	4013      	ands	r3, r2
 80039e2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	685b      	ldr	r3, [r3, #4]
 80039e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d003      	beq.n	80039f8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80039f0:	69ba      	ldr	r2, [r7, #24]
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	4313      	orrs	r3, r2
 80039f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80039f8:	697b      	ldr	r3, [r7, #20]
 80039fa:	69ba      	ldr	r2, [r7, #24]
 80039fc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80039fe:	697b      	ldr	r3, [r7, #20]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003a04:	693b      	ldr	r3, [r7, #16]
 8003a06:	43db      	mvns	r3, r3
 8003a08:	69ba      	ldr	r2, [r7, #24]
 8003a0a:	4013      	ands	r3, r2
 8003a0c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d003      	beq.n	8003a22 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8003a1a:	69ba      	ldr	r2, [r7, #24]
 8003a1c:	693b      	ldr	r3, [r7, #16]
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003a22:	697b      	ldr	r3, [r7, #20]
 8003a24:	69ba      	ldr	r2, [r7, #24]
 8003a26:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003a28:	69fb      	ldr	r3, [r7, #28]
 8003a2a:	3301      	adds	r3, #1
 8003a2c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	681a      	ldr	r2, [r3, #0]
 8003a32:	69fb      	ldr	r3, [r7, #28]
 8003a34:	fa22 f303 	lsr.w	r3, r2, r3
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	f47f ae63 	bne.w	8003704 <HAL_GPIO_Init+0x14>
  }
}
 8003a3e:	bf00      	nop
 8003a40:	bf00      	nop
 8003a42:	3724      	adds	r7, #36	@ 0x24
 8003a44:	46bd      	mov	sp, r7
 8003a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4a:	4770      	bx	lr
 8003a4c:	58000400 	.word	0x58000400

08003a50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a50:	b480      	push	{r7}
 8003a52:	b083      	sub	sp, #12
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
 8003a58:	460b      	mov	r3, r1
 8003a5a:	807b      	strh	r3, [r7, #2]
 8003a5c:	4613      	mov	r3, r2
 8003a5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003a60:	787b      	ldrb	r3, [r7, #1]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d003      	beq.n	8003a6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003a66:	887a      	ldrh	r2, [r7, #2]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003a6c:	e003      	b.n	8003a76 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003a6e:	887b      	ldrh	r3, [r7, #2]
 8003a70:	041a      	lsls	r2, r3, #16
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	619a      	str	r2, [r3, #24]
}
 8003a76:	bf00      	nop
 8003a78:	370c      	adds	r7, #12
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a80:	4770      	bx	lr

08003a82 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003a82:	b480      	push	{r7}
 8003a84:	b085      	sub	sp, #20
 8003a86:	af00      	add	r7, sp, #0
 8003a88:	6078      	str	r0, [r7, #4]
 8003a8a:	460b      	mov	r3, r1
 8003a8c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	695b      	ldr	r3, [r3, #20]
 8003a92:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003a94:	887a      	ldrh	r2, [r7, #2]
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	4013      	ands	r3, r2
 8003a9a:	041a      	lsls	r2, r3, #16
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	43d9      	mvns	r1, r3
 8003aa0:	887b      	ldrh	r3, [r7, #2]
 8003aa2:	400b      	ands	r3, r1
 8003aa4:	431a      	orrs	r2, r3
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	619a      	str	r2, [r3, #24]
}
 8003aaa:	bf00      	nop
 8003aac:	3714      	adds	r7, #20
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab4:	4770      	bx	lr
	...

08003ab8 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b084      	sub	sp, #16
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8003ac0:	4b19      	ldr	r3, [pc, #100]	@ (8003b28 <HAL_PWREx_ConfigSupply+0x70>)
 8003ac2:	68db      	ldr	r3, [r3, #12]
 8003ac4:	f003 0304 	and.w	r3, r3, #4
 8003ac8:	2b04      	cmp	r3, #4
 8003aca:	d00a      	beq.n	8003ae2 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003acc:	4b16      	ldr	r3, [pc, #88]	@ (8003b28 <HAL_PWREx_ConfigSupply+0x70>)
 8003ace:	68db      	ldr	r3, [r3, #12]
 8003ad0:	f003 0307 	and.w	r3, r3, #7
 8003ad4:	687a      	ldr	r2, [r7, #4]
 8003ad6:	429a      	cmp	r2, r3
 8003ad8:	d001      	beq.n	8003ade <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003ada:	2301      	movs	r3, #1
 8003adc:	e01f      	b.n	8003b1e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003ade:	2300      	movs	r3, #0
 8003ae0:	e01d      	b.n	8003b1e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003ae2:	4b11      	ldr	r3, [pc, #68]	@ (8003b28 <HAL_PWREx_ConfigSupply+0x70>)
 8003ae4:	68db      	ldr	r3, [r3, #12]
 8003ae6:	f023 0207 	bic.w	r2, r3, #7
 8003aea:	490f      	ldr	r1, [pc, #60]	@ (8003b28 <HAL_PWREx_ConfigSupply+0x70>)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	4313      	orrs	r3, r2
 8003af0:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8003af2:	f7fc fe69 	bl	80007c8 <HAL_GetTick>
 8003af6:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003af8:	e009      	b.n	8003b0e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003afa:	f7fc fe65 	bl	80007c8 <HAL_GetTick>
 8003afe:	4602      	mov	r2, r0
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	1ad3      	subs	r3, r2, r3
 8003b04:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003b08:	d901      	bls.n	8003b0e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	e007      	b.n	8003b1e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003b0e:	4b06      	ldr	r3, [pc, #24]	@ (8003b28 <HAL_PWREx_ConfigSupply+0x70>)
 8003b10:	685b      	ldr	r3, [r3, #4]
 8003b12:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003b16:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b1a:	d1ee      	bne.n	8003afa <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003b1c:	2300      	movs	r3, #0
}
 8003b1e:	4618      	mov	r0, r3
 8003b20:	3710      	adds	r7, #16
 8003b22:	46bd      	mov	sp, r7
 8003b24:	bd80      	pop	{r7, pc}
 8003b26:	bf00      	nop
 8003b28:	58024800 	.word	0x58024800

08003b2c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b08c      	sub	sp, #48	@ 0x30
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d102      	bne.n	8003b40 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	f000 bc48 	b.w	80043d0 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f003 0301 	and.w	r3, r3, #1
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	f000 8088 	beq.w	8003c5e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003b4e:	4b99      	ldr	r3, [pc, #612]	@ (8003db4 <HAL_RCC_OscConfig+0x288>)
 8003b50:	691b      	ldr	r3, [r3, #16]
 8003b52:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003b56:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003b58:	4b96      	ldr	r3, [pc, #600]	@ (8003db4 <HAL_RCC_OscConfig+0x288>)
 8003b5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b5c:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003b5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b60:	2b10      	cmp	r3, #16
 8003b62:	d007      	beq.n	8003b74 <HAL_RCC_OscConfig+0x48>
 8003b64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b66:	2b18      	cmp	r3, #24
 8003b68:	d111      	bne.n	8003b8e <HAL_RCC_OscConfig+0x62>
 8003b6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b6c:	f003 0303 	and.w	r3, r3, #3
 8003b70:	2b02      	cmp	r3, #2
 8003b72:	d10c      	bne.n	8003b8e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b74:	4b8f      	ldr	r3, [pc, #572]	@ (8003db4 <HAL_RCC_OscConfig+0x288>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d06d      	beq.n	8003c5c <HAL_RCC_OscConfig+0x130>
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d169      	bne.n	8003c5c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003b88:	2301      	movs	r3, #1
 8003b8a:	f000 bc21 	b.w	80043d0 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b96:	d106      	bne.n	8003ba6 <HAL_RCC_OscConfig+0x7a>
 8003b98:	4b86      	ldr	r3, [pc, #536]	@ (8003db4 <HAL_RCC_OscConfig+0x288>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a85      	ldr	r2, [pc, #532]	@ (8003db4 <HAL_RCC_OscConfig+0x288>)
 8003b9e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ba2:	6013      	str	r3, [r2, #0]
 8003ba4:	e02e      	b.n	8003c04 <HAL_RCC_OscConfig+0xd8>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d10c      	bne.n	8003bc8 <HAL_RCC_OscConfig+0x9c>
 8003bae:	4b81      	ldr	r3, [pc, #516]	@ (8003db4 <HAL_RCC_OscConfig+0x288>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	4a80      	ldr	r2, [pc, #512]	@ (8003db4 <HAL_RCC_OscConfig+0x288>)
 8003bb4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003bb8:	6013      	str	r3, [r2, #0]
 8003bba:	4b7e      	ldr	r3, [pc, #504]	@ (8003db4 <HAL_RCC_OscConfig+0x288>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4a7d      	ldr	r2, [pc, #500]	@ (8003db4 <HAL_RCC_OscConfig+0x288>)
 8003bc0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003bc4:	6013      	str	r3, [r2, #0]
 8003bc6:	e01d      	b.n	8003c04 <HAL_RCC_OscConfig+0xd8>
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	685b      	ldr	r3, [r3, #4]
 8003bcc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003bd0:	d10c      	bne.n	8003bec <HAL_RCC_OscConfig+0xc0>
 8003bd2:	4b78      	ldr	r3, [pc, #480]	@ (8003db4 <HAL_RCC_OscConfig+0x288>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a77      	ldr	r2, [pc, #476]	@ (8003db4 <HAL_RCC_OscConfig+0x288>)
 8003bd8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003bdc:	6013      	str	r3, [r2, #0]
 8003bde:	4b75      	ldr	r3, [pc, #468]	@ (8003db4 <HAL_RCC_OscConfig+0x288>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4a74      	ldr	r2, [pc, #464]	@ (8003db4 <HAL_RCC_OscConfig+0x288>)
 8003be4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003be8:	6013      	str	r3, [r2, #0]
 8003bea:	e00b      	b.n	8003c04 <HAL_RCC_OscConfig+0xd8>
 8003bec:	4b71      	ldr	r3, [pc, #452]	@ (8003db4 <HAL_RCC_OscConfig+0x288>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4a70      	ldr	r2, [pc, #448]	@ (8003db4 <HAL_RCC_OscConfig+0x288>)
 8003bf2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003bf6:	6013      	str	r3, [r2, #0]
 8003bf8:	4b6e      	ldr	r3, [pc, #440]	@ (8003db4 <HAL_RCC_OscConfig+0x288>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	4a6d      	ldr	r2, [pc, #436]	@ (8003db4 <HAL_RCC_OscConfig+0x288>)
 8003bfe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c02:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d013      	beq.n	8003c34 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c0c:	f7fc fddc 	bl	80007c8 <HAL_GetTick>
 8003c10:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003c12:	e008      	b.n	8003c26 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c14:	f7fc fdd8 	bl	80007c8 <HAL_GetTick>
 8003c18:	4602      	mov	r2, r0
 8003c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c1c:	1ad3      	subs	r3, r2, r3
 8003c1e:	2b64      	cmp	r3, #100	@ 0x64
 8003c20:	d901      	bls.n	8003c26 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003c22:	2303      	movs	r3, #3
 8003c24:	e3d4      	b.n	80043d0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003c26:	4b63      	ldr	r3, [pc, #396]	@ (8003db4 <HAL_RCC_OscConfig+0x288>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d0f0      	beq.n	8003c14 <HAL_RCC_OscConfig+0xe8>
 8003c32:	e014      	b.n	8003c5e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c34:	f7fc fdc8 	bl	80007c8 <HAL_GetTick>
 8003c38:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003c3a:	e008      	b.n	8003c4e <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c3c:	f7fc fdc4 	bl	80007c8 <HAL_GetTick>
 8003c40:	4602      	mov	r2, r0
 8003c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c44:	1ad3      	subs	r3, r2, r3
 8003c46:	2b64      	cmp	r3, #100	@ 0x64
 8003c48:	d901      	bls.n	8003c4e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003c4a:	2303      	movs	r3, #3
 8003c4c:	e3c0      	b.n	80043d0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003c4e:	4b59      	ldr	r3, [pc, #356]	@ (8003db4 <HAL_RCC_OscConfig+0x288>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d1f0      	bne.n	8003c3c <HAL_RCC_OscConfig+0x110>
 8003c5a:	e000      	b.n	8003c5e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f003 0302 	and.w	r3, r3, #2
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	f000 80ca 	beq.w	8003e00 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c6c:	4b51      	ldr	r3, [pc, #324]	@ (8003db4 <HAL_RCC_OscConfig+0x288>)
 8003c6e:	691b      	ldr	r3, [r3, #16]
 8003c70:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003c74:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003c76:	4b4f      	ldr	r3, [pc, #316]	@ (8003db4 <HAL_RCC_OscConfig+0x288>)
 8003c78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c7a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003c7c:	6a3b      	ldr	r3, [r7, #32]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d007      	beq.n	8003c92 <HAL_RCC_OscConfig+0x166>
 8003c82:	6a3b      	ldr	r3, [r7, #32]
 8003c84:	2b18      	cmp	r3, #24
 8003c86:	d156      	bne.n	8003d36 <HAL_RCC_OscConfig+0x20a>
 8003c88:	69fb      	ldr	r3, [r7, #28]
 8003c8a:	f003 0303 	and.w	r3, r3, #3
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d151      	bne.n	8003d36 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003c92:	4b48      	ldr	r3, [pc, #288]	@ (8003db4 <HAL_RCC_OscConfig+0x288>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f003 0304 	and.w	r3, r3, #4
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d005      	beq.n	8003caa <HAL_RCC_OscConfig+0x17e>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	68db      	ldr	r3, [r3, #12]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d101      	bne.n	8003caa <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	e392      	b.n	80043d0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003caa:	4b42      	ldr	r3, [pc, #264]	@ (8003db4 <HAL_RCC_OscConfig+0x288>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f023 0219 	bic.w	r2, r3, #25
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	68db      	ldr	r3, [r3, #12]
 8003cb6:	493f      	ldr	r1, [pc, #252]	@ (8003db4 <HAL_RCC_OscConfig+0x288>)
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cbc:	f7fc fd84 	bl	80007c8 <HAL_GetTick>
 8003cc0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003cc2:	e008      	b.n	8003cd6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cc4:	f7fc fd80 	bl	80007c8 <HAL_GetTick>
 8003cc8:	4602      	mov	r2, r0
 8003cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ccc:	1ad3      	subs	r3, r2, r3
 8003cce:	2b02      	cmp	r3, #2
 8003cd0:	d901      	bls.n	8003cd6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003cd2:	2303      	movs	r3, #3
 8003cd4:	e37c      	b.n	80043d0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003cd6:	4b37      	ldr	r3, [pc, #220]	@ (8003db4 <HAL_RCC_OscConfig+0x288>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f003 0304 	and.w	r3, r3, #4
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d0f0      	beq.n	8003cc4 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ce2:	f7fc fda1 	bl	8000828 <HAL_GetREVID>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d817      	bhi.n	8003d20 <HAL_RCC_OscConfig+0x1f4>
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	691b      	ldr	r3, [r3, #16]
 8003cf4:	2b40      	cmp	r3, #64	@ 0x40
 8003cf6:	d108      	bne.n	8003d0a <HAL_RCC_OscConfig+0x1de>
 8003cf8:	4b2e      	ldr	r3, [pc, #184]	@ (8003db4 <HAL_RCC_OscConfig+0x288>)
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003d00:	4a2c      	ldr	r2, [pc, #176]	@ (8003db4 <HAL_RCC_OscConfig+0x288>)
 8003d02:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d06:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003d08:	e07a      	b.n	8003e00 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d0a:	4b2a      	ldr	r3, [pc, #168]	@ (8003db4 <HAL_RCC_OscConfig+0x288>)
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	691b      	ldr	r3, [r3, #16]
 8003d16:	031b      	lsls	r3, r3, #12
 8003d18:	4926      	ldr	r1, [pc, #152]	@ (8003db4 <HAL_RCC_OscConfig+0x288>)
 8003d1a:	4313      	orrs	r3, r2
 8003d1c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003d1e:	e06f      	b.n	8003e00 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d20:	4b24      	ldr	r3, [pc, #144]	@ (8003db4 <HAL_RCC_OscConfig+0x288>)
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	691b      	ldr	r3, [r3, #16]
 8003d2c:	061b      	lsls	r3, r3, #24
 8003d2e:	4921      	ldr	r1, [pc, #132]	@ (8003db4 <HAL_RCC_OscConfig+0x288>)
 8003d30:	4313      	orrs	r3, r2
 8003d32:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003d34:	e064      	b.n	8003e00 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	68db      	ldr	r3, [r3, #12]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d047      	beq.n	8003dce <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003d3e:	4b1d      	ldr	r3, [pc, #116]	@ (8003db4 <HAL_RCC_OscConfig+0x288>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f023 0219 	bic.w	r2, r3, #25
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	68db      	ldr	r3, [r3, #12]
 8003d4a:	491a      	ldr	r1, [pc, #104]	@ (8003db4 <HAL_RCC_OscConfig+0x288>)
 8003d4c:	4313      	orrs	r3, r2
 8003d4e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d50:	f7fc fd3a 	bl	80007c8 <HAL_GetTick>
 8003d54:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003d56:	e008      	b.n	8003d6a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d58:	f7fc fd36 	bl	80007c8 <HAL_GetTick>
 8003d5c:	4602      	mov	r2, r0
 8003d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d60:	1ad3      	subs	r3, r2, r3
 8003d62:	2b02      	cmp	r3, #2
 8003d64:	d901      	bls.n	8003d6a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8003d66:	2303      	movs	r3, #3
 8003d68:	e332      	b.n	80043d0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003d6a:	4b12      	ldr	r3, [pc, #72]	@ (8003db4 <HAL_RCC_OscConfig+0x288>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f003 0304 	and.w	r3, r3, #4
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d0f0      	beq.n	8003d58 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d76:	f7fc fd57 	bl	8000828 <HAL_GetREVID>
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d819      	bhi.n	8003db8 <HAL_RCC_OscConfig+0x28c>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	691b      	ldr	r3, [r3, #16]
 8003d88:	2b40      	cmp	r3, #64	@ 0x40
 8003d8a:	d108      	bne.n	8003d9e <HAL_RCC_OscConfig+0x272>
 8003d8c:	4b09      	ldr	r3, [pc, #36]	@ (8003db4 <HAL_RCC_OscConfig+0x288>)
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003d94:	4a07      	ldr	r2, [pc, #28]	@ (8003db4 <HAL_RCC_OscConfig+0x288>)
 8003d96:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d9a:	6053      	str	r3, [r2, #4]
 8003d9c:	e030      	b.n	8003e00 <HAL_RCC_OscConfig+0x2d4>
 8003d9e:	4b05      	ldr	r3, [pc, #20]	@ (8003db4 <HAL_RCC_OscConfig+0x288>)
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	691b      	ldr	r3, [r3, #16]
 8003daa:	031b      	lsls	r3, r3, #12
 8003dac:	4901      	ldr	r1, [pc, #4]	@ (8003db4 <HAL_RCC_OscConfig+0x288>)
 8003dae:	4313      	orrs	r3, r2
 8003db0:	604b      	str	r3, [r1, #4]
 8003db2:	e025      	b.n	8003e00 <HAL_RCC_OscConfig+0x2d4>
 8003db4:	58024400 	.word	0x58024400
 8003db8:	4b9a      	ldr	r3, [pc, #616]	@ (8004024 <HAL_RCC_OscConfig+0x4f8>)
 8003dba:	685b      	ldr	r3, [r3, #4]
 8003dbc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	691b      	ldr	r3, [r3, #16]
 8003dc4:	061b      	lsls	r3, r3, #24
 8003dc6:	4997      	ldr	r1, [pc, #604]	@ (8004024 <HAL_RCC_OscConfig+0x4f8>)
 8003dc8:	4313      	orrs	r3, r2
 8003dca:	604b      	str	r3, [r1, #4]
 8003dcc:	e018      	b.n	8003e00 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003dce:	4b95      	ldr	r3, [pc, #596]	@ (8004024 <HAL_RCC_OscConfig+0x4f8>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4a94      	ldr	r2, [pc, #592]	@ (8004024 <HAL_RCC_OscConfig+0x4f8>)
 8003dd4:	f023 0301 	bic.w	r3, r3, #1
 8003dd8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dda:	f7fc fcf5 	bl	80007c8 <HAL_GetTick>
 8003dde:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003de0:	e008      	b.n	8003df4 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003de2:	f7fc fcf1 	bl	80007c8 <HAL_GetTick>
 8003de6:	4602      	mov	r2, r0
 8003de8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dea:	1ad3      	subs	r3, r2, r3
 8003dec:	2b02      	cmp	r3, #2
 8003dee:	d901      	bls.n	8003df4 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8003df0:	2303      	movs	r3, #3
 8003df2:	e2ed      	b.n	80043d0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003df4:	4b8b      	ldr	r3, [pc, #556]	@ (8004024 <HAL_RCC_OscConfig+0x4f8>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f003 0304 	and.w	r3, r3, #4
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d1f0      	bne.n	8003de2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f003 0310 	and.w	r3, r3, #16
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	f000 80a9 	beq.w	8003f60 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e0e:	4b85      	ldr	r3, [pc, #532]	@ (8004024 <HAL_RCC_OscConfig+0x4f8>)
 8003e10:	691b      	ldr	r3, [r3, #16]
 8003e12:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003e16:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003e18:	4b82      	ldr	r3, [pc, #520]	@ (8004024 <HAL_RCC_OscConfig+0x4f8>)
 8003e1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e1c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003e1e:	69bb      	ldr	r3, [r7, #24]
 8003e20:	2b08      	cmp	r3, #8
 8003e22:	d007      	beq.n	8003e34 <HAL_RCC_OscConfig+0x308>
 8003e24:	69bb      	ldr	r3, [r7, #24]
 8003e26:	2b18      	cmp	r3, #24
 8003e28:	d13a      	bne.n	8003ea0 <HAL_RCC_OscConfig+0x374>
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	f003 0303 	and.w	r3, r3, #3
 8003e30:	2b01      	cmp	r3, #1
 8003e32:	d135      	bne.n	8003ea0 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003e34:	4b7b      	ldr	r3, [pc, #492]	@ (8004024 <HAL_RCC_OscConfig+0x4f8>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d005      	beq.n	8003e4c <HAL_RCC_OscConfig+0x320>
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	69db      	ldr	r3, [r3, #28]
 8003e44:	2b80      	cmp	r3, #128	@ 0x80
 8003e46:	d001      	beq.n	8003e4c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8003e48:	2301      	movs	r3, #1
 8003e4a:	e2c1      	b.n	80043d0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003e4c:	f7fc fcec 	bl	8000828 <HAL_GetREVID>
 8003e50:	4603      	mov	r3, r0
 8003e52:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003e56:	4293      	cmp	r3, r2
 8003e58:	d817      	bhi.n	8003e8a <HAL_RCC_OscConfig+0x35e>
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6a1b      	ldr	r3, [r3, #32]
 8003e5e:	2b20      	cmp	r3, #32
 8003e60:	d108      	bne.n	8003e74 <HAL_RCC_OscConfig+0x348>
 8003e62:	4b70      	ldr	r3, [pc, #448]	@ (8004024 <HAL_RCC_OscConfig+0x4f8>)
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003e6a:	4a6e      	ldr	r2, [pc, #440]	@ (8004024 <HAL_RCC_OscConfig+0x4f8>)
 8003e6c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003e70:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003e72:	e075      	b.n	8003f60 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003e74:	4b6b      	ldr	r3, [pc, #428]	@ (8004024 <HAL_RCC_OscConfig+0x4f8>)
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6a1b      	ldr	r3, [r3, #32]
 8003e80:	069b      	lsls	r3, r3, #26
 8003e82:	4968      	ldr	r1, [pc, #416]	@ (8004024 <HAL_RCC_OscConfig+0x4f8>)
 8003e84:	4313      	orrs	r3, r2
 8003e86:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003e88:	e06a      	b.n	8003f60 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003e8a:	4b66      	ldr	r3, [pc, #408]	@ (8004024 <HAL_RCC_OscConfig+0x4f8>)
 8003e8c:	68db      	ldr	r3, [r3, #12]
 8003e8e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6a1b      	ldr	r3, [r3, #32]
 8003e96:	061b      	lsls	r3, r3, #24
 8003e98:	4962      	ldr	r1, [pc, #392]	@ (8004024 <HAL_RCC_OscConfig+0x4f8>)
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003e9e:	e05f      	b.n	8003f60 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	69db      	ldr	r3, [r3, #28]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d042      	beq.n	8003f2e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003ea8:	4b5e      	ldr	r3, [pc, #376]	@ (8004024 <HAL_RCC_OscConfig+0x4f8>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	4a5d      	ldr	r2, [pc, #372]	@ (8004024 <HAL_RCC_OscConfig+0x4f8>)
 8003eae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003eb2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003eb4:	f7fc fc88 	bl	80007c8 <HAL_GetTick>
 8003eb8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003eba:	e008      	b.n	8003ece <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003ebc:	f7fc fc84 	bl	80007c8 <HAL_GetTick>
 8003ec0:	4602      	mov	r2, r0
 8003ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ec4:	1ad3      	subs	r3, r2, r3
 8003ec6:	2b02      	cmp	r3, #2
 8003ec8:	d901      	bls.n	8003ece <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8003eca:	2303      	movs	r3, #3
 8003ecc:	e280      	b.n	80043d0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003ece:	4b55      	ldr	r3, [pc, #340]	@ (8004024 <HAL_RCC_OscConfig+0x4f8>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d0f0      	beq.n	8003ebc <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003eda:	f7fc fca5 	bl	8000828 <HAL_GetREVID>
 8003ede:	4603      	mov	r3, r0
 8003ee0:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d817      	bhi.n	8003f18 <HAL_RCC_OscConfig+0x3ec>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6a1b      	ldr	r3, [r3, #32]
 8003eec:	2b20      	cmp	r3, #32
 8003eee:	d108      	bne.n	8003f02 <HAL_RCC_OscConfig+0x3d6>
 8003ef0:	4b4c      	ldr	r3, [pc, #304]	@ (8004024 <HAL_RCC_OscConfig+0x4f8>)
 8003ef2:	685b      	ldr	r3, [r3, #4]
 8003ef4:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003ef8:	4a4a      	ldr	r2, [pc, #296]	@ (8004024 <HAL_RCC_OscConfig+0x4f8>)
 8003efa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003efe:	6053      	str	r3, [r2, #4]
 8003f00:	e02e      	b.n	8003f60 <HAL_RCC_OscConfig+0x434>
 8003f02:	4b48      	ldr	r3, [pc, #288]	@ (8004024 <HAL_RCC_OscConfig+0x4f8>)
 8003f04:	685b      	ldr	r3, [r3, #4]
 8003f06:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6a1b      	ldr	r3, [r3, #32]
 8003f0e:	069b      	lsls	r3, r3, #26
 8003f10:	4944      	ldr	r1, [pc, #272]	@ (8004024 <HAL_RCC_OscConfig+0x4f8>)
 8003f12:	4313      	orrs	r3, r2
 8003f14:	604b      	str	r3, [r1, #4]
 8003f16:	e023      	b.n	8003f60 <HAL_RCC_OscConfig+0x434>
 8003f18:	4b42      	ldr	r3, [pc, #264]	@ (8004024 <HAL_RCC_OscConfig+0x4f8>)
 8003f1a:	68db      	ldr	r3, [r3, #12]
 8003f1c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6a1b      	ldr	r3, [r3, #32]
 8003f24:	061b      	lsls	r3, r3, #24
 8003f26:	493f      	ldr	r1, [pc, #252]	@ (8004024 <HAL_RCC_OscConfig+0x4f8>)
 8003f28:	4313      	orrs	r3, r2
 8003f2a:	60cb      	str	r3, [r1, #12]
 8003f2c:	e018      	b.n	8003f60 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003f2e:	4b3d      	ldr	r3, [pc, #244]	@ (8004024 <HAL_RCC_OscConfig+0x4f8>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4a3c      	ldr	r2, [pc, #240]	@ (8004024 <HAL_RCC_OscConfig+0x4f8>)
 8003f34:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003f38:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f3a:	f7fc fc45 	bl	80007c8 <HAL_GetTick>
 8003f3e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003f40:	e008      	b.n	8003f54 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003f42:	f7fc fc41 	bl	80007c8 <HAL_GetTick>
 8003f46:	4602      	mov	r2, r0
 8003f48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f4a:	1ad3      	subs	r3, r2, r3
 8003f4c:	2b02      	cmp	r3, #2
 8003f4e:	d901      	bls.n	8003f54 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003f50:	2303      	movs	r3, #3
 8003f52:	e23d      	b.n	80043d0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003f54:	4b33      	ldr	r3, [pc, #204]	@ (8004024 <HAL_RCC_OscConfig+0x4f8>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d1f0      	bne.n	8003f42 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f003 0308 	and.w	r3, r3, #8
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d036      	beq.n	8003fda <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	695b      	ldr	r3, [r3, #20]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d019      	beq.n	8003fa8 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f74:	4b2b      	ldr	r3, [pc, #172]	@ (8004024 <HAL_RCC_OscConfig+0x4f8>)
 8003f76:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f78:	4a2a      	ldr	r2, [pc, #168]	@ (8004024 <HAL_RCC_OscConfig+0x4f8>)
 8003f7a:	f043 0301 	orr.w	r3, r3, #1
 8003f7e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f80:	f7fc fc22 	bl	80007c8 <HAL_GetTick>
 8003f84:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003f86:	e008      	b.n	8003f9a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f88:	f7fc fc1e 	bl	80007c8 <HAL_GetTick>
 8003f8c:	4602      	mov	r2, r0
 8003f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f90:	1ad3      	subs	r3, r2, r3
 8003f92:	2b02      	cmp	r3, #2
 8003f94:	d901      	bls.n	8003f9a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8003f96:	2303      	movs	r3, #3
 8003f98:	e21a      	b.n	80043d0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003f9a:	4b22      	ldr	r3, [pc, #136]	@ (8004024 <HAL_RCC_OscConfig+0x4f8>)
 8003f9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f9e:	f003 0302 	and.w	r3, r3, #2
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d0f0      	beq.n	8003f88 <HAL_RCC_OscConfig+0x45c>
 8003fa6:	e018      	b.n	8003fda <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003fa8:	4b1e      	ldr	r3, [pc, #120]	@ (8004024 <HAL_RCC_OscConfig+0x4f8>)
 8003faa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003fac:	4a1d      	ldr	r2, [pc, #116]	@ (8004024 <HAL_RCC_OscConfig+0x4f8>)
 8003fae:	f023 0301 	bic.w	r3, r3, #1
 8003fb2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fb4:	f7fc fc08 	bl	80007c8 <HAL_GetTick>
 8003fb8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003fba:	e008      	b.n	8003fce <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003fbc:	f7fc fc04 	bl	80007c8 <HAL_GetTick>
 8003fc0:	4602      	mov	r2, r0
 8003fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fc4:	1ad3      	subs	r3, r2, r3
 8003fc6:	2b02      	cmp	r3, #2
 8003fc8:	d901      	bls.n	8003fce <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8003fca:	2303      	movs	r3, #3
 8003fcc:	e200      	b.n	80043d0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003fce:	4b15      	ldr	r3, [pc, #84]	@ (8004024 <HAL_RCC_OscConfig+0x4f8>)
 8003fd0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003fd2:	f003 0302 	and.w	r3, r3, #2
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d1f0      	bne.n	8003fbc <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f003 0320 	and.w	r3, r3, #32
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d039      	beq.n	800405a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	699b      	ldr	r3, [r3, #24]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d01c      	beq.n	8004028 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003fee:	4b0d      	ldr	r3, [pc, #52]	@ (8004024 <HAL_RCC_OscConfig+0x4f8>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	4a0c      	ldr	r2, [pc, #48]	@ (8004024 <HAL_RCC_OscConfig+0x4f8>)
 8003ff4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003ff8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003ffa:	f7fc fbe5 	bl	80007c8 <HAL_GetTick>
 8003ffe:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004000:	e008      	b.n	8004014 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004002:	f7fc fbe1 	bl	80007c8 <HAL_GetTick>
 8004006:	4602      	mov	r2, r0
 8004008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800400a:	1ad3      	subs	r3, r2, r3
 800400c:	2b02      	cmp	r3, #2
 800400e:	d901      	bls.n	8004014 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8004010:	2303      	movs	r3, #3
 8004012:	e1dd      	b.n	80043d0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004014:	4b03      	ldr	r3, [pc, #12]	@ (8004024 <HAL_RCC_OscConfig+0x4f8>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800401c:	2b00      	cmp	r3, #0
 800401e:	d0f0      	beq.n	8004002 <HAL_RCC_OscConfig+0x4d6>
 8004020:	e01b      	b.n	800405a <HAL_RCC_OscConfig+0x52e>
 8004022:	bf00      	nop
 8004024:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004028:	4b9b      	ldr	r3, [pc, #620]	@ (8004298 <HAL_RCC_OscConfig+0x76c>)
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4a9a      	ldr	r2, [pc, #616]	@ (8004298 <HAL_RCC_OscConfig+0x76c>)
 800402e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004032:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004034:	f7fc fbc8 	bl	80007c8 <HAL_GetTick>
 8004038:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800403a:	e008      	b.n	800404e <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800403c:	f7fc fbc4 	bl	80007c8 <HAL_GetTick>
 8004040:	4602      	mov	r2, r0
 8004042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004044:	1ad3      	subs	r3, r2, r3
 8004046:	2b02      	cmp	r3, #2
 8004048:	d901      	bls.n	800404e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800404a:	2303      	movs	r3, #3
 800404c:	e1c0      	b.n	80043d0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800404e:	4b92      	ldr	r3, [pc, #584]	@ (8004298 <HAL_RCC_OscConfig+0x76c>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004056:	2b00      	cmp	r3, #0
 8004058:	d1f0      	bne.n	800403c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f003 0304 	and.w	r3, r3, #4
 8004062:	2b00      	cmp	r3, #0
 8004064:	f000 8081 	beq.w	800416a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004068:	4b8c      	ldr	r3, [pc, #560]	@ (800429c <HAL_RCC_OscConfig+0x770>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4a8b      	ldr	r2, [pc, #556]	@ (800429c <HAL_RCC_OscConfig+0x770>)
 800406e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004072:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004074:	f7fc fba8 	bl	80007c8 <HAL_GetTick>
 8004078:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800407a:	e008      	b.n	800408e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800407c:	f7fc fba4 	bl	80007c8 <HAL_GetTick>
 8004080:	4602      	mov	r2, r0
 8004082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004084:	1ad3      	subs	r3, r2, r3
 8004086:	2b64      	cmp	r3, #100	@ 0x64
 8004088:	d901      	bls.n	800408e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800408a:	2303      	movs	r3, #3
 800408c:	e1a0      	b.n	80043d0 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800408e:	4b83      	ldr	r3, [pc, #524]	@ (800429c <HAL_RCC_OscConfig+0x770>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004096:	2b00      	cmp	r3, #0
 8004098:	d0f0      	beq.n	800407c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	689b      	ldr	r3, [r3, #8]
 800409e:	2b01      	cmp	r3, #1
 80040a0:	d106      	bne.n	80040b0 <HAL_RCC_OscConfig+0x584>
 80040a2:	4b7d      	ldr	r3, [pc, #500]	@ (8004298 <HAL_RCC_OscConfig+0x76c>)
 80040a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040a6:	4a7c      	ldr	r2, [pc, #496]	@ (8004298 <HAL_RCC_OscConfig+0x76c>)
 80040a8:	f043 0301 	orr.w	r3, r3, #1
 80040ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80040ae:	e02d      	b.n	800410c <HAL_RCC_OscConfig+0x5e0>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	689b      	ldr	r3, [r3, #8]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d10c      	bne.n	80040d2 <HAL_RCC_OscConfig+0x5a6>
 80040b8:	4b77      	ldr	r3, [pc, #476]	@ (8004298 <HAL_RCC_OscConfig+0x76c>)
 80040ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040bc:	4a76      	ldr	r2, [pc, #472]	@ (8004298 <HAL_RCC_OscConfig+0x76c>)
 80040be:	f023 0301 	bic.w	r3, r3, #1
 80040c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80040c4:	4b74      	ldr	r3, [pc, #464]	@ (8004298 <HAL_RCC_OscConfig+0x76c>)
 80040c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040c8:	4a73      	ldr	r2, [pc, #460]	@ (8004298 <HAL_RCC_OscConfig+0x76c>)
 80040ca:	f023 0304 	bic.w	r3, r3, #4
 80040ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80040d0:	e01c      	b.n	800410c <HAL_RCC_OscConfig+0x5e0>
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	689b      	ldr	r3, [r3, #8]
 80040d6:	2b05      	cmp	r3, #5
 80040d8:	d10c      	bne.n	80040f4 <HAL_RCC_OscConfig+0x5c8>
 80040da:	4b6f      	ldr	r3, [pc, #444]	@ (8004298 <HAL_RCC_OscConfig+0x76c>)
 80040dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040de:	4a6e      	ldr	r2, [pc, #440]	@ (8004298 <HAL_RCC_OscConfig+0x76c>)
 80040e0:	f043 0304 	orr.w	r3, r3, #4
 80040e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80040e6:	4b6c      	ldr	r3, [pc, #432]	@ (8004298 <HAL_RCC_OscConfig+0x76c>)
 80040e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040ea:	4a6b      	ldr	r2, [pc, #428]	@ (8004298 <HAL_RCC_OscConfig+0x76c>)
 80040ec:	f043 0301 	orr.w	r3, r3, #1
 80040f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80040f2:	e00b      	b.n	800410c <HAL_RCC_OscConfig+0x5e0>
 80040f4:	4b68      	ldr	r3, [pc, #416]	@ (8004298 <HAL_RCC_OscConfig+0x76c>)
 80040f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040f8:	4a67      	ldr	r2, [pc, #412]	@ (8004298 <HAL_RCC_OscConfig+0x76c>)
 80040fa:	f023 0301 	bic.w	r3, r3, #1
 80040fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8004100:	4b65      	ldr	r3, [pc, #404]	@ (8004298 <HAL_RCC_OscConfig+0x76c>)
 8004102:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004104:	4a64      	ldr	r2, [pc, #400]	@ (8004298 <HAL_RCC_OscConfig+0x76c>)
 8004106:	f023 0304 	bic.w	r3, r3, #4
 800410a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	689b      	ldr	r3, [r3, #8]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d015      	beq.n	8004140 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004114:	f7fc fb58 	bl	80007c8 <HAL_GetTick>
 8004118:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800411a:	e00a      	b.n	8004132 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800411c:	f7fc fb54 	bl	80007c8 <HAL_GetTick>
 8004120:	4602      	mov	r2, r0
 8004122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004124:	1ad3      	subs	r3, r2, r3
 8004126:	f241 3288 	movw	r2, #5000	@ 0x1388
 800412a:	4293      	cmp	r3, r2
 800412c:	d901      	bls.n	8004132 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800412e:	2303      	movs	r3, #3
 8004130:	e14e      	b.n	80043d0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004132:	4b59      	ldr	r3, [pc, #356]	@ (8004298 <HAL_RCC_OscConfig+0x76c>)
 8004134:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004136:	f003 0302 	and.w	r3, r3, #2
 800413a:	2b00      	cmp	r3, #0
 800413c:	d0ee      	beq.n	800411c <HAL_RCC_OscConfig+0x5f0>
 800413e:	e014      	b.n	800416a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004140:	f7fc fb42 	bl	80007c8 <HAL_GetTick>
 8004144:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004146:	e00a      	b.n	800415e <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004148:	f7fc fb3e 	bl	80007c8 <HAL_GetTick>
 800414c:	4602      	mov	r2, r0
 800414e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004150:	1ad3      	subs	r3, r2, r3
 8004152:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004156:	4293      	cmp	r3, r2
 8004158:	d901      	bls.n	800415e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800415a:	2303      	movs	r3, #3
 800415c:	e138      	b.n	80043d0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800415e:	4b4e      	ldr	r3, [pc, #312]	@ (8004298 <HAL_RCC_OscConfig+0x76c>)
 8004160:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004162:	f003 0302 	and.w	r3, r3, #2
 8004166:	2b00      	cmp	r3, #0
 8004168:	d1ee      	bne.n	8004148 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800416e:	2b00      	cmp	r3, #0
 8004170:	f000 812d 	beq.w	80043ce <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8004174:	4b48      	ldr	r3, [pc, #288]	@ (8004298 <HAL_RCC_OscConfig+0x76c>)
 8004176:	691b      	ldr	r3, [r3, #16]
 8004178:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800417c:	2b18      	cmp	r3, #24
 800417e:	f000 80bd 	beq.w	80042fc <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004186:	2b02      	cmp	r3, #2
 8004188:	f040 809e 	bne.w	80042c8 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800418c:	4b42      	ldr	r3, [pc, #264]	@ (8004298 <HAL_RCC_OscConfig+0x76c>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	4a41      	ldr	r2, [pc, #260]	@ (8004298 <HAL_RCC_OscConfig+0x76c>)
 8004192:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004196:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004198:	f7fc fb16 	bl	80007c8 <HAL_GetTick>
 800419c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800419e:	e008      	b.n	80041b2 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041a0:	f7fc fb12 	bl	80007c8 <HAL_GetTick>
 80041a4:	4602      	mov	r2, r0
 80041a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041a8:	1ad3      	subs	r3, r2, r3
 80041aa:	2b02      	cmp	r3, #2
 80041ac:	d901      	bls.n	80041b2 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80041ae:	2303      	movs	r3, #3
 80041b0:	e10e      	b.n	80043d0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80041b2:	4b39      	ldr	r3, [pc, #228]	@ (8004298 <HAL_RCC_OscConfig+0x76c>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d1f0      	bne.n	80041a0 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80041be:	4b36      	ldr	r3, [pc, #216]	@ (8004298 <HAL_RCC_OscConfig+0x76c>)
 80041c0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80041c2:	4b37      	ldr	r3, [pc, #220]	@ (80042a0 <HAL_RCC_OscConfig+0x774>)
 80041c4:	4013      	ands	r3, r2
 80041c6:	687a      	ldr	r2, [r7, #4]
 80041c8:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80041ca:	687a      	ldr	r2, [r7, #4]
 80041cc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80041ce:	0112      	lsls	r2, r2, #4
 80041d0:	430a      	orrs	r2, r1
 80041d2:	4931      	ldr	r1, [pc, #196]	@ (8004298 <HAL_RCC_OscConfig+0x76c>)
 80041d4:	4313      	orrs	r3, r2
 80041d6:	628b      	str	r3, [r1, #40]	@ 0x28
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041dc:	3b01      	subs	r3, #1
 80041de:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041e6:	3b01      	subs	r3, #1
 80041e8:	025b      	lsls	r3, r3, #9
 80041ea:	b29b      	uxth	r3, r3
 80041ec:	431a      	orrs	r2, r3
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041f2:	3b01      	subs	r3, #1
 80041f4:	041b      	lsls	r3, r3, #16
 80041f6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80041fa:	431a      	orrs	r2, r3
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004200:	3b01      	subs	r3, #1
 8004202:	061b      	lsls	r3, r3, #24
 8004204:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004208:	4923      	ldr	r1, [pc, #140]	@ (8004298 <HAL_RCC_OscConfig+0x76c>)
 800420a:	4313      	orrs	r3, r2
 800420c:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800420e:	4b22      	ldr	r3, [pc, #136]	@ (8004298 <HAL_RCC_OscConfig+0x76c>)
 8004210:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004212:	4a21      	ldr	r2, [pc, #132]	@ (8004298 <HAL_RCC_OscConfig+0x76c>)
 8004214:	f023 0301 	bic.w	r3, r3, #1
 8004218:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800421a:	4b1f      	ldr	r3, [pc, #124]	@ (8004298 <HAL_RCC_OscConfig+0x76c>)
 800421c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800421e:	4b21      	ldr	r3, [pc, #132]	@ (80042a4 <HAL_RCC_OscConfig+0x778>)
 8004220:	4013      	ands	r3, r2
 8004222:	687a      	ldr	r2, [r7, #4]
 8004224:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004226:	00d2      	lsls	r2, r2, #3
 8004228:	491b      	ldr	r1, [pc, #108]	@ (8004298 <HAL_RCC_OscConfig+0x76c>)
 800422a:	4313      	orrs	r3, r2
 800422c:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800422e:	4b1a      	ldr	r3, [pc, #104]	@ (8004298 <HAL_RCC_OscConfig+0x76c>)
 8004230:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004232:	f023 020c 	bic.w	r2, r3, #12
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800423a:	4917      	ldr	r1, [pc, #92]	@ (8004298 <HAL_RCC_OscConfig+0x76c>)
 800423c:	4313      	orrs	r3, r2
 800423e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004240:	4b15      	ldr	r3, [pc, #84]	@ (8004298 <HAL_RCC_OscConfig+0x76c>)
 8004242:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004244:	f023 0202 	bic.w	r2, r3, #2
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800424c:	4912      	ldr	r1, [pc, #72]	@ (8004298 <HAL_RCC_OscConfig+0x76c>)
 800424e:	4313      	orrs	r3, r2
 8004250:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004252:	4b11      	ldr	r3, [pc, #68]	@ (8004298 <HAL_RCC_OscConfig+0x76c>)
 8004254:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004256:	4a10      	ldr	r2, [pc, #64]	@ (8004298 <HAL_RCC_OscConfig+0x76c>)
 8004258:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800425c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800425e:	4b0e      	ldr	r3, [pc, #56]	@ (8004298 <HAL_RCC_OscConfig+0x76c>)
 8004260:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004262:	4a0d      	ldr	r2, [pc, #52]	@ (8004298 <HAL_RCC_OscConfig+0x76c>)
 8004264:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004268:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800426a:	4b0b      	ldr	r3, [pc, #44]	@ (8004298 <HAL_RCC_OscConfig+0x76c>)
 800426c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800426e:	4a0a      	ldr	r2, [pc, #40]	@ (8004298 <HAL_RCC_OscConfig+0x76c>)
 8004270:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004274:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8004276:	4b08      	ldr	r3, [pc, #32]	@ (8004298 <HAL_RCC_OscConfig+0x76c>)
 8004278:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800427a:	4a07      	ldr	r2, [pc, #28]	@ (8004298 <HAL_RCC_OscConfig+0x76c>)
 800427c:	f043 0301 	orr.w	r3, r3, #1
 8004280:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004282:	4b05      	ldr	r3, [pc, #20]	@ (8004298 <HAL_RCC_OscConfig+0x76c>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4a04      	ldr	r2, [pc, #16]	@ (8004298 <HAL_RCC_OscConfig+0x76c>)
 8004288:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800428c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800428e:	f7fc fa9b 	bl	80007c8 <HAL_GetTick>
 8004292:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004294:	e011      	b.n	80042ba <HAL_RCC_OscConfig+0x78e>
 8004296:	bf00      	nop
 8004298:	58024400 	.word	0x58024400
 800429c:	58024800 	.word	0x58024800
 80042a0:	fffffc0c 	.word	0xfffffc0c
 80042a4:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042a8:	f7fc fa8e 	bl	80007c8 <HAL_GetTick>
 80042ac:	4602      	mov	r2, r0
 80042ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042b0:	1ad3      	subs	r3, r2, r3
 80042b2:	2b02      	cmp	r3, #2
 80042b4:	d901      	bls.n	80042ba <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80042b6:	2303      	movs	r3, #3
 80042b8:	e08a      	b.n	80043d0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80042ba:	4b47      	ldr	r3, [pc, #284]	@ (80043d8 <HAL_RCC_OscConfig+0x8ac>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d0f0      	beq.n	80042a8 <HAL_RCC_OscConfig+0x77c>
 80042c6:	e082      	b.n	80043ce <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042c8:	4b43      	ldr	r3, [pc, #268]	@ (80043d8 <HAL_RCC_OscConfig+0x8ac>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4a42      	ldr	r2, [pc, #264]	@ (80043d8 <HAL_RCC_OscConfig+0x8ac>)
 80042ce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80042d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042d4:	f7fc fa78 	bl	80007c8 <HAL_GetTick>
 80042d8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80042da:	e008      	b.n	80042ee <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042dc:	f7fc fa74 	bl	80007c8 <HAL_GetTick>
 80042e0:	4602      	mov	r2, r0
 80042e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042e4:	1ad3      	subs	r3, r2, r3
 80042e6:	2b02      	cmp	r3, #2
 80042e8:	d901      	bls.n	80042ee <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80042ea:	2303      	movs	r3, #3
 80042ec:	e070      	b.n	80043d0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80042ee:	4b3a      	ldr	r3, [pc, #232]	@ (80043d8 <HAL_RCC_OscConfig+0x8ac>)
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d1f0      	bne.n	80042dc <HAL_RCC_OscConfig+0x7b0>
 80042fa:	e068      	b.n	80043ce <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80042fc:	4b36      	ldr	r3, [pc, #216]	@ (80043d8 <HAL_RCC_OscConfig+0x8ac>)
 80042fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004300:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004302:	4b35      	ldr	r3, [pc, #212]	@ (80043d8 <HAL_RCC_OscConfig+0x8ac>)
 8004304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004306:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800430c:	2b01      	cmp	r3, #1
 800430e:	d031      	beq.n	8004374 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004310:	693b      	ldr	r3, [r7, #16]
 8004312:	f003 0203 	and.w	r2, r3, #3
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800431a:	429a      	cmp	r2, r3
 800431c:	d12a      	bne.n	8004374 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800431e:	693b      	ldr	r3, [r7, #16]
 8004320:	091b      	lsrs	r3, r3, #4
 8004322:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800432a:	429a      	cmp	r2, r3
 800432c:	d122      	bne.n	8004374 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004338:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800433a:	429a      	cmp	r2, r3
 800433c:	d11a      	bne.n	8004374 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	0a5b      	lsrs	r3, r3, #9
 8004342:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800434a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800434c:	429a      	cmp	r2, r3
 800434e:	d111      	bne.n	8004374 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	0c1b      	lsrs	r3, r3, #16
 8004354:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800435c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800435e:	429a      	cmp	r2, r3
 8004360:	d108      	bne.n	8004374 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	0e1b      	lsrs	r3, r3, #24
 8004366:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800436e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004370:	429a      	cmp	r2, r3
 8004372:	d001      	beq.n	8004378 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8004374:	2301      	movs	r3, #1
 8004376:	e02b      	b.n	80043d0 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8004378:	4b17      	ldr	r3, [pc, #92]	@ (80043d8 <HAL_RCC_OscConfig+0x8ac>)
 800437a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800437c:	08db      	lsrs	r3, r3, #3
 800437e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004382:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004388:	693a      	ldr	r2, [r7, #16]
 800438a:	429a      	cmp	r2, r3
 800438c:	d01f      	beq.n	80043ce <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800438e:	4b12      	ldr	r3, [pc, #72]	@ (80043d8 <HAL_RCC_OscConfig+0x8ac>)
 8004390:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004392:	4a11      	ldr	r2, [pc, #68]	@ (80043d8 <HAL_RCC_OscConfig+0x8ac>)
 8004394:	f023 0301 	bic.w	r3, r3, #1
 8004398:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800439a:	f7fc fa15 	bl	80007c8 <HAL_GetTick>
 800439e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80043a0:	bf00      	nop
 80043a2:	f7fc fa11 	bl	80007c8 <HAL_GetTick>
 80043a6:	4602      	mov	r2, r0
 80043a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d0f9      	beq.n	80043a2 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80043ae:	4b0a      	ldr	r3, [pc, #40]	@ (80043d8 <HAL_RCC_OscConfig+0x8ac>)
 80043b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80043b2:	4b0a      	ldr	r3, [pc, #40]	@ (80043dc <HAL_RCC_OscConfig+0x8b0>)
 80043b4:	4013      	ands	r3, r2
 80043b6:	687a      	ldr	r2, [r7, #4]
 80043b8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80043ba:	00d2      	lsls	r2, r2, #3
 80043bc:	4906      	ldr	r1, [pc, #24]	@ (80043d8 <HAL_RCC_OscConfig+0x8ac>)
 80043be:	4313      	orrs	r3, r2
 80043c0:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80043c2:	4b05      	ldr	r3, [pc, #20]	@ (80043d8 <HAL_RCC_OscConfig+0x8ac>)
 80043c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043c6:	4a04      	ldr	r2, [pc, #16]	@ (80043d8 <HAL_RCC_OscConfig+0x8ac>)
 80043c8:	f043 0301 	orr.w	r3, r3, #1
 80043cc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80043ce:	2300      	movs	r3, #0
}
 80043d0:	4618      	mov	r0, r3
 80043d2:	3730      	adds	r7, #48	@ 0x30
 80043d4:	46bd      	mov	sp, r7
 80043d6:	bd80      	pop	{r7, pc}
 80043d8:	58024400 	.word	0x58024400
 80043dc:	ffff0007 	.word	0xffff0007

080043e0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b086      	sub	sp, #24
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
 80043e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d101      	bne.n	80043f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80043f0:	2301      	movs	r3, #1
 80043f2:	e19c      	b.n	800472e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80043f4:	4b8a      	ldr	r3, [pc, #552]	@ (8004620 <HAL_RCC_ClockConfig+0x240>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f003 030f 	and.w	r3, r3, #15
 80043fc:	683a      	ldr	r2, [r7, #0]
 80043fe:	429a      	cmp	r2, r3
 8004400:	d910      	bls.n	8004424 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004402:	4b87      	ldr	r3, [pc, #540]	@ (8004620 <HAL_RCC_ClockConfig+0x240>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f023 020f 	bic.w	r2, r3, #15
 800440a:	4985      	ldr	r1, [pc, #532]	@ (8004620 <HAL_RCC_ClockConfig+0x240>)
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	4313      	orrs	r3, r2
 8004410:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004412:	4b83      	ldr	r3, [pc, #524]	@ (8004620 <HAL_RCC_ClockConfig+0x240>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f003 030f 	and.w	r3, r3, #15
 800441a:	683a      	ldr	r2, [r7, #0]
 800441c:	429a      	cmp	r2, r3
 800441e:	d001      	beq.n	8004424 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004420:	2301      	movs	r3, #1
 8004422:	e184      	b.n	800472e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f003 0304 	and.w	r3, r3, #4
 800442c:	2b00      	cmp	r3, #0
 800442e:	d010      	beq.n	8004452 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	691a      	ldr	r2, [r3, #16]
 8004434:	4b7b      	ldr	r3, [pc, #492]	@ (8004624 <HAL_RCC_ClockConfig+0x244>)
 8004436:	699b      	ldr	r3, [r3, #24]
 8004438:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800443c:	429a      	cmp	r2, r3
 800443e:	d908      	bls.n	8004452 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004440:	4b78      	ldr	r3, [pc, #480]	@ (8004624 <HAL_RCC_ClockConfig+0x244>)
 8004442:	699b      	ldr	r3, [r3, #24]
 8004444:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	691b      	ldr	r3, [r3, #16]
 800444c:	4975      	ldr	r1, [pc, #468]	@ (8004624 <HAL_RCC_ClockConfig+0x244>)
 800444e:	4313      	orrs	r3, r2
 8004450:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f003 0308 	and.w	r3, r3, #8
 800445a:	2b00      	cmp	r3, #0
 800445c:	d010      	beq.n	8004480 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	695a      	ldr	r2, [r3, #20]
 8004462:	4b70      	ldr	r3, [pc, #448]	@ (8004624 <HAL_RCC_ClockConfig+0x244>)
 8004464:	69db      	ldr	r3, [r3, #28]
 8004466:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800446a:	429a      	cmp	r2, r3
 800446c:	d908      	bls.n	8004480 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800446e:	4b6d      	ldr	r3, [pc, #436]	@ (8004624 <HAL_RCC_ClockConfig+0x244>)
 8004470:	69db      	ldr	r3, [r3, #28]
 8004472:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	695b      	ldr	r3, [r3, #20]
 800447a:	496a      	ldr	r1, [pc, #424]	@ (8004624 <HAL_RCC_ClockConfig+0x244>)
 800447c:	4313      	orrs	r3, r2
 800447e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f003 0310 	and.w	r3, r3, #16
 8004488:	2b00      	cmp	r3, #0
 800448a:	d010      	beq.n	80044ae <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	699a      	ldr	r2, [r3, #24]
 8004490:	4b64      	ldr	r3, [pc, #400]	@ (8004624 <HAL_RCC_ClockConfig+0x244>)
 8004492:	69db      	ldr	r3, [r3, #28]
 8004494:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004498:	429a      	cmp	r2, r3
 800449a:	d908      	bls.n	80044ae <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800449c:	4b61      	ldr	r3, [pc, #388]	@ (8004624 <HAL_RCC_ClockConfig+0x244>)
 800449e:	69db      	ldr	r3, [r3, #28]
 80044a0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	699b      	ldr	r3, [r3, #24]
 80044a8:	495e      	ldr	r1, [pc, #376]	@ (8004624 <HAL_RCC_ClockConfig+0x244>)
 80044aa:	4313      	orrs	r3, r2
 80044ac:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f003 0320 	and.w	r3, r3, #32
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d010      	beq.n	80044dc <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	69da      	ldr	r2, [r3, #28]
 80044be:	4b59      	ldr	r3, [pc, #356]	@ (8004624 <HAL_RCC_ClockConfig+0x244>)
 80044c0:	6a1b      	ldr	r3, [r3, #32]
 80044c2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80044c6:	429a      	cmp	r2, r3
 80044c8:	d908      	bls.n	80044dc <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80044ca:	4b56      	ldr	r3, [pc, #344]	@ (8004624 <HAL_RCC_ClockConfig+0x244>)
 80044cc:	6a1b      	ldr	r3, [r3, #32]
 80044ce:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	69db      	ldr	r3, [r3, #28]
 80044d6:	4953      	ldr	r1, [pc, #332]	@ (8004624 <HAL_RCC_ClockConfig+0x244>)
 80044d8:	4313      	orrs	r3, r2
 80044da:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f003 0302 	and.w	r3, r3, #2
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d010      	beq.n	800450a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	68da      	ldr	r2, [r3, #12]
 80044ec:	4b4d      	ldr	r3, [pc, #308]	@ (8004624 <HAL_RCC_ClockConfig+0x244>)
 80044ee:	699b      	ldr	r3, [r3, #24]
 80044f0:	f003 030f 	and.w	r3, r3, #15
 80044f4:	429a      	cmp	r2, r3
 80044f6:	d908      	bls.n	800450a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044f8:	4b4a      	ldr	r3, [pc, #296]	@ (8004624 <HAL_RCC_ClockConfig+0x244>)
 80044fa:	699b      	ldr	r3, [r3, #24]
 80044fc:	f023 020f 	bic.w	r2, r3, #15
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	68db      	ldr	r3, [r3, #12]
 8004504:	4947      	ldr	r1, [pc, #284]	@ (8004624 <HAL_RCC_ClockConfig+0x244>)
 8004506:	4313      	orrs	r3, r2
 8004508:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f003 0301 	and.w	r3, r3, #1
 8004512:	2b00      	cmp	r3, #0
 8004514:	d055      	beq.n	80045c2 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8004516:	4b43      	ldr	r3, [pc, #268]	@ (8004624 <HAL_RCC_ClockConfig+0x244>)
 8004518:	699b      	ldr	r3, [r3, #24]
 800451a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	689b      	ldr	r3, [r3, #8]
 8004522:	4940      	ldr	r1, [pc, #256]	@ (8004624 <HAL_RCC_ClockConfig+0x244>)
 8004524:	4313      	orrs	r3, r2
 8004526:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	685b      	ldr	r3, [r3, #4]
 800452c:	2b02      	cmp	r3, #2
 800452e:	d107      	bne.n	8004540 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004530:	4b3c      	ldr	r3, [pc, #240]	@ (8004624 <HAL_RCC_ClockConfig+0x244>)
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004538:	2b00      	cmp	r3, #0
 800453a:	d121      	bne.n	8004580 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800453c:	2301      	movs	r3, #1
 800453e:	e0f6      	b.n	800472e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	685b      	ldr	r3, [r3, #4]
 8004544:	2b03      	cmp	r3, #3
 8004546:	d107      	bne.n	8004558 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004548:	4b36      	ldr	r3, [pc, #216]	@ (8004624 <HAL_RCC_ClockConfig+0x244>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004550:	2b00      	cmp	r3, #0
 8004552:	d115      	bne.n	8004580 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004554:	2301      	movs	r3, #1
 8004556:	e0ea      	b.n	800472e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	685b      	ldr	r3, [r3, #4]
 800455c:	2b01      	cmp	r3, #1
 800455e:	d107      	bne.n	8004570 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004560:	4b30      	ldr	r3, [pc, #192]	@ (8004624 <HAL_RCC_ClockConfig+0x244>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004568:	2b00      	cmp	r3, #0
 800456a:	d109      	bne.n	8004580 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800456c:	2301      	movs	r3, #1
 800456e:	e0de      	b.n	800472e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004570:	4b2c      	ldr	r3, [pc, #176]	@ (8004624 <HAL_RCC_ClockConfig+0x244>)
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f003 0304 	and.w	r3, r3, #4
 8004578:	2b00      	cmp	r3, #0
 800457a:	d101      	bne.n	8004580 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800457c:	2301      	movs	r3, #1
 800457e:	e0d6      	b.n	800472e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004580:	4b28      	ldr	r3, [pc, #160]	@ (8004624 <HAL_RCC_ClockConfig+0x244>)
 8004582:	691b      	ldr	r3, [r3, #16]
 8004584:	f023 0207 	bic.w	r2, r3, #7
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	685b      	ldr	r3, [r3, #4]
 800458c:	4925      	ldr	r1, [pc, #148]	@ (8004624 <HAL_RCC_ClockConfig+0x244>)
 800458e:	4313      	orrs	r3, r2
 8004590:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004592:	f7fc f919 	bl	80007c8 <HAL_GetTick>
 8004596:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004598:	e00a      	b.n	80045b0 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800459a:	f7fc f915 	bl	80007c8 <HAL_GetTick>
 800459e:	4602      	mov	r2, r0
 80045a0:	697b      	ldr	r3, [r7, #20]
 80045a2:	1ad3      	subs	r3, r2, r3
 80045a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d901      	bls.n	80045b0 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80045ac:	2303      	movs	r3, #3
 80045ae:	e0be      	b.n	800472e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045b0:	4b1c      	ldr	r3, [pc, #112]	@ (8004624 <HAL_RCC_ClockConfig+0x244>)
 80045b2:	691b      	ldr	r3, [r3, #16]
 80045b4:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	685b      	ldr	r3, [r3, #4]
 80045bc:	00db      	lsls	r3, r3, #3
 80045be:	429a      	cmp	r2, r3
 80045c0:	d1eb      	bne.n	800459a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f003 0302 	and.w	r3, r3, #2
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d010      	beq.n	80045f0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	68da      	ldr	r2, [r3, #12]
 80045d2:	4b14      	ldr	r3, [pc, #80]	@ (8004624 <HAL_RCC_ClockConfig+0x244>)
 80045d4:	699b      	ldr	r3, [r3, #24]
 80045d6:	f003 030f 	and.w	r3, r3, #15
 80045da:	429a      	cmp	r2, r3
 80045dc:	d208      	bcs.n	80045f0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80045de:	4b11      	ldr	r3, [pc, #68]	@ (8004624 <HAL_RCC_ClockConfig+0x244>)
 80045e0:	699b      	ldr	r3, [r3, #24]
 80045e2:	f023 020f 	bic.w	r2, r3, #15
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	68db      	ldr	r3, [r3, #12]
 80045ea:	490e      	ldr	r1, [pc, #56]	@ (8004624 <HAL_RCC_ClockConfig+0x244>)
 80045ec:	4313      	orrs	r3, r2
 80045ee:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80045f0:	4b0b      	ldr	r3, [pc, #44]	@ (8004620 <HAL_RCC_ClockConfig+0x240>)
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f003 030f 	and.w	r3, r3, #15
 80045f8:	683a      	ldr	r2, [r7, #0]
 80045fa:	429a      	cmp	r2, r3
 80045fc:	d214      	bcs.n	8004628 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045fe:	4b08      	ldr	r3, [pc, #32]	@ (8004620 <HAL_RCC_ClockConfig+0x240>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f023 020f 	bic.w	r2, r3, #15
 8004606:	4906      	ldr	r1, [pc, #24]	@ (8004620 <HAL_RCC_ClockConfig+0x240>)
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	4313      	orrs	r3, r2
 800460c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800460e:	4b04      	ldr	r3, [pc, #16]	@ (8004620 <HAL_RCC_ClockConfig+0x240>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f003 030f 	and.w	r3, r3, #15
 8004616:	683a      	ldr	r2, [r7, #0]
 8004618:	429a      	cmp	r2, r3
 800461a:	d005      	beq.n	8004628 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800461c:	2301      	movs	r3, #1
 800461e:	e086      	b.n	800472e <HAL_RCC_ClockConfig+0x34e>
 8004620:	52002000 	.word	0x52002000
 8004624:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f003 0304 	and.w	r3, r3, #4
 8004630:	2b00      	cmp	r3, #0
 8004632:	d010      	beq.n	8004656 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	691a      	ldr	r2, [r3, #16]
 8004638:	4b3f      	ldr	r3, [pc, #252]	@ (8004738 <HAL_RCC_ClockConfig+0x358>)
 800463a:	699b      	ldr	r3, [r3, #24]
 800463c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004640:	429a      	cmp	r2, r3
 8004642:	d208      	bcs.n	8004656 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004644:	4b3c      	ldr	r3, [pc, #240]	@ (8004738 <HAL_RCC_ClockConfig+0x358>)
 8004646:	699b      	ldr	r3, [r3, #24]
 8004648:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	691b      	ldr	r3, [r3, #16]
 8004650:	4939      	ldr	r1, [pc, #228]	@ (8004738 <HAL_RCC_ClockConfig+0x358>)
 8004652:	4313      	orrs	r3, r2
 8004654:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f003 0308 	and.w	r3, r3, #8
 800465e:	2b00      	cmp	r3, #0
 8004660:	d010      	beq.n	8004684 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	695a      	ldr	r2, [r3, #20]
 8004666:	4b34      	ldr	r3, [pc, #208]	@ (8004738 <HAL_RCC_ClockConfig+0x358>)
 8004668:	69db      	ldr	r3, [r3, #28]
 800466a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800466e:	429a      	cmp	r2, r3
 8004670:	d208      	bcs.n	8004684 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004672:	4b31      	ldr	r3, [pc, #196]	@ (8004738 <HAL_RCC_ClockConfig+0x358>)
 8004674:	69db      	ldr	r3, [r3, #28]
 8004676:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	695b      	ldr	r3, [r3, #20]
 800467e:	492e      	ldr	r1, [pc, #184]	@ (8004738 <HAL_RCC_ClockConfig+0x358>)
 8004680:	4313      	orrs	r3, r2
 8004682:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f003 0310 	and.w	r3, r3, #16
 800468c:	2b00      	cmp	r3, #0
 800468e:	d010      	beq.n	80046b2 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	699a      	ldr	r2, [r3, #24]
 8004694:	4b28      	ldr	r3, [pc, #160]	@ (8004738 <HAL_RCC_ClockConfig+0x358>)
 8004696:	69db      	ldr	r3, [r3, #28]
 8004698:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800469c:	429a      	cmp	r2, r3
 800469e:	d208      	bcs.n	80046b2 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80046a0:	4b25      	ldr	r3, [pc, #148]	@ (8004738 <HAL_RCC_ClockConfig+0x358>)
 80046a2:	69db      	ldr	r3, [r3, #28]
 80046a4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	699b      	ldr	r3, [r3, #24]
 80046ac:	4922      	ldr	r1, [pc, #136]	@ (8004738 <HAL_RCC_ClockConfig+0x358>)
 80046ae:	4313      	orrs	r3, r2
 80046b0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f003 0320 	and.w	r3, r3, #32
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d010      	beq.n	80046e0 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	69da      	ldr	r2, [r3, #28]
 80046c2:	4b1d      	ldr	r3, [pc, #116]	@ (8004738 <HAL_RCC_ClockConfig+0x358>)
 80046c4:	6a1b      	ldr	r3, [r3, #32]
 80046c6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80046ca:	429a      	cmp	r2, r3
 80046cc:	d208      	bcs.n	80046e0 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80046ce:	4b1a      	ldr	r3, [pc, #104]	@ (8004738 <HAL_RCC_ClockConfig+0x358>)
 80046d0:	6a1b      	ldr	r3, [r3, #32]
 80046d2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	69db      	ldr	r3, [r3, #28]
 80046da:	4917      	ldr	r1, [pc, #92]	@ (8004738 <HAL_RCC_ClockConfig+0x358>)
 80046dc:	4313      	orrs	r3, r2
 80046de:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80046e0:	f000 f834 	bl	800474c <HAL_RCC_GetSysClockFreq>
 80046e4:	4602      	mov	r2, r0
 80046e6:	4b14      	ldr	r3, [pc, #80]	@ (8004738 <HAL_RCC_ClockConfig+0x358>)
 80046e8:	699b      	ldr	r3, [r3, #24]
 80046ea:	0a1b      	lsrs	r3, r3, #8
 80046ec:	f003 030f 	and.w	r3, r3, #15
 80046f0:	4912      	ldr	r1, [pc, #72]	@ (800473c <HAL_RCC_ClockConfig+0x35c>)
 80046f2:	5ccb      	ldrb	r3, [r1, r3]
 80046f4:	f003 031f 	and.w	r3, r3, #31
 80046f8:	fa22 f303 	lsr.w	r3, r2, r3
 80046fc:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80046fe:	4b0e      	ldr	r3, [pc, #56]	@ (8004738 <HAL_RCC_ClockConfig+0x358>)
 8004700:	699b      	ldr	r3, [r3, #24]
 8004702:	f003 030f 	and.w	r3, r3, #15
 8004706:	4a0d      	ldr	r2, [pc, #52]	@ (800473c <HAL_RCC_ClockConfig+0x35c>)
 8004708:	5cd3      	ldrb	r3, [r2, r3]
 800470a:	f003 031f 	and.w	r3, r3, #31
 800470e:	693a      	ldr	r2, [r7, #16]
 8004710:	fa22 f303 	lsr.w	r3, r2, r3
 8004714:	4a0a      	ldr	r2, [pc, #40]	@ (8004740 <HAL_RCC_ClockConfig+0x360>)
 8004716:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004718:	4a0a      	ldr	r2, [pc, #40]	@ (8004744 <HAL_RCC_ClockConfig+0x364>)
 800471a:	693b      	ldr	r3, [r7, #16]
 800471c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800471e:	4b0a      	ldr	r3, [pc, #40]	@ (8004748 <HAL_RCC_ClockConfig+0x368>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	4618      	mov	r0, r3
 8004724:	f7fc f806 	bl	8000734 <HAL_InitTick>
 8004728:	4603      	mov	r3, r0
 800472a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800472c:	7bfb      	ldrb	r3, [r7, #15]
}
 800472e:	4618      	mov	r0, r3
 8004730:	3718      	adds	r7, #24
 8004732:	46bd      	mov	sp, r7
 8004734:	bd80      	pop	{r7, pc}
 8004736:	bf00      	nop
 8004738:	58024400 	.word	0x58024400
 800473c:	0800afb8 	.word	0x0800afb8
 8004740:	2400000c 	.word	0x2400000c
 8004744:	24000008 	.word	0x24000008
 8004748:	24000000 	.word	0x24000000

0800474c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800474c:	b480      	push	{r7}
 800474e:	b089      	sub	sp, #36	@ 0x24
 8004750:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004752:	4bb3      	ldr	r3, [pc, #716]	@ (8004a20 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004754:	691b      	ldr	r3, [r3, #16]
 8004756:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800475a:	2b18      	cmp	r3, #24
 800475c:	f200 8155 	bhi.w	8004a0a <HAL_RCC_GetSysClockFreq+0x2be>
 8004760:	a201      	add	r2, pc, #4	@ (adr r2, 8004768 <HAL_RCC_GetSysClockFreq+0x1c>)
 8004762:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004766:	bf00      	nop
 8004768:	080047cd 	.word	0x080047cd
 800476c:	08004a0b 	.word	0x08004a0b
 8004770:	08004a0b 	.word	0x08004a0b
 8004774:	08004a0b 	.word	0x08004a0b
 8004778:	08004a0b 	.word	0x08004a0b
 800477c:	08004a0b 	.word	0x08004a0b
 8004780:	08004a0b 	.word	0x08004a0b
 8004784:	08004a0b 	.word	0x08004a0b
 8004788:	080047f3 	.word	0x080047f3
 800478c:	08004a0b 	.word	0x08004a0b
 8004790:	08004a0b 	.word	0x08004a0b
 8004794:	08004a0b 	.word	0x08004a0b
 8004798:	08004a0b 	.word	0x08004a0b
 800479c:	08004a0b 	.word	0x08004a0b
 80047a0:	08004a0b 	.word	0x08004a0b
 80047a4:	08004a0b 	.word	0x08004a0b
 80047a8:	080047f9 	.word	0x080047f9
 80047ac:	08004a0b 	.word	0x08004a0b
 80047b0:	08004a0b 	.word	0x08004a0b
 80047b4:	08004a0b 	.word	0x08004a0b
 80047b8:	08004a0b 	.word	0x08004a0b
 80047bc:	08004a0b 	.word	0x08004a0b
 80047c0:	08004a0b 	.word	0x08004a0b
 80047c4:	08004a0b 	.word	0x08004a0b
 80047c8:	080047ff 	.word	0x080047ff
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80047cc:	4b94      	ldr	r3, [pc, #592]	@ (8004a20 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f003 0320 	and.w	r3, r3, #32
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d009      	beq.n	80047ec <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80047d8:	4b91      	ldr	r3, [pc, #580]	@ (8004a20 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	08db      	lsrs	r3, r3, #3
 80047de:	f003 0303 	and.w	r3, r3, #3
 80047e2:	4a90      	ldr	r2, [pc, #576]	@ (8004a24 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80047e4:	fa22 f303 	lsr.w	r3, r2, r3
 80047e8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80047ea:	e111      	b.n	8004a10 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80047ec:	4b8d      	ldr	r3, [pc, #564]	@ (8004a24 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80047ee:	61bb      	str	r3, [r7, #24]
      break;
 80047f0:	e10e      	b.n	8004a10 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80047f2:	4b8d      	ldr	r3, [pc, #564]	@ (8004a28 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80047f4:	61bb      	str	r3, [r7, #24]
      break;
 80047f6:	e10b      	b.n	8004a10 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80047f8:	4b8c      	ldr	r3, [pc, #560]	@ (8004a2c <HAL_RCC_GetSysClockFreq+0x2e0>)
 80047fa:	61bb      	str	r3, [r7, #24]
      break;
 80047fc:	e108      	b.n	8004a10 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80047fe:	4b88      	ldr	r3, [pc, #544]	@ (8004a20 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004800:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004802:	f003 0303 	and.w	r3, r3, #3
 8004806:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004808:	4b85      	ldr	r3, [pc, #532]	@ (8004a20 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800480a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800480c:	091b      	lsrs	r3, r3, #4
 800480e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004812:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004814:	4b82      	ldr	r3, [pc, #520]	@ (8004a20 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004816:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004818:	f003 0301 	and.w	r3, r3, #1
 800481c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800481e:	4b80      	ldr	r3, [pc, #512]	@ (8004a20 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004820:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004822:	08db      	lsrs	r3, r3, #3
 8004824:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004828:	68fa      	ldr	r2, [r7, #12]
 800482a:	fb02 f303 	mul.w	r3, r2, r3
 800482e:	ee07 3a90 	vmov	s15, r3
 8004832:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004836:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800483a:	693b      	ldr	r3, [r7, #16]
 800483c:	2b00      	cmp	r3, #0
 800483e:	f000 80e1 	beq.w	8004a04 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8004842:	697b      	ldr	r3, [r7, #20]
 8004844:	2b02      	cmp	r3, #2
 8004846:	f000 8083 	beq.w	8004950 <HAL_RCC_GetSysClockFreq+0x204>
 800484a:	697b      	ldr	r3, [r7, #20]
 800484c:	2b02      	cmp	r3, #2
 800484e:	f200 80a1 	bhi.w	8004994 <HAL_RCC_GetSysClockFreq+0x248>
 8004852:	697b      	ldr	r3, [r7, #20]
 8004854:	2b00      	cmp	r3, #0
 8004856:	d003      	beq.n	8004860 <HAL_RCC_GetSysClockFreq+0x114>
 8004858:	697b      	ldr	r3, [r7, #20]
 800485a:	2b01      	cmp	r3, #1
 800485c:	d056      	beq.n	800490c <HAL_RCC_GetSysClockFreq+0x1c0>
 800485e:	e099      	b.n	8004994 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004860:	4b6f      	ldr	r3, [pc, #444]	@ (8004a20 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f003 0320 	and.w	r3, r3, #32
 8004868:	2b00      	cmp	r3, #0
 800486a:	d02d      	beq.n	80048c8 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800486c:	4b6c      	ldr	r3, [pc, #432]	@ (8004a20 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	08db      	lsrs	r3, r3, #3
 8004872:	f003 0303 	and.w	r3, r3, #3
 8004876:	4a6b      	ldr	r2, [pc, #428]	@ (8004a24 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004878:	fa22 f303 	lsr.w	r3, r2, r3
 800487c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	ee07 3a90 	vmov	s15, r3
 8004884:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004888:	693b      	ldr	r3, [r7, #16]
 800488a:	ee07 3a90 	vmov	s15, r3
 800488e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004892:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004896:	4b62      	ldr	r3, [pc, #392]	@ (8004a20 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800489a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800489e:	ee07 3a90 	vmov	s15, r3
 80048a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80048a6:	ed97 6a02 	vldr	s12, [r7, #8]
 80048aa:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8004a30 <HAL_RCC_GetSysClockFreq+0x2e4>
 80048ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80048b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80048b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80048ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80048be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048c2:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80048c6:	e087      	b.n	80049d8 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80048c8:	693b      	ldr	r3, [r7, #16]
 80048ca:	ee07 3a90 	vmov	s15, r3
 80048ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048d2:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8004a34 <HAL_RCC_GetSysClockFreq+0x2e8>
 80048d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80048da:	4b51      	ldr	r3, [pc, #324]	@ (8004a20 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80048dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048e2:	ee07 3a90 	vmov	s15, r3
 80048e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80048ea:	ed97 6a02 	vldr	s12, [r7, #8]
 80048ee:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8004a30 <HAL_RCC_GetSysClockFreq+0x2e4>
 80048f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80048f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80048fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80048fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004902:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004906:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800490a:	e065      	b.n	80049d8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800490c:	693b      	ldr	r3, [r7, #16]
 800490e:	ee07 3a90 	vmov	s15, r3
 8004912:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004916:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8004a38 <HAL_RCC_GetSysClockFreq+0x2ec>
 800491a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800491e:	4b40      	ldr	r3, [pc, #256]	@ (8004a20 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004922:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004926:	ee07 3a90 	vmov	s15, r3
 800492a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800492e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004932:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8004a30 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004936:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800493a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800493e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004942:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004946:	ee67 7a27 	vmul.f32	s15, s14, s15
 800494a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800494e:	e043      	b.n	80049d8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004950:	693b      	ldr	r3, [r7, #16]
 8004952:	ee07 3a90 	vmov	s15, r3
 8004956:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800495a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8004a3c <HAL_RCC_GetSysClockFreq+0x2f0>
 800495e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004962:	4b2f      	ldr	r3, [pc, #188]	@ (8004a20 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004966:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800496a:	ee07 3a90 	vmov	s15, r3
 800496e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004972:	ed97 6a02 	vldr	s12, [r7, #8]
 8004976:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8004a30 <HAL_RCC_GetSysClockFreq+0x2e4>
 800497a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800497e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004982:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004986:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800498a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800498e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004992:	e021      	b.n	80049d8 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004994:	693b      	ldr	r3, [r7, #16]
 8004996:	ee07 3a90 	vmov	s15, r3
 800499a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800499e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004a38 <HAL_RCC_GetSysClockFreq+0x2ec>
 80049a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80049a6:	4b1e      	ldr	r3, [pc, #120]	@ (8004a20 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80049a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049ae:	ee07 3a90 	vmov	s15, r3
 80049b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80049b6:	ed97 6a02 	vldr	s12, [r7, #8]
 80049ba:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8004a30 <HAL_RCC_GetSysClockFreq+0x2e4>
 80049be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80049c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80049c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80049ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80049ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049d2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80049d6:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80049d8:	4b11      	ldr	r3, [pc, #68]	@ (8004a20 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80049da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049dc:	0a5b      	lsrs	r3, r3, #9
 80049de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80049e2:	3301      	adds	r3, #1
 80049e4:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	ee07 3a90 	vmov	s15, r3
 80049ec:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80049f0:	edd7 6a07 	vldr	s13, [r7, #28]
 80049f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80049f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80049fc:	ee17 3a90 	vmov	r3, s15
 8004a00:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8004a02:	e005      	b.n	8004a10 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8004a04:	2300      	movs	r3, #0
 8004a06:	61bb      	str	r3, [r7, #24]
      break;
 8004a08:	e002      	b.n	8004a10 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8004a0a:	4b07      	ldr	r3, [pc, #28]	@ (8004a28 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004a0c:	61bb      	str	r3, [r7, #24]
      break;
 8004a0e:	bf00      	nop
  }

  return sysclockfreq;
 8004a10:	69bb      	ldr	r3, [r7, #24]
}
 8004a12:	4618      	mov	r0, r3
 8004a14:	3724      	adds	r7, #36	@ 0x24
 8004a16:	46bd      	mov	sp, r7
 8004a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1c:	4770      	bx	lr
 8004a1e:	bf00      	nop
 8004a20:	58024400 	.word	0x58024400
 8004a24:	03d09000 	.word	0x03d09000
 8004a28:	003d0900 	.word	0x003d0900
 8004a2c:	017d7840 	.word	0x017d7840
 8004a30:	46000000 	.word	0x46000000
 8004a34:	4c742400 	.word	0x4c742400
 8004a38:	4a742400 	.word	0x4a742400
 8004a3c:	4bbebc20 	.word	0x4bbebc20

08004a40 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b082      	sub	sp, #8
 8004a44:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004a46:	f7ff fe81 	bl	800474c <HAL_RCC_GetSysClockFreq>
 8004a4a:	4602      	mov	r2, r0
 8004a4c:	4b10      	ldr	r3, [pc, #64]	@ (8004a90 <HAL_RCC_GetHCLKFreq+0x50>)
 8004a4e:	699b      	ldr	r3, [r3, #24]
 8004a50:	0a1b      	lsrs	r3, r3, #8
 8004a52:	f003 030f 	and.w	r3, r3, #15
 8004a56:	490f      	ldr	r1, [pc, #60]	@ (8004a94 <HAL_RCC_GetHCLKFreq+0x54>)
 8004a58:	5ccb      	ldrb	r3, [r1, r3]
 8004a5a:	f003 031f 	and.w	r3, r3, #31
 8004a5e:	fa22 f303 	lsr.w	r3, r2, r3
 8004a62:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004a64:	4b0a      	ldr	r3, [pc, #40]	@ (8004a90 <HAL_RCC_GetHCLKFreq+0x50>)
 8004a66:	699b      	ldr	r3, [r3, #24]
 8004a68:	f003 030f 	and.w	r3, r3, #15
 8004a6c:	4a09      	ldr	r2, [pc, #36]	@ (8004a94 <HAL_RCC_GetHCLKFreq+0x54>)
 8004a6e:	5cd3      	ldrb	r3, [r2, r3]
 8004a70:	f003 031f 	and.w	r3, r3, #31
 8004a74:	687a      	ldr	r2, [r7, #4]
 8004a76:	fa22 f303 	lsr.w	r3, r2, r3
 8004a7a:	4a07      	ldr	r2, [pc, #28]	@ (8004a98 <HAL_RCC_GetHCLKFreq+0x58>)
 8004a7c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004a7e:	4a07      	ldr	r2, [pc, #28]	@ (8004a9c <HAL_RCC_GetHCLKFreq+0x5c>)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004a84:	4b04      	ldr	r3, [pc, #16]	@ (8004a98 <HAL_RCC_GetHCLKFreq+0x58>)
 8004a86:	681b      	ldr	r3, [r3, #0]
}
 8004a88:	4618      	mov	r0, r3
 8004a8a:	3708      	adds	r7, #8
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	bd80      	pop	{r7, pc}
 8004a90:	58024400 	.word	0x58024400
 8004a94:	0800afb8 	.word	0x0800afb8
 8004a98:	2400000c 	.word	0x2400000c
 8004a9c:	24000008 	.word	0x24000008

08004aa0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004aa4:	f7ff ffcc 	bl	8004a40 <HAL_RCC_GetHCLKFreq>
 8004aa8:	4602      	mov	r2, r0
 8004aaa:	4b06      	ldr	r3, [pc, #24]	@ (8004ac4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004aac:	69db      	ldr	r3, [r3, #28]
 8004aae:	091b      	lsrs	r3, r3, #4
 8004ab0:	f003 0307 	and.w	r3, r3, #7
 8004ab4:	4904      	ldr	r1, [pc, #16]	@ (8004ac8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004ab6:	5ccb      	ldrb	r3, [r1, r3]
 8004ab8:	f003 031f 	and.w	r3, r3, #31
 8004abc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	bd80      	pop	{r7, pc}
 8004ac4:	58024400 	.word	0x58024400
 8004ac8:	0800afb8 	.word	0x0800afb8

08004acc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8004ad0:	f7ff ffb6 	bl	8004a40 <HAL_RCC_GetHCLKFreq>
 8004ad4:	4602      	mov	r2, r0
 8004ad6:	4b06      	ldr	r3, [pc, #24]	@ (8004af0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004ad8:	69db      	ldr	r3, [r3, #28]
 8004ada:	0a1b      	lsrs	r3, r3, #8
 8004adc:	f003 0307 	and.w	r3, r3, #7
 8004ae0:	4904      	ldr	r1, [pc, #16]	@ (8004af4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004ae2:	5ccb      	ldrb	r3, [r1, r3]
 8004ae4:	f003 031f 	and.w	r3, r3, #31
 8004ae8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8004aec:	4618      	mov	r0, r3
 8004aee:	bd80      	pop	{r7, pc}
 8004af0:	58024400 	.word	0x58024400
 8004af4:	0800afb8 	.word	0x0800afb8

08004af8 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004af8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004afc:	b0ca      	sub	sp, #296	@ 0x128
 8004afe:	af00      	add	r7, sp, #0
 8004b00:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004b04:	2300      	movs	r3, #0
 8004b06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004b10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b18:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8004b1c:	2500      	movs	r5, #0
 8004b1e:	ea54 0305 	orrs.w	r3, r4, r5
 8004b22:	d049      	beq.n	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8004b24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b28:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b2a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004b2e:	d02f      	beq.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004b30:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004b34:	d828      	bhi.n	8004b88 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004b36:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004b3a:	d01a      	beq.n	8004b72 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004b3c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004b40:	d822      	bhi.n	8004b88 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d003      	beq.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004b46:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004b4a:	d007      	beq.n	8004b5c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004b4c:	e01c      	b.n	8004b88 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b4e:	4bb8      	ldr	r3, [pc, #736]	@ (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004b50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b52:	4ab7      	ldr	r2, [pc, #732]	@ (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004b54:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b58:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004b5a:	e01a      	b.n	8004b92 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004b5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b60:	3308      	adds	r3, #8
 8004b62:	2102      	movs	r1, #2
 8004b64:	4618      	mov	r0, r3
 8004b66:	f002 fb61 	bl	800722c <RCCEx_PLL2_Config>
 8004b6a:	4603      	mov	r3, r0
 8004b6c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004b70:	e00f      	b.n	8004b92 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004b72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b76:	3328      	adds	r3, #40	@ 0x28
 8004b78:	2102      	movs	r1, #2
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	f002 fc08 	bl	8007390 <RCCEx_PLL3_Config>
 8004b80:	4603      	mov	r3, r0
 8004b82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004b86:	e004      	b.n	8004b92 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b88:	2301      	movs	r3, #1
 8004b8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004b8e:	e000      	b.n	8004b92 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8004b90:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d10a      	bne.n	8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004b9a:	4ba5      	ldr	r3, [pc, #660]	@ (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004b9c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b9e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004ba2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ba6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004ba8:	4aa1      	ldr	r2, [pc, #644]	@ (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004baa:	430b      	orrs	r3, r1
 8004bac:	6513      	str	r3, [r2, #80]	@ 0x50
 8004bae:	e003      	b.n	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bb0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004bb4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004bb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bc0:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8004bc4:	f04f 0900 	mov.w	r9, #0
 8004bc8:	ea58 0309 	orrs.w	r3, r8, r9
 8004bcc:	d047      	beq.n	8004c5e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8004bce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bd4:	2b04      	cmp	r3, #4
 8004bd6:	d82a      	bhi.n	8004c2e <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004bd8:	a201      	add	r2, pc, #4	@ (adr r2, 8004be0 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8004bda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bde:	bf00      	nop
 8004be0:	08004bf5 	.word	0x08004bf5
 8004be4:	08004c03 	.word	0x08004c03
 8004be8:	08004c19 	.word	0x08004c19
 8004bec:	08004c37 	.word	0x08004c37
 8004bf0:	08004c37 	.word	0x08004c37
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004bf4:	4b8e      	ldr	r3, [pc, #568]	@ (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004bf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bf8:	4a8d      	ldr	r2, [pc, #564]	@ (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004bfa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004bfe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004c00:	e01a      	b.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004c02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c06:	3308      	adds	r3, #8
 8004c08:	2100      	movs	r1, #0
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	f002 fb0e 	bl	800722c <RCCEx_PLL2_Config>
 8004c10:	4603      	mov	r3, r0
 8004c12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004c16:	e00f      	b.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004c18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c1c:	3328      	adds	r3, #40	@ 0x28
 8004c1e:	2100      	movs	r1, #0
 8004c20:	4618      	mov	r0, r3
 8004c22:	f002 fbb5 	bl	8007390 <RCCEx_PLL3_Config>
 8004c26:	4603      	mov	r3, r0
 8004c28:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004c2c:	e004      	b.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c2e:	2301      	movs	r3, #1
 8004c30:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004c34:	e000      	b.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8004c36:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d10a      	bne.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004c40:	4b7b      	ldr	r3, [pc, #492]	@ (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004c42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c44:	f023 0107 	bic.w	r1, r3, #7
 8004c48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c4e:	4a78      	ldr	r2, [pc, #480]	@ (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004c50:	430b      	orrs	r3, r1
 8004c52:	6513      	str	r3, [r2, #80]	@ 0x50
 8004c54:	e003      	b.n	8004c5e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c5a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004c5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c66:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8004c6a:	f04f 0b00 	mov.w	fp, #0
 8004c6e:	ea5a 030b 	orrs.w	r3, sl, fp
 8004c72:	d04c      	beq.n	8004d0e <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8004c74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c7a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c7e:	d030      	beq.n	8004ce2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8004c80:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c84:	d829      	bhi.n	8004cda <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004c86:	2bc0      	cmp	r3, #192	@ 0xc0
 8004c88:	d02d      	beq.n	8004ce6 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8004c8a:	2bc0      	cmp	r3, #192	@ 0xc0
 8004c8c:	d825      	bhi.n	8004cda <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004c8e:	2b80      	cmp	r3, #128	@ 0x80
 8004c90:	d018      	beq.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004c92:	2b80      	cmp	r3, #128	@ 0x80
 8004c94:	d821      	bhi.n	8004cda <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d002      	beq.n	8004ca0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8004c9a:	2b40      	cmp	r3, #64	@ 0x40
 8004c9c:	d007      	beq.n	8004cae <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8004c9e:	e01c      	b.n	8004cda <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004ca0:	4b63      	ldr	r3, [pc, #396]	@ (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004ca2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ca4:	4a62      	ldr	r2, [pc, #392]	@ (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004ca6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004caa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004cac:	e01c      	b.n	8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004cae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cb2:	3308      	adds	r3, #8
 8004cb4:	2100      	movs	r1, #0
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	f002 fab8 	bl	800722c <RCCEx_PLL2_Config>
 8004cbc:	4603      	mov	r3, r0
 8004cbe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004cc2:	e011      	b.n	8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004cc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cc8:	3328      	adds	r3, #40	@ 0x28
 8004cca:	2100      	movs	r1, #0
 8004ccc:	4618      	mov	r0, r3
 8004cce:	f002 fb5f 	bl	8007390 <RCCEx_PLL3_Config>
 8004cd2:	4603      	mov	r3, r0
 8004cd4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004cd8:	e006      	b.n	8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004cda:	2301      	movs	r3, #1
 8004cdc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004ce0:	e002      	b.n	8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004ce2:	bf00      	nop
 8004ce4:	e000      	b.n	8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004ce6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ce8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d10a      	bne.n	8004d06 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8004cf0:	4b4f      	ldr	r3, [pc, #316]	@ (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004cf2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cf4:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004cf8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cfc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004cfe:	4a4c      	ldr	r2, [pc, #304]	@ (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004d00:	430b      	orrs	r3, r1
 8004d02:	6513      	str	r3, [r2, #80]	@ 0x50
 8004d04:	e003      	b.n	8004d0e <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d0a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004d0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d16:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8004d1a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8004d1e:	2300      	movs	r3, #0
 8004d20:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8004d24:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8004d28:	460b      	mov	r3, r1
 8004d2a:	4313      	orrs	r3, r2
 8004d2c:	d053      	beq.n	8004dd6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8004d2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d32:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004d36:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004d3a:	d035      	beq.n	8004da8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8004d3c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004d40:	d82e      	bhi.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004d42:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004d46:	d031      	beq.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8004d48:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004d4c:	d828      	bhi.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004d4e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004d52:	d01a      	beq.n	8004d8a <HAL_RCCEx_PeriphCLKConfig+0x292>
 8004d54:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004d58:	d822      	bhi.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d003      	beq.n	8004d66 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8004d5e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004d62:	d007      	beq.n	8004d74 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8004d64:	e01c      	b.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004d66:	4b32      	ldr	r3, [pc, #200]	@ (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004d68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d6a:	4a31      	ldr	r2, [pc, #196]	@ (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004d6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004d70:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004d72:	e01c      	b.n	8004dae <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004d74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d78:	3308      	adds	r3, #8
 8004d7a:	2100      	movs	r1, #0
 8004d7c:	4618      	mov	r0, r3
 8004d7e:	f002 fa55 	bl	800722c <RCCEx_PLL2_Config>
 8004d82:	4603      	mov	r3, r0
 8004d84:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004d88:	e011      	b.n	8004dae <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004d8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d8e:	3328      	adds	r3, #40	@ 0x28
 8004d90:	2100      	movs	r1, #0
 8004d92:	4618      	mov	r0, r3
 8004d94:	f002 fafc 	bl	8007390 <RCCEx_PLL3_Config>
 8004d98:	4603      	mov	r3, r0
 8004d9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004d9e:	e006      	b.n	8004dae <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004da0:	2301      	movs	r3, #1
 8004da2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004da6:	e002      	b.n	8004dae <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004da8:	bf00      	nop
 8004daa:	e000      	b.n	8004dae <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004dac:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004dae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d10b      	bne.n	8004dce <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004db6:	4b1e      	ldr	r3, [pc, #120]	@ (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004db8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004dba:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8004dbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dc2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004dc6:	4a1a      	ldr	r2, [pc, #104]	@ (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004dc8:	430b      	orrs	r3, r1
 8004dca:	6593      	str	r3, [r2, #88]	@ 0x58
 8004dcc:	e003      	b.n	8004dd6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004dce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004dd2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004dd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dde:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8004de2:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004de6:	2300      	movs	r3, #0
 8004de8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8004dec:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8004df0:	460b      	mov	r3, r1
 8004df2:	4313      	orrs	r3, r2
 8004df4:	d056      	beq.n	8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8004df6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dfa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004dfe:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004e02:	d038      	beq.n	8004e76 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8004e04:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004e08:	d831      	bhi.n	8004e6e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004e0a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004e0e:	d034      	beq.n	8004e7a <HAL_RCCEx_PeriphCLKConfig+0x382>
 8004e10:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004e14:	d82b      	bhi.n	8004e6e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004e16:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004e1a:	d01d      	beq.n	8004e58 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8004e1c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004e20:	d825      	bhi.n	8004e6e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d006      	beq.n	8004e34 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8004e26:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004e2a:	d00a      	beq.n	8004e42 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8004e2c:	e01f      	b.n	8004e6e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004e2e:	bf00      	nop
 8004e30:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004e34:	4ba2      	ldr	r3, [pc, #648]	@ (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004e36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e38:	4aa1      	ldr	r2, [pc, #644]	@ (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004e3a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e3e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004e40:	e01c      	b.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004e42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e46:	3308      	adds	r3, #8
 8004e48:	2100      	movs	r1, #0
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	f002 f9ee 	bl	800722c <RCCEx_PLL2_Config>
 8004e50:	4603      	mov	r3, r0
 8004e52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004e56:	e011      	b.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004e58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e5c:	3328      	adds	r3, #40	@ 0x28
 8004e5e:	2100      	movs	r1, #0
 8004e60:	4618      	mov	r0, r3
 8004e62:	f002 fa95 	bl	8007390 <RCCEx_PLL3_Config>
 8004e66:	4603      	mov	r3, r0
 8004e68:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004e6c:	e006      	b.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004e6e:	2301      	movs	r3, #1
 8004e70:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004e74:	e002      	b.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004e76:	bf00      	nop
 8004e78:	e000      	b.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004e7a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e7c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d10b      	bne.n	8004e9c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004e84:	4b8e      	ldr	r3, [pc, #568]	@ (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004e86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e88:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004e8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e90:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004e94:	4a8a      	ldr	r2, [pc, #552]	@ (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004e96:	430b      	orrs	r3, r1
 8004e98:	6593      	str	r3, [r2, #88]	@ 0x58
 8004e9a:	e003      	b.n	8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e9c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ea0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004ea4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004eac:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004eb0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004eba:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8004ebe:	460b      	mov	r3, r1
 8004ec0:	4313      	orrs	r3, r2
 8004ec2:	d03a      	beq.n	8004f3a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8004ec4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ec8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004eca:	2b30      	cmp	r3, #48	@ 0x30
 8004ecc:	d01f      	beq.n	8004f0e <HAL_RCCEx_PeriphCLKConfig+0x416>
 8004ece:	2b30      	cmp	r3, #48	@ 0x30
 8004ed0:	d819      	bhi.n	8004f06 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004ed2:	2b20      	cmp	r3, #32
 8004ed4:	d00c      	beq.n	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8004ed6:	2b20      	cmp	r3, #32
 8004ed8:	d815      	bhi.n	8004f06 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d019      	beq.n	8004f12 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8004ede:	2b10      	cmp	r3, #16
 8004ee0:	d111      	bne.n	8004f06 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004ee2:	4b77      	ldr	r3, [pc, #476]	@ (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004ee4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ee6:	4a76      	ldr	r2, [pc, #472]	@ (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004ee8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004eec:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004eee:	e011      	b.n	8004f14 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004ef0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ef4:	3308      	adds	r3, #8
 8004ef6:	2102      	movs	r1, #2
 8004ef8:	4618      	mov	r0, r3
 8004efa:	f002 f997 	bl	800722c <RCCEx_PLL2_Config>
 8004efe:	4603      	mov	r3, r0
 8004f00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004f04:	e006      	b.n	8004f14 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004f06:	2301      	movs	r3, #1
 8004f08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004f0c:	e002      	b.n	8004f14 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004f0e:	bf00      	nop
 8004f10:	e000      	b.n	8004f14 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004f12:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d10a      	bne.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004f1c:	4b68      	ldr	r3, [pc, #416]	@ (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004f1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f20:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8004f24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f2a:	4a65      	ldr	r2, [pc, #404]	@ (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004f2c:	430b      	orrs	r3, r1
 8004f2e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004f30:	e003      	b.n	8004f3a <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f36:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004f3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f42:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8004f46:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004f50:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004f54:	460b      	mov	r3, r1
 8004f56:	4313      	orrs	r3, r2
 8004f58:	d051      	beq.n	8004ffe <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8004f5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f60:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004f64:	d035      	beq.n	8004fd2 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8004f66:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004f6a:	d82e      	bhi.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004f6c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004f70:	d031      	beq.n	8004fd6 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8004f72:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004f76:	d828      	bhi.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004f78:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f7c:	d01a      	beq.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8004f7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f82:	d822      	bhi.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d003      	beq.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8004f88:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f8c:	d007      	beq.n	8004f9e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8004f8e:	e01c      	b.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004f90:	4b4b      	ldr	r3, [pc, #300]	@ (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004f92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f94:	4a4a      	ldr	r2, [pc, #296]	@ (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004f96:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f9a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004f9c:	e01c      	b.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004f9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fa2:	3308      	adds	r3, #8
 8004fa4:	2100      	movs	r1, #0
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	f002 f940 	bl	800722c <RCCEx_PLL2_Config>
 8004fac:	4603      	mov	r3, r0
 8004fae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004fb2:	e011      	b.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004fb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fb8:	3328      	adds	r3, #40	@ 0x28
 8004fba:	2100      	movs	r1, #0
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	f002 f9e7 	bl	8007390 <RCCEx_PLL3_Config>
 8004fc2:	4603      	mov	r3, r0
 8004fc4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004fc8:	e006      	b.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004fca:	2301      	movs	r3, #1
 8004fcc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004fd0:	e002      	b.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004fd2:	bf00      	nop
 8004fd4:	e000      	b.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004fd6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004fd8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d10a      	bne.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004fe0:	4b37      	ldr	r3, [pc, #220]	@ (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004fe2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004fe4:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004fe8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004fee:	4a34      	ldr	r2, [pc, #208]	@ (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004ff0:	430b      	orrs	r3, r1
 8004ff2:	6513      	str	r3, [r2, #80]	@ 0x50
 8004ff4:	e003      	b.n	8004ffe <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ff6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ffa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004ffe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005002:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005006:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800500a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800500e:	2300      	movs	r3, #0
 8005010:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005014:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8005018:	460b      	mov	r3, r1
 800501a:	4313      	orrs	r3, r2
 800501c:	d056      	beq.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800501e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005022:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005024:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005028:	d033      	beq.n	8005092 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800502a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800502e:	d82c      	bhi.n	800508a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005030:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005034:	d02f      	beq.n	8005096 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8005036:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800503a:	d826      	bhi.n	800508a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800503c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005040:	d02b      	beq.n	800509a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8005042:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005046:	d820      	bhi.n	800508a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005048:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800504c:	d012      	beq.n	8005074 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800504e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005052:	d81a      	bhi.n	800508a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005054:	2b00      	cmp	r3, #0
 8005056:	d022      	beq.n	800509e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8005058:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800505c:	d115      	bne.n	800508a <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800505e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005062:	3308      	adds	r3, #8
 8005064:	2101      	movs	r1, #1
 8005066:	4618      	mov	r0, r3
 8005068:	f002 f8e0 	bl	800722c <RCCEx_PLL2_Config>
 800506c:	4603      	mov	r3, r0
 800506e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005072:	e015      	b.n	80050a0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005074:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005078:	3328      	adds	r3, #40	@ 0x28
 800507a:	2101      	movs	r1, #1
 800507c:	4618      	mov	r0, r3
 800507e:	f002 f987 	bl	8007390 <RCCEx_PLL3_Config>
 8005082:	4603      	mov	r3, r0
 8005084:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005088:	e00a      	b.n	80050a0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800508a:	2301      	movs	r3, #1
 800508c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005090:	e006      	b.n	80050a0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005092:	bf00      	nop
 8005094:	e004      	b.n	80050a0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005096:	bf00      	nop
 8005098:	e002      	b.n	80050a0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800509a:	bf00      	nop
 800509c:	e000      	b.n	80050a0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800509e:	bf00      	nop
    }

    if (ret == HAL_OK)
 80050a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d10d      	bne.n	80050c4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80050a8:	4b05      	ldr	r3, [pc, #20]	@ (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80050aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80050ac:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80050b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050b4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80050b6:	4a02      	ldr	r2, [pc, #8]	@ (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80050b8:	430b      	orrs	r3, r1
 80050ba:	6513      	str	r3, [r2, #80]	@ 0x50
 80050bc:	e006      	b.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80050be:	bf00      	nop
 80050c0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80050cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050d4:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80050d8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80050dc:	2300      	movs	r3, #0
 80050de:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80050e2:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80050e6:	460b      	mov	r3, r1
 80050e8:	4313      	orrs	r3, r2
 80050ea:	d055      	beq.n	8005198 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80050ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050f0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80050f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80050f8:	d033      	beq.n	8005162 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80050fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80050fe:	d82c      	bhi.n	800515a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005100:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005104:	d02f      	beq.n	8005166 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8005106:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800510a:	d826      	bhi.n	800515a <HAL_RCCEx_PeriphCLKConfig+0x662>
 800510c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005110:	d02b      	beq.n	800516a <HAL_RCCEx_PeriphCLKConfig+0x672>
 8005112:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005116:	d820      	bhi.n	800515a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005118:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800511c:	d012      	beq.n	8005144 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800511e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005122:	d81a      	bhi.n	800515a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005124:	2b00      	cmp	r3, #0
 8005126:	d022      	beq.n	800516e <HAL_RCCEx_PeriphCLKConfig+0x676>
 8005128:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800512c:	d115      	bne.n	800515a <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800512e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005132:	3308      	adds	r3, #8
 8005134:	2101      	movs	r1, #1
 8005136:	4618      	mov	r0, r3
 8005138:	f002 f878 	bl	800722c <RCCEx_PLL2_Config>
 800513c:	4603      	mov	r3, r0
 800513e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005142:	e015      	b.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005144:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005148:	3328      	adds	r3, #40	@ 0x28
 800514a:	2101      	movs	r1, #1
 800514c:	4618      	mov	r0, r3
 800514e:	f002 f91f 	bl	8007390 <RCCEx_PLL3_Config>
 8005152:	4603      	mov	r3, r0
 8005154:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005158:	e00a      	b.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800515a:	2301      	movs	r3, #1
 800515c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005160:	e006      	b.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005162:	bf00      	nop
 8005164:	e004      	b.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005166:	bf00      	nop
 8005168:	e002      	b.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800516a:	bf00      	nop
 800516c:	e000      	b.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800516e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005170:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005174:	2b00      	cmp	r3, #0
 8005176:	d10b      	bne.n	8005190 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8005178:	4ba3      	ldr	r3, [pc, #652]	@ (8005408 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800517a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800517c:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005180:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005184:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005188:	4a9f      	ldr	r2, [pc, #636]	@ (8005408 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800518a:	430b      	orrs	r3, r1
 800518c:	6593      	str	r3, [r2, #88]	@ 0x58
 800518e:	e003      	b.n	8005198 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005190:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005194:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005198:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800519c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051a0:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80051a4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80051a8:	2300      	movs	r3, #0
 80051aa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80051ae:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80051b2:	460b      	mov	r3, r1
 80051b4:	4313      	orrs	r3, r2
 80051b6:	d037      	beq.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80051b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80051c2:	d00e      	beq.n	80051e2 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80051c4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80051c8:	d816      	bhi.n	80051f8 <HAL_RCCEx_PeriphCLKConfig+0x700>
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d018      	beq.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80051ce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80051d2:	d111      	bne.n	80051f8 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80051d4:	4b8c      	ldr	r3, [pc, #560]	@ (8005408 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80051d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051d8:	4a8b      	ldr	r2, [pc, #556]	@ (8005408 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80051da:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80051de:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80051e0:	e00f      	b.n	8005202 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80051e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051e6:	3308      	adds	r3, #8
 80051e8:	2101      	movs	r1, #1
 80051ea:	4618      	mov	r0, r3
 80051ec:	f002 f81e 	bl	800722c <RCCEx_PLL2_Config>
 80051f0:	4603      	mov	r3, r0
 80051f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80051f6:	e004      	b.n	8005202 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80051f8:	2301      	movs	r3, #1
 80051fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80051fe:	e000      	b.n	8005202 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8005200:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005202:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005206:	2b00      	cmp	r3, #0
 8005208:	d10a      	bne.n	8005220 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800520a:	4b7f      	ldr	r3, [pc, #508]	@ (8005408 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800520c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800520e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005212:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005216:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005218:	4a7b      	ldr	r2, [pc, #492]	@ (8005408 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800521a:	430b      	orrs	r3, r1
 800521c:	6513      	str	r3, [r2, #80]	@ 0x50
 800521e:	e003      	b.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005220:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005224:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8005228:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800522c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005230:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8005234:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005238:	2300      	movs	r3, #0
 800523a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800523e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8005242:	460b      	mov	r3, r1
 8005244:	4313      	orrs	r3, r2
 8005246:	d039      	beq.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8005248:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800524c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800524e:	2b03      	cmp	r3, #3
 8005250:	d81c      	bhi.n	800528c <HAL_RCCEx_PeriphCLKConfig+0x794>
 8005252:	a201      	add	r2, pc, #4	@ (adr r2, 8005258 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8005254:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005258:	08005295 	.word	0x08005295
 800525c:	08005269 	.word	0x08005269
 8005260:	08005277 	.word	0x08005277
 8005264:	08005295 	.word	0x08005295
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005268:	4b67      	ldr	r3, [pc, #412]	@ (8005408 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800526a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800526c:	4a66      	ldr	r2, [pc, #408]	@ (8005408 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800526e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005272:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005274:	e00f      	b.n	8005296 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005276:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800527a:	3308      	adds	r3, #8
 800527c:	2102      	movs	r1, #2
 800527e:	4618      	mov	r0, r3
 8005280:	f001 ffd4 	bl	800722c <RCCEx_PLL2_Config>
 8005284:	4603      	mov	r3, r0
 8005286:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800528a:	e004      	b.n	8005296 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800528c:	2301      	movs	r3, #1
 800528e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005292:	e000      	b.n	8005296 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8005294:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005296:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800529a:	2b00      	cmp	r3, #0
 800529c:	d10a      	bne.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800529e:	4b5a      	ldr	r3, [pc, #360]	@ (8005408 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80052a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052a2:	f023 0103 	bic.w	r1, r3, #3
 80052a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052ac:	4a56      	ldr	r2, [pc, #344]	@ (8005408 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80052ae:	430b      	orrs	r3, r1
 80052b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80052b2:	e003      	b.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052b8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80052bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052c4:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80052c8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80052cc:	2300      	movs	r3, #0
 80052ce:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80052d2:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80052d6:	460b      	mov	r3, r1
 80052d8:	4313      	orrs	r3, r2
 80052da:	f000 809f 	beq.w	800541c <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80052de:	4b4b      	ldr	r3, [pc, #300]	@ (800540c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	4a4a      	ldr	r2, [pc, #296]	@ (800540c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80052e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80052e8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80052ea:	f7fb fa6d 	bl	80007c8 <HAL_GetTick>
 80052ee:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80052f2:	e00b      	b.n	800530c <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052f4:	f7fb fa68 	bl	80007c8 <HAL_GetTick>
 80052f8:	4602      	mov	r2, r0
 80052fa:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80052fe:	1ad3      	subs	r3, r2, r3
 8005300:	2b64      	cmp	r3, #100	@ 0x64
 8005302:	d903      	bls.n	800530c <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8005304:	2303      	movs	r3, #3
 8005306:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800530a:	e005      	b.n	8005318 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800530c:	4b3f      	ldr	r3, [pc, #252]	@ (800540c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005314:	2b00      	cmp	r3, #0
 8005316:	d0ed      	beq.n	80052f4 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8005318:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800531c:	2b00      	cmp	r3, #0
 800531e:	d179      	bne.n	8005414 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005320:	4b39      	ldr	r3, [pc, #228]	@ (8005408 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005322:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005324:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005328:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800532c:	4053      	eors	r3, r2
 800532e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005332:	2b00      	cmp	r3, #0
 8005334:	d015      	beq.n	8005362 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005336:	4b34      	ldr	r3, [pc, #208]	@ (8005408 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005338:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800533a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800533e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005342:	4b31      	ldr	r3, [pc, #196]	@ (8005408 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005344:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005346:	4a30      	ldr	r2, [pc, #192]	@ (8005408 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005348:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800534c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800534e:	4b2e      	ldr	r3, [pc, #184]	@ (8005408 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005350:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005352:	4a2d      	ldr	r2, [pc, #180]	@ (8005408 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005354:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005358:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800535a:	4a2b      	ldr	r2, [pc, #172]	@ (8005408 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800535c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005360:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8005362:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005366:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800536a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800536e:	d118      	bne.n	80053a2 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005370:	f7fb fa2a 	bl	80007c8 <HAL_GetTick>
 8005374:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005378:	e00d      	b.n	8005396 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800537a:	f7fb fa25 	bl	80007c8 <HAL_GetTick>
 800537e:	4602      	mov	r2, r0
 8005380:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005384:	1ad2      	subs	r2, r2, r3
 8005386:	f241 3388 	movw	r3, #5000	@ 0x1388
 800538a:	429a      	cmp	r2, r3
 800538c:	d903      	bls.n	8005396 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800538e:	2303      	movs	r3, #3
 8005390:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8005394:	e005      	b.n	80053a2 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005396:	4b1c      	ldr	r3, [pc, #112]	@ (8005408 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005398:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800539a:	f003 0302 	and.w	r3, r3, #2
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d0eb      	beq.n	800537a <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80053a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d129      	bne.n	80053fe <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80053aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053ae:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80053b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80053b6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80053ba:	d10e      	bne.n	80053da <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80053bc:	4b12      	ldr	r3, [pc, #72]	@ (8005408 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80053be:	691b      	ldr	r3, [r3, #16]
 80053c0:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80053c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053c8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80053cc:	091a      	lsrs	r2, r3, #4
 80053ce:	4b10      	ldr	r3, [pc, #64]	@ (8005410 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80053d0:	4013      	ands	r3, r2
 80053d2:	4a0d      	ldr	r2, [pc, #52]	@ (8005408 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80053d4:	430b      	orrs	r3, r1
 80053d6:	6113      	str	r3, [r2, #16]
 80053d8:	e005      	b.n	80053e6 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80053da:	4b0b      	ldr	r3, [pc, #44]	@ (8005408 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80053dc:	691b      	ldr	r3, [r3, #16]
 80053de:	4a0a      	ldr	r2, [pc, #40]	@ (8005408 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80053e0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80053e4:	6113      	str	r3, [r2, #16]
 80053e6:	4b08      	ldr	r3, [pc, #32]	@ (8005408 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80053e8:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80053ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053ee:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80053f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80053f6:	4a04      	ldr	r2, [pc, #16]	@ (8005408 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80053f8:	430b      	orrs	r3, r1
 80053fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80053fc:	e00e      	b.n	800541c <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80053fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005402:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8005406:	e009      	b.n	800541c <HAL_RCCEx_PeriphCLKConfig+0x924>
 8005408:	58024400 	.word	0x58024400
 800540c:	58024800 	.word	0x58024800
 8005410:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005414:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005418:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800541c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005424:	f002 0301 	and.w	r3, r2, #1
 8005428:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800542c:	2300      	movs	r3, #0
 800542e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005432:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005436:	460b      	mov	r3, r1
 8005438:	4313      	orrs	r3, r2
 800543a:	f000 8089 	beq.w	8005550 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800543e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005442:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005444:	2b28      	cmp	r3, #40	@ 0x28
 8005446:	d86b      	bhi.n	8005520 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8005448:	a201      	add	r2, pc, #4	@ (adr r2, 8005450 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800544a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800544e:	bf00      	nop
 8005450:	08005529 	.word	0x08005529
 8005454:	08005521 	.word	0x08005521
 8005458:	08005521 	.word	0x08005521
 800545c:	08005521 	.word	0x08005521
 8005460:	08005521 	.word	0x08005521
 8005464:	08005521 	.word	0x08005521
 8005468:	08005521 	.word	0x08005521
 800546c:	08005521 	.word	0x08005521
 8005470:	080054f5 	.word	0x080054f5
 8005474:	08005521 	.word	0x08005521
 8005478:	08005521 	.word	0x08005521
 800547c:	08005521 	.word	0x08005521
 8005480:	08005521 	.word	0x08005521
 8005484:	08005521 	.word	0x08005521
 8005488:	08005521 	.word	0x08005521
 800548c:	08005521 	.word	0x08005521
 8005490:	0800550b 	.word	0x0800550b
 8005494:	08005521 	.word	0x08005521
 8005498:	08005521 	.word	0x08005521
 800549c:	08005521 	.word	0x08005521
 80054a0:	08005521 	.word	0x08005521
 80054a4:	08005521 	.word	0x08005521
 80054a8:	08005521 	.word	0x08005521
 80054ac:	08005521 	.word	0x08005521
 80054b0:	08005529 	.word	0x08005529
 80054b4:	08005521 	.word	0x08005521
 80054b8:	08005521 	.word	0x08005521
 80054bc:	08005521 	.word	0x08005521
 80054c0:	08005521 	.word	0x08005521
 80054c4:	08005521 	.word	0x08005521
 80054c8:	08005521 	.word	0x08005521
 80054cc:	08005521 	.word	0x08005521
 80054d0:	08005529 	.word	0x08005529
 80054d4:	08005521 	.word	0x08005521
 80054d8:	08005521 	.word	0x08005521
 80054dc:	08005521 	.word	0x08005521
 80054e0:	08005521 	.word	0x08005521
 80054e4:	08005521 	.word	0x08005521
 80054e8:	08005521 	.word	0x08005521
 80054ec:	08005521 	.word	0x08005521
 80054f0:	08005529 	.word	0x08005529
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80054f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054f8:	3308      	adds	r3, #8
 80054fa:	2101      	movs	r1, #1
 80054fc:	4618      	mov	r0, r3
 80054fe:	f001 fe95 	bl	800722c <RCCEx_PLL2_Config>
 8005502:	4603      	mov	r3, r0
 8005504:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005508:	e00f      	b.n	800552a <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800550a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800550e:	3328      	adds	r3, #40	@ 0x28
 8005510:	2101      	movs	r1, #1
 8005512:	4618      	mov	r0, r3
 8005514:	f001 ff3c 	bl	8007390 <RCCEx_PLL3_Config>
 8005518:	4603      	mov	r3, r0
 800551a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800551e:	e004      	b.n	800552a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005520:	2301      	movs	r3, #1
 8005522:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005526:	e000      	b.n	800552a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8005528:	bf00      	nop
    }

    if (ret == HAL_OK)
 800552a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800552e:	2b00      	cmp	r3, #0
 8005530:	d10a      	bne.n	8005548 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8005532:	4bbf      	ldr	r3, [pc, #764]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005534:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005536:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800553a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800553e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005540:	4abb      	ldr	r2, [pc, #748]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005542:	430b      	orrs	r3, r1
 8005544:	6553      	str	r3, [r2, #84]	@ 0x54
 8005546:	e003      	b.n	8005550 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005548:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800554c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005550:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005558:	f002 0302 	and.w	r3, r2, #2
 800555c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005560:	2300      	movs	r3, #0
 8005562:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005566:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800556a:	460b      	mov	r3, r1
 800556c:	4313      	orrs	r3, r2
 800556e:	d041      	beq.n	80055f4 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8005570:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005574:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005576:	2b05      	cmp	r3, #5
 8005578:	d824      	bhi.n	80055c4 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800557a:	a201      	add	r2, pc, #4	@ (adr r2, 8005580 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800557c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005580:	080055cd 	.word	0x080055cd
 8005584:	08005599 	.word	0x08005599
 8005588:	080055af 	.word	0x080055af
 800558c:	080055cd 	.word	0x080055cd
 8005590:	080055cd 	.word	0x080055cd
 8005594:	080055cd 	.word	0x080055cd
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005598:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800559c:	3308      	adds	r3, #8
 800559e:	2101      	movs	r1, #1
 80055a0:	4618      	mov	r0, r3
 80055a2:	f001 fe43 	bl	800722c <RCCEx_PLL2_Config>
 80055a6:	4603      	mov	r3, r0
 80055a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80055ac:	e00f      	b.n	80055ce <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80055ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055b2:	3328      	adds	r3, #40	@ 0x28
 80055b4:	2101      	movs	r1, #1
 80055b6:	4618      	mov	r0, r3
 80055b8:	f001 feea 	bl	8007390 <RCCEx_PLL3_Config>
 80055bc:	4603      	mov	r3, r0
 80055be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80055c2:	e004      	b.n	80055ce <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80055c4:	2301      	movs	r3, #1
 80055c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80055ca:	e000      	b.n	80055ce <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80055cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80055ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d10a      	bne.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80055d6:	4b96      	ldr	r3, [pc, #600]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80055d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055da:	f023 0107 	bic.w	r1, r3, #7
 80055de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055e2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80055e4:	4a92      	ldr	r2, [pc, #584]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80055e6:	430b      	orrs	r3, r1
 80055e8:	6553      	str	r3, [r2, #84]	@ 0x54
 80055ea:	e003      	b.n	80055f4 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055f0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80055f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055fc:	f002 0304 	and.w	r3, r2, #4
 8005600:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005604:	2300      	movs	r3, #0
 8005606:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800560a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800560e:	460b      	mov	r3, r1
 8005610:	4313      	orrs	r3, r2
 8005612:	d044      	beq.n	800569e <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8005614:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005618:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800561c:	2b05      	cmp	r3, #5
 800561e:	d825      	bhi.n	800566c <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8005620:	a201      	add	r2, pc, #4	@ (adr r2, 8005628 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8005622:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005626:	bf00      	nop
 8005628:	08005675 	.word	0x08005675
 800562c:	08005641 	.word	0x08005641
 8005630:	08005657 	.word	0x08005657
 8005634:	08005675 	.word	0x08005675
 8005638:	08005675 	.word	0x08005675
 800563c:	08005675 	.word	0x08005675
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005640:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005644:	3308      	adds	r3, #8
 8005646:	2101      	movs	r1, #1
 8005648:	4618      	mov	r0, r3
 800564a:	f001 fdef 	bl	800722c <RCCEx_PLL2_Config>
 800564e:	4603      	mov	r3, r0
 8005650:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005654:	e00f      	b.n	8005676 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005656:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800565a:	3328      	adds	r3, #40	@ 0x28
 800565c:	2101      	movs	r1, #1
 800565e:	4618      	mov	r0, r3
 8005660:	f001 fe96 	bl	8007390 <RCCEx_PLL3_Config>
 8005664:	4603      	mov	r3, r0
 8005666:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800566a:	e004      	b.n	8005676 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800566c:	2301      	movs	r3, #1
 800566e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005672:	e000      	b.n	8005676 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8005674:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005676:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800567a:	2b00      	cmp	r3, #0
 800567c:	d10b      	bne.n	8005696 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800567e:	4b6c      	ldr	r3, [pc, #432]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005680:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005682:	f023 0107 	bic.w	r1, r3, #7
 8005686:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800568a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800568e:	4a68      	ldr	r2, [pc, #416]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005690:	430b      	orrs	r3, r1
 8005692:	6593      	str	r3, [r2, #88]	@ 0x58
 8005694:	e003      	b.n	800569e <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005696:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800569a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800569e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056a6:	f002 0320 	and.w	r3, r2, #32
 80056aa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80056ae:	2300      	movs	r3, #0
 80056b0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80056b4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80056b8:	460b      	mov	r3, r1
 80056ba:	4313      	orrs	r3, r2
 80056bc:	d055      	beq.n	800576a <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80056be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80056ca:	d033      	beq.n	8005734 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 80056cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80056d0:	d82c      	bhi.n	800572c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80056d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056d6:	d02f      	beq.n	8005738 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 80056d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056dc:	d826      	bhi.n	800572c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80056de:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80056e2:	d02b      	beq.n	800573c <HAL_RCCEx_PeriphCLKConfig+0xc44>
 80056e4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80056e8:	d820      	bhi.n	800572c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80056ea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80056ee:	d012      	beq.n	8005716 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80056f0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80056f4:	d81a      	bhi.n	800572c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d022      	beq.n	8005740 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80056fa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80056fe:	d115      	bne.n	800572c <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005700:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005704:	3308      	adds	r3, #8
 8005706:	2100      	movs	r1, #0
 8005708:	4618      	mov	r0, r3
 800570a:	f001 fd8f 	bl	800722c <RCCEx_PLL2_Config>
 800570e:	4603      	mov	r3, r0
 8005710:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005714:	e015      	b.n	8005742 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005716:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800571a:	3328      	adds	r3, #40	@ 0x28
 800571c:	2102      	movs	r1, #2
 800571e:	4618      	mov	r0, r3
 8005720:	f001 fe36 	bl	8007390 <RCCEx_PLL3_Config>
 8005724:	4603      	mov	r3, r0
 8005726:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800572a:	e00a      	b.n	8005742 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800572c:	2301      	movs	r3, #1
 800572e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005732:	e006      	b.n	8005742 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005734:	bf00      	nop
 8005736:	e004      	b.n	8005742 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005738:	bf00      	nop
 800573a:	e002      	b.n	8005742 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800573c:	bf00      	nop
 800573e:	e000      	b.n	8005742 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005740:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005742:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005746:	2b00      	cmp	r3, #0
 8005748:	d10b      	bne.n	8005762 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800574a:	4b39      	ldr	r3, [pc, #228]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800574c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800574e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005752:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005756:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800575a:	4a35      	ldr	r2, [pc, #212]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800575c:	430b      	orrs	r3, r1
 800575e:	6553      	str	r3, [r2, #84]	@ 0x54
 8005760:	e003      	b.n	800576a <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005762:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005766:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800576a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800576e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005772:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8005776:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800577a:	2300      	movs	r3, #0
 800577c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005780:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8005784:	460b      	mov	r3, r1
 8005786:	4313      	orrs	r3, r2
 8005788:	d058      	beq.n	800583c <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800578a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800578e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005792:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005796:	d033      	beq.n	8005800 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8005798:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800579c:	d82c      	bhi.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800579e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057a2:	d02f      	beq.n	8005804 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80057a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057a8:	d826      	bhi.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80057aa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80057ae:	d02b      	beq.n	8005808 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80057b0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80057b4:	d820      	bhi.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80057b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80057ba:	d012      	beq.n	80057e2 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80057bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80057c0:	d81a      	bhi.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d022      	beq.n	800580c <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80057c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80057ca:	d115      	bne.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80057cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057d0:	3308      	adds	r3, #8
 80057d2:	2100      	movs	r1, #0
 80057d4:	4618      	mov	r0, r3
 80057d6:	f001 fd29 	bl	800722c <RCCEx_PLL2_Config>
 80057da:	4603      	mov	r3, r0
 80057dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80057e0:	e015      	b.n	800580e <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80057e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057e6:	3328      	adds	r3, #40	@ 0x28
 80057e8:	2102      	movs	r1, #2
 80057ea:	4618      	mov	r0, r3
 80057ec:	f001 fdd0 	bl	8007390 <RCCEx_PLL3_Config>
 80057f0:	4603      	mov	r3, r0
 80057f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80057f6:	e00a      	b.n	800580e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80057f8:	2301      	movs	r3, #1
 80057fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80057fe:	e006      	b.n	800580e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005800:	bf00      	nop
 8005802:	e004      	b.n	800580e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005804:	bf00      	nop
 8005806:	e002      	b.n	800580e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005808:	bf00      	nop
 800580a:	e000      	b.n	800580e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800580c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800580e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005812:	2b00      	cmp	r3, #0
 8005814:	d10e      	bne.n	8005834 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005816:	4b06      	ldr	r3, [pc, #24]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005818:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800581a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800581e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005822:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005826:	4a02      	ldr	r2, [pc, #8]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005828:	430b      	orrs	r3, r1
 800582a:	6593      	str	r3, [r2, #88]	@ 0x58
 800582c:	e006      	b.n	800583c <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800582e:	bf00      	nop
 8005830:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005834:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005838:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800583c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005840:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005844:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8005848:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800584c:	2300      	movs	r3, #0
 800584e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005852:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8005856:	460b      	mov	r3, r1
 8005858:	4313      	orrs	r3, r2
 800585a:	d055      	beq.n	8005908 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800585c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005860:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005864:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005868:	d033      	beq.n	80058d2 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800586a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800586e:	d82c      	bhi.n	80058ca <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005870:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005874:	d02f      	beq.n	80058d6 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8005876:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800587a:	d826      	bhi.n	80058ca <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800587c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005880:	d02b      	beq.n	80058da <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8005882:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005886:	d820      	bhi.n	80058ca <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005888:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800588c:	d012      	beq.n	80058b4 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800588e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005892:	d81a      	bhi.n	80058ca <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005894:	2b00      	cmp	r3, #0
 8005896:	d022      	beq.n	80058de <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8005898:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800589c:	d115      	bne.n	80058ca <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800589e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058a2:	3308      	adds	r3, #8
 80058a4:	2100      	movs	r1, #0
 80058a6:	4618      	mov	r0, r3
 80058a8:	f001 fcc0 	bl	800722c <RCCEx_PLL2_Config>
 80058ac:	4603      	mov	r3, r0
 80058ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80058b2:	e015      	b.n	80058e0 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80058b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058b8:	3328      	adds	r3, #40	@ 0x28
 80058ba:	2102      	movs	r1, #2
 80058bc:	4618      	mov	r0, r3
 80058be:	f001 fd67 	bl	8007390 <RCCEx_PLL3_Config>
 80058c2:	4603      	mov	r3, r0
 80058c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80058c8:	e00a      	b.n	80058e0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80058ca:	2301      	movs	r3, #1
 80058cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80058d0:	e006      	b.n	80058e0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80058d2:	bf00      	nop
 80058d4:	e004      	b.n	80058e0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80058d6:	bf00      	nop
 80058d8:	e002      	b.n	80058e0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80058da:	bf00      	nop
 80058dc:	e000      	b.n	80058e0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80058de:	bf00      	nop
    }

    if (ret == HAL_OK)
 80058e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d10b      	bne.n	8005900 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80058e8:	4ba1      	ldr	r3, [pc, #644]	@ (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80058ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058ec:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80058f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058f4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80058f8:	4a9d      	ldr	r2, [pc, #628]	@ (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80058fa:	430b      	orrs	r3, r1
 80058fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80058fe:	e003      	b.n	8005908 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005900:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005904:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005908:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800590c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005910:	f002 0308 	and.w	r3, r2, #8
 8005914:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005918:	2300      	movs	r3, #0
 800591a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800591e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005922:	460b      	mov	r3, r1
 8005924:	4313      	orrs	r3, r2
 8005926:	d01e      	beq.n	8005966 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8005928:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800592c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005930:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005934:	d10c      	bne.n	8005950 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005936:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800593a:	3328      	adds	r3, #40	@ 0x28
 800593c:	2102      	movs	r1, #2
 800593e:	4618      	mov	r0, r3
 8005940:	f001 fd26 	bl	8007390 <RCCEx_PLL3_Config>
 8005944:	4603      	mov	r3, r0
 8005946:	2b00      	cmp	r3, #0
 8005948:	d002      	beq.n	8005950 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800594a:	2301      	movs	r3, #1
 800594c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005950:	4b87      	ldr	r3, [pc, #540]	@ (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005952:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005954:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005958:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800595c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005960:	4a83      	ldr	r2, [pc, #524]	@ (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005962:	430b      	orrs	r3, r1
 8005964:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005966:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800596a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800596e:	f002 0310 	and.w	r3, r2, #16
 8005972:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005976:	2300      	movs	r3, #0
 8005978:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800597c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8005980:	460b      	mov	r3, r1
 8005982:	4313      	orrs	r3, r2
 8005984:	d01e      	beq.n	80059c4 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8005986:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800598a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800598e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005992:	d10c      	bne.n	80059ae <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005994:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005998:	3328      	adds	r3, #40	@ 0x28
 800599a:	2102      	movs	r1, #2
 800599c:	4618      	mov	r0, r3
 800599e:	f001 fcf7 	bl	8007390 <RCCEx_PLL3_Config>
 80059a2:	4603      	mov	r3, r0
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d002      	beq.n	80059ae <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80059a8:	2301      	movs	r3, #1
 80059aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80059ae:	4b70      	ldr	r3, [pc, #448]	@ (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80059b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059b2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80059b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059ba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80059be:	4a6c      	ldr	r2, [pc, #432]	@ (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80059c0:	430b      	orrs	r3, r1
 80059c2:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80059c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059cc:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80059d0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80059d4:	2300      	movs	r3, #0
 80059d6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80059da:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80059de:	460b      	mov	r3, r1
 80059e0:	4313      	orrs	r3, r2
 80059e2:	d03e      	beq.n	8005a62 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80059e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059e8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80059ec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80059f0:	d022      	beq.n	8005a38 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 80059f2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80059f6:	d81b      	bhi.n	8005a30 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d003      	beq.n	8005a04 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 80059fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a00:	d00b      	beq.n	8005a1a <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8005a02:	e015      	b.n	8005a30 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005a04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a08:	3308      	adds	r3, #8
 8005a0a:	2100      	movs	r1, #0
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	f001 fc0d 	bl	800722c <RCCEx_PLL2_Config>
 8005a12:	4603      	mov	r3, r0
 8005a14:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005a18:	e00f      	b.n	8005a3a <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005a1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a1e:	3328      	adds	r3, #40	@ 0x28
 8005a20:	2102      	movs	r1, #2
 8005a22:	4618      	mov	r0, r3
 8005a24:	f001 fcb4 	bl	8007390 <RCCEx_PLL3_Config>
 8005a28:	4603      	mov	r3, r0
 8005a2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005a2e:	e004      	b.n	8005a3a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005a30:	2301      	movs	r3, #1
 8005a32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005a36:	e000      	b.n	8005a3a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8005a38:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d10b      	bne.n	8005a5a <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005a42:	4b4b      	ldr	r3, [pc, #300]	@ (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005a44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a46:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8005a4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a4e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005a52:	4a47      	ldr	r2, [pc, #284]	@ (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005a54:	430b      	orrs	r3, r1
 8005a56:	6593      	str	r3, [r2, #88]	@ 0x58
 8005a58:	e003      	b.n	8005a62 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a5e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005a62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a6a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005a6e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005a70:	2300      	movs	r3, #0
 8005a72:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005a74:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005a78:	460b      	mov	r3, r1
 8005a7a:	4313      	orrs	r3, r2
 8005a7c:	d03b      	beq.n	8005af6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8005a7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a86:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005a8a:	d01f      	beq.n	8005acc <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8005a8c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005a90:	d818      	bhi.n	8005ac4 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8005a92:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005a96:	d003      	beq.n	8005aa0 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8005a98:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005a9c:	d007      	beq.n	8005aae <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8005a9e:	e011      	b.n	8005ac4 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005aa0:	4b33      	ldr	r3, [pc, #204]	@ (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005aa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005aa4:	4a32      	ldr	r2, [pc, #200]	@ (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005aa6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005aaa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8005aac:	e00f      	b.n	8005ace <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005aae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ab2:	3328      	adds	r3, #40	@ 0x28
 8005ab4:	2101      	movs	r1, #1
 8005ab6:	4618      	mov	r0, r3
 8005ab8:	f001 fc6a 	bl	8007390 <RCCEx_PLL3_Config>
 8005abc:	4603      	mov	r3, r0
 8005abe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8005ac2:	e004      	b.n	8005ace <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005ac4:	2301      	movs	r3, #1
 8005ac6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005aca:	e000      	b.n	8005ace <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8005acc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005ace:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d10b      	bne.n	8005aee <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005ad6:	4b26      	ldr	r3, [pc, #152]	@ (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005ad8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ada:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005ade:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ae2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ae6:	4a22      	ldr	r2, [pc, #136]	@ (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005ae8:	430b      	orrs	r3, r1
 8005aea:	6553      	str	r3, [r2, #84]	@ 0x54
 8005aec:	e003      	b.n	8005af6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005aee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005af2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005af6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005afa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005afe:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005b02:	673b      	str	r3, [r7, #112]	@ 0x70
 8005b04:	2300      	movs	r3, #0
 8005b06:	677b      	str	r3, [r7, #116]	@ 0x74
 8005b08:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005b0c:	460b      	mov	r3, r1
 8005b0e:	4313      	orrs	r3, r2
 8005b10:	d034      	beq.n	8005b7c <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8005b12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d003      	beq.n	8005b24 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8005b1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b20:	d007      	beq.n	8005b32 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8005b22:	e011      	b.n	8005b48 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b24:	4b12      	ldr	r3, [pc, #72]	@ (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005b26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b28:	4a11      	ldr	r2, [pc, #68]	@ (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005b2a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005b2e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005b30:	e00e      	b.n	8005b50 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005b32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b36:	3308      	adds	r3, #8
 8005b38:	2102      	movs	r1, #2
 8005b3a:	4618      	mov	r0, r3
 8005b3c:	f001 fb76 	bl	800722c <RCCEx_PLL2_Config>
 8005b40:	4603      	mov	r3, r0
 8005b42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005b46:	e003      	b.n	8005b50 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8005b48:	2301      	movs	r3, #1
 8005b4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005b4e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b50:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d10d      	bne.n	8005b74 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005b58:	4b05      	ldr	r3, [pc, #20]	@ (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005b5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b5c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005b60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b66:	4a02      	ldr	r2, [pc, #8]	@ (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005b68:	430b      	orrs	r3, r1
 8005b6a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005b6c:	e006      	b.n	8005b7c <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8005b6e:	bf00      	nop
 8005b70:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b78:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005b7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b84:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005b88:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005b8a:	2300      	movs	r3, #0
 8005b8c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005b8e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005b92:	460b      	mov	r3, r1
 8005b94:	4313      	orrs	r3, r2
 8005b96:	d00c      	beq.n	8005bb2 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005b98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b9c:	3328      	adds	r3, #40	@ 0x28
 8005b9e:	2102      	movs	r1, #2
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	f001 fbf5 	bl	8007390 <RCCEx_PLL3_Config>
 8005ba6:	4603      	mov	r3, r0
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d002      	beq.n	8005bb2 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8005bac:	2301      	movs	r3, #1
 8005bae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005bb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bba:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005bbe:	663b      	str	r3, [r7, #96]	@ 0x60
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	667b      	str	r3, [r7, #100]	@ 0x64
 8005bc4:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005bc8:	460b      	mov	r3, r1
 8005bca:	4313      	orrs	r3, r2
 8005bcc:	d038      	beq.n	8005c40 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8005bce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bd2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bd6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005bda:	d018      	beq.n	8005c0e <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8005bdc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005be0:	d811      	bhi.n	8005c06 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005be2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005be6:	d014      	beq.n	8005c12 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8005be8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005bec:	d80b      	bhi.n	8005c06 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d011      	beq.n	8005c16 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8005bf2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005bf6:	d106      	bne.n	8005c06 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005bf8:	4bc3      	ldr	r3, [pc, #780]	@ (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005bfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bfc:	4ac2      	ldr	r2, [pc, #776]	@ (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005bfe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005c02:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005c04:	e008      	b.n	8005c18 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005c06:	2301      	movs	r3, #1
 8005c08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005c0c:	e004      	b.n	8005c18 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005c0e:	bf00      	nop
 8005c10:	e002      	b.n	8005c18 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005c12:	bf00      	nop
 8005c14:	e000      	b.n	8005c18 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005c16:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c18:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d10b      	bne.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005c20:	4bb9      	ldr	r3, [pc, #740]	@ (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c24:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005c28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c30:	4ab5      	ldr	r2, [pc, #724]	@ (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c32:	430b      	orrs	r3, r1
 8005c34:	6553      	str	r3, [r2, #84]	@ 0x54
 8005c36:	e003      	b.n	8005c40 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c3c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005c40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c48:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005c4c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005c4e:	2300      	movs	r3, #0
 8005c50:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005c52:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005c56:	460b      	mov	r3, r1
 8005c58:	4313      	orrs	r3, r2
 8005c5a:	d009      	beq.n	8005c70 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005c5c:	4baa      	ldr	r3, [pc, #680]	@ (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c60:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005c64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c6a:	4aa7      	ldr	r2, [pc, #668]	@ (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c6c:	430b      	orrs	r3, r1
 8005c6e:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005c70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c78:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005c7c:	653b      	str	r3, [r7, #80]	@ 0x50
 8005c7e:	2300      	movs	r3, #0
 8005c80:	657b      	str	r3, [r7, #84]	@ 0x54
 8005c82:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005c86:	460b      	mov	r3, r1
 8005c88:	4313      	orrs	r3, r2
 8005c8a:	d00a      	beq.n	8005ca2 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005c8c:	4b9e      	ldr	r3, [pc, #632]	@ (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c8e:	691b      	ldr	r3, [r3, #16]
 8005c90:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8005c94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c98:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005c9c:	4a9a      	ldr	r2, [pc, #616]	@ (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c9e:	430b      	orrs	r3, r1
 8005ca0:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005ca2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005caa:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005cae:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005cb0:	2300      	movs	r3, #0
 8005cb2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005cb4:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005cb8:	460b      	mov	r3, r1
 8005cba:	4313      	orrs	r3, r2
 8005cbc:	d009      	beq.n	8005cd2 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005cbe:	4b92      	ldr	r3, [pc, #584]	@ (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005cc0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005cc2:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8005cc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005ccc:	4a8e      	ldr	r2, [pc, #568]	@ (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005cce:	430b      	orrs	r3, r1
 8005cd0:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005cd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cda:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005cde:	643b      	str	r3, [r7, #64]	@ 0x40
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	647b      	str	r3, [r7, #68]	@ 0x44
 8005ce4:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005ce8:	460b      	mov	r3, r1
 8005cea:	4313      	orrs	r3, r2
 8005cec:	d00e      	beq.n	8005d0c <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005cee:	4b86      	ldr	r3, [pc, #536]	@ (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005cf0:	691b      	ldr	r3, [r3, #16]
 8005cf2:	4a85      	ldr	r2, [pc, #532]	@ (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005cf4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005cf8:	6113      	str	r3, [r2, #16]
 8005cfa:	4b83      	ldr	r3, [pc, #524]	@ (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005cfc:	6919      	ldr	r1, [r3, #16]
 8005cfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d02:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005d06:	4a80      	ldr	r2, [pc, #512]	@ (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005d08:	430b      	orrs	r3, r1
 8005d0a:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005d0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d14:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005d18:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d1e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005d22:	460b      	mov	r3, r1
 8005d24:	4313      	orrs	r3, r2
 8005d26:	d009      	beq.n	8005d3c <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005d28:	4b77      	ldr	r3, [pc, #476]	@ (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005d2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d2c:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005d30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d36:	4a74      	ldr	r2, [pc, #464]	@ (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005d38:	430b      	orrs	r3, r1
 8005d3a:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005d3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d44:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005d48:	633b      	str	r3, [r7, #48]	@ 0x30
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d4e:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005d52:	460b      	mov	r3, r1
 8005d54:	4313      	orrs	r3, r2
 8005d56:	d00a      	beq.n	8005d6e <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005d58:	4b6b      	ldr	r3, [pc, #428]	@ (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005d5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d5c:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8005d60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d64:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005d68:	4a67      	ldr	r2, [pc, #412]	@ (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005d6a:	430b      	orrs	r3, r1
 8005d6c:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8005d6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d76:	2100      	movs	r1, #0
 8005d78:	62b9      	str	r1, [r7, #40]	@ 0x28
 8005d7a:	f003 0301 	and.w	r3, r3, #1
 8005d7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005d80:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005d84:	460b      	mov	r3, r1
 8005d86:	4313      	orrs	r3, r2
 8005d88:	d011      	beq.n	8005dae <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005d8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d8e:	3308      	adds	r3, #8
 8005d90:	2100      	movs	r1, #0
 8005d92:	4618      	mov	r0, r3
 8005d94:	f001 fa4a 	bl	800722c <RCCEx_PLL2_Config>
 8005d98:	4603      	mov	r3, r0
 8005d9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005d9e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d003      	beq.n	8005dae <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005da6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005daa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8005dae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005db2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005db6:	2100      	movs	r1, #0
 8005db8:	6239      	str	r1, [r7, #32]
 8005dba:	f003 0302 	and.w	r3, r3, #2
 8005dbe:	627b      	str	r3, [r7, #36]	@ 0x24
 8005dc0:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005dc4:	460b      	mov	r3, r1
 8005dc6:	4313      	orrs	r3, r2
 8005dc8:	d011      	beq.n	8005dee <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005dca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dce:	3308      	adds	r3, #8
 8005dd0:	2101      	movs	r1, #1
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	f001 fa2a 	bl	800722c <RCCEx_PLL2_Config>
 8005dd8:	4603      	mov	r3, r0
 8005dda:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005dde:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d003      	beq.n	8005dee <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005de6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005dea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8005dee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005df2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005df6:	2100      	movs	r1, #0
 8005df8:	61b9      	str	r1, [r7, #24]
 8005dfa:	f003 0304 	and.w	r3, r3, #4
 8005dfe:	61fb      	str	r3, [r7, #28]
 8005e00:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005e04:	460b      	mov	r3, r1
 8005e06:	4313      	orrs	r3, r2
 8005e08:	d011      	beq.n	8005e2e <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005e0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e0e:	3308      	adds	r3, #8
 8005e10:	2102      	movs	r1, #2
 8005e12:	4618      	mov	r0, r3
 8005e14:	f001 fa0a 	bl	800722c <RCCEx_PLL2_Config>
 8005e18:	4603      	mov	r3, r0
 8005e1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005e1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d003      	beq.n	8005e2e <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e26:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e2a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005e2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e36:	2100      	movs	r1, #0
 8005e38:	6139      	str	r1, [r7, #16]
 8005e3a:	f003 0308 	and.w	r3, r3, #8
 8005e3e:	617b      	str	r3, [r7, #20]
 8005e40:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005e44:	460b      	mov	r3, r1
 8005e46:	4313      	orrs	r3, r2
 8005e48:	d011      	beq.n	8005e6e <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005e4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e4e:	3328      	adds	r3, #40	@ 0x28
 8005e50:	2100      	movs	r1, #0
 8005e52:	4618      	mov	r0, r3
 8005e54:	f001 fa9c 	bl	8007390 <RCCEx_PLL3_Config>
 8005e58:	4603      	mov	r3, r0
 8005e5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8005e5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d003      	beq.n	8005e6e <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e66:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e6a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8005e6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e76:	2100      	movs	r1, #0
 8005e78:	60b9      	str	r1, [r7, #8]
 8005e7a:	f003 0310 	and.w	r3, r3, #16
 8005e7e:	60fb      	str	r3, [r7, #12]
 8005e80:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005e84:	460b      	mov	r3, r1
 8005e86:	4313      	orrs	r3, r2
 8005e88:	d011      	beq.n	8005eae <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005e8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e8e:	3328      	adds	r3, #40	@ 0x28
 8005e90:	2101      	movs	r1, #1
 8005e92:	4618      	mov	r0, r3
 8005e94:	f001 fa7c 	bl	8007390 <RCCEx_PLL3_Config>
 8005e98:	4603      	mov	r3, r0
 8005e9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005e9e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d003      	beq.n	8005eae <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ea6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005eaa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005eae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005eb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005eb6:	2100      	movs	r1, #0
 8005eb8:	6039      	str	r1, [r7, #0]
 8005eba:	f003 0320 	and.w	r3, r3, #32
 8005ebe:	607b      	str	r3, [r7, #4]
 8005ec0:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005ec4:	460b      	mov	r3, r1
 8005ec6:	4313      	orrs	r3, r2
 8005ec8:	d011      	beq.n	8005eee <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005eca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ece:	3328      	adds	r3, #40	@ 0x28
 8005ed0:	2102      	movs	r1, #2
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	f001 fa5c 	bl	8007390 <RCCEx_PLL3_Config>
 8005ed8:	4603      	mov	r3, r0
 8005eda:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005ede:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d003      	beq.n	8005eee <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ee6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005eea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8005eee:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d101      	bne.n	8005efa <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	e000      	b.n	8005efc <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8005efa:	2301      	movs	r3, #1
}
 8005efc:	4618      	mov	r0, r3
 8005efe:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8005f02:	46bd      	mov	sp, r7
 8005f04:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005f08:	58024400 	.word	0x58024400

08005f0c <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b090      	sub	sp, #64	@ 0x40
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8005f16:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f1a:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8005f1e:	430b      	orrs	r3, r1
 8005f20:	f040 8094 	bne.w	800604c <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8005f24:	4b9e      	ldr	r3, [pc, #632]	@ (80061a0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005f26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f28:	f003 0307 	and.w	r3, r3, #7
 8005f2c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8005f2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f30:	2b04      	cmp	r3, #4
 8005f32:	f200 8087 	bhi.w	8006044 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8005f36:	a201      	add	r2, pc, #4	@ (adr r2, 8005f3c <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8005f38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f3c:	08005f51 	.word	0x08005f51
 8005f40:	08005f79 	.word	0x08005f79
 8005f44:	08005fa1 	.word	0x08005fa1
 8005f48:	0800603d 	.word	0x0800603d
 8005f4c:	08005fc9 	.word	0x08005fc9
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005f50:	4b93      	ldr	r3, [pc, #588]	@ (80061a0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f58:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005f5c:	d108      	bne.n	8005f70 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005f5e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005f62:	4618      	mov	r0, r3
 8005f64:	f001 f810 	bl	8006f88 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005f68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005f6c:	f000 bd45 	b.w	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005f70:	2300      	movs	r3, #0
 8005f72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005f74:	f000 bd41 	b.w	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005f78:	4b89      	ldr	r3, [pc, #548]	@ (80061a0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005f80:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005f84:	d108      	bne.n	8005f98 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005f86:	f107 0318 	add.w	r3, r7, #24
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	f000 fd54 	bl	8006a38 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005f90:	69bb      	ldr	r3, [r7, #24]
 8005f92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005f94:	f000 bd31 	b.w	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005f98:	2300      	movs	r3, #0
 8005f9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005f9c:	f000 bd2d 	b.w	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005fa0:	4b7f      	ldr	r3, [pc, #508]	@ (80061a0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005fa8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005fac:	d108      	bne.n	8005fc0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005fae:	f107 030c 	add.w	r3, r7, #12
 8005fb2:	4618      	mov	r0, r3
 8005fb4:	f000 fe94 	bl	8006ce0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005fbc:	f000 bd1d 	b.w	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005fc4:	f000 bd19 	b.w	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005fc8:	4b75      	ldr	r3, [pc, #468]	@ (80061a0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005fca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005fcc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005fd0:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005fd2:	4b73      	ldr	r3, [pc, #460]	@ (80061a0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f003 0304 	and.w	r3, r3, #4
 8005fda:	2b04      	cmp	r3, #4
 8005fdc:	d10c      	bne.n	8005ff8 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8005fde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d109      	bne.n	8005ff8 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005fe4:	4b6e      	ldr	r3, [pc, #440]	@ (80061a0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	08db      	lsrs	r3, r3, #3
 8005fea:	f003 0303 	and.w	r3, r3, #3
 8005fee:	4a6d      	ldr	r2, [pc, #436]	@ (80061a4 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8005ff0:	fa22 f303 	lsr.w	r3, r2, r3
 8005ff4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005ff6:	e01f      	b.n	8006038 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005ff8:	4b69      	ldr	r3, [pc, #420]	@ (80061a0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006000:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006004:	d106      	bne.n	8006014 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8006006:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006008:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800600c:	d102      	bne.n	8006014 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800600e:	4b66      	ldr	r3, [pc, #408]	@ (80061a8 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8006010:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006012:	e011      	b.n	8006038 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006014:	4b62      	ldr	r3, [pc, #392]	@ (80061a0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800601c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006020:	d106      	bne.n	8006030 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8006022:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006024:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006028:	d102      	bne.n	8006030 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800602a:	4b60      	ldr	r3, [pc, #384]	@ (80061ac <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800602c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800602e:	e003      	b.n	8006038 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006030:	2300      	movs	r3, #0
 8006032:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006034:	f000 bce1 	b.w	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006038:	f000 bcdf 	b.w	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800603c:	4b5c      	ldr	r3, [pc, #368]	@ (80061b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800603e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006040:	f000 bcdb 	b.w	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006044:	2300      	movs	r3, #0
 8006046:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006048:	f000 bcd7 	b.w	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800604c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006050:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8006054:	430b      	orrs	r3, r1
 8006056:	f040 80ad 	bne.w	80061b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800605a:	4b51      	ldr	r3, [pc, #324]	@ (80061a0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800605c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800605e:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8006062:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006064:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006066:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800606a:	d056      	beq.n	800611a <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800606c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800606e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006072:	f200 8090 	bhi.w	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8006076:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006078:	2bc0      	cmp	r3, #192	@ 0xc0
 800607a:	f000 8088 	beq.w	800618e <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800607e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006080:	2bc0      	cmp	r3, #192	@ 0xc0
 8006082:	f200 8088 	bhi.w	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8006086:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006088:	2b80      	cmp	r3, #128	@ 0x80
 800608a:	d032      	beq.n	80060f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800608c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800608e:	2b80      	cmp	r3, #128	@ 0x80
 8006090:	f200 8081 	bhi.w	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8006094:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006096:	2b00      	cmp	r3, #0
 8006098:	d003      	beq.n	80060a2 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800609a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800609c:	2b40      	cmp	r3, #64	@ 0x40
 800609e:	d014      	beq.n	80060ca <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 80060a0:	e079      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80060a2:	4b3f      	ldr	r3, [pc, #252]	@ (80061a0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80060aa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80060ae:	d108      	bne.n	80060c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80060b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80060b4:	4618      	mov	r0, r3
 80060b6:	f000 ff67 	bl	8006f88 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80060ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80060be:	f000 bc9c 	b.w	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80060c2:	2300      	movs	r3, #0
 80060c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80060c6:	f000 bc98 	b.w	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80060ca:	4b35      	ldr	r3, [pc, #212]	@ (80061a0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80060d2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80060d6:	d108      	bne.n	80060ea <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80060d8:	f107 0318 	add.w	r3, r7, #24
 80060dc:	4618      	mov	r0, r3
 80060de:	f000 fcab 	bl	8006a38 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80060e2:	69bb      	ldr	r3, [r7, #24]
 80060e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80060e6:	f000 bc88 	b.w	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80060ea:	2300      	movs	r3, #0
 80060ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80060ee:	f000 bc84 	b.w	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80060f2:	4b2b      	ldr	r3, [pc, #172]	@ (80061a0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80060fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80060fe:	d108      	bne.n	8006112 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006100:	f107 030c 	add.w	r3, r7, #12
 8006104:	4618      	mov	r0, r3
 8006106:	f000 fdeb 	bl	8006ce0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800610e:	f000 bc74 	b.w	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006112:	2300      	movs	r3, #0
 8006114:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006116:	f000 bc70 	b.w	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800611a:	4b21      	ldr	r3, [pc, #132]	@ (80061a0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800611c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800611e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006122:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006124:	4b1e      	ldr	r3, [pc, #120]	@ (80061a0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	f003 0304 	and.w	r3, r3, #4
 800612c:	2b04      	cmp	r3, #4
 800612e:	d10c      	bne.n	800614a <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8006130:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006132:	2b00      	cmp	r3, #0
 8006134:	d109      	bne.n	800614a <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006136:	4b1a      	ldr	r3, [pc, #104]	@ (80061a0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	08db      	lsrs	r3, r3, #3
 800613c:	f003 0303 	and.w	r3, r3, #3
 8006140:	4a18      	ldr	r2, [pc, #96]	@ (80061a4 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8006142:	fa22 f303 	lsr.w	r3, r2, r3
 8006146:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006148:	e01f      	b.n	800618a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800614a:	4b15      	ldr	r3, [pc, #84]	@ (80061a0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006152:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006156:	d106      	bne.n	8006166 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8006158:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800615a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800615e:	d102      	bne.n	8006166 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006160:	4b11      	ldr	r3, [pc, #68]	@ (80061a8 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8006162:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006164:	e011      	b.n	800618a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006166:	4b0e      	ldr	r3, [pc, #56]	@ (80061a0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800616e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006172:	d106      	bne.n	8006182 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8006174:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006176:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800617a:	d102      	bne.n	8006182 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800617c:	4b0b      	ldr	r3, [pc, #44]	@ (80061ac <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800617e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006180:	e003      	b.n	800618a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006182:	2300      	movs	r3, #0
 8006184:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006186:	f000 bc38 	b.w	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800618a:	f000 bc36 	b.w	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800618e:	4b08      	ldr	r3, [pc, #32]	@ (80061b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8006190:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006192:	f000 bc32 	b.w	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006196:	2300      	movs	r3, #0
 8006198:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800619a:	f000 bc2e 	b.w	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800619e:	bf00      	nop
 80061a0:	58024400 	.word	0x58024400
 80061a4:	03d09000 	.word	0x03d09000
 80061a8:	003d0900 	.word	0x003d0900
 80061ac:	017d7840 	.word	0x017d7840
 80061b0:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 80061b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80061b8:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 80061bc:	430b      	orrs	r3, r1
 80061be:	f040 809c 	bne.w	80062fa <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 80061c2:	4b9e      	ldr	r3, [pc, #632]	@ (800643c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80061c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061c6:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 80061ca:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80061cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061ce:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80061d2:	d054      	beq.n	800627e <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 80061d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061d6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80061da:	f200 808b 	bhi.w	80062f4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80061de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061e0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80061e4:	f000 8083 	beq.w	80062ee <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 80061e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061ea:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80061ee:	f200 8081 	bhi.w	80062f4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80061f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061f4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80061f8:	d02f      	beq.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 80061fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061fc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006200:	d878      	bhi.n	80062f4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8006202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006204:	2b00      	cmp	r3, #0
 8006206:	d004      	beq.n	8006212 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8006208:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800620a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800620e:	d012      	beq.n	8006236 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8006210:	e070      	b.n	80062f4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006212:	4b8a      	ldr	r3, [pc, #552]	@ (800643c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800621a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800621e:	d107      	bne.n	8006230 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006220:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006224:	4618      	mov	r0, r3
 8006226:	f000 feaf 	bl	8006f88 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800622a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800622c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800622e:	e3e4      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006230:	2300      	movs	r3, #0
 8006232:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006234:	e3e1      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006236:	4b81      	ldr	r3, [pc, #516]	@ (800643c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800623e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006242:	d107      	bne.n	8006254 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006244:	f107 0318 	add.w	r3, r7, #24
 8006248:	4618      	mov	r0, r3
 800624a:	f000 fbf5 	bl	8006a38 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800624e:	69bb      	ldr	r3, [r7, #24]
 8006250:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006252:	e3d2      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006254:	2300      	movs	r3, #0
 8006256:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006258:	e3cf      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800625a:	4b78      	ldr	r3, [pc, #480]	@ (800643c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006262:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006266:	d107      	bne.n	8006278 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006268:	f107 030c 	add.w	r3, r7, #12
 800626c:	4618      	mov	r0, r3
 800626e:	f000 fd37 	bl	8006ce0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006276:	e3c0      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006278:	2300      	movs	r3, #0
 800627a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800627c:	e3bd      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800627e:	4b6f      	ldr	r3, [pc, #444]	@ (800643c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006280:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006282:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006286:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006288:	4b6c      	ldr	r3, [pc, #432]	@ (800643c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f003 0304 	and.w	r3, r3, #4
 8006290:	2b04      	cmp	r3, #4
 8006292:	d10c      	bne.n	80062ae <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8006294:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006296:	2b00      	cmp	r3, #0
 8006298:	d109      	bne.n	80062ae <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800629a:	4b68      	ldr	r3, [pc, #416]	@ (800643c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	08db      	lsrs	r3, r3, #3
 80062a0:	f003 0303 	and.w	r3, r3, #3
 80062a4:	4a66      	ldr	r2, [pc, #408]	@ (8006440 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80062a6:	fa22 f303 	lsr.w	r3, r2, r3
 80062aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80062ac:	e01e      	b.n	80062ec <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80062ae:	4b63      	ldr	r3, [pc, #396]	@ (800643c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80062ba:	d106      	bne.n	80062ca <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 80062bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062be:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80062c2:	d102      	bne.n	80062ca <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80062c4:	4b5f      	ldr	r3, [pc, #380]	@ (8006444 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80062c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80062c8:	e010      	b.n	80062ec <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80062ca:	4b5c      	ldr	r3, [pc, #368]	@ (800643c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062d2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80062d6:	d106      	bne.n	80062e6 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 80062d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80062de:	d102      	bne.n	80062e6 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80062e0:	4b59      	ldr	r3, [pc, #356]	@ (8006448 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 80062e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80062e4:	e002      	b.n	80062ec <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80062e6:	2300      	movs	r3, #0
 80062e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80062ea:	e386      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80062ec:	e385      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80062ee:	4b57      	ldr	r3, [pc, #348]	@ (800644c <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80062f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80062f2:	e382      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80062f4:	2300      	movs	r3, #0
 80062f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80062f8:	e37f      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 80062fa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80062fe:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8006302:	430b      	orrs	r3, r1
 8006304:	f040 80a7 	bne.w	8006456 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8006308:	4b4c      	ldr	r3, [pc, #304]	@ (800643c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800630a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800630c:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8006310:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006312:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006314:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006318:	d055      	beq.n	80063c6 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800631a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800631c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006320:	f200 8096 	bhi.w	8006450 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8006324:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006326:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800632a:	f000 8084 	beq.w	8006436 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800632e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006330:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006334:	f200 808c 	bhi.w	8006450 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8006338:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800633a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800633e:	d030      	beq.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8006340:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006342:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006346:	f200 8083 	bhi.w	8006450 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800634a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800634c:	2b00      	cmp	r3, #0
 800634e:	d004      	beq.n	800635a <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8006350:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006352:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006356:	d012      	beq.n	800637e <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8006358:	e07a      	b.n	8006450 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800635a:	4b38      	ldr	r3, [pc, #224]	@ (800643c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006362:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006366:	d107      	bne.n	8006378 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006368:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800636c:	4618      	mov	r0, r3
 800636e:	f000 fe0b 	bl	8006f88 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006372:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006374:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006376:	e340      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006378:	2300      	movs	r3, #0
 800637a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800637c:	e33d      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800637e:	4b2f      	ldr	r3, [pc, #188]	@ (800643c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006386:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800638a:	d107      	bne.n	800639c <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800638c:	f107 0318 	add.w	r3, r7, #24
 8006390:	4618      	mov	r0, r3
 8006392:	f000 fb51 	bl	8006a38 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006396:	69bb      	ldr	r3, [r7, #24]
 8006398:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800639a:	e32e      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800639c:	2300      	movs	r3, #0
 800639e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80063a0:	e32b      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80063a2:	4b26      	ldr	r3, [pc, #152]	@ (800643c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80063aa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80063ae:	d107      	bne.n	80063c0 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80063b0:	f107 030c 	add.w	r3, r7, #12
 80063b4:	4618      	mov	r0, r3
 80063b6:	f000 fc93 	bl	8006ce0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80063be:	e31c      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80063c0:	2300      	movs	r3, #0
 80063c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80063c4:	e319      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80063c6:	4b1d      	ldr	r3, [pc, #116]	@ (800643c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80063c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80063ca:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80063ce:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80063d0:	4b1a      	ldr	r3, [pc, #104]	@ (800643c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f003 0304 	and.w	r3, r3, #4
 80063d8:	2b04      	cmp	r3, #4
 80063da:	d10c      	bne.n	80063f6 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 80063dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d109      	bne.n	80063f6 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80063e2:	4b16      	ldr	r3, [pc, #88]	@ (800643c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	08db      	lsrs	r3, r3, #3
 80063e8:	f003 0303 	and.w	r3, r3, #3
 80063ec:	4a14      	ldr	r2, [pc, #80]	@ (8006440 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80063ee:	fa22 f303 	lsr.w	r3, r2, r3
 80063f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80063f4:	e01e      	b.n	8006434 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80063f6:	4b11      	ldr	r3, [pc, #68]	@ (800643c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006402:	d106      	bne.n	8006412 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8006404:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006406:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800640a:	d102      	bne.n	8006412 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800640c:	4b0d      	ldr	r3, [pc, #52]	@ (8006444 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800640e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006410:	e010      	b.n	8006434 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006412:	4b0a      	ldr	r3, [pc, #40]	@ (800643c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800641a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800641e:	d106      	bne.n	800642e <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8006420:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006422:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006426:	d102      	bne.n	800642e <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006428:	4b07      	ldr	r3, [pc, #28]	@ (8006448 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800642a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800642c:	e002      	b.n	8006434 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800642e:	2300      	movs	r3, #0
 8006430:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006432:	e2e2      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006434:	e2e1      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006436:	4b05      	ldr	r3, [pc, #20]	@ (800644c <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8006438:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800643a:	e2de      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800643c:	58024400 	.word	0x58024400
 8006440:	03d09000 	.word	0x03d09000
 8006444:	003d0900 	.word	0x003d0900
 8006448:	017d7840 	.word	0x017d7840
 800644c:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8006450:	2300      	movs	r3, #0
 8006452:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006454:	e2d1      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8006456:	e9d7 2300 	ldrd	r2, r3, [r7]
 800645a:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800645e:	430b      	orrs	r3, r1
 8006460:	f040 809c 	bne.w	800659c <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8006464:	4b93      	ldr	r3, [pc, #588]	@ (80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006466:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006468:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800646c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800646e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006470:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006474:	d054      	beq.n	8006520 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8006476:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006478:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800647c:	f200 808b 	bhi.w	8006596 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8006480:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006482:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006486:	f000 8083 	beq.w	8006590 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800648a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800648c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006490:	f200 8081 	bhi.w	8006596 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8006494:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006496:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800649a:	d02f      	beq.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800649c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800649e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80064a2:	d878      	bhi.n	8006596 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80064a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d004      	beq.n	80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 80064aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064b0:	d012      	beq.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 80064b2:	e070      	b.n	8006596 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80064b4:	4b7f      	ldr	r3, [pc, #508]	@ (80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80064bc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80064c0:	d107      	bne.n	80064d2 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80064c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80064c6:	4618      	mov	r0, r3
 80064c8:	f000 fd5e 	bl	8006f88 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80064cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80064d0:	e293      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80064d2:	2300      	movs	r3, #0
 80064d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80064d6:	e290      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80064d8:	4b76      	ldr	r3, [pc, #472]	@ (80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80064e0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80064e4:	d107      	bne.n	80064f6 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80064e6:	f107 0318 	add.w	r3, r7, #24
 80064ea:	4618      	mov	r0, r3
 80064ec:	f000 faa4 	bl	8006a38 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80064f0:	69bb      	ldr	r3, [r7, #24]
 80064f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80064f4:	e281      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80064f6:	2300      	movs	r3, #0
 80064f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80064fa:	e27e      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80064fc:	4b6d      	ldr	r3, [pc, #436]	@ (80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006504:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006508:	d107      	bne.n	800651a <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800650a:	f107 030c 	add.w	r3, r7, #12
 800650e:	4618      	mov	r0, r3
 8006510:	f000 fbe6 	bl	8006ce0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006518:	e26f      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800651a:	2300      	movs	r3, #0
 800651c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800651e:	e26c      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006520:	4b64      	ldr	r3, [pc, #400]	@ (80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006522:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006524:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006528:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800652a:	4b62      	ldr	r3, [pc, #392]	@ (80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f003 0304 	and.w	r3, r3, #4
 8006532:	2b04      	cmp	r3, #4
 8006534:	d10c      	bne.n	8006550 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8006536:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006538:	2b00      	cmp	r3, #0
 800653a:	d109      	bne.n	8006550 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800653c:	4b5d      	ldr	r3, [pc, #372]	@ (80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	08db      	lsrs	r3, r3, #3
 8006542:	f003 0303 	and.w	r3, r3, #3
 8006546:	4a5c      	ldr	r2, [pc, #368]	@ (80066b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8006548:	fa22 f303 	lsr.w	r3, r2, r3
 800654c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800654e:	e01e      	b.n	800658e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006550:	4b58      	ldr	r3, [pc, #352]	@ (80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006558:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800655c:	d106      	bne.n	800656c <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800655e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006560:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006564:	d102      	bne.n	800656c <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006566:	4b55      	ldr	r3, [pc, #340]	@ (80066bc <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8006568:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800656a:	e010      	b.n	800658e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800656c:	4b51      	ldr	r3, [pc, #324]	@ (80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006574:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006578:	d106      	bne.n	8006588 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800657a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800657c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006580:	d102      	bne.n	8006588 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006582:	4b4f      	ldr	r3, [pc, #316]	@ (80066c0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8006584:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006586:	e002      	b.n	800658e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006588:	2300      	movs	r3, #0
 800658a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800658c:	e235      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800658e:	e234      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006590:	4b4c      	ldr	r3, [pc, #304]	@ (80066c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8006592:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006594:	e231      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006596:	2300      	movs	r3, #0
 8006598:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800659a:	e22e      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800659c:	e9d7 2300 	ldrd	r2, r3, [r7]
 80065a0:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 80065a4:	430b      	orrs	r3, r1
 80065a6:	f040 808f 	bne.w	80066c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 80065aa:	4b42      	ldr	r3, [pc, #264]	@ (80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80065ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065ae:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 80065b2:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 80065b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065b6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80065ba:	d06b      	beq.n	8006694 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 80065bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065be:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80065c2:	d874      	bhi.n	80066ae <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80065c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065c6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80065ca:	d056      	beq.n	800667a <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 80065cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065ce:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80065d2:	d86c      	bhi.n	80066ae <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80065d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065d6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80065da:	d03b      	beq.n	8006654 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 80065dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065de:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80065e2:	d864      	bhi.n	80066ae <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80065e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065e6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80065ea:	d021      	beq.n	8006630 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 80065ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065ee:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80065f2:	d85c      	bhi.n	80066ae <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80065f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d004      	beq.n	8006604 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 80065fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006600:	d004      	beq.n	800660c <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8006602:	e054      	b.n	80066ae <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8006604:	f7fe fa4c 	bl	8004aa0 <HAL_RCC_GetPCLK1Freq>
 8006608:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800660a:	e1f6      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800660c:	4b29      	ldr	r3, [pc, #164]	@ (80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006614:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006618:	d107      	bne.n	800662a <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800661a:	f107 0318 	add.w	r3, r7, #24
 800661e:	4618      	mov	r0, r3
 8006620:	f000 fa0a 	bl	8006a38 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006624:	69fb      	ldr	r3, [r7, #28]
 8006626:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006628:	e1e7      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800662a:	2300      	movs	r3, #0
 800662c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800662e:	e1e4      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006630:	4b20      	ldr	r3, [pc, #128]	@ (80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006638:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800663c:	d107      	bne.n	800664e <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800663e:	f107 030c 	add.w	r3, r7, #12
 8006642:	4618      	mov	r0, r3
 8006644:	f000 fb4c 	bl	8006ce0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006648:	693b      	ldr	r3, [r7, #16]
 800664a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800664c:	e1d5      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800664e:	2300      	movs	r3, #0
 8006650:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006652:	e1d2      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006654:	4b17      	ldr	r3, [pc, #92]	@ (80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f003 0304 	and.w	r3, r3, #4
 800665c:	2b04      	cmp	r3, #4
 800665e:	d109      	bne.n	8006674 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006660:	4b14      	ldr	r3, [pc, #80]	@ (80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	08db      	lsrs	r3, r3, #3
 8006666:	f003 0303 	and.w	r3, r3, #3
 800666a:	4a13      	ldr	r2, [pc, #76]	@ (80066b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800666c:	fa22 f303 	lsr.w	r3, r2, r3
 8006670:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006672:	e1c2      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006674:	2300      	movs	r3, #0
 8006676:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006678:	e1bf      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800667a:	4b0e      	ldr	r3, [pc, #56]	@ (80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006682:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006686:	d102      	bne.n	800668e <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8006688:	4b0c      	ldr	r3, [pc, #48]	@ (80066bc <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800668a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800668c:	e1b5      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800668e:	2300      	movs	r3, #0
 8006690:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006692:	e1b2      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006694:	4b07      	ldr	r3, [pc, #28]	@ (80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800669c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80066a0:	d102      	bne.n	80066a8 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 80066a2:	4b07      	ldr	r3, [pc, #28]	@ (80066c0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 80066a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80066a6:	e1a8      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80066a8:	2300      	movs	r3, #0
 80066aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80066ac:	e1a5      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80066ae:	2300      	movs	r3, #0
 80066b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80066b2:	e1a2      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80066b4:	58024400 	.word	0x58024400
 80066b8:	03d09000 	.word	0x03d09000
 80066bc:	003d0900 	.word	0x003d0900
 80066c0:	017d7840 	.word	0x017d7840
 80066c4:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 80066c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80066cc:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 80066d0:	430b      	orrs	r3, r1
 80066d2:	d173      	bne.n	80067bc <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80066d4:	4b9c      	ldr	r3, [pc, #624]	@ (8006948 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80066d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066d8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80066dc:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80066de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066e0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80066e4:	d02f      	beq.n	8006746 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 80066e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066e8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80066ec:	d863      	bhi.n	80067b6 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 80066ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d004      	beq.n	80066fe <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 80066f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80066fa:	d012      	beq.n	8006722 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 80066fc:	e05b      	b.n	80067b6 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80066fe:	4b92      	ldr	r3, [pc, #584]	@ (8006948 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006706:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800670a:	d107      	bne.n	800671c <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800670c:	f107 0318 	add.w	r3, r7, #24
 8006710:	4618      	mov	r0, r3
 8006712:	f000 f991 	bl	8006a38 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006716:	69bb      	ldr	r3, [r7, #24]
 8006718:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800671a:	e16e      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800671c:	2300      	movs	r3, #0
 800671e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006720:	e16b      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006722:	4b89      	ldr	r3, [pc, #548]	@ (8006948 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800672a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800672e:	d107      	bne.n	8006740 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006730:	f107 030c 	add.w	r3, r7, #12
 8006734:	4618      	mov	r0, r3
 8006736:	f000 fad3 	bl	8006ce0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800673a:	697b      	ldr	r3, [r7, #20]
 800673c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800673e:	e15c      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006740:	2300      	movs	r3, #0
 8006742:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006744:	e159      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006746:	4b80      	ldr	r3, [pc, #512]	@ (8006948 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006748:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800674a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800674e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006750:	4b7d      	ldr	r3, [pc, #500]	@ (8006948 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f003 0304 	and.w	r3, r3, #4
 8006758:	2b04      	cmp	r3, #4
 800675a:	d10c      	bne.n	8006776 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800675c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800675e:	2b00      	cmp	r3, #0
 8006760:	d109      	bne.n	8006776 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006762:	4b79      	ldr	r3, [pc, #484]	@ (8006948 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	08db      	lsrs	r3, r3, #3
 8006768:	f003 0303 	and.w	r3, r3, #3
 800676c:	4a77      	ldr	r2, [pc, #476]	@ (800694c <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800676e:	fa22 f303 	lsr.w	r3, r2, r3
 8006772:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006774:	e01e      	b.n	80067b4 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006776:	4b74      	ldr	r3, [pc, #464]	@ (8006948 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800677e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006782:	d106      	bne.n	8006792 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8006784:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006786:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800678a:	d102      	bne.n	8006792 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800678c:	4b70      	ldr	r3, [pc, #448]	@ (8006950 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800678e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006790:	e010      	b.n	80067b4 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006792:	4b6d      	ldr	r3, [pc, #436]	@ (8006948 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800679a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800679e:	d106      	bne.n	80067ae <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 80067a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067a2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80067a6:	d102      	bne.n	80067ae <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80067a8:	4b6a      	ldr	r3, [pc, #424]	@ (8006954 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 80067aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80067ac:	e002      	b.n	80067b4 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80067ae:	2300      	movs	r3, #0
 80067b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80067b2:	e122      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80067b4:	e121      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80067b6:	2300      	movs	r3, #0
 80067b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80067ba:	e11e      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80067bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80067c0:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 80067c4:	430b      	orrs	r3, r1
 80067c6:	d133      	bne.n	8006830 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 80067c8:	4b5f      	ldr	r3, [pc, #380]	@ (8006948 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80067ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80067cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80067d0:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80067d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d004      	beq.n	80067e2 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 80067d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067da:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80067de:	d012      	beq.n	8006806 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 80067e0:	e023      	b.n	800682a <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80067e2:	4b59      	ldr	r3, [pc, #356]	@ (8006948 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80067ea:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80067ee:	d107      	bne.n	8006800 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80067f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80067f4:	4618      	mov	r0, r3
 80067f6:	f000 fbc7 	bl	8006f88 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80067fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80067fe:	e0fc      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006800:	2300      	movs	r3, #0
 8006802:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006804:	e0f9      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006806:	4b50      	ldr	r3, [pc, #320]	@ (8006948 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800680e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006812:	d107      	bne.n	8006824 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006814:	f107 0318 	add.w	r3, r7, #24
 8006818:	4618      	mov	r0, r3
 800681a:	f000 f90d 	bl	8006a38 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800681e:	6a3b      	ldr	r3, [r7, #32]
 8006820:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006822:	e0ea      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006824:	2300      	movs	r3, #0
 8006826:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006828:	e0e7      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800682a:	2300      	movs	r3, #0
 800682c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800682e:	e0e4      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8006830:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006834:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8006838:	430b      	orrs	r3, r1
 800683a:	f040 808d 	bne.w	8006958 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800683e:	4b42      	ldr	r3, [pc, #264]	@ (8006948 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006840:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006842:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8006846:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006848:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800684a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800684e:	d06b      	beq.n	8006928 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8006850:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006852:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006856:	d874      	bhi.n	8006942 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8006858:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800685a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800685e:	d056      	beq.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8006860:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006862:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006866:	d86c      	bhi.n	8006942 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8006868:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800686a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800686e:	d03b      	beq.n	80068e8 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8006870:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006872:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006876:	d864      	bhi.n	8006942 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8006878:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800687a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800687e:	d021      	beq.n	80068c4 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8006880:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006882:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006886:	d85c      	bhi.n	8006942 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8006888:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800688a:	2b00      	cmp	r3, #0
 800688c:	d004      	beq.n	8006898 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800688e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006890:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006894:	d004      	beq.n	80068a0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8006896:	e054      	b.n	8006942 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8006898:	f000 f8b8 	bl	8006a0c <HAL_RCCEx_GetD3PCLK1Freq>
 800689c:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800689e:	e0ac      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80068a0:	4b29      	ldr	r3, [pc, #164]	@ (8006948 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80068a8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80068ac:	d107      	bne.n	80068be <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80068ae:	f107 0318 	add.w	r3, r7, #24
 80068b2:	4618      	mov	r0, r3
 80068b4:	f000 f8c0 	bl	8006a38 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80068b8:	69fb      	ldr	r3, [r7, #28]
 80068ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80068bc:	e09d      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80068be:	2300      	movs	r3, #0
 80068c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80068c2:	e09a      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80068c4:	4b20      	ldr	r3, [pc, #128]	@ (8006948 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80068cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80068d0:	d107      	bne.n	80068e2 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80068d2:	f107 030c 	add.w	r3, r7, #12
 80068d6:	4618      	mov	r0, r3
 80068d8:	f000 fa02 	bl	8006ce0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80068dc:	693b      	ldr	r3, [r7, #16]
 80068de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80068e0:	e08b      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80068e2:	2300      	movs	r3, #0
 80068e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80068e6:	e088      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80068e8:	4b17      	ldr	r3, [pc, #92]	@ (8006948 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f003 0304 	and.w	r3, r3, #4
 80068f0:	2b04      	cmp	r3, #4
 80068f2:	d109      	bne.n	8006908 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80068f4:	4b14      	ldr	r3, [pc, #80]	@ (8006948 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	08db      	lsrs	r3, r3, #3
 80068fa:	f003 0303 	and.w	r3, r3, #3
 80068fe:	4a13      	ldr	r2, [pc, #76]	@ (800694c <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8006900:	fa22 f303 	lsr.w	r3, r2, r3
 8006904:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006906:	e078      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006908:	2300      	movs	r3, #0
 800690a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800690c:	e075      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800690e:	4b0e      	ldr	r3, [pc, #56]	@ (8006948 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006916:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800691a:	d102      	bne.n	8006922 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800691c:	4b0c      	ldr	r3, [pc, #48]	@ (8006950 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800691e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006920:	e06b      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006922:	2300      	movs	r3, #0
 8006924:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006926:	e068      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006928:	4b07      	ldr	r3, [pc, #28]	@ (8006948 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006930:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006934:	d102      	bne.n	800693c <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8006936:	4b07      	ldr	r3, [pc, #28]	@ (8006954 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8006938:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800693a:	e05e      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800693c:	2300      	movs	r3, #0
 800693e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006940:	e05b      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8006942:	2300      	movs	r3, #0
 8006944:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006946:	e058      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006948:	58024400 	.word	0x58024400
 800694c:	03d09000 	.word	0x03d09000
 8006950:	003d0900 	.word	0x003d0900
 8006954:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8006958:	e9d7 2300 	ldrd	r2, r3, [r7]
 800695c:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8006960:	430b      	orrs	r3, r1
 8006962:	d148      	bne.n	80069f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8006964:	4b27      	ldr	r3, [pc, #156]	@ (8006a04 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006966:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006968:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800696c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800696e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006970:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006974:	d02a      	beq.n	80069cc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8006976:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006978:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800697c:	d838      	bhi.n	80069f0 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800697e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006980:	2b00      	cmp	r3, #0
 8006982:	d004      	beq.n	800698e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8006984:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006986:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800698a:	d00d      	beq.n	80069a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800698c:	e030      	b.n	80069f0 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800698e:	4b1d      	ldr	r3, [pc, #116]	@ (8006a04 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006996:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800699a:	d102      	bne.n	80069a2 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800699c:	4b1a      	ldr	r3, [pc, #104]	@ (8006a08 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800699e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80069a0:	e02b      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80069a2:	2300      	movs	r3, #0
 80069a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80069a6:	e028      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80069a8:	4b16      	ldr	r3, [pc, #88]	@ (8006a04 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80069b0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80069b4:	d107      	bne.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80069b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80069ba:	4618      	mov	r0, r3
 80069bc:	f000 fae4 	bl	8006f88 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80069c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80069c4:	e019      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80069c6:	2300      	movs	r3, #0
 80069c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80069ca:	e016      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80069cc:	4b0d      	ldr	r3, [pc, #52]	@ (8006a04 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80069d4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80069d8:	d107      	bne.n	80069ea <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80069da:	f107 0318 	add.w	r3, r7, #24
 80069de:	4618      	mov	r0, r3
 80069e0:	f000 f82a 	bl	8006a38 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80069e4:	69fb      	ldr	r3, [r7, #28]
 80069e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80069e8:	e007      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80069ea:	2300      	movs	r3, #0
 80069ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80069ee:	e004      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80069f0:	2300      	movs	r3, #0
 80069f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80069f4:	e001      	b.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 80069f6:	2300      	movs	r3, #0
 80069f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 80069fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80069fc:	4618      	mov	r0, r3
 80069fe:	3740      	adds	r7, #64	@ 0x40
 8006a00:	46bd      	mov	sp, r7
 8006a02:	bd80      	pop	{r7, pc}
 8006a04:	58024400 	.word	0x58024400
 8006a08:	017d7840 	.word	0x017d7840

08006a0c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8006a0c:	b580      	push	{r7, lr}
 8006a0e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8006a10:	f7fe f816 	bl	8004a40 <HAL_RCC_GetHCLKFreq>
 8006a14:	4602      	mov	r2, r0
 8006a16:	4b06      	ldr	r3, [pc, #24]	@ (8006a30 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8006a18:	6a1b      	ldr	r3, [r3, #32]
 8006a1a:	091b      	lsrs	r3, r3, #4
 8006a1c:	f003 0307 	and.w	r3, r3, #7
 8006a20:	4904      	ldr	r1, [pc, #16]	@ (8006a34 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8006a22:	5ccb      	ldrb	r3, [r1, r3]
 8006a24:	f003 031f 	and.w	r3, r3, #31
 8006a28:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8006a2c:	4618      	mov	r0, r3
 8006a2e:	bd80      	pop	{r7, pc}
 8006a30:	58024400 	.word	0x58024400
 8006a34:	0800afb8 	.word	0x0800afb8

08006a38 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8006a38:	b480      	push	{r7}
 8006a3a:	b089      	sub	sp, #36	@ 0x24
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006a40:	4ba1      	ldr	r3, [pc, #644]	@ (8006cc8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006a42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a44:	f003 0303 	and.w	r3, r3, #3
 8006a48:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8006a4a:	4b9f      	ldr	r3, [pc, #636]	@ (8006cc8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006a4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a4e:	0b1b      	lsrs	r3, r3, #12
 8006a50:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006a54:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8006a56:	4b9c      	ldr	r3, [pc, #624]	@ (8006cc8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006a58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a5a:	091b      	lsrs	r3, r3, #4
 8006a5c:	f003 0301 	and.w	r3, r3, #1
 8006a60:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8006a62:	4b99      	ldr	r3, [pc, #612]	@ (8006cc8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006a64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a66:	08db      	lsrs	r3, r3, #3
 8006a68:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006a6c:	693a      	ldr	r2, [r7, #16]
 8006a6e:	fb02 f303 	mul.w	r3, r2, r3
 8006a72:	ee07 3a90 	vmov	s15, r3
 8006a76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a7a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8006a7e:	697b      	ldr	r3, [r7, #20]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	f000 8111 	beq.w	8006ca8 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8006a86:	69bb      	ldr	r3, [r7, #24]
 8006a88:	2b02      	cmp	r3, #2
 8006a8a:	f000 8083 	beq.w	8006b94 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8006a8e:	69bb      	ldr	r3, [r7, #24]
 8006a90:	2b02      	cmp	r3, #2
 8006a92:	f200 80a1 	bhi.w	8006bd8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8006a96:	69bb      	ldr	r3, [r7, #24]
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d003      	beq.n	8006aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8006a9c:	69bb      	ldr	r3, [r7, #24]
 8006a9e:	2b01      	cmp	r3, #1
 8006aa0:	d056      	beq.n	8006b50 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8006aa2:	e099      	b.n	8006bd8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006aa4:	4b88      	ldr	r3, [pc, #544]	@ (8006cc8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	f003 0320 	and.w	r3, r3, #32
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d02d      	beq.n	8006b0c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006ab0:	4b85      	ldr	r3, [pc, #532]	@ (8006cc8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	08db      	lsrs	r3, r3, #3
 8006ab6:	f003 0303 	and.w	r3, r3, #3
 8006aba:	4a84      	ldr	r2, [pc, #528]	@ (8006ccc <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8006abc:	fa22 f303 	lsr.w	r3, r2, r3
 8006ac0:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006ac2:	68bb      	ldr	r3, [r7, #8]
 8006ac4:	ee07 3a90 	vmov	s15, r3
 8006ac8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006acc:	697b      	ldr	r3, [r7, #20]
 8006ace:	ee07 3a90 	vmov	s15, r3
 8006ad2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ad6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ada:	4b7b      	ldr	r3, [pc, #492]	@ (8006cc8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006adc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ade:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ae2:	ee07 3a90 	vmov	s15, r3
 8006ae6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006aea:	ed97 6a03 	vldr	s12, [r7, #12]
 8006aee:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006cd0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006af2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006af6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006afa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006afe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b06:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006b0a:	e087      	b.n	8006c1c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006b0c:	697b      	ldr	r3, [r7, #20]
 8006b0e:	ee07 3a90 	vmov	s15, r3
 8006b12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b16:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006cd4 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8006b1a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b1e:	4b6a      	ldr	r3, [pc, #424]	@ (8006cc8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006b20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b26:	ee07 3a90 	vmov	s15, r3
 8006b2a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b2e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006b32:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006cd0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006b36:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b3a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b3e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006b42:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b4a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006b4e:	e065      	b.n	8006c1c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006b50:	697b      	ldr	r3, [r7, #20]
 8006b52:	ee07 3a90 	vmov	s15, r3
 8006b56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b5a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006cd8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006b5e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b62:	4b59      	ldr	r3, [pc, #356]	@ (8006cc8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006b64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b6a:	ee07 3a90 	vmov	s15, r3
 8006b6e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b72:	ed97 6a03 	vldr	s12, [r7, #12]
 8006b76:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006cd0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006b7a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b7e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b82:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006b86:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b8e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006b92:	e043      	b.n	8006c1c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006b94:	697b      	ldr	r3, [r7, #20]
 8006b96:	ee07 3a90 	vmov	s15, r3
 8006b9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b9e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006cdc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8006ba2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ba6:	4b48      	ldr	r3, [pc, #288]	@ (8006cc8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006ba8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006baa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006bae:	ee07 3a90 	vmov	s15, r3
 8006bb2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006bb6:	ed97 6a03 	vldr	s12, [r7, #12]
 8006bba:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006cd0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006bbe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006bc2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006bc6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006bca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006bce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006bd2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006bd6:	e021      	b.n	8006c1c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006bd8:	697b      	ldr	r3, [r7, #20]
 8006bda:	ee07 3a90 	vmov	s15, r3
 8006bde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006be2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006cd8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006be6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006bea:	4b37      	ldr	r3, [pc, #220]	@ (8006cc8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006bec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006bf2:	ee07 3a90 	vmov	s15, r3
 8006bf6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006bfa:	ed97 6a03 	vldr	s12, [r7, #12]
 8006bfe:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006cd0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006c02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006c06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006c0a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006c0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006c12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c16:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006c1a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8006c1c:	4b2a      	ldr	r3, [pc, #168]	@ (8006cc8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006c1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c20:	0a5b      	lsrs	r3, r3, #9
 8006c22:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006c26:	ee07 3a90 	vmov	s15, r3
 8006c2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c2e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006c32:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006c36:	edd7 6a07 	vldr	s13, [r7, #28]
 8006c3a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006c3e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006c42:	ee17 2a90 	vmov	r2, s15
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8006c4a:	4b1f      	ldr	r3, [pc, #124]	@ (8006cc8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006c4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c4e:	0c1b      	lsrs	r3, r3, #16
 8006c50:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006c54:	ee07 3a90 	vmov	s15, r3
 8006c58:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c5c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006c60:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006c64:	edd7 6a07 	vldr	s13, [r7, #28]
 8006c68:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006c6c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006c70:	ee17 2a90 	vmov	r2, s15
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8006c78:	4b13      	ldr	r3, [pc, #76]	@ (8006cc8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006c7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c7c:	0e1b      	lsrs	r3, r3, #24
 8006c7e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006c82:	ee07 3a90 	vmov	s15, r3
 8006c86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c8a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006c8e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006c92:	edd7 6a07 	vldr	s13, [r7, #28]
 8006c96:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006c9a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006c9e:	ee17 2a90 	vmov	r2, s15
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006ca6:	e008      	b.n	8006cba <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2200      	movs	r2, #0
 8006cac:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	2200      	movs	r2, #0
 8006cb2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	609a      	str	r2, [r3, #8]
}
 8006cba:	bf00      	nop
 8006cbc:	3724      	adds	r7, #36	@ 0x24
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc4:	4770      	bx	lr
 8006cc6:	bf00      	nop
 8006cc8:	58024400 	.word	0x58024400
 8006ccc:	03d09000 	.word	0x03d09000
 8006cd0:	46000000 	.word	0x46000000
 8006cd4:	4c742400 	.word	0x4c742400
 8006cd8:	4a742400 	.word	0x4a742400
 8006cdc:	4bbebc20 	.word	0x4bbebc20

08006ce0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8006ce0:	b480      	push	{r7}
 8006ce2:	b089      	sub	sp, #36	@ 0x24
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006ce8:	4ba1      	ldr	r3, [pc, #644]	@ (8006f70 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006cea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cec:	f003 0303 	and.w	r3, r3, #3
 8006cf0:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8006cf2:	4b9f      	ldr	r3, [pc, #636]	@ (8006f70 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006cf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cf6:	0d1b      	lsrs	r3, r3, #20
 8006cf8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006cfc:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8006cfe:	4b9c      	ldr	r3, [pc, #624]	@ (8006f70 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006d00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d02:	0a1b      	lsrs	r3, r3, #8
 8006d04:	f003 0301 	and.w	r3, r3, #1
 8006d08:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8006d0a:	4b99      	ldr	r3, [pc, #612]	@ (8006f70 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006d0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d0e:	08db      	lsrs	r3, r3, #3
 8006d10:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006d14:	693a      	ldr	r2, [r7, #16]
 8006d16:	fb02 f303 	mul.w	r3, r2, r3
 8006d1a:	ee07 3a90 	vmov	s15, r3
 8006d1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d22:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8006d26:	697b      	ldr	r3, [r7, #20]
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	f000 8111 	beq.w	8006f50 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8006d2e:	69bb      	ldr	r3, [r7, #24]
 8006d30:	2b02      	cmp	r3, #2
 8006d32:	f000 8083 	beq.w	8006e3c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8006d36:	69bb      	ldr	r3, [r7, #24]
 8006d38:	2b02      	cmp	r3, #2
 8006d3a:	f200 80a1 	bhi.w	8006e80 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8006d3e:	69bb      	ldr	r3, [r7, #24]
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d003      	beq.n	8006d4c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8006d44:	69bb      	ldr	r3, [r7, #24]
 8006d46:	2b01      	cmp	r3, #1
 8006d48:	d056      	beq.n	8006df8 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8006d4a:	e099      	b.n	8006e80 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006d4c:	4b88      	ldr	r3, [pc, #544]	@ (8006f70 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	f003 0320 	and.w	r3, r3, #32
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d02d      	beq.n	8006db4 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006d58:	4b85      	ldr	r3, [pc, #532]	@ (8006f70 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	08db      	lsrs	r3, r3, #3
 8006d5e:	f003 0303 	and.w	r3, r3, #3
 8006d62:	4a84      	ldr	r2, [pc, #528]	@ (8006f74 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8006d64:	fa22 f303 	lsr.w	r3, r2, r3
 8006d68:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006d6a:	68bb      	ldr	r3, [r7, #8]
 8006d6c:	ee07 3a90 	vmov	s15, r3
 8006d70:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d74:	697b      	ldr	r3, [r7, #20]
 8006d76:	ee07 3a90 	vmov	s15, r3
 8006d7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d7e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d82:	4b7b      	ldr	r3, [pc, #492]	@ (8006f70 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d8a:	ee07 3a90 	vmov	s15, r3
 8006d8e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d92:	ed97 6a03 	vldr	s12, [r7, #12]
 8006d96:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006f78 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006d9a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006d9e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006da2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006da6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006daa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006dae:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006db2:	e087      	b.n	8006ec4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006db4:	697b      	ldr	r3, [r7, #20]
 8006db6:	ee07 3a90 	vmov	s15, r3
 8006dba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006dbe:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006f7c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8006dc2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006dc6:	4b6a      	ldr	r3, [pc, #424]	@ (8006f70 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006dce:	ee07 3a90 	vmov	s15, r3
 8006dd2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006dd6:	ed97 6a03 	vldr	s12, [r7, #12]
 8006dda:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006f78 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006dde:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006de2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006de6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006dea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006dee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006df2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006df6:	e065      	b.n	8006ec4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006df8:	697b      	ldr	r3, [r7, #20]
 8006dfa:	ee07 3a90 	vmov	s15, r3
 8006dfe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e02:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006f80 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006e06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006e0a:	4b59      	ldr	r3, [pc, #356]	@ (8006f70 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e12:	ee07 3a90 	vmov	s15, r3
 8006e16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e1a:	ed97 6a03 	vldr	s12, [r7, #12]
 8006e1e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006f78 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006e22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006e26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e2a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006e2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e36:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006e3a:	e043      	b.n	8006ec4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006e3c:	697b      	ldr	r3, [r7, #20]
 8006e3e:	ee07 3a90 	vmov	s15, r3
 8006e42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e46:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006f84 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8006e4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006e4e:	4b48      	ldr	r3, [pc, #288]	@ (8006f70 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006e50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e56:	ee07 3a90 	vmov	s15, r3
 8006e5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e5e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006e62:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006f78 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006e66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006e6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e6e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006e72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e7a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006e7e:	e021      	b.n	8006ec4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006e80:	697b      	ldr	r3, [r7, #20]
 8006e82:	ee07 3a90 	vmov	s15, r3
 8006e86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e8a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006f80 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006e8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006e92:	4b37      	ldr	r3, [pc, #220]	@ (8006f70 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006e94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e9a:	ee07 3a90 	vmov	s15, r3
 8006e9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ea2:	ed97 6a03 	vldr	s12, [r7, #12]
 8006ea6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006f78 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006eaa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006eae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006eb2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006eb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006eba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ebe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006ec2:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8006ec4:	4b2a      	ldr	r3, [pc, #168]	@ (8006f70 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006ec6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ec8:	0a5b      	lsrs	r3, r3, #9
 8006eca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006ece:	ee07 3a90 	vmov	s15, r3
 8006ed2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ed6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006eda:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006ede:	edd7 6a07 	vldr	s13, [r7, #28]
 8006ee2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006ee6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006eea:	ee17 2a90 	vmov	r2, s15
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8006ef2:	4b1f      	ldr	r3, [pc, #124]	@ (8006f70 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006ef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ef6:	0c1b      	lsrs	r3, r3, #16
 8006ef8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006efc:	ee07 3a90 	vmov	s15, r3
 8006f00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f04:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006f08:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006f0c:	edd7 6a07 	vldr	s13, [r7, #28]
 8006f10:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006f14:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006f18:	ee17 2a90 	vmov	r2, s15
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8006f20:	4b13      	ldr	r3, [pc, #76]	@ (8006f70 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006f22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f24:	0e1b      	lsrs	r3, r3, #24
 8006f26:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006f2a:	ee07 3a90 	vmov	s15, r3
 8006f2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f32:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006f36:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006f3a:	edd7 6a07 	vldr	s13, [r7, #28]
 8006f3e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006f42:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006f46:	ee17 2a90 	vmov	r2, s15
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8006f4e:	e008      	b.n	8006f62 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2200      	movs	r2, #0
 8006f54:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	2200      	movs	r2, #0
 8006f5a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	2200      	movs	r2, #0
 8006f60:	609a      	str	r2, [r3, #8]
}
 8006f62:	bf00      	nop
 8006f64:	3724      	adds	r7, #36	@ 0x24
 8006f66:	46bd      	mov	sp, r7
 8006f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f6c:	4770      	bx	lr
 8006f6e:	bf00      	nop
 8006f70:	58024400 	.word	0x58024400
 8006f74:	03d09000 	.word	0x03d09000
 8006f78:	46000000 	.word	0x46000000
 8006f7c:	4c742400 	.word	0x4c742400
 8006f80:	4a742400 	.word	0x4a742400
 8006f84:	4bbebc20 	.word	0x4bbebc20

08006f88 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8006f88:	b480      	push	{r7}
 8006f8a:	b089      	sub	sp, #36	@ 0x24
 8006f8c:	af00      	add	r7, sp, #0
 8006f8e:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006f90:	4ba0      	ldr	r3, [pc, #640]	@ (8007214 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006f92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f94:	f003 0303 	and.w	r3, r3, #3
 8006f98:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8006f9a:	4b9e      	ldr	r3, [pc, #632]	@ (8007214 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006f9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f9e:	091b      	lsrs	r3, r3, #4
 8006fa0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006fa4:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8006fa6:	4b9b      	ldr	r3, [pc, #620]	@ (8007214 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006fa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006faa:	f003 0301 	and.w	r3, r3, #1
 8006fae:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006fb0:	4b98      	ldr	r3, [pc, #608]	@ (8007214 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006fb2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006fb4:	08db      	lsrs	r3, r3, #3
 8006fb6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006fba:	693a      	ldr	r2, [r7, #16]
 8006fbc:	fb02 f303 	mul.w	r3, r2, r3
 8006fc0:	ee07 3a90 	vmov	s15, r3
 8006fc4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fc8:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8006fcc:	697b      	ldr	r3, [r7, #20]
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	f000 8111 	beq.w	80071f6 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8006fd4:	69bb      	ldr	r3, [r7, #24]
 8006fd6:	2b02      	cmp	r3, #2
 8006fd8:	f000 8083 	beq.w	80070e2 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8006fdc:	69bb      	ldr	r3, [r7, #24]
 8006fde:	2b02      	cmp	r3, #2
 8006fe0:	f200 80a1 	bhi.w	8007126 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8006fe4:	69bb      	ldr	r3, [r7, #24]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d003      	beq.n	8006ff2 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8006fea:	69bb      	ldr	r3, [r7, #24]
 8006fec:	2b01      	cmp	r3, #1
 8006fee:	d056      	beq.n	800709e <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8006ff0:	e099      	b.n	8007126 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006ff2:	4b88      	ldr	r3, [pc, #544]	@ (8007214 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	f003 0320 	and.w	r3, r3, #32
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d02d      	beq.n	800705a <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006ffe:	4b85      	ldr	r3, [pc, #532]	@ (8007214 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	08db      	lsrs	r3, r3, #3
 8007004:	f003 0303 	and.w	r3, r3, #3
 8007008:	4a83      	ldr	r2, [pc, #524]	@ (8007218 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800700a:	fa22 f303 	lsr.w	r3, r2, r3
 800700e:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007010:	68bb      	ldr	r3, [r7, #8]
 8007012:	ee07 3a90 	vmov	s15, r3
 8007016:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800701a:	697b      	ldr	r3, [r7, #20]
 800701c:	ee07 3a90 	vmov	s15, r3
 8007020:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007024:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007028:	4b7a      	ldr	r3, [pc, #488]	@ (8007214 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800702a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800702c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007030:	ee07 3a90 	vmov	s15, r3
 8007034:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007038:	ed97 6a03 	vldr	s12, [r7, #12]
 800703c:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800721c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007040:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007044:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007048:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800704c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007050:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007054:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007058:	e087      	b.n	800716a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800705a:	697b      	ldr	r3, [r7, #20]
 800705c:	ee07 3a90 	vmov	s15, r3
 8007060:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007064:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8007220 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8007068:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800706c:	4b69      	ldr	r3, [pc, #420]	@ (8007214 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800706e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007070:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007074:	ee07 3a90 	vmov	s15, r3
 8007078:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800707c:	ed97 6a03 	vldr	s12, [r7, #12]
 8007080:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800721c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007084:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007088:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800708c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007090:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007094:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007098:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800709c:	e065      	b.n	800716a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800709e:	697b      	ldr	r3, [r7, #20]
 80070a0:	ee07 3a90 	vmov	s15, r3
 80070a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80070a8:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8007224 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 80070ac:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80070b0:	4b58      	ldr	r3, [pc, #352]	@ (8007214 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80070b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80070b8:	ee07 3a90 	vmov	s15, r3
 80070bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80070c0:	ed97 6a03 	vldr	s12, [r7, #12]
 80070c4:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800721c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80070c8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80070cc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80070d0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80070d4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80070d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80070dc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80070e0:	e043      	b.n	800716a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80070e2:	697b      	ldr	r3, [r7, #20]
 80070e4:	ee07 3a90 	vmov	s15, r3
 80070e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80070ec:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8007228 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 80070f0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80070f4:	4b47      	ldr	r3, [pc, #284]	@ (8007214 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80070f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80070fc:	ee07 3a90 	vmov	s15, r3
 8007100:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007104:	ed97 6a03 	vldr	s12, [r7, #12]
 8007108:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800721c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800710c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007110:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007114:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007118:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800711c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007120:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007124:	e021      	b.n	800716a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007126:	697b      	ldr	r3, [r7, #20]
 8007128:	ee07 3a90 	vmov	s15, r3
 800712c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007130:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8007220 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8007134:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007138:	4b36      	ldr	r3, [pc, #216]	@ (8007214 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800713a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800713c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007140:	ee07 3a90 	vmov	s15, r3
 8007144:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007148:	ed97 6a03 	vldr	s12, [r7, #12]
 800714c:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800721c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007150:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007154:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007158:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800715c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007160:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007164:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007168:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800716a:	4b2a      	ldr	r3, [pc, #168]	@ (8007214 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800716c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800716e:	0a5b      	lsrs	r3, r3, #9
 8007170:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007174:	ee07 3a90 	vmov	s15, r3
 8007178:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800717c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007180:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007184:	edd7 6a07 	vldr	s13, [r7, #28]
 8007188:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800718c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007190:	ee17 2a90 	vmov	r2, s15
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8007198:	4b1e      	ldr	r3, [pc, #120]	@ (8007214 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800719a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800719c:	0c1b      	lsrs	r3, r3, #16
 800719e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80071a2:	ee07 3a90 	vmov	s15, r3
 80071a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071aa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80071ae:	ee37 7a87 	vadd.f32	s14, s15, s14
 80071b2:	edd7 6a07 	vldr	s13, [r7, #28]
 80071b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80071ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80071be:	ee17 2a90 	vmov	r2, s15
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 80071c6:	4b13      	ldr	r3, [pc, #76]	@ (8007214 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80071c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071ca:	0e1b      	lsrs	r3, r3, #24
 80071cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80071d0:	ee07 3a90 	vmov	s15, r3
 80071d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071d8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80071dc:	ee37 7a87 	vadd.f32	s14, s15, s14
 80071e0:	edd7 6a07 	vldr	s13, [r7, #28]
 80071e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80071e8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80071ec:	ee17 2a90 	vmov	r2, s15
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 80071f4:	e008      	b.n	8007208 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	2200      	movs	r2, #0
 80071fa:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2200      	movs	r2, #0
 8007200:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	2200      	movs	r2, #0
 8007206:	609a      	str	r2, [r3, #8]
}
 8007208:	bf00      	nop
 800720a:	3724      	adds	r7, #36	@ 0x24
 800720c:	46bd      	mov	sp, r7
 800720e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007212:	4770      	bx	lr
 8007214:	58024400 	.word	0x58024400
 8007218:	03d09000 	.word	0x03d09000
 800721c:	46000000 	.word	0x46000000
 8007220:	4c742400 	.word	0x4c742400
 8007224:	4a742400 	.word	0x4a742400
 8007228:	4bbebc20 	.word	0x4bbebc20

0800722c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800722c:	b580      	push	{r7, lr}
 800722e:	b084      	sub	sp, #16
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
 8007234:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007236:	2300      	movs	r3, #0
 8007238:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800723a:	4b53      	ldr	r3, [pc, #332]	@ (8007388 <RCCEx_PLL2_Config+0x15c>)
 800723c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800723e:	f003 0303 	and.w	r3, r3, #3
 8007242:	2b03      	cmp	r3, #3
 8007244:	d101      	bne.n	800724a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8007246:	2301      	movs	r3, #1
 8007248:	e099      	b.n	800737e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800724a:	4b4f      	ldr	r3, [pc, #316]	@ (8007388 <RCCEx_PLL2_Config+0x15c>)
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	4a4e      	ldr	r2, [pc, #312]	@ (8007388 <RCCEx_PLL2_Config+0x15c>)
 8007250:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007254:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007256:	f7f9 fab7 	bl	80007c8 <HAL_GetTick>
 800725a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800725c:	e008      	b.n	8007270 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800725e:	f7f9 fab3 	bl	80007c8 <HAL_GetTick>
 8007262:	4602      	mov	r2, r0
 8007264:	68bb      	ldr	r3, [r7, #8]
 8007266:	1ad3      	subs	r3, r2, r3
 8007268:	2b02      	cmp	r3, #2
 800726a:	d901      	bls.n	8007270 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800726c:	2303      	movs	r3, #3
 800726e:	e086      	b.n	800737e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007270:	4b45      	ldr	r3, [pc, #276]	@ (8007388 <RCCEx_PLL2_Config+0x15c>)
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007278:	2b00      	cmp	r3, #0
 800727a:	d1f0      	bne.n	800725e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800727c:	4b42      	ldr	r3, [pc, #264]	@ (8007388 <RCCEx_PLL2_Config+0x15c>)
 800727e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007280:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	031b      	lsls	r3, r3, #12
 800728a:	493f      	ldr	r1, [pc, #252]	@ (8007388 <RCCEx_PLL2_Config+0x15c>)
 800728c:	4313      	orrs	r3, r2
 800728e:	628b      	str	r3, [r1, #40]	@ 0x28
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	685b      	ldr	r3, [r3, #4]
 8007294:	3b01      	subs	r3, #1
 8007296:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	689b      	ldr	r3, [r3, #8]
 800729e:	3b01      	subs	r3, #1
 80072a0:	025b      	lsls	r3, r3, #9
 80072a2:	b29b      	uxth	r3, r3
 80072a4:	431a      	orrs	r2, r3
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	68db      	ldr	r3, [r3, #12]
 80072aa:	3b01      	subs	r3, #1
 80072ac:	041b      	lsls	r3, r3, #16
 80072ae:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80072b2:	431a      	orrs	r2, r3
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	691b      	ldr	r3, [r3, #16]
 80072b8:	3b01      	subs	r3, #1
 80072ba:	061b      	lsls	r3, r3, #24
 80072bc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80072c0:	4931      	ldr	r1, [pc, #196]	@ (8007388 <RCCEx_PLL2_Config+0x15c>)
 80072c2:	4313      	orrs	r3, r2
 80072c4:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80072c6:	4b30      	ldr	r3, [pc, #192]	@ (8007388 <RCCEx_PLL2_Config+0x15c>)
 80072c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072ca:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	695b      	ldr	r3, [r3, #20]
 80072d2:	492d      	ldr	r1, [pc, #180]	@ (8007388 <RCCEx_PLL2_Config+0x15c>)
 80072d4:	4313      	orrs	r3, r2
 80072d6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80072d8:	4b2b      	ldr	r3, [pc, #172]	@ (8007388 <RCCEx_PLL2_Config+0x15c>)
 80072da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072dc:	f023 0220 	bic.w	r2, r3, #32
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	699b      	ldr	r3, [r3, #24]
 80072e4:	4928      	ldr	r1, [pc, #160]	@ (8007388 <RCCEx_PLL2_Config+0x15c>)
 80072e6:	4313      	orrs	r3, r2
 80072e8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80072ea:	4b27      	ldr	r3, [pc, #156]	@ (8007388 <RCCEx_PLL2_Config+0x15c>)
 80072ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072ee:	4a26      	ldr	r2, [pc, #152]	@ (8007388 <RCCEx_PLL2_Config+0x15c>)
 80072f0:	f023 0310 	bic.w	r3, r3, #16
 80072f4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80072f6:	4b24      	ldr	r3, [pc, #144]	@ (8007388 <RCCEx_PLL2_Config+0x15c>)
 80072f8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80072fa:	4b24      	ldr	r3, [pc, #144]	@ (800738c <RCCEx_PLL2_Config+0x160>)
 80072fc:	4013      	ands	r3, r2
 80072fe:	687a      	ldr	r2, [r7, #4]
 8007300:	69d2      	ldr	r2, [r2, #28]
 8007302:	00d2      	lsls	r2, r2, #3
 8007304:	4920      	ldr	r1, [pc, #128]	@ (8007388 <RCCEx_PLL2_Config+0x15c>)
 8007306:	4313      	orrs	r3, r2
 8007308:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800730a:	4b1f      	ldr	r3, [pc, #124]	@ (8007388 <RCCEx_PLL2_Config+0x15c>)
 800730c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800730e:	4a1e      	ldr	r2, [pc, #120]	@ (8007388 <RCCEx_PLL2_Config+0x15c>)
 8007310:	f043 0310 	orr.w	r3, r3, #16
 8007314:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8007316:	683b      	ldr	r3, [r7, #0]
 8007318:	2b00      	cmp	r3, #0
 800731a:	d106      	bne.n	800732a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800731c:	4b1a      	ldr	r3, [pc, #104]	@ (8007388 <RCCEx_PLL2_Config+0x15c>)
 800731e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007320:	4a19      	ldr	r2, [pc, #100]	@ (8007388 <RCCEx_PLL2_Config+0x15c>)
 8007322:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007326:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007328:	e00f      	b.n	800734a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800732a:	683b      	ldr	r3, [r7, #0]
 800732c:	2b01      	cmp	r3, #1
 800732e:	d106      	bne.n	800733e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8007330:	4b15      	ldr	r3, [pc, #84]	@ (8007388 <RCCEx_PLL2_Config+0x15c>)
 8007332:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007334:	4a14      	ldr	r2, [pc, #80]	@ (8007388 <RCCEx_PLL2_Config+0x15c>)
 8007336:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800733a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800733c:	e005      	b.n	800734a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800733e:	4b12      	ldr	r3, [pc, #72]	@ (8007388 <RCCEx_PLL2_Config+0x15c>)
 8007340:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007342:	4a11      	ldr	r2, [pc, #68]	@ (8007388 <RCCEx_PLL2_Config+0x15c>)
 8007344:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007348:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800734a:	4b0f      	ldr	r3, [pc, #60]	@ (8007388 <RCCEx_PLL2_Config+0x15c>)
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	4a0e      	ldr	r2, [pc, #56]	@ (8007388 <RCCEx_PLL2_Config+0x15c>)
 8007350:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007354:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007356:	f7f9 fa37 	bl	80007c8 <HAL_GetTick>
 800735a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800735c:	e008      	b.n	8007370 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800735e:	f7f9 fa33 	bl	80007c8 <HAL_GetTick>
 8007362:	4602      	mov	r2, r0
 8007364:	68bb      	ldr	r3, [r7, #8]
 8007366:	1ad3      	subs	r3, r2, r3
 8007368:	2b02      	cmp	r3, #2
 800736a:	d901      	bls.n	8007370 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800736c:	2303      	movs	r3, #3
 800736e:	e006      	b.n	800737e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007370:	4b05      	ldr	r3, [pc, #20]	@ (8007388 <RCCEx_PLL2_Config+0x15c>)
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007378:	2b00      	cmp	r3, #0
 800737a:	d0f0      	beq.n	800735e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800737c:	7bfb      	ldrb	r3, [r7, #15]
}
 800737e:	4618      	mov	r0, r3
 8007380:	3710      	adds	r7, #16
 8007382:	46bd      	mov	sp, r7
 8007384:	bd80      	pop	{r7, pc}
 8007386:	bf00      	nop
 8007388:	58024400 	.word	0x58024400
 800738c:	ffff0007 	.word	0xffff0007

08007390 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8007390:	b580      	push	{r7, lr}
 8007392:	b084      	sub	sp, #16
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
 8007398:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800739a:	2300      	movs	r3, #0
 800739c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800739e:	4b53      	ldr	r3, [pc, #332]	@ (80074ec <RCCEx_PLL3_Config+0x15c>)
 80073a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073a2:	f003 0303 	and.w	r3, r3, #3
 80073a6:	2b03      	cmp	r3, #3
 80073a8:	d101      	bne.n	80073ae <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80073aa:	2301      	movs	r3, #1
 80073ac:	e099      	b.n	80074e2 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80073ae:	4b4f      	ldr	r3, [pc, #316]	@ (80074ec <RCCEx_PLL3_Config+0x15c>)
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	4a4e      	ldr	r2, [pc, #312]	@ (80074ec <RCCEx_PLL3_Config+0x15c>)
 80073b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80073b8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80073ba:	f7f9 fa05 	bl	80007c8 <HAL_GetTick>
 80073be:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80073c0:	e008      	b.n	80073d4 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80073c2:	f7f9 fa01 	bl	80007c8 <HAL_GetTick>
 80073c6:	4602      	mov	r2, r0
 80073c8:	68bb      	ldr	r3, [r7, #8]
 80073ca:	1ad3      	subs	r3, r2, r3
 80073cc:	2b02      	cmp	r3, #2
 80073ce:	d901      	bls.n	80073d4 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80073d0:	2303      	movs	r3, #3
 80073d2:	e086      	b.n	80074e2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80073d4:	4b45      	ldr	r3, [pc, #276]	@ (80074ec <RCCEx_PLL3_Config+0x15c>)
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d1f0      	bne.n	80073c2 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80073e0:	4b42      	ldr	r3, [pc, #264]	@ (80074ec <RCCEx_PLL3_Config+0x15c>)
 80073e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073e4:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	051b      	lsls	r3, r3, #20
 80073ee:	493f      	ldr	r1, [pc, #252]	@ (80074ec <RCCEx_PLL3_Config+0x15c>)
 80073f0:	4313      	orrs	r3, r2
 80073f2:	628b      	str	r3, [r1, #40]	@ 0x28
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	685b      	ldr	r3, [r3, #4]
 80073f8:	3b01      	subs	r3, #1
 80073fa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	689b      	ldr	r3, [r3, #8]
 8007402:	3b01      	subs	r3, #1
 8007404:	025b      	lsls	r3, r3, #9
 8007406:	b29b      	uxth	r3, r3
 8007408:	431a      	orrs	r2, r3
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	68db      	ldr	r3, [r3, #12]
 800740e:	3b01      	subs	r3, #1
 8007410:	041b      	lsls	r3, r3, #16
 8007412:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007416:	431a      	orrs	r2, r3
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	691b      	ldr	r3, [r3, #16]
 800741c:	3b01      	subs	r3, #1
 800741e:	061b      	lsls	r3, r3, #24
 8007420:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007424:	4931      	ldr	r1, [pc, #196]	@ (80074ec <RCCEx_PLL3_Config+0x15c>)
 8007426:	4313      	orrs	r3, r2
 8007428:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800742a:	4b30      	ldr	r3, [pc, #192]	@ (80074ec <RCCEx_PLL3_Config+0x15c>)
 800742c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800742e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	695b      	ldr	r3, [r3, #20]
 8007436:	492d      	ldr	r1, [pc, #180]	@ (80074ec <RCCEx_PLL3_Config+0x15c>)
 8007438:	4313      	orrs	r3, r2
 800743a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800743c:	4b2b      	ldr	r3, [pc, #172]	@ (80074ec <RCCEx_PLL3_Config+0x15c>)
 800743e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007440:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	699b      	ldr	r3, [r3, #24]
 8007448:	4928      	ldr	r1, [pc, #160]	@ (80074ec <RCCEx_PLL3_Config+0x15c>)
 800744a:	4313      	orrs	r3, r2
 800744c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800744e:	4b27      	ldr	r3, [pc, #156]	@ (80074ec <RCCEx_PLL3_Config+0x15c>)
 8007450:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007452:	4a26      	ldr	r2, [pc, #152]	@ (80074ec <RCCEx_PLL3_Config+0x15c>)
 8007454:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007458:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800745a:	4b24      	ldr	r3, [pc, #144]	@ (80074ec <RCCEx_PLL3_Config+0x15c>)
 800745c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800745e:	4b24      	ldr	r3, [pc, #144]	@ (80074f0 <RCCEx_PLL3_Config+0x160>)
 8007460:	4013      	ands	r3, r2
 8007462:	687a      	ldr	r2, [r7, #4]
 8007464:	69d2      	ldr	r2, [r2, #28]
 8007466:	00d2      	lsls	r2, r2, #3
 8007468:	4920      	ldr	r1, [pc, #128]	@ (80074ec <RCCEx_PLL3_Config+0x15c>)
 800746a:	4313      	orrs	r3, r2
 800746c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800746e:	4b1f      	ldr	r3, [pc, #124]	@ (80074ec <RCCEx_PLL3_Config+0x15c>)
 8007470:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007472:	4a1e      	ldr	r2, [pc, #120]	@ (80074ec <RCCEx_PLL3_Config+0x15c>)
 8007474:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007478:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800747a:	683b      	ldr	r3, [r7, #0]
 800747c:	2b00      	cmp	r3, #0
 800747e:	d106      	bne.n	800748e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8007480:	4b1a      	ldr	r3, [pc, #104]	@ (80074ec <RCCEx_PLL3_Config+0x15c>)
 8007482:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007484:	4a19      	ldr	r2, [pc, #100]	@ (80074ec <RCCEx_PLL3_Config+0x15c>)
 8007486:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800748a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800748c:	e00f      	b.n	80074ae <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800748e:	683b      	ldr	r3, [r7, #0]
 8007490:	2b01      	cmp	r3, #1
 8007492:	d106      	bne.n	80074a2 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8007494:	4b15      	ldr	r3, [pc, #84]	@ (80074ec <RCCEx_PLL3_Config+0x15c>)
 8007496:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007498:	4a14      	ldr	r2, [pc, #80]	@ (80074ec <RCCEx_PLL3_Config+0x15c>)
 800749a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800749e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80074a0:	e005      	b.n	80074ae <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80074a2:	4b12      	ldr	r3, [pc, #72]	@ (80074ec <RCCEx_PLL3_Config+0x15c>)
 80074a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074a6:	4a11      	ldr	r2, [pc, #68]	@ (80074ec <RCCEx_PLL3_Config+0x15c>)
 80074a8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80074ac:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80074ae:	4b0f      	ldr	r3, [pc, #60]	@ (80074ec <RCCEx_PLL3_Config+0x15c>)
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	4a0e      	ldr	r2, [pc, #56]	@ (80074ec <RCCEx_PLL3_Config+0x15c>)
 80074b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80074b8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80074ba:	f7f9 f985 	bl	80007c8 <HAL_GetTick>
 80074be:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80074c0:	e008      	b.n	80074d4 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80074c2:	f7f9 f981 	bl	80007c8 <HAL_GetTick>
 80074c6:	4602      	mov	r2, r0
 80074c8:	68bb      	ldr	r3, [r7, #8]
 80074ca:	1ad3      	subs	r3, r2, r3
 80074cc:	2b02      	cmp	r3, #2
 80074ce:	d901      	bls.n	80074d4 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80074d0:	2303      	movs	r3, #3
 80074d2:	e006      	b.n	80074e2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80074d4:	4b05      	ldr	r3, [pc, #20]	@ (80074ec <RCCEx_PLL3_Config+0x15c>)
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d0f0      	beq.n	80074c2 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80074e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80074e2:	4618      	mov	r0, r3
 80074e4:	3710      	adds	r7, #16
 80074e6:	46bd      	mov	sp, r7
 80074e8:	bd80      	pop	{r7, pc}
 80074ea:	bf00      	nop
 80074ec:	58024400 	.word	0x58024400
 80074f0:	ffff0007 	.word	0xffff0007

080074f4 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 80074f4:	b580      	push	{r7, lr}
 80074f6:	b086      	sub	sp, #24
 80074f8:	af00      	add	r7, sp, #0
 80074fa:	60f8      	str	r0, [r7, #12]
 80074fc:	60b9      	str	r1, [r7, #8]
 80074fe:	607a      	str	r2, [r7, #4]
 8007500:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 8007502:	68bb      	ldr	r3, [r7, #8]
 8007504:	2b02      	cmp	r3, #2
 8007506:	d904      	bls.n	8007512 <HAL_SAI_InitProtocol+0x1e>
 8007508:	68bb      	ldr	r3, [r7, #8]
 800750a:	3b03      	subs	r3, #3
 800750c:	2b01      	cmp	r3, #1
 800750e:	d812      	bhi.n	8007536 <HAL_SAI_InitProtocol+0x42>
 8007510:	e008      	b.n	8007524 <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 8007512:	683b      	ldr	r3, [r7, #0]
 8007514:	687a      	ldr	r2, [r7, #4]
 8007516:	68b9      	ldr	r1, [r7, #8]
 8007518:	68f8      	ldr	r0, [r7, #12]
 800751a:	f000 fddd 	bl	80080d8 <SAI_InitI2S>
 800751e:	4603      	mov	r3, r0
 8007520:	75fb      	strb	r3, [r7, #23]
      break;
 8007522:	e00b      	b.n	800753c <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 8007524:	683b      	ldr	r3, [r7, #0]
 8007526:	687a      	ldr	r2, [r7, #4]
 8007528:	68b9      	ldr	r1, [r7, #8]
 800752a:	68f8      	ldr	r0, [r7, #12]
 800752c:	f000 fe86 	bl	800823c <SAI_InitPCM>
 8007530:	4603      	mov	r3, r0
 8007532:	75fb      	strb	r3, [r7, #23]
      break;
 8007534:	e002      	b.n	800753c <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 8007536:	2301      	movs	r3, #1
 8007538:	75fb      	strb	r3, [r7, #23]
      break;
 800753a:	bf00      	nop
  }

  if (status == HAL_OK)
 800753c:	7dfb      	ldrb	r3, [r7, #23]
 800753e:	2b00      	cmp	r3, #0
 8007540:	d104      	bne.n	800754c <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 8007542:	68f8      	ldr	r0, [r7, #12]
 8007544:	f000 f808 	bl	8007558 <HAL_SAI_Init>
 8007548:	4603      	mov	r3, r0
 800754a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800754c:	7dfb      	ldrb	r3, [r7, #23]
}
 800754e:	4618      	mov	r0, r3
 8007550:	3718      	adds	r7, #24
 8007552:	46bd      	mov	sp, r7
 8007554:	bd80      	pop	{r7, pc}
	...

08007558 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8007558:	b580      	push	{r7, lr}
 800755a:	b08a      	sub	sp, #40	@ 0x28
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
  uint32_t ckstr_bits;
  uint32_t syncen_bits;
  SAI_TypeDef *SaiBaseAddress;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d101      	bne.n	800756a <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8007566:	2301      	movs	r3, #1
 8007568:	e28e      	b.n	8007a88 <HAL_SAI_Init+0x530>
  assert_param(IS_SAI_BLOCK_FIRST_BIT(hsai->Init.FirstBit));
  assert_param(IS_SAI_BLOCK_CLOCK_STROBING(hsai->Init.ClockStrobing));
  assert_param(IS_SAI_BLOCK_SYNCHRO(hsai->Init.Synchro));
#if defined(SAI_VER_V2_X)
  /* SAI Peripheral version depends on STM32H7 device revision ID */
  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 800756a:	f7f9 f95d 	bl	8000828 <HAL_GetREVID>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007574:	2b01      	cmp	r3, #1
 8007576:	d113      	bne.n	80075a0 <HAL_SAI_Init+0x48>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 or SAI4 sub-block A, in master RX mode with free protocol */
#if defined(SAI4)
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	4a96      	ldr	r2, [pc, #600]	@ (80077d8 <HAL_SAI_Init+0x280>)
 800757e:	4293      	cmp	r3, r2
 8007580:	d004      	beq.n	800758c <HAL_SAI_Init+0x34>
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	4a95      	ldr	r2, [pc, #596]	@ (80077dc <HAL_SAI_Init+0x284>)
 8007588:	4293      	cmp	r3, r2
 800758a:	d107      	bne.n	800759c <HAL_SAI_Init+0x44>
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	685b      	ldr	r3, [r3, #4]
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 8007590:	2b01      	cmp	r3, #1
 8007592:	d103      	bne.n	800759c <HAL_SAI_Init+0x44>
         (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8007598:	2b00      	cmp	r3, #0
 800759a:	d001      	beq.n	80075a0 <HAL_SAI_Init+0x48>
    {
      return HAL_ERROR;
 800759c:	2301      	movs	r3, #1
 800759e:	e273      	b.n	8007a88 <HAL_SAI_Init+0x530>
    }
#endif /* SAI4 */
  }

  /* Get the SAI base address according to the SAI handle */
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	4a8c      	ldr	r2, [pc, #560]	@ (80077d8 <HAL_SAI_Init+0x280>)
 80075a6:	4293      	cmp	r3, r2
 80075a8:	d004      	beq.n	80075b4 <HAL_SAI_Init+0x5c>
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	4a8c      	ldr	r2, [pc, #560]	@ (80077e0 <HAL_SAI_Init+0x288>)
 80075b0:	4293      	cmp	r3, r2
 80075b2:	d102      	bne.n	80075ba <HAL_SAI_Init+0x62>
  {
    SaiBaseAddress = SAI1;
 80075b4:	4b8b      	ldr	r3, [pc, #556]	@ (80077e4 <HAL_SAI_Init+0x28c>)
 80075b6:	61bb      	str	r3, [r7, #24]
 80075b8:	e028      	b.n	800760c <HAL_SAI_Init+0xb4>
  }
#if defined(SAI2)
  else if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	4a8a      	ldr	r2, [pc, #552]	@ (80077e8 <HAL_SAI_Init+0x290>)
 80075c0:	4293      	cmp	r3, r2
 80075c2:	d004      	beq.n	80075ce <HAL_SAI_Init+0x76>
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	4a88      	ldr	r2, [pc, #544]	@ (80077ec <HAL_SAI_Init+0x294>)
 80075ca:	4293      	cmp	r3, r2
 80075cc:	d102      	bne.n	80075d4 <HAL_SAI_Init+0x7c>
  {
    SaiBaseAddress = SAI2;
 80075ce:	4b88      	ldr	r3, [pc, #544]	@ (80077f0 <HAL_SAI_Init+0x298>)
 80075d0:	61bb      	str	r3, [r7, #24]
 80075d2:	e01b      	b.n	800760c <HAL_SAI_Init+0xb4>
  }
#endif /* SAI2 */
#if defined(SAI3)
  else if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	4a86      	ldr	r2, [pc, #536]	@ (80077f4 <HAL_SAI_Init+0x29c>)
 80075da:	4293      	cmp	r3, r2
 80075dc:	d004      	beq.n	80075e8 <HAL_SAI_Init+0x90>
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	4a85      	ldr	r2, [pc, #532]	@ (80077f8 <HAL_SAI_Init+0x2a0>)
 80075e4:	4293      	cmp	r3, r2
 80075e6:	d102      	bne.n	80075ee <HAL_SAI_Init+0x96>
  {
    SaiBaseAddress = SAI3;
 80075e8:	4b84      	ldr	r3, [pc, #528]	@ (80077fc <HAL_SAI_Init+0x2a4>)
 80075ea:	61bb      	str	r3, [r7, #24]
 80075ec:	e00e      	b.n	800760c <HAL_SAI_Init+0xb4>
  }
#endif /* SAI3 */
#if defined(SAI4)
  else if ((hsai->Instance == SAI4_Block_A) || (hsai->Instance == SAI4_Block_B))
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	4a7a      	ldr	r2, [pc, #488]	@ (80077dc <HAL_SAI_Init+0x284>)
 80075f4:	4293      	cmp	r3, r2
 80075f6:	d004      	beq.n	8007602 <HAL_SAI_Init+0xaa>
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	4a80      	ldr	r2, [pc, #512]	@ (8007800 <HAL_SAI_Init+0x2a8>)
 80075fe:	4293      	cmp	r3, r2
 8007600:	d102      	bne.n	8007608 <HAL_SAI_Init+0xb0>
  {
    SaiBaseAddress = SAI4;
 8007602:	4b80      	ldr	r3, [pc, #512]	@ (8007804 <HAL_SAI_Init+0x2ac>)
 8007604:	61bb      	str	r3, [r7, #24]
 8007606:	e001      	b.n	800760c <HAL_SAI_Init+0xb4>
  }
#endif /* SAI4 */
  else
  {
    return HAL_ERROR;
 8007608:	2301      	movs	r3, #1
 800760a:	e23d      	b.n	8007a88 <HAL_SAI_Init+0x530>
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8007612:	b2db      	uxtb	r3, r3
 8007614:	2b00      	cmp	r3, #0
 8007616:	d106      	bne.n	8007626 <HAL_SAI_Init+0xce>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	2200      	movs	r2, #0
 800761c:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8007620:	6878      	ldr	r0, [r7, #4]
 8007622:	f002 fb9f 	bl	8009d64 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if(SAI_Disable(hsai) != HAL_OK)
 8007626:	6878      	ldr	r0, [r7, #4]
 8007628:	f000 fec2 	bl	80083b0 <SAI_Disable>
 800762c:	4603      	mov	r3, r0
 800762e:	2b00      	cmp	r3, #0
 8007630:	d001      	beq.n	8007636 <HAL_SAI_Init+0xde>
  {
    return HAL_ERROR;
 8007632:	2301      	movs	r3, #1
 8007634:	e228      	b.n	8007a88 <HAL_SAI_Init+0x530>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	2202      	movs	r2, #2
 800763a:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	68db      	ldr	r3, [r3, #12]
 8007642:	2b02      	cmp	r3, #2
 8007644:	d00c      	beq.n	8007660 <HAL_SAI_Init+0x108>
 8007646:	2b02      	cmp	r3, #2
 8007648:	d80d      	bhi.n	8007666 <HAL_SAI_Init+0x10e>
 800764a:	2b00      	cmp	r3, #0
 800764c:	d002      	beq.n	8007654 <HAL_SAI_Init+0xfc>
 800764e:	2b01      	cmp	r3, #1
 8007650:	d003      	beq.n	800765a <HAL_SAI_Init+0x102>
 8007652:	e008      	b.n	8007666 <HAL_SAI_Init+0x10e>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8007654:	2300      	movs	r3, #0
 8007656:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8007658:	e008      	b.n	800766c <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800765a:	2310      	movs	r3, #16
 800765c:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800765e:	e005      	b.n	800766c <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8007660:	2320      	movs	r3, #32
 8007662:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8007664:	e002      	b.n	800766c <HAL_SAI_Init+0x114>
    default:
      tmpregisterGCR = 0;
 8007666:	2300      	movs	r3, #0
 8007668:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800766a:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	689b      	ldr	r3, [r3, #8]
 8007670:	2b05      	cmp	r3, #5
 8007672:	d832      	bhi.n	80076da <HAL_SAI_Init+0x182>
 8007674:	a201      	add	r2, pc, #4	@ (adr r2, 800767c <HAL_SAI_Init+0x124>)
 8007676:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800767a:	bf00      	nop
 800767c:	08007695 	.word	0x08007695
 8007680:	0800769b 	.word	0x0800769b
 8007684:	080076a3 	.word	0x080076a3
 8007688:	080076ab 	.word	0x080076ab
 800768c:	080076bb 	.word	0x080076bb
 8007690:	080076cb 	.word	0x080076cb
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8007694:	2300      	movs	r3, #0
 8007696:	61fb      	str	r3, [r7, #28]
      break;
 8007698:	e022      	b.n	80076e0 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800769a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800769e:	61fb      	str	r3, [r7, #28]
      break;
 80076a0:	e01e      	b.n	80076e0 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80076a2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80076a6:	61fb      	str	r3, [r7, #28]
      break;
 80076a8:	e01a      	b.n	80076e0 <HAL_SAI_Init+0x188>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80076aa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80076ae:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 80076b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076b2:	f043 0301 	orr.w	r3, r3, #1
 80076b6:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 80076b8:	e012      	b.n	80076e0 <HAL_SAI_Init+0x188>
#endif /* SAI2 */
#if defined(SAI3)
    case SAI_SYNCHRONOUS_EXT_SAI3 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80076ba:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80076be:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_1;
 80076c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076c2:	f043 0302 	orr.w	r3, r3, #2
 80076c6:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 80076c8:	e00a      	b.n	80076e0 <HAL_SAI_Init+0x188>
#endif /* SAI3 */
#if defined(SAI4)
    case SAI_SYNCHRONOUS_EXT_SAI4 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80076ca:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80076ce:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= (SAI_GCR_SYNCIN_1 | SAI_GCR_SYNCIN_0);
 80076d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076d2:	f043 0303 	orr.w	r3, r3, #3
 80076d6:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 80076d8:	e002      	b.n	80076e0 <HAL_SAI_Init+0x188>
#endif /* SAI4 */
    default:
      syncen_bits = 0;
 80076da:	2300      	movs	r3, #0
 80076dc:	61fb      	str	r3, [r7, #28]
      break;
 80076de:	bf00      	nop
  }

  /* Set the SAI Block Synchro Configuration */
  SaiBaseAddress->GCR = tmpregisterGCR;
 80076e0:	69bb      	ldr	r3, [r7, #24]
 80076e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076e4:	601a      	str	r2, [r3, #0]

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	6a1b      	ldr	r3, [r3, #32]
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	f000 80c5 	beq.w	800787a <HAL_SAI_Init+0x322>
  {
    uint32_t freq = 0;
 80076f0:	2300      	movs	r3, #0
 80076f2:	617b      	str	r3, [r7, #20]
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	4a37      	ldr	r2, [pc, #220]	@ (80077d8 <HAL_SAI_Init+0x280>)
 80076fa:	4293      	cmp	r3, r2
 80076fc:	d004      	beq.n	8007708 <HAL_SAI_Init+0x1b0>
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	4a37      	ldr	r2, [pc, #220]	@ (80077e0 <HAL_SAI_Init+0x288>)
 8007704:	4293      	cmp	r3, r2
 8007706:	d106      	bne.n	8007716 <HAL_SAI_Init+0x1be>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8007708:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800770c:	f04f 0100 	mov.w	r1, #0
 8007710:	f7fe fbfc 	bl	8005f0c <HAL_RCCEx_GetPeriphCLKFreq>
 8007714:	6178      	str	r0, [r7, #20]
    }

#if defined(SAI2)
#if defined(RCC_PERIPHCLK_SAI2)
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	4a33      	ldr	r2, [pc, #204]	@ (80077e8 <HAL_SAI_Init+0x290>)
 800771c:	4293      	cmp	r3, r2
 800771e:	d004      	beq.n	800772a <HAL_SAI_Init+0x1d2>
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	4a31      	ldr	r2, [pc, #196]	@ (80077ec <HAL_SAI_Init+0x294>)
 8007726:	4293      	cmp	r3, r2
 8007728:	d106      	bne.n	8007738 <HAL_SAI_Init+0x1e0>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800772a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800772e:	f04f 0100 	mov.w	r1, #0
 8007732:	f7fe fbeb 	bl	8005f0c <HAL_RCCEx_GetPeriphCLKFreq>
 8007736:	6178      	str	r0, [r7, #20]
    }
#endif /* RCC_PERIPHCLK_SAI2 */
#endif /* SAI2 */

#if defined(SAI3)
    if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	4a2d      	ldr	r2, [pc, #180]	@ (80077f4 <HAL_SAI_Init+0x29c>)
 800773e:	4293      	cmp	r3, r2
 8007740:	d004      	beq.n	800774c <HAL_SAI_Init+0x1f4>
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	4a2c      	ldr	r2, [pc, #176]	@ (80077f8 <HAL_SAI_Init+0x2a0>)
 8007748:	4293      	cmp	r3, r2
 800774a:	d106      	bne.n	800775a <HAL_SAI_Init+0x202>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI3);
 800774c:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8007750:	f04f 0100 	mov.w	r1, #0
 8007754:	f7fe fbda 	bl	8005f0c <HAL_RCCEx_GetPeriphCLKFreq>
 8007758:	6178      	str	r0, [r7, #20]
    }
#endif /* SAI3 */
#if defined(SAI4)
    if (hsai->Instance == SAI4_Block_A)
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	4a1f      	ldr	r2, [pc, #124]	@ (80077dc <HAL_SAI_Init+0x284>)
 8007760:	4293      	cmp	r3, r2
 8007762:	d106      	bne.n	8007772 <HAL_SAI_Init+0x21a>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4A);
 8007764:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8007768:	f04f 0100 	mov.w	r1, #0
 800776c:	f7fe fbce 	bl	8005f0c <HAL_RCCEx_GetPeriphCLKFreq>
 8007770:	6178      	str	r0, [r7, #20]
    }
    if (hsai->Instance == SAI4_Block_B)
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	4a22      	ldr	r2, [pc, #136]	@ (8007800 <HAL_SAI_Init+0x2a8>)
 8007778:	4293      	cmp	r3, r2
 800777a:	d106      	bne.n	800778a <HAL_SAI_Init+0x232>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4B);
 800777c:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8007780:	f04f 0100 	mov.w	r1, #0
 8007784:	f7fe fbc2 	bl	8005f0c <HAL_RCCEx_GetPeriphCLKFreq>
 8007788:	6178      	str	r0, [r7, #20]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	699b      	ldr	r3, [r3, #24]
 800778e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007792:	d139      	bne.n	8007808 <HAL_SAI_Init+0x2b0>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007798:	2b04      	cmp	r3, #4
 800779a:	d102      	bne.n	80077a2 <HAL_SAI_Init+0x24a>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 800779c:	2340      	movs	r3, #64	@ 0x40
 800779e:	60fb      	str	r3, [r7, #12]
 80077a0:	e00a      	b.n	80077b8 <HAL_SAI_Init+0x260>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077a6:	2b08      	cmp	r3, #8
 80077a8:	d103      	bne.n	80077b2 <HAL_SAI_Init+0x25a>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 80077aa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80077ae:	60fb      	str	r3, [r7, #12]
 80077b0:	e002      	b.n	80077b8 <HAL_SAI_Init+0x260>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80077b6:	60fb      	str	r3, [r7, #12]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 80077b8:	697a      	ldr	r2, [r7, #20]
 80077ba:	4613      	mov	r3, r2
 80077bc:	009b      	lsls	r3, r3, #2
 80077be:	4413      	add	r3, r2
 80077c0:	005b      	lsls	r3, r3, #1
 80077c2:	4619      	mov	r1, r3
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	6a1b      	ldr	r3, [r3, #32]
 80077c8:	68fa      	ldr	r2, [r7, #12]
 80077ca:	fb02 f303 	mul.w	r3, r2, r3
 80077ce:	fbb1 f3f3 	udiv	r3, r1, r3
 80077d2:	613b      	str	r3, [r7, #16]
 80077d4:	e030      	b.n	8007838 <HAL_SAI_Init+0x2e0>
 80077d6:	bf00      	nop
 80077d8:	40015804 	.word	0x40015804
 80077dc:	58005404 	.word	0x58005404
 80077e0:	40015824 	.word	0x40015824
 80077e4:	40015800 	.word	0x40015800
 80077e8:	40015c04 	.word	0x40015c04
 80077ec:	40015c24 	.word	0x40015c24
 80077f0:	40015c00 	.word	0x40015c00
 80077f4:	40016004 	.word	0x40016004
 80077f8:	40016024 	.word	0x40016024
 80077fc:	40016000 	.word	0x40016000
 8007800:	58005424 	.word	0x58005424
 8007804:	58005400 	.word	0x58005400
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800780c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007810:	d101      	bne.n	8007816 <HAL_SAI_Init+0x2be>
 8007812:	2302      	movs	r3, #2
 8007814:	e000      	b.n	8007818 <HAL_SAI_Init+0x2c0>
 8007816:	2301      	movs	r3, #1
 8007818:	60bb      	str	r3, [r7, #8]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 800781a:	697a      	ldr	r2, [r7, #20]
 800781c:	4613      	mov	r3, r2
 800781e:	009b      	lsls	r3, r3, #2
 8007820:	4413      	add	r3, r2
 8007822:	005b      	lsls	r3, r3, #1
 8007824:	4619      	mov	r1, r3
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	6a1b      	ldr	r3, [r3, #32]
 800782a:	68ba      	ldr	r2, [r7, #8]
 800782c:	fb02 f303 	mul.w	r3, r2, r3
 8007830:	021b      	lsls	r3, r3, #8
 8007832:	fbb1 f3f3 	udiv	r3, r1, r3
 8007836:	613b      	str	r3, [r7, #16]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 8007838:	693b      	ldr	r3, [r7, #16]
 800783a:	4a95      	ldr	r2, [pc, #596]	@ (8007a90 <HAL_SAI_Init+0x538>)
 800783c:	fba2 2303 	umull	r2, r3, r2, r3
 8007840:	08da      	lsrs	r2, r3, #3
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8007846:	6939      	ldr	r1, [r7, #16]
 8007848:	4b91      	ldr	r3, [pc, #580]	@ (8007a90 <HAL_SAI_Init+0x538>)
 800784a:	fba3 2301 	umull	r2, r3, r3, r1
 800784e:	08da      	lsrs	r2, r3, #3
 8007850:	4613      	mov	r3, r2
 8007852:	009b      	lsls	r3, r3, #2
 8007854:	4413      	add	r3, r2
 8007856:	005b      	lsls	r3, r3, #1
 8007858:	1aca      	subs	r2, r1, r3
 800785a:	2a08      	cmp	r2, #8
 800785c:	d904      	bls.n	8007868 <HAL_SAI_Init+0x310>
    {
      hsai->Init.Mckdiv += 1U;
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007862:	1c5a      	adds	r2, r3, #1
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800786c:	2b04      	cmp	r3, #4
 800786e:	d104      	bne.n	800787a <HAL_SAI_Init+0x322>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007874:	085a      	lsrs	r2, r3, #1
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	685b      	ldr	r3, [r3, #4]
 800787e:	2b00      	cmp	r3, #0
 8007880:	d003      	beq.n	800788a <HAL_SAI_Init+0x332>
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	685b      	ldr	r3, [r3, #4]
 8007886:	2b02      	cmp	r3, #2
 8007888:	d109      	bne.n	800789e <HAL_SAI_Init+0x346>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800788e:	2b01      	cmp	r3, #1
 8007890:	d101      	bne.n	8007896 <HAL_SAI_Init+0x33e>
 8007892:	2300      	movs	r3, #0
 8007894:	e001      	b.n	800789a <HAL_SAI_Init+0x342>
 8007896:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800789a:	623b      	str	r3, [r7, #32]
 800789c:	e008      	b.n	80078b0 <HAL_SAI_Init+0x358>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80078a2:	2b01      	cmp	r3, #1
 80078a4:	d102      	bne.n	80078ac <HAL_SAI_Init+0x354>
 80078a6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80078aa:	e000      	b.n	80078ae <HAL_SAI_Init+0x356>
 80078ac:	2300      	movs	r3, #0
 80078ae:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(SAI_VER_V2_X) /* SAI Peripheral version depends on STM32H7 device revision ID */

  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 80078b0:	f7f8 ffba 	bl	8000828 <HAL_GetREVID>
 80078b4:	4603      	mov	r3, r0
 80078b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80078ba:	d331      	bcc.n	8007920 <HAL_SAI_Init+0x3c8>
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	6819      	ldr	r1, [r3, #0]
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681a      	ldr	r2, [r3, #0]
 80078c6:	4b73      	ldr	r3, [pc, #460]	@ (8007a94 <HAL_SAI_Init+0x53c>)
 80078c8:	400b      	ands	r3, r1
 80078ca:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                             SAI_xCR1_MCKEN);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	6819      	ldr	r1, [r3, #0]
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	685a      	ldr	r2, [r3, #4]
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078da:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80078e0:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80078e6:	431a      	orrs	r2, r3
 80078e8:	6a3b      	ldr	r3, [r7, #32]
 80078ea:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 80078ec:	69fb      	ldr	r3, [r7, #28]
 80078ee:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 80078f4:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	695b      	ldr	r3, [r3, #20]
 80078fa:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8007900:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007906:	051b      	lsls	r3, r3, #20
 8007908:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800790e:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	691b      	ldr	r3, [r3, #16]
 8007914:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	430a      	orrs	r2, r1
 800791c:	601a      	str	r2, [r3, #0]
 800791e:	e02d      	b.n	800797c <HAL_SAI_Init+0x424>
  }
  else /* STM32H7xx Rev.Y */
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	6819      	ldr	r1, [r3, #0]
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681a      	ldr	r2, [r3, #0]
 800792a:	4b5b      	ldr	r3, [pc, #364]	@ (8007a98 <HAL_SAI_Init+0x540>)
 800792c:	400b      	ands	r3, r1
 800792e:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	6819      	ldr	r1, [r3, #0]
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	685a      	ldr	r2, [r3, #4]
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800793e:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007944:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800794a:	431a      	orrs	r2, r3
 800794c:	6a3b      	ldr	r3, [r7, #32]
 800794e:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 8007950:	69fb      	ldr	r3, [r7, #28]
 8007952:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 8007958:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	695b      	ldr	r3, [r3, #20]
 800795e:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8007964:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800796a:	051b      	lsls	r3, r3, #20
 800796c:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling);
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8007972:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	430a      	orrs	r2, r1
 800797a:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
#endif /* SAI_VER_V2_X */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	6859      	ldr	r1, [r3, #4]
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681a      	ldr	r2, [r3, #0]
 8007986:	4b45      	ldr	r3, [pc, #276]	@ (8007a9c <HAL_SAI_Init+0x544>)
 8007988:	400b      	ands	r3, r1
 800798a:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	6859      	ldr	r1, [r3, #4]
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	69da      	ldr	r2, [r3, #28]
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800799a:	431a      	orrs	r2, r3
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80079a0:	431a      	orrs	r2, r3
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	430a      	orrs	r2, r1
 80079a8:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	6899      	ldr	r1, [r3, #8]
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681a      	ldr	r2, [r3, #0]
 80079b4:	4b3a      	ldr	r3, [pc, #232]	@ (8007aa0 <HAL_SAI_Init+0x548>)
 80079b6:	400b      	ands	r3, r1
 80079b8:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	6899      	ldr	r1, [r3, #8]
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079c4:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80079ca:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                           hsai->FrameInit.FSOffset |
 80079d0:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                           hsai->FrameInit.FSDefinition |
 80079d6:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80079dc:	3b01      	subs	r3, #1
 80079de:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 80079e0:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	430a      	orrs	r2, r1
 80079e8:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	68d9      	ldr	r1, [r3, #12]
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681a      	ldr	r2, [r3, #0]
 80079f4:	f24f 0320 	movw	r3, #61472	@ 0xf020
 80079f8:	400b      	ands	r3, r1
 80079fa:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	68d9      	ldr	r1, [r3, #12]
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007a0a:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007a10:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8007a12:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a18:	3b01      	subs	r3, #1
 8007a1a:	021b      	lsls	r3, r3, #8
 8007a1c:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	430a      	orrs	r2, r1
 8007a24:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
#if defined(SAI4)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI4_Block_A))
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	4a1e      	ldr	r2, [pc, #120]	@ (8007aa4 <HAL_SAI_Init+0x54c>)
 8007a2c:	4293      	cmp	r3, r2
 8007a2e:	d004      	beq.n	8007a3a <HAL_SAI_Init+0x4e2>
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	4a1c      	ldr	r2, [pc, #112]	@ (8007aa8 <HAL_SAI_Init+0x550>)
 8007a36:	4293      	cmp	r3, r2
 8007a38:	d119      	bne.n	8007a6e <HAL_SAI_Init+0x516>
#else
  if (hsai->Instance == SAI1_Block_A)
#endif /* SAI4 */
  {
    /* Disable PDM interface */
    SaiBaseAddress->PDMCR &= ~(SAI_PDMCR_PDMEN);
 8007a3a:	69bb      	ldr	r3, [r7, #24]
 8007a3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a3e:	f023 0201 	bic.w	r2, r3, #1
 8007a42:	69bb      	ldr	r3, [r7, #24]
 8007a44:	645a      	str	r2, [r3, #68]	@ 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007a4c:	2b01      	cmp	r3, #1
 8007a4e:	d10e      	bne.n	8007a6e <HAL_SAI_Init+0x516>
    {
      /* Configure and enable PDM interface */
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                               ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a58:	3b01      	subs	r3, #1
 8007a5a:	011b      	lsls	r3, r3, #4
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8007a5c:	431a      	orrs	r2, r3
 8007a5e:	69bb      	ldr	r3, [r7, #24]
 8007a60:	645a      	str	r2, [r3, #68]	@ 0x44
      SaiBaseAddress->PDMCR |= SAI_PDMCR_PDMEN;
 8007a62:	69bb      	ldr	r3, [r7, #24]
 8007a64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a66:	f043 0201 	orr.w	r2, r3, #1
 8007a6a:	69bb      	ldr	r3, [r7, #24]
 8007a6c:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	2200      	movs	r2, #0
 8007a72:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	2201      	movs	r2, #1
 8007a7a:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	2200      	movs	r2, #0
 8007a82:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 8007a86:	2300      	movs	r3, #0
}
 8007a88:	4618      	mov	r0, r3
 8007a8a:	3728      	adds	r7, #40	@ 0x28
 8007a8c:	46bd      	mov	sp, r7
 8007a8e:	bd80      	pop	{r7, pc}
 8007a90:	cccccccd 	.word	0xcccccccd
 8007a94:	f005c010 	.word	0xf005c010
 8007a98:	f805c010 	.word	0xf805c010
 8007a9c:	ffff1ff0 	.word	0xffff1ff0
 8007aa0:	fff88000 	.word	0xfff88000
 8007aa4:	40015804 	.word	0x40015804
 8007aa8:	58005404 	.word	0x58005404

08007aac <HAL_SAI_Abort>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai)
{
 8007aac:	b580      	push	{r7, lr}
 8007aae:	b084      	sub	sp, #16
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007ab4:	2300      	movs	r3, #0
 8007ab6:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 8007abe:	2b01      	cmp	r3, #1
 8007ac0:	d101      	bne.n	8007ac6 <HAL_SAI_Abort+0x1a>
 8007ac2:	2302      	movs	r3, #2
 8007ac4:	e07d      	b.n	8007bc2 <HAL_SAI_Abort+0x116>
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	2201      	movs	r2, #1
 8007aca:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  /* Disable SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8007ace:	6878      	ldr	r0, [r7, #4]
 8007ad0:	f000 fc6e 	bl	80083b0 <SAI_Disable>
 8007ad4:	4603      	mov	r3, r0
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d001      	beq.n	8007ade <HAL_SAI_Abort+0x32>
  {
    status = HAL_ERROR;
 8007ada:	2301      	movs	r3, #1
 8007adc:	73fb      	strb	r3, [r7, #15]
  }

  /* Check SAI DMA is enabled or not */
  if ((hsai->Instance->CR1 & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007ae8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007aec:	d14f      	bne.n	8007b8e <HAL_SAI_Abort+0xe2>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	681a      	ldr	r2, [r3, #0]
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8007afc:	601a      	str	r2, [r3, #0]

    /* Abort the SAI Tx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_TX)&& (hsai->hdmatx != NULL))
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8007b04:	b2db      	uxtb	r3, r3
 8007b06:	2b12      	cmp	r3, #18
 8007b08:	d11d      	bne.n	8007b46 <HAL_SAI_Abort+0x9a>
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d018      	beq.n	8007b46 <HAL_SAI_Abort+0x9a>
    {
      if (HAL_DMA_Abort(hsai->hdmatx) != HAL_OK)
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b1a:	4618      	mov	r0, r3
 8007b1c:	f7f9 fd66 	bl	80015ec <HAL_DMA_Abort>
 8007b20:	4603      	mov	r3, r0
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d00f      	beq.n	8007b46 <HAL_SAI_Abort+0x9a>
      {
        /* If the DMA Tx errorCode is different from DMA No Transfer then return Error */
        if (hsai->hdmatx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b2e:	2b80      	cmp	r3, #128	@ 0x80
 8007b30:	d009      	beq.n	8007b46 <HAL_SAI_Abort+0x9a>
        {
          status = HAL_ERROR;
 8007b32:	2301      	movs	r3, #1
 8007b34:	73fb      	strb	r3, [r7, #15]
          hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007b3c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        }
      }
    }

    /* Abort the SAI Rx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL))
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8007b4c:	b2db      	uxtb	r3, r3
 8007b4e:	2b22      	cmp	r3, #34	@ 0x22
 8007b50:	d11d      	bne.n	8007b8e <HAL_SAI_Abort+0xe2>
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d018      	beq.n	8007b8e <HAL_SAI_Abort+0xe2>
    {
      if (HAL_DMA_Abort(hsai->hdmarx) != HAL_OK)
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007b62:	4618      	mov	r0, r3
 8007b64:	f7f9 fd42 	bl	80015ec <HAL_DMA_Abort>
 8007b68:	4603      	mov	r3, r0
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d00f      	beq.n	8007b8e <HAL_SAI_Abort+0xe2>
      {
        /* If the DMA Rx errorCode is different from DMA No Transfer then return Error */
        if (hsai->hdmarx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007b74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b76:	2b80      	cmp	r3, #128	@ 0x80
 8007b78:	d009      	beq.n	8007b8e <HAL_SAI_Abort+0xe2>
        {
          status = HAL_ERROR;
 8007b7a:	2301      	movs	r3, #1
 8007b7c:	73fb      	strb	r3, [r7, #15]
          hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007b84:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      }
    }
  }

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	2200      	movs	r2, #0
 8007b94:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	f04f 32ff 	mov.w	r2, #4294967295
 8007b9e:	619a      	str	r2, [r3, #24]

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	685a      	ldr	r2, [r3, #4]
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	f042 0208 	orr.w	r2, r2, #8
 8007bae:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2201      	movs	r2, #1
 8007bb4:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	2200      	movs	r2, #0
 8007bbc:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return status;
 8007bc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bc2:	4618      	mov	r0, r3
 8007bc4:	3710      	adds	r7, #16
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	bd80      	pop	{r7, pc}
	...

08007bcc <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8007bcc:	b580      	push	{r7, lr}
 8007bce:	b086      	sub	sp, #24
 8007bd0:	af00      	add	r7, sp, #0
 8007bd2:	60f8      	str	r0, [r7, #12]
 8007bd4:	60b9      	str	r1, [r7, #8]
 8007bd6:	4613      	mov	r3, r2
 8007bd8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 8007bda:	f7f8 fdf5 	bl	80007c8 <HAL_GetTick>
 8007bde:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8007be0:	68bb      	ldr	r3, [r7, #8]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d002      	beq.n	8007bec <HAL_SAI_Transmit_DMA+0x20>
 8007be6:	88fb      	ldrh	r3, [r7, #6]
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d101      	bne.n	8007bf0 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 8007bec:	2301      	movs	r3, #1
 8007bee:	e098      	b.n	8007d22 <HAL_SAI_Transmit_DMA+0x156>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8007bf6:	b2db      	uxtb	r3, r3
 8007bf8:	2b01      	cmp	r3, #1
 8007bfa:	f040 8091 	bne.w	8007d20 <HAL_SAI_Transmit_DMA+0x154>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 8007c04:	2b01      	cmp	r3, #1
 8007c06:	d101      	bne.n	8007c0c <HAL_SAI_Transmit_DMA+0x40>
 8007c08:	2302      	movs	r3, #2
 8007c0a:	e08a      	b.n	8007d22 <HAL_SAI_Transmit_DMA+0x156>
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	2201      	movs	r2, #1
 8007c10:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    hsai->pBuffPtr = pData;
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	68ba      	ldr	r2, [r7, #8]
 8007c18:	679a      	str	r2, [r3, #120]	@ 0x78
    hsai->XferSize = Size;
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	88fa      	ldrh	r2, [r7, #6]
 8007c1e:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
    hsai->XferCount = Size;
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	88fa      	ldrh	r2, [r7, #6]
 8007c26:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	2200      	movs	r2, #0
 8007c2e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	2212      	movs	r2, #18
 8007c36:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c40:	4a3a      	ldr	r2, [pc, #232]	@ (8007d2c <HAL_SAI_Transmit_DMA+0x160>)
 8007c42:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c4a:	4a39      	ldr	r2, [pc, #228]	@ (8007d30 <HAL_SAI_Transmit_DMA+0x164>)
 8007c4c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c54:	4a37      	ldr	r2, [pc, #220]	@ (8007d34 <HAL_SAI_Transmit_DMA+0x168>)
 8007c56:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c5e:	2200      	movs	r2, #0
 8007c60:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007c6c:	4619      	mov	r1, r3
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	331c      	adds	r3, #28
 8007c74:	461a      	mov	r2, r3
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	f8b3 307c 	ldrh.w	r3, [r3, #124]	@ 0x7c
 8007c7c:	f7f9 fa4c 	bl	8001118 <HAL_DMA_Start_IT>
 8007c80:	4603      	mov	r3, r0
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d005      	beq.n	8007c92 <HAL_SAI_Transmit_DMA+0xc6>
    {
      __HAL_UNLOCK(hsai);
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	2200      	movs	r2, #0
 8007c8a:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      return  HAL_ERROR;
 8007c8e:	2301      	movs	r3, #1
 8007c90:	e047      	b.n	8007d22 <HAL_SAI_Transmit_DMA+0x156>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8007c92:	2100      	movs	r1, #0
 8007c94:	68f8      	ldr	r0, [r7, #12]
 8007c96:	f000 fb53 	bl	8008340 <SAI_InterruptFlag>
 8007c9a:	4601      	mov	r1, r0
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	691a      	ldr	r2, [r3, #16]
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	430a      	orrs	r2, r1
 8007ca8:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	681a      	ldr	r2, [r3, #0]
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8007cb8:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8007cba:	e015      	b.n	8007ce8 <HAL_SAI_Transmit_DMA+0x11c>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 8007cbc:	f7f8 fd84 	bl	80007c8 <HAL_GetTick>
 8007cc0:	4602      	mov	r2, r0
 8007cc2:	697b      	ldr	r3, [r7, #20]
 8007cc4:	1ad3      	subs	r3, r2, r3
 8007cc6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007cca:	d90d      	bls.n	8007ce8 <HAL_SAI_Transmit_DMA+0x11c>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007cd2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	2200      	movs	r2, #0
 8007ce0:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

        return HAL_TIMEOUT;
 8007ce4:	2303      	movs	r3, #3
 8007ce6:	e01c      	b.n	8007d22 <HAL_SAI_Transmit_DMA+0x156>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	695b      	ldr	r3, [r3, #20]
 8007cee:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d0e2      	beq.n	8007cbc <HAL_SAI_Transmit_DMA+0xf0>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d107      	bne.n	8007d14 <HAL_SAI_Transmit_DMA+0x148>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	681a      	ldr	r2, [r3, #0]
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8007d12:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	2200      	movs	r2, #0
 8007d18:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    return HAL_OK;
 8007d1c:	2300      	movs	r3, #0
 8007d1e:	e000      	b.n	8007d22 <HAL_SAI_Transmit_DMA+0x156>
  }
  else
  {
    return HAL_BUSY;
 8007d20:	2302      	movs	r3, #2
  }
}
 8007d22:	4618      	mov	r0, r3
 8007d24:	3718      	adds	r7, #24
 8007d26:	46bd      	mov	sp, r7
 8007d28:	bd80      	pop	{r7, pc}
 8007d2a:	bf00      	nop
 8007d2c:	08008485 	.word	0x08008485
 8007d30:	08008425 	.word	0x08008425
 8007d34:	080084a1 	.word	0x080084a1

08007d38 <HAL_SAI_IRQHandler>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai)
{
 8007d38:	b580      	push	{r7, lr}
 8007d3a:	b086      	sub	sp, #24
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
  if (hsai->State != HAL_SAI_STATE_RESET)
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8007d46:	b2db      	uxtb	r3, r3
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	f000 81a7 	beq.w	800809c <HAL_SAI_IRQHandler+0x364>
  {
    uint32_t itflags = hsai->Instance->SR;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	695b      	ldr	r3, [r3, #20]
 8007d54:	617b      	str	r3, [r7, #20]
    uint32_t itsources = hsai->Instance->IMR;
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	691b      	ldr	r3, [r3, #16]
 8007d5c:	613b      	str	r3, [r7, #16]
    uint32_t cr1config = hsai->Instance->CR1;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	60fb      	str	r3, [r7, #12]
    uint32_t tmperror;

    /* SAI Fifo request interrupt occurred ------------------------------------*/
    if (((itflags & SAI_xSR_FREQ) == SAI_xSR_FREQ) && ((itsources & SAI_IT_FREQ) == SAI_IT_FREQ))
 8007d66:	697b      	ldr	r3, [r7, #20]
 8007d68:	f003 0308 	and.w	r3, r3, #8
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d00a      	beq.n	8007d86 <HAL_SAI_IRQHandler+0x4e>
 8007d70:	693b      	ldr	r3, [r7, #16]
 8007d72:	f003 0308 	and.w	r3, r3, #8
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d005      	beq.n	8007d86 <HAL_SAI_IRQHandler+0x4e>
    {
      hsai->InterruptServiceRoutine(hsai);
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007d80:	6878      	ldr	r0, [r7, #4]
 8007d82:	4798      	blx	r3
 8007d84:	e18a      	b.n	800809c <HAL_SAI_IRQHandler+0x364>
    }
    /* SAI Overrun error interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_OVRUDR) == SAI_FLAG_OVRUDR) && ((itsources & SAI_IT_OVRUDR) == SAI_IT_OVRUDR))
 8007d86:	697b      	ldr	r3, [r7, #20]
 8007d88:	f003 0301 	and.w	r3, r3, #1
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d01e      	beq.n	8007dce <HAL_SAI_IRQHandler+0x96>
 8007d90:	693b      	ldr	r3, [r7, #16]
 8007d92:	f003 0301 	and.w	r3, r3, #1
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d019      	beq.n	8007dce <HAL_SAI_IRQHandler+0x96>
    {
      /* Clear the SAI Overrun flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR);
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	2201      	movs	r2, #1
 8007da0:	619a      	str	r2, [r3, #24]
      /* Get the SAI error code */
      tmperror = ((hsai->State == HAL_SAI_STATE_BUSY_RX) ? HAL_SAI_ERROR_OVR : HAL_SAI_ERROR_UDR);
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8007da8:	b2db      	uxtb	r3, r3
 8007daa:	2b22      	cmp	r3, #34	@ 0x22
 8007dac:	d101      	bne.n	8007db2 <HAL_SAI_IRQHandler+0x7a>
 8007dae:	2301      	movs	r3, #1
 8007db0:	e000      	b.n	8007db4 <HAL_SAI_IRQHandler+0x7c>
 8007db2:	2302      	movs	r3, #2
 8007db4:	60bb      	str	r3, [r7, #8]
      /* Change the SAI error code */
      hsai->ErrorCode |= tmperror;
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 8007dbc:	68bb      	ldr	r3, [r7, #8]
 8007dbe:	431a      	orrs	r2, r3
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 8007dc6:	6878      	ldr	r0, [r7, #4]
 8007dc8:	f000 f96e 	bl	80080a8 <HAL_SAI_ErrorCallback>
 8007dcc:	e166      	b.n	800809c <HAL_SAI_IRQHandler+0x364>
#endif
    }
    /* SAI mutedet interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_MUTEDET) == SAI_FLAG_MUTEDET) && ((itsources & SAI_IT_MUTEDET) == SAI_IT_MUTEDET))
 8007dce:	697b      	ldr	r3, [r7, #20]
 8007dd0:	f003 0302 	and.w	r3, r3, #2
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d013      	beq.n	8007e00 <HAL_SAI_IRQHandler+0xc8>
 8007dd8:	693b      	ldr	r3, [r7, #16]
 8007dda:	f003 0302 	and.w	r3, r3, #2
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d00e      	beq.n	8007e00 <HAL_SAI_IRQHandler+0xc8>
    {
      /* Clear the SAI mutedet flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_MUTEDET);
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	2202      	movs	r2, #2
 8007de8:	619a      	str	r2, [r3, #24]
      /* call the call back function */
      if (hsai->mutecallback != NULL)
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	f000 8153 	beq.w	800809c <HAL_SAI_IRQHandler+0x364>
      {
        /* inform the user that an RX mute event has been detected */
        hsai->mutecallback();
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007dfc:	4798      	blx	r3
      if (hsai->mutecallback != NULL)
 8007dfe:	e14d      	b.n	800809c <HAL_SAI_IRQHandler+0x364>
      }
    }
    /* SAI AFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_AFSDET) == SAI_FLAG_AFSDET) && ((itsources & SAI_IT_AFSDET) == SAI_IT_AFSDET))
 8007e00:	697b      	ldr	r3, [r7, #20]
 8007e02:	f003 0320 	and.w	r3, r3, #32
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d05b      	beq.n	8007ec2 <HAL_SAI_IRQHandler+0x18a>
 8007e0a:	693b      	ldr	r3, [r7, #16]
 8007e0c:	f003 0320 	and.w	r3, r3, #32
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d056      	beq.n	8007ec2 <HAL_SAI_IRQHandler+0x18a>
    {
      /* Clear the SAI AFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_AFSDET);
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	2220      	movs	r2, #32
 8007e1a:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_AFSDET;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007e22:	f043 0204 	orr.w	r2, r3, #4
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d03e      	beq.n	8007eb4 <HAL_SAI_IRQHandler+0x17c>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d018      	beq.n	8007e72 <HAL_SAI_IRQHandler+0x13a>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007e46:	4a97      	ldr	r2, [pc, #604]	@ (80080a4 <HAL_SAI_IRQHandler+0x36c>)
 8007e48:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007e50:	4618      	mov	r0, r3
 8007e52:	f7f9 fee9 	bl	8001c28 <HAL_DMA_Abort_IT>
 8007e56:	4603      	mov	r3, r0
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d00a      	beq.n	8007e72 <HAL_SAI_IRQHandler+0x13a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007e62:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8007e6c:	6878      	ldr	r0, [r7, #4]
 8007e6e:	f000 f91b 	bl	80080a8 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	f000 810a 	beq.w	8008092 <HAL_SAI_IRQHandler+0x35a>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007e84:	4a87      	ldr	r2, [pc, #540]	@ (80080a4 <HAL_SAI_IRQHandler+0x36c>)
 8007e86:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007e8e:	4618      	mov	r0, r3
 8007e90:	f7f9 feca 	bl	8001c28 <HAL_DMA_Abort_IT>
 8007e94:	4603      	mov	r3, r0
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	f000 80fb 	beq.w	8008092 <HAL_SAI_IRQHandler+0x35a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007ea2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8007eac:	6878      	ldr	r0, [r7, #4]
 8007eae:	f000 f8fb 	bl	80080a8 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8007eb2:	e0ee      	b.n	8008092 <HAL_SAI_IRQHandler+0x35a>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 8007eb4:	6878      	ldr	r0, [r7, #4]
 8007eb6:	f7ff fdf9 	bl	8007aac <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8007eba:	6878      	ldr	r0, [r7, #4]
 8007ebc:	f000 f8f4 	bl	80080a8 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8007ec0:	e0e7      	b.n	8008092 <HAL_SAI_IRQHandler+0x35a>
#endif
      }
    }
    /* SAI LFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_LFSDET) == SAI_FLAG_LFSDET) && ((itsources & SAI_IT_LFSDET) == SAI_IT_LFSDET))
 8007ec2:	697b      	ldr	r3, [r7, #20]
 8007ec4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d05b      	beq.n	8007f84 <HAL_SAI_IRQHandler+0x24c>
 8007ecc:	693b      	ldr	r3, [r7, #16]
 8007ece:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d056      	beq.n	8007f84 <HAL_SAI_IRQHandler+0x24c>
    {
      /* Clear the SAI LFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_LFSDET);
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	2240      	movs	r2, #64	@ 0x40
 8007edc:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_LFSDET;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007ee4:	f043 0208 	orr.w	r2, r3, #8
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d03e      	beq.n	8007f76 <HAL_SAI_IRQHandler+0x23e>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d018      	beq.n	8007f34 <HAL_SAI_IRQHandler+0x1fc>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007f08:	4a66      	ldr	r2, [pc, #408]	@ (80080a4 <HAL_SAI_IRQHandler+0x36c>)
 8007f0a:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007f12:	4618      	mov	r0, r3
 8007f14:	f7f9 fe88 	bl	8001c28 <HAL_DMA_Abort_IT>
 8007f18:	4603      	mov	r3, r0
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d00a      	beq.n	8007f34 <HAL_SAI_IRQHandler+0x1fc>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007f24:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8007f2e:	6878      	ldr	r0, [r7, #4]
 8007f30:	f000 f8ba 	bl	80080a8 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	f000 80ab 	beq.w	8008096 <HAL_SAI_IRQHandler+0x35e>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007f46:	4a57      	ldr	r2, [pc, #348]	@ (80080a4 <HAL_SAI_IRQHandler+0x36c>)
 8007f48:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007f50:	4618      	mov	r0, r3
 8007f52:	f7f9 fe69 	bl	8001c28 <HAL_DMA_Abort_IT>
 8007f56:	4603      	mov	r3, r0
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	f000 809c 	beq.w	8008096 <HAL_SAI_IRQHandler+0x35e>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007f64:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8007f6e:	6878      	ldr	r0, [r7, #4]
 8007f70:	f000 f89a 	bl	80080a8 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8007f74:	e08f      	b.n	8008096 <HAL_SAI_IRQHandler+0x35e>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 8007f76:	6878      	ldr	r0, [r7, #4]
 8007f78:	f7ff fd98 	bl	8007aac <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8007f7c:	6878      	ldr	r0, [r7, #4]
 8007f7e:	f000 f893 	bl	80080a8 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8007f82:	e088      	b.n	8008096 <HAL_SAI_IRQHandler+0x35e>
#endif
      }
    }
    /* SAI WCKCFG interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_WCKCFG) == SAI_FLAG_WCKCFG) && ((itsources & SAI_IT_WCKCFG) == SAI_IT_WCKCFG))
 8007f84:	697b      	ldr	r3, [r7, #20]
 8007f86:	f003 0304 	and.w	r3, r3, #4
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d067      	beq.n	800805e <HAL_SAI_IRQHandler+0x326>
 8007f8e:	693b      	ldr	r3, [r7, #16]
 8007f90:	f003 0304 	and.w	r3, r3, #4
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d062      	beq.n	800805e <HAL_SAI_IRQHandler+0x326>
    {
      /* Clear the SAI WCKCFG flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_WCKCFG);
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	2204      	movs	r2, #4
 8007f9e:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_WCKCFG;
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007fa6:	f043 0220 	orr.w	r2, r3, #32
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d03c      	beq.n	8008034 <HAL_SAI_IRQHandler+0x2fc>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d018      	beq.n	8007ff6 <HAL_SAI_IRQHandler+0x2be>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007fca:	4a36      	ldr	r2, [pc, #216]	@ (80080a4 <HAL_SAI_IRQHandler+0x36c>)
 8007fcc:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007fd4:	4618      	mov	r0, r3
 8007fd6:	f7f9 fe27 	bl	8001c28 <HAL_DMA_Abort_IT>
 8007fda:	4603      	mov	r3, r0
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d00a      	beq.n	8007ff6 <HAL_SAI_IRQHandler+0x2be>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007fe6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8007ff0:	6878      	ldr	r0, [r7, #4]
 8007ff2:	f000 f859 	bl	80080a8 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d04c      	beq.n	800809a <HAL_SAI_IRQHandler+0x362>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008006:	4a27      	ldr	r2, [pc, #156]	@ (80080a4 <HAL_SAI_IRQHandler+0x36c>)
 8008008:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008010:	4618      	mov	r0, r3
 8008012:	f7f9 fe09 	bl	8001c28 <HAL_DMA_Abort_IT>
 8008016:	4603      	mov	r3, r0
 8008018:	2b00      	cmp	r3, #0
 800801a:	d03e      	beq.n	800809a <HAL_SAI_IRQHandler+0x362>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008022:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800802c:	6878      	ldr	r0, [r7, #4]
 800802e:	f000 f83b 	bl	80080a8 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8008032:	e032      	b.n	800809a <HAL_SAI_IRQHandler+0x362>
      }
      else
      {
        /* If WCKCFG occurs, SAI audio block is automatically disabled */
        /* Disable all interrupts and clear all flags */
        hsai->Instance->IMR = 0U;
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	2200      	movs	r2, #0
 800803a:	611a      	str	r2, [r3, #16]
        hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	f04f 32ff 	mov.w	r2, #4294967295
 8008044:	619a      	str	r2, [r3, #24]
        /* Set the SAI state to ready to be able to start again the process */
        hsai->State = HAL_SAI_STATE_READY;
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	2201      	movs	r2, #1
 800804a:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

        /* Initialize XferCount */
        hsai->XferCount = 0U;
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	2200      	movs	r2, #0
 8008052:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

        /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8008056:	6878      	ldr	r0, [r7, #4]
 8008058:	f000 f826 	bl	80080a8 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800805c:	e01d      	b.n	800809a <HAL_SAI_IRQHandler+0x362>
#endif
      }
    }
    /* SAI CNRDY interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_CNRDY) == SAI_FLAG_CNRDY) && ((itsources & SAI_IT_CNRDY) == SAI_IT_CNRDY))
 800805e:	697b      	ldr	r3, [r7, #20]
 8008060:	f003 0310 	and.w	r3, r3, #16
 8008064:	2b00      	cmp	r3, #0
 8008066:	d019      	beq.n	800809c <HAL_SAI_IRQHandler+0x364>
 8008068:	693b      	ldr	r3, [r7, #16]
 800806a:	f003 0310 	and.w	r3, r3, #16
 800806e:	2b00      	cmp	r3, #0
 8008070:	d014      	beq.n	800809c <HAL_SAI_IRQHandler+0x364>
    {
      /* Clear the SAI CNRDY flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_CNRDY);
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	2210      	movs	r2, #16
 8008078:	619a      	str	r2, [r3, #24]
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_CNREADY;
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008080:	f043 0210 	orr.w	r2, r3, #16
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 800808a:	6878      	ldr	r0, [r7, #4]
 800808c:	f000 f80c 	bl	80080a8 <HAL_SAI_ErrorCallback>
    else
    {
      /* Nothing to do */
    }
  }
}
 8008090:	e004      	b.n	800809c <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8008092:	bf00      	nop
 8008094:	e002      	b.n	800809c <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8008096:	bf00      	nop
 8008098:	e000      	b.n	800809c <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800809a:	bf00      	nop
}
 800809c:	bf00      	nop
 800809e:	3718      	adds	r7, #24
 80080a0:	46bd      	mov	sp, r7
 80080a2:	bd80      	pop	{r7, pc}
 80080a4:	080084ff 	.word	0x080084ff

080080a8 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 80080a8:	b480      	push	{r7}
 80080aa:	b083      	sub	sp, #12
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 80080b0:	bf00      	nop
 80080b2:	370c      	adds	r7, #12
 80080b4:	46bd      	mov	sp, r7
 80080b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ba:	4770      	bx	lr

080080bc <HAL_SAI_GetError>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for the specified SAI Block.
  * @retval SAI Error Code
  */
uint32_t HAL_SAI_GetError(const SAI_HandleTypeDef *hsai)
{
 80080bc:	b480      	push	{r7}
 80080be:	b083      	sub	sp, #12
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	6078      	str	r0, [r7, #4]
  return hsai->ErrorCode;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
}
 80080ca:	4618      	mov	r0, r3
 80080cc:	370c      	adds	r7, #12
 80080ce:	46bd      	mov	sp, r7
 80080d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d4:	4770      	bx	lr
	...

080080d8 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 80080d8:	b480      	push	{r7}
 80080da:	b087      	sub	sp, #28
 80080dc:	af00      	add	r7, sp, #0
 80080de:	60f8      	str	r0, [r7, #12]
 80080e0:	60b9      	str	r1, [r7, #8]
 80080e2:	607a      	str	r2, [r7, #4]
 80080e4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80080e6:	2300      	movs	r3, #0
 80080e8:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	2200      	movs	r2, #0
 80080ee:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	2200      	movs	r2, #0
 80080f4:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	685b      	ldr	r3, [r3, #4]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d003      	beq.n	8008106 <SAI_InitI2S+0x2e>
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	685b      	ldr	r3, [r3, #4]
 8008102:	2b02      	cmp	r3, #2
 8008104:	d103      	bne.n	800810e <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	2200      	movs	r2, #0
 800810a:	651a      	str	r2, [r3, #80]	@ 0x50
 800810c:	e002      	b.n	8008114 <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	2201      	movs	r2, #1
 8008112:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800811a:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008122:	675a      	str	r2, [r3, #116]	@ 0x74
  hsai->SlotInit.FirstBitOffset  = 0;
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	2200      	movs	r2, #0
 8008128:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai->SlotInit.SlotNumber      = nbslot;
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	683a      	ldr	r2, [r7, #0]
 800812e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 8008130:	683b      	ldr	r3, [r7, #0]
 8008132:	f003 0301 	and.w	r3, r3, #1
 8008136:	2b00      	cmp	r3, #0
 8008138:	d001      	beq.n	800813e <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 800813a:	2301      	movs	r3, #1
 800813c:	e077      	b.n	800822e <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 800813e:	68bb      	ldr	r3, [r7, #8]
 8008140:	2b00      	cmp	r3, #0
 8008142:	d107      	bne.n	8008154 <SAI_InitI2S+0x7c>
  {
      hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	2200      	movs	r2, #0
 8008148:	661a      	str	r2, [r3, #96]	@ 0x60
      hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8008150:	665a      	str	r2, [r3, #100]	@ 0x64
 8008152:	e006      	b.n	8008162 <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
      hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800815a:	661a      	str	r2, [r3, #96]	@ 0x60
      hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	2200      	movs	r2, #0
 8008160:	665a      	str	r2, [r3, #100]	@ 0x64
  }

  /* Frame definition */
  switch (datasize)
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	2b03      	cmp	r3, #3
 8008166:	d84f      	bhi.n	8008208 <SAI_InitI2S+0x130>
 8008168:	a201      	add	r2, pc, #4	@ (adr r2, 8008170 <SAI_InitI2S+0x98>)
 800816a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800816e:	bf00      	nop
 8008170:	08008181 	.word	0x08008181
 8008174:	080081a3 	.word	0x080081a3
 8008178:	080081c5 	.word	0x080081c5
 800817c:	080081e7 	.word	0x080081e7
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	2280      	movs	r2, #128	@ 0x80
 8008184:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 8008186:	683b      	ldr	r3, [r7, #0]
 8008188:	085b      	lsrs	r3, r3, #1
 800818a:	015a      	lsls	r2, r3, #5
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 8008190:	683b      	ldr	r3, [r7, #0]
 8008192:	085b      	lsrs	r3, r3, #1
 8008194:	011a      	lsls	r2, r3, #4
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	2240      	movs	r2, #64	@ 0x40
 800819e:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 80081a0:	e035      	b.n	800820e <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	2280      	movs	r2, #128	@ 0x80
 80081a6:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 80081a8:	683b      	ldr	r3, [r7, #0]
 80081aa:	085b      	lsrs	r3, r3, #1
 80081ac:	019a      	lsls	r2, r3, #6
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 80081b2:	683b      	ldr	r3, [r7, #0]
 80081b4:	085b      	lsrs	r3, r3, #1
 80081b6:	015a      	lsls	r2, r3, #5
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	2280      	movs	r2, #128	@ 0x80
 80081c0:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 80081c2:	e024      	b.n	800820e <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	22c0      	movs	r2, #192	@ 0xc0
 80081c8:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 80081ca:	683b      	ldr	r3, [r7, #0]
 80081cc:	085b      	lsrs	r3, r3, #1
 80081ce:	019a      	lsls	r2, r3, #6
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 80081d4:	683b      	ldr	r3, [r7, #0]
 80081d6:	085b      	lsrs	r3, r3, #1
 80081d8:	015a      	lsls	r2, r3, #5
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	2280      	movs	r2, #128	@ 0x80
 80081e2:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 80081e4:	e013      	b.n	800820e <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	22e0      	movs	r2, #224	@ 0xe0
 80081ea:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 80081ec:	683b      	ldr	r3, [r7, #0]
 80081ee:	085b      	lsrs	r3, r3, #1
 80081f0:	019a      	lsls	r2, r3, #6
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 80081f6:	683b      	ldr	r3, [r7, #0]
 80081f8:	085b      	lsrs	r3, r3, #1
 80081fa:	015a      	lsls	r2, r3, #5
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	2280      	movs	r2, #128	@ 0x80
 8008204:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 8008206:	e002      	b.n	800820e <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 8008208:	2301      	movs	r3, #1
 800820a:	75fb      	strb	r3, [r7, #23]
      break;
 800820c:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 800820e:	68bb      	ldr	r3, [r7, #8]
 8008210:	2b02      	cmp	r3, #2
 8008212:	d10b      	bne.n	800822c <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	2b01      	cmp	r3, #1
 8008218:	d102      	bne.n	8008220 <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	2210      	movs	r2, #16
 800821e:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	2b02      	cmp	r3, #2
 8008224:	d102      	bne.n	800822c <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	2208      	movs	r2, #8
 800822a:	669a      	str	r2, [r3, #104]	@ 0x68
    }
  }
  return status;
 800822c:	7dfb      	ldrb	r3, [r7, #23]
}
 800822e:	4618      	mov	r0, r3
 8008230:	371c      	adds	r7, #28
 8008232:	46bd      	mov	sp, r7
 8008234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008238:	4770      	bx	lr
 800823a:	bf00      	nop

0800823c <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800823c:	b480      	push	{r7}
 800823e:	b087      	sub	sp, #28
 8008240:	af00      	add	r7, sp, #0
 8008242:	60f8      	str	r0, [r7, #12]
 8008244:	60b9      	str	r1, [r7, #8]
 8008246:	607a      	str	r2, [r7, #4]
 8008248:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800824a:	2300      	movs	r3, #0
 800824c:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	2200      	movs	r2, #0
 8008252:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	2200      	movs	r2, #0
 8008258:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	685b      	ldr	r3, [r3, #4]
 800825e:	2b00      	cmp	r3, #0
 8008260:	d003      	beq.n	800826a <SAI_InitPCM+0x2e>
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	685b      	ldr	r3, [r3, #4]
 8008266:	2b02      	cmp	r3, #2
 8008268:	d103      	bne.n	8008272 <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	2201      	movs	r2, #1
 800826e:	651a      	str	r2, [r3, #80]	@ 0x50
 8008270:	e002      	b.n	8008278 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	2200      	movs	r2, #0
 8008276:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	2200      	movs	r2, #0
 800827c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8008284:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800828c:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai->SlotInit.FirstBitOffset  = 0;
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	2200      	movs	r2, #0
 8008292:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai->SlotInit.SlotNumber      = nbslot;
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	683a      	ldr	r2, [r7, #0]
 8008298:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80082a0:	675a      	str	r2, [r3, #116]	@ 0x74

  if (protocol == SAI_PCM_SHORT)
 80082a2:	68bb      	ldr	r3, [r7, #8]
 80082a4:	2b04      	cmp	r3, #4
 80082a6:	d103      	bne.n	80082b0 <SAI_InitPCM+0x74>
  {
      hsai->FrameInit.ActiveFrameLength = 1;
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	2201      	movs	r2, #1
 80082ac:	659a      	str	r2, [r3, #88]	@ 0x58
 80082ae:	e002      	b.n	80082b6 <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
      hsai->FrameInit.ActiveFrameLength = 13;
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	220d      	movs	r2, #13
 80082b4:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  switch (datasize)
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	2b03      	cmp	r3, #3
 80082ba:	d837      	bhi.n	800832c <SAI_InitPCM+0xf0>
 80082bc:	a201      	add	r2, pc, #4	@ (adr r2, 80082c4 <SAI_InitPCM+0x88>)
 80082be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082c2:	bf00      	nop
 80082c4:	080082d5 	.word	0x080082d5
 80082c8:	080082eb 	.word	0x080082eb
 80082cc:	08008301 	.word	0x08008301
 80082d0:	08008317 	.word	0x08008317
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	2280      	movs	r2, #128	@ 0x80
 80082d8:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 16U * nbslot;
 80082da:	683b      	ldr	r3, [r7, #0]
 80082dc:	011a      	lsls	r2, r3, #4
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	2240      	movs	r2, #64	@ 0x40
 80082e6:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 80082e8:	e023      	b.n	8008332 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	2280      	movs	r2, #128	@ 0x80
 80082ee:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 80082f0:	683b      	ldr	r3, [r7, #0]
 80082f2:	015a      	lsls	r2, r3, #5
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	2280      	movs	r2, #128	@ 0x80
 80082fc:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 80082fe:	e018      	b.n	8008332 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	22c0      	movs	r2, #192	@ 0xc0
 8008304:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8008306:	683b      	ldr	r3, [r7, #0]
 8008308:	015a      	lsls	r2, r3, #5
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	2280      	movs	r2, #128	@ 0x80
 8008312:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 8008314:	e00d      	b.n	8008332 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	22e0      	movs	r2, #224	@ 0xe0
 800831a:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 800831c:	683b      	ldr	r3, [r7, #0]
 800831e:	015a      	lsls	r2, r3, #5
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	2280      	movs	r2, #128	@ 0x80
 8008328:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 800832a:	e002      	b.n	8008332 <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 800832c:	2301      	movs	r3, #1
 800832e:	75fb      	strb	r3, [r7, #23]
      break;
 8008330:	bf00      	nop
  }

  return status;
 8008332:	7dfb      	ldrb	r3, [r7, #23]
}
 8008334:	4618      	mov	r0, r3
 8008336:	371c      	adds	r7, #28
 8008338:	46bd      	mov	sp, r7
 800833a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800833e:	4770      	bx	lr

08008340 <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 8008340:	b480      	push	{r7}
 8008342:	b085      	sub	sp, #20
 8008344:	af00      	add	r7, sp, #0
 8008346:	6078      	str	r0, [r7, #4]
 8008348:	460b      	mov	r3, r1
 800834a:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 800834c:	2301      	movs	r3, #1
 800834e:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 8008350:	78fb      	ldrb	r3, [r7, #3]
 8008352:	2b01      	cmp	r3, #1
 8008354:	d103      	bne.n	800835e <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	f043 0308 	orr.w	r3, r3, #8
 800835c:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008362:	2b08      	cmp	r3, #8
 8008364:	d10b      	bne.n	800837e <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800836a:	2b03      	cmp	r3, #3
 800836c:	d003      	beq.n	8008376 <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	685b      	ldr	r3, [r3, #4]
 8008372:	2b01      	cmp	r3, #1
 8008374:	d103      	bne.n	800837e <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	f043 0310 	orr.w	r3, r3, #16
 800837c:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	685b      	ldr	r3, [r3, #4]
 8008382:	2b03      	cmp	r3, #3
 8008384:	d003      	beq.n	800838e <SAI_InterruptFlag+0x4e>
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	685b      	ldr	r3, [r3, #4]
 800838a:	2b02      	cmp	r3, #2
 800838c:	d104      	bne.n	8008398 <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8008394:	60fb      	str	r3, [r7, #12]
 8008396:	e003      	b.n	80083a0 <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	f043 0304 	orr.w	r3, r3, #4
 800839e:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 80083a0:	68fb      	ldr	r3, [r7, #12]
}
 80083a2:	4618      	mov	r0, r3
 80083a4:	3714      	adds	r7, #20
 80083a6:	46bd      	mov	sp, r7
 80083a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ac:	4770      	bx	lr
	...

080083b0 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 80083b0:	b480      	push	{r7}
 80083b2:	b085      	sub	sp, #20
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 80083b8:	4b18      	ldr	r3, [pc, #96]	@ (800841c <SAI_Disable+0x6c>)
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	4a18      	ldr	r2, [pc, #96]	@ (8008420 <SAI_Disable+0x70>)
 80083be:	fba2 2303 	umull	r2, r3, r2, r3
 80083c2:	0b1b      	lsrs	r3, r3, #12
 80083c4:	009b      	lsls	r3, r3, #2
 80083c6:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80083c8:	2300      	movs	r3, #0
 80083ca:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	681a      	ldr	r2, [r3, #0]
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80083da:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d10a      	bne.n	80083f8 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80083e8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      status = HAL_TIMEOUT;
 80083f2:	2303      	movs	r3, #3
 80083f4:	72fb      	strb	r3, [r7, #11]
      break;
 80083f6:	e009      	b.n	800840c <SAI_Disable+0x5c>
    }
    count--;
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	3b01      	subs	r3, #1
 80083fc:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008408:	2b00      	cmp	r3, #0
 800840a:	d1e7      	bne.n	80083dc <SAI_Disable+0x2c>

  return status;
 800840c:	7afb      	ldrb	r3, [r7, #11]
}
 800840e:	4618      	mov	r0, r3
 8008410:	3714      	adds	r7, #20
 8008412:	46bd      	mov	sp, r7
 8008414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008418:	4770      	bx	lr
 800841a:	bf00      	nop
 800841c:	24000008 	.word	0x24000008
 8008420:	95cbec1b 	.word	0x95cbec1b

08008424 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8008424:	b580      	push	{r7, lr}
 8008426:	b084      	sub	sp, #16
 8008428:	af00      	add	r7, sp, #0
 800842a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008430:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	69db      	ldr	r3, [r3, #28]
 8008436:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800843a:	d01c      	beq.n	8008476 <SAI_DMATxCplt+0x52>
  {
    hsai->XferCount = 0;
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	2200      	movs	r2, #0
 8008440:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	681a      	ldr	r2, [r3, #0]
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8008452:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8008454:	2100      	movs	r1, #0
 8008456:	68f8      	ldr	r0, [r7, #12]
 8008458:	f7ff ff72 	bl	8008340 <SAI_InterruptFlag>
 800845c:	4603      	mov	r3, r0
 800845e:	43d9      	mvns	r1, r3
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	691a      	ldr	r2, [r3, #16]
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	400a      	ands	r2, r1
 800846c:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	2201      	movs	r2, #1
 8008472:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 8008476:	68f8      	ldr	r0, [r7, #12]
 8008478:	f001 fc18 	bl	8009cac <HAL_SAI_TxCpltCallback>
#endif
}
 800847c:	bf00      	nop
 800847e:	3710      	adds	r7, #16
 8008480:	46bd      	mov	sp, r7
 8008482:	bd80      	pop	{r7, pc}

08008484 <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008484:	b580      	push	{r7, lr}
 8008486:	b084      	sub	sp, #16
 8008488:	af00      	add	r7, sp, #0
 800848a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008490:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 8008492:	68f8      	ldr	r0, [r7, #12]
 8008494:	f001 fbee 	bl	8009c74 <HAL_SAI_TxHalfCpltCallback>
#endif
}
 8008498:	bf00      	nop
 800849a:	3710      	adds	r7, #16
 800849c:	46bd      	mov	sp, r7
 800849e:	bd80      	pop	{r7, pc}

080084a0 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 80084a0:	b580      	push	{r7, lr}
 80084a2:	b084      	sub	sp, #16
 80084a4:	af00      	add	r7, sp, #0
 80084a6:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084ac:	60fb      	str	r3, [r7, #12]

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 80084ae:	6878      	ldr	r0, [r7, #4]
 80084b0:	f7fa fd2a 	bl	8002f08 <HAL_DMA_GetError>
 80084b4:	4603      	mov	r3, r0
 80084b6:	2b02      	cmp	r3, #2
 80084b8:	d01d      	beq.n	80084f6 <SAI_DMAError+0x56>
  {
    /* Set SAI error code */
    hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80084c0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	681a      	ldr	r2, [r3, #0]
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80084d8:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 80084da:	68f8      	ldr	r0, [r7, #12]
 80084dc:	f7ff ff68 	bl	80083b0 <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	2201      	movs	r2, #1
 80084e4:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	2200      	movs	r2, #0
 80084ec:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

    /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
    hsai->ErrorCallback(hsai);
#else
    HAL_SAI_ErrorCallback(hsai);
 80084f0:	68f8      	ldr	r0, [r7, #12]
 80084f2:	f7ff fdd9 	bl	80080a8 <HAL_SAI_ErrorCallback>
#endif
  }
}
 80084f6:	bf00      	nop
 80084f8:	3710      	adds	r7, #16
 80084fa:	46bd      	mov	sp, r7
 80084fc:	bd80      	pop	{r7, pc}

080084fe <SAI_DMAAbort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80084fe:	b580      	push	{r7, lr}
 8008500:	b084      	sub	sp, #16
 8008502:	af00      	add	r7, sp, #0
 8008504:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800850a:	60fb      	str	r3, [r7, #12]

  /* Disable DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	681a      	ldr	r2, [r3, #0]
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800851a:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear all flags */
  hsai->Instance->IMR = 0U;
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	2200      	movs	r2, #0
 8008522:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	f04f 32ff 	mov.w	r2, #4294967295
 800852c:	619a      	str	r2, [r3, #24]

  if (hsai->ErrorCode != HAL_SAI_ERROR_WCKCFG)
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008534:	2b20      	cmp	r3, #32
 8008536:	d00a      	beq.n	800854e <SAI_DMAAbort+0x50>
  {
    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 8008538:	68f8      	ldr	r0, [r7, #12]
 800853a:	f7ff ff39 	bl	80083b0 <SAI_Disable>

    /* Flush the fifo */
    SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	685a      	ldr	r2, [r3, #4]
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	f042 0208 	orr.w	r2, r2, #8
 800854c:	605a      	str	r2, [r3, #4]
  }
  /* Set the SAI state to ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	2201      	movs	r2, #1
 8008552:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	2200      	movs	r2, #0
 800855a:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 800855e:	68f8      	ldr	r0, [r7, #12]
 8008560:	f7ff fda2 	bl	80080a8 <HAL_SAI_ErrorCallback>
#endif
}
 8008564:	bf00      	nop
 8008566:	3710      	adds	r7, #16
 8008568:	46bd      	mov	sp, r7
 800856a:	bd80      	pop	{r7, pc}

0800856c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800856c:	b580      	push	{r7, lr}
 800856e:	b082      	sub	sp, #8
 8008570:	af00      	add	r7, sp, #0
 8008572:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	2b00      	cmp	r3, #0
 8008578:	d101      	bne.n	800857e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800857a:	2301      	movs	r3, #1
 800857c:	e042      	b.n	8008604 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008584:	2b00      	cmp	r3, #0
 8008586:	d106      	bne.n	8008596 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	2200      	movs	r2, #0
 800858c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008590:	6878      	ldr	r0, [r7, #4]
 8008592:	f001 fe43 	bl	800a21c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	2224      	movs	r2, #36	@ 0x24
 800859a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	681a      	ldr	r2, [r3, #0]
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	f022 0201 	bic.w	r2, r2, #1
 80085ac:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d002      	beq.n	80085bc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80085b6:	6878      	ldr	r0, [r7, #4]
 80085b8:	f000 fe1e 	bl	80091f8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80085bc:	6878      	ldr	r0, [r7, #4]
 80085be:	f000 f8b3 	bl	8008728 <UART_SetConfig>
 80085c2:	4603      	mov	r3, r0
 80085c4:	2b01      	cmp	r3, #1
 80085c6:	d101      	bne.n	80085cc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80085c8:	2301      	movs	r3, #1
 80085ca:	e01b      	b.n	8008604 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	685a      	ldr	r2, [r3, #4]
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80085da:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	689a      	ldr	r2, [r3, #8]
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80085ea:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	681a      	ldr	r2, [r3, #0]
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	f042 0201 	orr.w	r2, r2, #1
 80085fa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80085fc:	6878      	ldr	r0, [r7, #4]
 80085fe:	f000 fe9d 	bl	800933c <UART_CheckIdleState>
 8008602:	4603      	mov	r3, r0
}
 8008604:	4618      	mov	r0, r3
 8008606:	3708      	adds	r7, #8
 8008608:	46bd      	mov	sp, r7
 800860a:	bd80      	pop	{r7, pc}

0800860c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800860c:	b580      	push	{r7, lr}
 800860e:	b08a      	sub	sp, #40	@ 0x28
 8008610:	af02      	add	r7, sp, #8
 8008612:	60f8      	str	r0, [r7, #12]
 8008614:	60b9      	str	r1, [r7, #8]
 8008616:	603b      	str	r3, [r7, #0]
 8008618:	4613      	mov	r3, r2
 800861a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008622:	2b20      	cmp	r3, #32
 8008624:	d17b      	bne.n	800871e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8008626:	68bb      	ldr	r3, [r7, #8]
 8008628:	2b00      	cmp	r3, #0
 800862a:	d002      	beq.n	8008632 <HAL_UART_Transmit+0x26>
 800862c:	88fb      	ldrh	r3, [r7, #6]
 800862e:	2b00      	cmp	r3, #0
 8008630:	d101      	bne.n	8008636 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008632:	2301      	movs	r3, #1
 8008634:	e074      	b.n	8008720 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	2200      	movs	r2, #0
 800863a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	2221      	movs	r2, #33	@ 0x21
 8008642:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008646:	f7f8 f8bf 	bl	80007c8 <HAL_GetTick>
 800864a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	88fa      	ldrh	r2, [r7, #6]
 8008650:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	88fa      	ldrh	r2, [r7, #6]
 8008658:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	689b      	ldr	r3, [r3, #8]
 8008660:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008664:	d108      	bne.n	8008678 <HAL_UART_Transmit+0x6c>
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	691b      	ldr	r3, [r3, #16]
 800866a:	2b00      	cmp	r3, #0
 800866c:	d104      	bne.n	8008678 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800866e:	2300      	movs	r3, #0
 8008670:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008672:	68bb      	ldr	r3, [r7, #8]
 8008674:	61bb      	str	r3, [r7, #24]
 8008676:	e003      	b.n	8008680 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008678:	68bb      	ldr	r3, [r7, #8]
 800867a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800867c:	2300      	movs	r3, #0
 800867e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008680:	e030      	b.n	80086e4 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008682:	683b      	ldr	r3, [r7, #0]
 8008684:	9300      	str	r3, [sp, #0]
 8008686:	697b      	ldr	r3, [r7, #20]
 8008688:	2200      	movs	r2, #0
 800868a:	2180      	movs	r1, #128	@ 0x80
 800868c:	68f8      	ldr	r0, [r7, #12]
 800868e:	f000 feff 	bl	8009490 <UART_WaitOnFlagUntilTimeout>
 8008692:	4603      	mov	r3, r0
 8008694:	2b00      	cmp	r3, #0
 8008696:	d005      	beq.n	80086a4 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	2220      	movs	r2, #32
 800869c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80086a0:	2303      	movs	r3, #3
 80086a2:	e03d      	b.n	8008720 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80086a4:	69fb      	ldr	r3, [r7, #28]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d10b      	bne.n	80086c2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80086aa:	69bb      	ldr	r3, [r7, #24]
 80086ac:	881b      	ldrh	r3, [r3, #0]
 80086ae:	461a      	mov	r2, r3
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80086b8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80086ba:	69bb      	ldr	r3, [r7, #24]
 80086bc:	3302      	adds	r3, #2
 80086be:	61bb      	str	r3, [r7, #24]
 80086c0:	e007      	b.n	80086d2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80086c2:	69fb      	ldr	r3, [r7, #28]
 80086c4:	781a      	ldrb	r2, [r3, #0]
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80086cc:	69fb      	ldr	r3, [r7, #28]
 80086ce:	3301      	adds	r3, #1
 80086d0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80086d8:	b29b      	uxth	r3, r3
 80086da:	3b01      	subs	r3, #1
 80086dc:	b29a      	uxth	r2, r3
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80086ea:	b29b      	uxth	r3, r3
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d1c8      	bne.n	8008682 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80086f0:	683b      	ldr	r3, [r7, #0]
 80086f2:	9300      	str	r3, [sp, #0]
 80086f4:	697b      	ldr	r3, [r7, #20]
 80086f6:	2200      	movs	r2, #0
 80086f8:	2140      	movs	r1, #64	@ 0x40
 80086fa:	68f8      	ldr	r0, [r7, #12]
 80086fc:	f000 fec8 	bl	8009490 <UART_WaitOnFlagUntilTimeout>
 8008700:	4603      	mov	r3, r0
 8008702:	2b00      	cmp	r3, #0
 8008704:	d005      	beq.n	8008712 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	2220      	movs	r2, #32
 800870a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800870e:	2303      	movs	r3, #3
 8008710:	e006      	b.n	8008720 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	2220      	movs	r2, #32
 8008716:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800871a:	2300      	movs	r3, #0
 800871c:	e000      	b.n	8008720 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800871e:	2302      	movs	r3, #2
  }
}
 8008720:	4618      	mov	r0, r3
 8008722:	3720      	adds	r7, #32
 8008724:	46bd      	mov	sp, r7
 8008726:	bd80      	pop	{r7, pc}

08008728 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008728:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800872c:	b092      	sub	sp, #72	@ 0x48
 800872e:	af00      	add	r7, sp, #0
 8008730:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008732:	2300      	movs	r3, #0
 8008734:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008738:	697b      	ldr	r3, [r7, #20]
 800873a:	689a      	ldr	r2, [r3, #8]
 800873c:	697b      	ldr	r3, [r7, #20]
 800873e:	691b      	ldr	r3, [r3, #16]
 8008740:	431a      	orrs	r2, r3
 8008742:	697b      	ldr	r3, [r7, #20]
 8008744:	695b      	ldr	r3, [r3, #20]
 8008746:	431a      	orrs	r2, r3
 8008748:	697b      	ldr	r3, [r7, #20]
 800874a:	69db      	ldr	r3, [r3, #28]
 800874c:	4313      	orrs	r3, r2
 800874e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008750:	697b      	ldr	r3, [r7, #20]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	681a      	ldr	r2, [r3, #0]
 8008756:	4bbe      	ldr	r3, [pc, #760]	@ (8008a50 <UART_SetConfig+0x328>)
 8008758:	4013      	ands	r3, r2
 800875a:	697a      	ldr	r2, [r7, #20]
 800875c:	6812      	ldr	r2, [r2, #0]
 800875e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008760:	430b      	orrs	r3, r1
 8008762:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008764:	697b      	ldr	r3, [r7, #20]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	685b      	ldr	r3, [r3, #4]
 800876a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800876e:	697b      	ldr	r3, [r7, #20]
 8008770:	68da      	ldr	r2, [r3, #12]
 8008772:	697b      	ldr	r3, [r7, #20]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	430a      	orrs	r2, r1
 8008778:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800877a:	697b      	ldr	r3, [r7, #20]
 800877c:	699b      	ldr	r3, [r3, #24]
 800877e:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008780:	697b      	ldr	r3, [r7, #20]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	4ab3      	ldr	r2, [pc, #716]	@ (8008a54 <UART_SetConfig+0x32c>)
 8008786:	4293      	cmp	r3, r2
 8008788:	d004      	beq.n	8008794 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800878a:	697b      	ldr	r3, [r7, #20]
 800878c:	6a1b      	ldr	r3, [r3, #32]
 800878e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008790:	4313      	orrs	r3, r2
 8008792:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008794:	697b      	ldr	r3, [r7, #20]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	689a      	ldr	r2, [r3, #8]
 800879a:	4baf      	ldr	r3, [pc, #700]	@ (8008a58 <UART_SetConfig+0x330>)
 800879c:	4013      	ands	r3, r2
 800879e:	697a      	ldr	r2, [r7, #20]
 80087a0:	6812      	ldr	r2, [r2, #0]
 80087a2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80087a4:	430b      	orrs	r3, r1
 80087a6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80087a8:	697b      	ldr	r3, [r7, #20]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087ae:	f023 010f 	bic.w	r1, r3, #15
 80087b2:	697b      	ldr	r3, [r7, #20]
 80087b4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80087b6:	697b      	ldr	r3, [r7, #20]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	430a      	orrs	r2, r1
 80087bc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80087be:	697b      	ldr	r3, [r7, #20]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	4aa6      	ldr	r2, [pc, #664]	@ (8008a5c <UART_SetConfig+0x334>)
 80087c4:	4293      	cmp	r3, r2
 80087c6:	d177      	bne.n	80088b8 <UART_SetConfig+0x190>
 80087c8:	4ba5      	ldr	r3, [pc, #660]	@ (8008a60 <UART_SetConfig+0x338>)
 80087ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80087cc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80087d0:	2b28      	cmp	r3, #40	@ 0x28
 80087d2:	d86d      	bhi.n	80088b0 <UART_SetConfig+0x188>
 80087d4:	a201      	add	r2, pc, #4	@ (adr r2, 80087dc <UART_SetConfig+0xb4>)
 80087d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087da:	bf00      	nop
 80087dc:	08008881 	.word	0x08008881
 80087e0:	080088b1 	.word	0x080088b1
 80087e4:	080088b1 	.word	0x080088b1
 80087e8:	080088b1 	.word	0x080088b1
 80087ec:	080088b1 	.word	0x080088b1
 80087f0:	080088b1 	.word	0x080088b1
 80087f4:	080088b1 	.word	0x080088b1
 80087f8:	080088b1 	.word	0x080088b1
 80087fc:	08008889 	.word	0x08008889
 8008800:	080088b1 	.word	0x080088b1
 8008804:	080088b1 	.word	0x080088b1
 8008808:	080088b1 	.word	0x080088b1
 800880c:	080088b1 	.word	0x080088b1
 8008810:	080088b1 	.word	0x080088b1
 8008814:	080088b1 	.word	0x080088b1
 8008818:	080088b1 	.word	0x080088b1
 800881c:	08008891 	.word	0x08008891
 8008820:	080088b1 	.word	0x080088b1
 8008824:	080088b1 	.word	0x080088b1
 8008828:	080088b1 	.word	0x080088b1
 800882c:	080088b1 	.word	0x080088b1
 8008830:	080088b1 	.word	0x080088b1
 8008834:	080088b1 	.word	0x080088b1
 8008838:	080088b1 	.word	0x080088b1
 800883c:	08008899 	.word	0x08008899
 8008840:	080088b1 	.word	0x080088b1
 8008844:	080088b1 	.word	0x080088b1
 8008848:	080088b1 	.word	0x080088b1
 800884c:	080088b1 	.word	0x080088b1
 8008850:	080088b1 	.word	0x080088b1
 8008854:	080088b1 	.word	0x080088b1
 8008858:	080088b1 	.word	0x080088b1
 800885c:	080088a1 	.word	0x080088a1
 8008860:	080088b1 	.word	0x080088b1
 8008864:	080088b1 	.word	0x080088b1
 8008868:	080088b1 	.word	0x080088b1
 800886c:	080088b1 	.word	0x080088b1
 8008870:	080088b1 	.word	0x080088b1
 8008874:	080088b1 	.word	0x080088b1
 8008878:	080088b1 	.word	0x080088b1
 800887c:	080088a9 	.word	0x080088a9
 8008880:	2301      	movs	r3, #1
 8008882:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008886:	e222      	b.n	8008cce <UART_SetConfig+0x5a6>
 8008888:	2304      	movs	r3, #4
 800888a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800888e:	e21e      	b.n	8008cce <UART_SetConfig+0x5a6>
 8008890:	2308      	movs	r3, #8
 8008892:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008896:	e21a      	b.n	8008cce <UART_SetConfig+0x5a6>
 8008898:	2310      	movs	r3, #16
 800889a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800889e:	e216      	b.n	8008cce <UART_SetConfig+0x5a6>
 80088a0:	2320      	movs	r3, #32
 80088a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80088a6:	e212      	b.n	8008cce <UART_SetConfig+0x5a6>
 80088a8:	2340      	movs	r3, #64	@ 0x40
 80088aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80088ae:	e20e      	b.n	8008cce <UART_SetConfig+0x5a6>
 80088b0:	2380      	movs	r3, #128	@ 0x80
 80088b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80088b6:	e20a      	b.n	8008cce <UART_SetConfig+0x5a6>
 80088b8:	697b      	ldr	r3, [r7, #20]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	4a69      	ldr	r2, [pc, #420]	@ (8008a64 <UART_SetConfig+0x33c>)
 80088be:	4293      	cmp	r3, r2
 80088c0:	d130      	bne.n	8008924 <UART_SetConfig+0x1fc>
 80088c2:	4b67      	ldr	r3, [pc, #412]	@ (8008a60 <UART_SetConfig+0x338>)
 80088c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80088c6:	f003 0307 	and.w	r3, r3, #7
 80088ca:	2b05      	cmp	r3, #5
 80088cc:	d826      	bhi.n	800891c <UART_SetConfig+0x1f4>
 80088ce:	a201      	add	r2, pc, #4	@ (adr r2, 80088d4 <UART_SetConfig+0x1ac>)
 80088d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088d4:	080088ed 	.word	0x080088ed
 80088d8:	080088f5 	.word	0x080088f5
 80088dc:	080088fd 	.word	0x080088fd
 80088e0:	08008905 	.word	0x08008905
 80088e4:	0800890d 	.word	0x0800890d
 80088e8:	08008915 	.word	0x08008915
 80088ec:	2300      	movs	r3, #0
 80088ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80088f2:	e1ec      	b.n	8008cce <UART_SetConfig+0x5a6>
 80088f4:	2304      	movs	r3, #4
 80088f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80088fa:	e1e8      	b.n	8008cce <UART_SetConfig+0x5a6>
 80088fc:	2308      	movs	r3, #8
 80088fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008902:	e1e4      	b.n	8008cce <UART_SetConfig+0x5a6>
 8008904:	2310      	movs	r3, #16
 8008906:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800890a:	e1e0      	b.n	8008cce <UART_SetConfig+0x5a6>
 800890c:	2320      	movs	r3, #32
 800890e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008912:	e1dc      	b.n	8008cce <UART_SetConfig+0x5a6>
 8008914:	2340      	movs	r3, #64	@ 0x40
 8008916:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800891a:	e1d8      	b.n	8008cce <UART_SetConfig+0x5a6>
 800891c:	2380      	movs	r3, #128	@ 0x80
 800891e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008922:	e1d4      	b.n	8008cce <UART_SetConfig+0x5a6>
 8008924:	697b      	ldr	r3, [r7, #20]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	4a4f      	ldr	r2, [pc, #316]	@ (8008a68 <UART_SetConfig+0x340>)
 800892a:	4293      	cmp	r3, r2
 800892c:	d130      	bne.n	8008990 <UART_SetConfig+0x268>
 800892e:	4b4c      	ldr	r3, [pc, #304]	@ (8008a60 <UART_SetConfig+0x338>)
 8008930:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008932:	f003 0307 	and.w	r3, r3, #7
 8008936:	2b05      	cmp	r3, #5
 8008938:	d826      	bhi.n	8008988 <UART_SetConfig+0x260>
 800893a:	a201      	add	r2, pc, #4	@ (adr r2, 8008940 <UART_SetConfig+0x218>)
 800893c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008940:	08008959 	.word	0x08008959
 8008944:	08008961 	.word	0x08008961
 8008948:	08008969 	.word	0x08008969
 800894c:	08008971 	.word	0x08008971
 8008950:	08008979 	.word	0x08008979
 8008954:	08008981 	.word	0x08008981
 8008958:	2300      	movs	r3, #0
 800895a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800895e:	e1b6      	b.n	8008cce <UART_SetConfig+0x5a6>
 8008960:	2304      	movs	r3, #4
 8008962:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008966:	e1b2      	b.n	8008cce <UART_SetConfig+0x5a6>
 8008968:	2308      	movs	r3, #8
 800896a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800896e:	e1ae      	b.n	8008cce <UART_SetConfig+0x5a6>
 8008970:	2310      	movs	r3, #16
 8008972:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008976:	e1aa      	b.n	8008cce <UART_SetConfig+0x5a6>
 8008978:	2320      	movs	r3, #32
 800897a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800897e:	e1a6      	b.n	8008cce <UART_SetConfig+0x5a6>
 8008980:	2340      	movs	r3, #64	@ 0x40
 8008982:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008986:	e1a2      	b.n	8008cce <UART_SetConfig+0x5a6>
 8008988:	2380      	movs	r3, #128	@ 0x80
 800898a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800898e:	e19e      	b.n	8008cce <UART_SetConfig+0x5a6>
 8008990:	697b      	ldr	r3, [r7, #20]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	4a35      	ldr	r2, [pc, #212]	@ (8008a6c <UART_SetConfig+0x344>)
 8008996:	4293      	cmp	r3, r2
 8008998:	d130      	bne.n	80089fc <UART_SetConfig+0x2d4>
 800899a:	4b31      	ldr	r3, [pc, #196]	@ (8008a60 <UART_SetConfig+0x338>)
 800899c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800899e:	f003 0307 	and.w	r3, r3, #7
 80089a2:	2b05      	cmp	r3, #5
 80089a4:	d826      	bhi.n	80089f4 <UART_SetConfig+0x2cc>
 80089a6:	a201      	add	r2, pc, #4	@ (adr r2, 80089ac <UART_SetConfig+0x284>)
 80089a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089ac:	080089c5 	.word	0x080089c5
 80089b0:	080089cd 	.word	0x080089cd
 80089b4:	080089d5 	.word	0x080089d5
 80089b8:	080089dd 	.word	0x080089dd
 80089bc:	080089e5 	.word	0x080089e5
 80089c0:	080089ed 	.word	0x080089ed
 80089c4:	2300      	movs	r3, #0
 80089c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089ca:	e180      	b.n	8008cce <UART_SetConfig+0x5a6>
 80089cc:	2304      	movs	r3, #4
 80089ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089d2:	e17c      	b.n	8008cce <UART_SetConfig+0x5a6>
 80089d4:	2308      	movs	r3, #8
 80089d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089da:	e178      	b.n	8008cce <UART_SetConfig+0x5a6>
 80089dc:	2310      	movs	r3, #16
 80089de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089e2:	e174      	b.n	8008cce <UART_SetConfig+0x5a6>
 80089e4:	2320      	movs	r3, #32
 80089e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089ea:	e170      	b.n	8008cce <UART_SetConfig+0x5a6>
 80089ec:	2340      	movs	r3, #64	@ 0x40
 80089ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089f2:	e16c      	b.n	8008cce <UART_SetConfig+0x5a6>
 80089f4:	2380      	movs	r3, #128	@ 0x80
 80089f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089fa:	e168      	b.n	8008cce <UART_SetConfig+0x5a6>
 80089fc:	697b      	ldr	r3, [r7, #20]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	4a1b      	ldr	r2, [pc, #108]	@ (8008a70 <UART_SetConfig+0x348>)
 8008a02:	4293      	cmp	r3, r2
 8008a04:	d142      	bne.n	8008a8c <UART_SetConfig+0x364>
 8008a06:	4b16      	ldr	r3, [pc, #88]	@ (8008a60 <UART_SetConfig+0x338>)
 8008a08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008a0a:	f003 0307 	and.w	r3, r3, #7
 8008a0e:	2b05      	cmp	r3, #5
 8008a10:	d838      	bhi.n	8008a84 <UART_SetConfig+0x35c>
 8008a12:	a201      	add	r2, pc, #4	@ (adr r2, 8008a18 <UART_SetConfig+0x2f0>)
 8008a14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a18:	08008a31 	.word	0x08008a31
 8008a1c:	08008a39 	.word	0x08008a39
 8008a20:	08008a41 	.word	0x08008a41
 8008a24:	08008a49 	.word	0x08008a49
 8008a28:	08008a75 	.word	0x08008a75
 8008a2c:	08008a7d 	.word	0x08008a7d
 8008a30:	2300      	movs	r3, #0
 8008a32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a36:	e14a      	b.n	8008cce <UART_SetConfig+0x5a6>
 8008a38:	2304      	movs	r3, #4
 8008a3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a3e:	e146      	b.n	8008cce <UART_SetConfig+0x5a6>
 8008a40:	2308      	movs	r3, #8
 8008a42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a46:	e142      	b.n	8008cce <UART_SetConfig+0x5a6>
 8008a48:	2310      	movs	r3, #16
 8008a4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a4e:	e13e      	b.n	8008cce <UART_SetConfig+0x5a6>
 8008a50:	cfff69f3 	.word	0xcfff69f3
 8008a54:	58000c00 	.word	0x58000c00
 8008a58:	11fff4ff 	.word	0x11fff4ff
 8008a5c:	40011000 	.word	0x40011000
 8008a60:	58024400 	.word	0x58024400
 8008a64:	40004400 	.word	0x40004400
 8008a68:	40004800 	.word	0x40004800
 8008a6c:	40004c00 	.word	0x40004c00
 8008a70:	40005000 	.word	0x40005000
 8008a74:	2320      	movs	r3, #32
 8008a76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a7a:	e128      	b.n	8008cce <UART_SetConfig+0x5a6>
 8008a7c:	2340      	movs	r3, #64	@ 0x40
 8008a7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a82:	e124      	b.n	8008cce <UART_SetConfig+0x5a6>
 8008a84:	2380      	movs	r3, #128	@ 0x80
 8008a86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a8a:	e120      	b.n	8008cce <UART_SetConfig+0x5a6>
 8008a8c:	697b      	ldr	r3, [r7, #20]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	4acb      	ldr	r2, [pc, #812]	@ (8008dc0 <UART_SetConfig+0x698>)
 8008a92:	4293      	cmp	r3, r2
 8008a94:	d176      	bne.n	8008b84 <UART_SetConfig+0x45c>
 8008a96:	4bcb      	ldr	r3, [pc, #812]	@ (8008dc4 <UART_SetConfig+0x69c>)
 8008a98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008a9a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008a9e:	2b28      	cmp	r3, #40	@ 0x28
 8008aa0:	d86c      	bhi.n	8008b7c <UART_SetConfig+0x454>
 8008aa2:	a201      	add	r2, pc, #4	@ (adr r2, 8008aa8 <UART_SetConfig+0x380>)
 8008aa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008aa8:	08008b4d 	.word	0x08008b4d
 8008aac:	08008b7d 	.word	0x08008b7d
 8008ab0:	08008b7d 	.word	0x08008b7d
 8008ab4:	08008b7d 	.word	0x08008b7d
 8008ab8:	08008b7d 	.word	0x08008b7d
 8008abc:	08008b7d 	.word	0x08008b7d
 8008ac0:	08008b7d 	.word	0x08008b7d
 8008ac4:	08008b7d 	.word	0x08008b7d
 8008ac8:	08008b55 	.word	0x08008b55
 8008acc:	08008b7d 	.word	0x08008b7d
 8008ad0:	08008b7d 	.word	0x08008b7d
 8008ad4:	08008b7d 	.word	0x08008b7d
 8008ad8:	08008b7d 	.word	0x08008b7d
 8008adc:	08008b7d 	.word	0x08008b7d
 8008ae0:	08008b7d 	.word	0x08008b7d
 8008ae4:	08008b7d 	.word	0x08008b7d
 8008ae8:	08008b5d 	.word	0x08008b5d
 8008aec:	08008b7d 	.word	0x08008b7d
 8008af0:	08008b7d 	.word	0x08008b7d
 8008af4:	08008b7d 	.word	0x08008b7d
 8008af8:	08008b7d 	.word	0x08008b7d
 8008afc:	08008b7d 	.word	0x08008b7d
 8008b00:	08008b7d 	.word	0x08008b7d
 8008b04:	08008b7d 	.word	0x08008b7d
 8008b08:	08008b65 	.word	0x08008b65
 8008b0c:	08008b7d 	.word	0x08008b7d
 8008b10:	08008b7d 	.word	0x08008b7d
 8008b14:	08008b7d 	.word	0x08008b7d
 8008b18:	08008b7d 	.word	0x08008b7d
 8008b1c:	08008b7d 	.word	0x08008b7d
 8008b20:	08008b7d 	.word	0x08008b7d
 8008b24:	08008b7d 	.word	0x08008b7d
 8008b28:	08008b6d 	.word	0x08008b6d
 8008b2c:	08008b7d 	.word	0x08008b7d
 8008b30:	08008b7d 	.word	0x08008b7d
 8008b34:	08008b7d 	.word	0x08008b7d
 8008b38:	08008b7d 	.word	0x08008b7d
 8008b3c:	08008b7d 	.word	0x08008b7d
 8008b40:	08008b7d 	.word	0x08008b7d
 8008b44:	08008b7d 	.word	0x08008b7d
 8008b48:	08008b75 	.word	0x08008b75
 8008b4c:	2301      	movs	r3, #1
 8008b4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b52:	e0bc      	b.n	8008cce <UART_SetConfig+0x5a6>
 8008b54:	2304      	movs	r3, #4
 8008b56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b5a:	e0b8      	b.n	8008cce <UART_SetConfig+0x5a6>
 8008b5c:	2308      	movs	r3, #8
 8008b5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b62:	e0b4      	b.n	8008cce <UART_SetConfig+0x5a6>
 8008b64:	2310      	movs	r3, #16
 8008b66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b6a:	e0b0      	b.n	8008cce <UART_SetConfig+0x5a6>
 8008b6c:	2320      	movs	r3, #32
 8008b6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b72:	e0ac      	b.n	8008cce <UART_SetConfig+0x5a6>
 8008b74:	2340      	movs	r3, #64	@ 0x40
 8008b76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b7a:	e0a8      	b.n	8008cce <UART_SetConfig+0x5a6>
 8008b7c:	2380      	movs	r3, #128	@ 0x80
 8008b7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b82:	e0a4      	b.n	8008cce <UART_SetConfig+0x5a6>
 8008b84:	697b      	ldr	r3, [r7, #20]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	4a8f      	ldr	r2, [pc, #572]	@ (8008dc8 <UART_SetConfig+0x6a0>)
 8008b8a:	4293      	cmp	r3, r2
 8008b8c:	d130      	bne.n	8008bf0 <UART_SetConfig+0x4c8>
 8008b8e:	4b8d      	ldr	r3, [pc, #564]	@ (8008dc4 <UART_SetConfig+0x69c>)
 8008b90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b92:	f003 0307 	and.w	r3, r3, #7
 8008b96:	2b05      	cmp	r3, #5
 8008b98:	d826      	bhi.n	8008be8 <UART_SetConfig+0x4c0>
 8008b9a:	a201      	add	r2, pc, #4	@ (adr r2, 8008ba0 <UART_SetConfig+0x478>)
 8008b9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ba0:	08008bb9 	.word	0x08008bb9
 8008ba4:	08008bc1 	.word	0x08008bc1
 8008ba8:	08008bc9 	.word	0x08008bc9
 8008bac:	08008bd1 	.word	0x08008bd1
 8008bb0:	08008bd9 	.word	0x08008bd9
 8008bb4:	08008be1 	.word	0x08008be1
 8008bb8:	2300      	movs	r3, #0
 8008bba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008bbe:	e086      	b.n	8008cce <UART_SetConfig+0x5a6>
 8008bc0:	2304      	movs	r3, #4
 8008bc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008bc6:	e082      	b.n	8008cce <UART_SetConfig+0x5a6>
 8008bc8:	2308      	movs	r3, #8
 8008bca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008bce:	e07e      	b.n	8008cce <UART_SetConfig+0x5a6>
 8008bd0:	2310      	movs	r3, #16
 8008bd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008bd6:	e07a      	b.n	8008cce <UART_SetConfig+0x5a6>
 8008bd8:	2320      	movs	r3, #32
 8008bda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008bde:	e076      	b.n	8008cce <UART_SetConfig+0x5a6>
 8008be0:	2340      	movs	r3, #64	@ 0x40
 8008be2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008be6:	e072      	b.n	8008cce <UART_SetConfig+0x5a6>
 8008be8:	2380      	movs	r3, #128	@ 0x80
 8008bea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008bee:	e06e      	b.n	8008cce <UART_SetConfig+0x5a6>
 8008bf0:	697b      	ldr	r3, [r7, #20]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	4a75      	ldr	r2, [pc, #468]	@ (8008dcc <UART_SetConfig+0x6a4>)
 8008bf6:	4293      	cmp	r3, r2
 8008bf8:	d130      	bne.n	8008c5c <UART_SetConfig+0x534>
 8008bfa:	4b72      	ldr	r3, [pc, #456]	@ (8008dc4 <UART_SetConfig+0x69c>)
 8008bfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008bfe:	f003 0307 	and.w	r3, r3, #7
 8008c02:	2b05      	cmp	r3, #5
 8008c04:	d826      	bhi.n	8008c54 <UART_SetConfig+0x52c>
 8008c06:	a201      	add	r2, pc, #4	@ (adr r2, 8008c0c <UART_SetConfig+0x4e4>)
 8008c08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c0c:	08008c25 	.word	0x08008c25
 8008c10:	08008c2d 	.word	0x08008c2d
 8008c14:	08008c35 	.word	0x08008c35
 8008c18:	08008c3d 	.word	0x08008c3d
 8008c1c:	08008c45 	.word	0x08008c45
 8008c20:	08008c4d 	.word	0x08008c4d
 8008c24:	2300      	movs	r3, #0
 8008c26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c2a:	e050      	b.n	8008cce <UART_SetConfig+0x5a6>
 8008c2c:	2304      	movs	r3, #4
 8008c2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c32:	e04c      	b.n	8008cce <UART_SetConfig+0x5a6>
 8008c34:	2308      	movs	r3, #8
 8008c36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c3a:	e048      	b.n	8008cce <UART_SetConfig+0x5a6>
 8008c3c:	2310      	movs	r3, #16
 8008c3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c42:	e044      	b.n	8008cce <UART_SetConfig+0x5a6>
 8008c44:	2320      	movs	r3, #32
 8008c46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c4a:	e040      	b.n	8008cce <UART_SetConfig+0x5a6>
 8008c4c:	2340      	movs	r3, #64	@ 0x40
 8008c4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c52:	e03c      	b.n	8008cce <UART_SetConfig+0x5a6>
 8008c54:	2380      	movs	r3, #128	@ 0x80
 8008c56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c5a:	e038      	b.n	8008cce <UART_SetConfig+0x5a6>
 8008c5c:	697b      	ldr	r3, [r7, #20]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	4a5b      	ldr	r2, [pc, #364]	@ (8008dd0 <UART_SetConfig+0x6a8>)
 8008c62:	4293      	cmp	r3, r2
 8008c64:	d130      	bne.n	8008cc8 <UART_SetConfig+0x5a0>
 8008c66:	4b57      	ldr	r3, [pc, #348]	@ (8008dc4 <UART_SetConfig+0x69c>)
 8008c68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c6a:	f003 0307 	and.w	r3, r3, #7
 8008c6e:	2b05      	cmp	r3, #5
 8008c70:	d826      	bhi.n	8008cc0 <UART_SetConfig+0x598>
 8008c72:	a201      	add	r2, pc, #4	@ (adr r2, 8008c78 <UART_SetConfig+0x550>)
 8008c74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c78:	08008c91 	.word	0x08008c91
 8008c7c:	08008c99 	.word	0x08008c99
 8008c80:	08008ca1 	.word	0x08008ca1
 8008c84:	08008ca9 	.word	0x08008ca9
 8008c88:	08008cb1 	.word	0x08008cb1
 8008c8c:	08008cb9 	.word	0x08008cb9
 8008c90:	2302      	movs	r3, #2
 8008c92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c96:	e01a      	b.n	8008cce <UART_SetConfig+0x5a6>
 8008c98:	2304      	movs	r3, #4
 8008c9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c9e:	e016      	b.n	8008cce <UART_SetConfig+0x5a6>
 8008ca0:	2308      	movs	r3, #8
 8008ca2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ca6:	e012      	b.n	8008cce <UART_SetConfig+0x5a6>
 8008ca8:	2310      	movs	r3, #16
 8008caa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008cae:	e00e      	b.n	8008cce <UART_SetConfig+0x5a6>
 8008cb0:	2320      	movs	r3, #32
 8008cb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008cb6:	e00a      	b.n	8008cce <UART_SetConfig+0x5a6>
 8008cb8:	2340      	movs	r3, #64	@ 0x40
 8008cba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008cbe:	e006      	b.n	8008cce <UART_SetConfig+0x5a6>
 8008cc0:	2380      	movs	r3, #128	@ 0x80
 8008cc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008cc6:	e002      	b.n	8008cce <UART_SetConfig+0x5a6>
 8008cc8:	2380      	movs	r3, #128	@ 0x80
 8008cca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008cce:	697b      	ldr	r3, [r7, #20]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	4a3f      	ldr	r2, [pc, #252]	@ (8008dd0 <UART_SetConfig+0x6a8>)
 8008cd4:	4293      	cmp	r3, r2
 8008cd6:	f040 80f8 	bne.w	8008eca <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008cda:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008cde:	2b20      	cmp	r3, #32
 8008ce0:	dc46      	bgt.n	8008d70 <UART_SetConfig+0x648>
 8008ce2:	2b02      	cmp	r3, #2
 8008ce4:	f2c0 8082 	blt.w	8008dec <UART_SetConfig+0x6c4>
 8008ce8:	3b02      	subs	r3, #2
 8008cea:	2b1e      	cmp	r3, #30
 8008cec:	d87e      	bhi.n	8008dec <UART_SetConfig+0x6c4>
 8008cee:	a201      	add	r2, pc, #4	@ (adr r2, 8008cf4 <UART_SetConfig+0x5cc>)
 8008cf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008cf4:	08008d77 	.word	0x08008d77
 8008cf8:	08008ded 	.word	0x08008ded
 8008cfc:	08008d7f 	.word	0x08008d7f
 8008d00:	08008ded 	.word	0x08008ded
 8008d04:	08008ded 	.word	0x08008ded
 8008d08:	08008ded 	.word	0x08008ded
 8008d0c:	08008d8f 	.word	0x08008d8f
 8008d10:	08008ded 	.word	0x08008ded
 8008d14:	08008ded 	.word	0x08008ded
 8008d18:	08008ded 	.word	0x08008ded
 8008d1c:	08008ded 	.word	0x08008ded
 8008d20:	08008ded 	.word	0x08008ded
 8008d24:	08008ded 	.word	0x08008ded
 8008d28:	08008ded 	.word	0x08008ded
 8008d2c:	08008d9f 	.word	0x08008d9f
 8008d30:	08008ded 	.word	0x08008ded
 8008d34:	08008ded 	.word	0x08008ded
 8008d38:	08008ded 	.word	0x08008ded
 8008d3c:	08008ded 	.word	0x08008ded
 8008d40:	08008ded 	.word	0x08008ded
 8008d44:	08008ded 	.word	0x08008ded
 8008d48:	08008ded 	.word	0x08008ded
 8008d4c:	08008ded 	.word	0x08008ded
 8008d50:	08008ded 	.word	0x08008ded
 8008d54:	08008ded 	.word	0x08008ded
 8008d58:	08008ded 	.word	0x08008ded
 8008d5c:	08008ded 	.word	0x08008ded
 8008d60:	08008ded 	.word	0x08008ded
 8008d64:	08008ded 	.word	0x08008ded
 8008d68:	08008ded 	.word	0x08008ded
 8008d6c:	08008ddf 	.word	0x08008ddf
 8008d70:	2b40      	cmp	r3, #64	@ 0x40
 8008d72:	d037      	beq.n	8008de4 <UART_SetConfig+0x6bc>
 8008d74:	e03a      	b.n	8008dec <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8008d76:	f7fd fe49 	bl	8006a0c <HAL_RCCEx_GetD3PCLK1Freq>
 8008d7a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008d7c:	e03c      	b.n	8008df8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008d7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008d82:	4618      	mov	r0, r3
 8008d84:	f7fd fe58 	bl	8006a38 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008d88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d8c:	e034      	b.n	8008df8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008d8e:	f107 0318 	add.w	r3, r7, #24
 8008d92:	4618      	mov	r0, r3
 8008d94:	f7fd ffa4 	bl	8006ce0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008d98:	69fb      	ldr	r3, [r7, #28]
 8008d9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d9c:	e02c      	b.n	8008df8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008d9e:	4b09      	ldr	r3, [pc, #36]	@ (8008dc4 <UART_SetConfig+0x69c>)
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	f003 0320 	and.w	r3, r3, #32
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d016      	beq.n	8008dd8 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008daa:	4b06      	ldr	r3, [pc, #24]	@ (8008dc4 <UART_SetConfig+0x69c>)
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	08db      	lsrs	r3, r3, #3
 8008db0:	f003 0303 	and.w	r3, r3, #3
 8008db4:	4a07      	ldr	r2, [pc, #28]	@ (8008dd4 <UART_SetConfig+0x6ac>)
 8008db6:	fa22 f303 	lsr.w	r3, r2, r3
 8008dba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008dbc:	e01c      	b.n	8008df8 <UART_SetConfig+0x6d0>
 8008dbe:	bf00      	nop
 8008dc0:	40011400 	.word	0x40011400
 8008dc4:	58024400 	.word	0x58024400
 8008dc8:	40007800 	.word	0x40007800
 8008dcc:	40007c00 	.word	0x40007c00
 8008dd0:	58000c00 	.word	0x58000c00
 8008dd4:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8008dd8:	4b9d      	ldr	r3, [pc, #628]	@ (8009050 <UART_SetConfig+0x928>)
 8008dda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008ddc:	e00c      	b.n	8008df8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008dde:	4b9d      	ldr	r3, [pc, #628]	@ (8009054 <UART_SetConfig+0x92c>)
 8008de0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008de2:	e009      	b.n	8008df8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008de4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008de8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008dea:	e005      	b.n	8008df8 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8008dec:	2300      	movs	r3, #0
 8008dee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008df0:	2301      	movs	r3, #1
 8008df2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008df6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008df8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	f000 81de 	beq.w	80091bc <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008e00:	697b      	ldr	r3, [r7, #20]
 8008e02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e04:	4a94      	ldr	r2, [pc, #592]	@ (8009058 <UART_SetConfig+0x930>)
 8008e06:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008e0a:	461a      	mov	r2, r3
 8008e0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e0e:	fbb3 f3f2 	udiv	r3, r3, r2
 8008e12:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008e14:	697b      	ldr	r3, [r7, #20]
 8008e16:	685a      	ldr	r2, [r3, #4]
 8008e18:	4613      	mov	r3, r2
 8008e1a:	005b      	lsls	r3, r3, #1
 8008e1c:	4413      	add	r3, r2
 8008e1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008e20:	429a      	cmp	r2, r3
 8008e22:	d305      	bcc.n	8008e30 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008e24:	697b      	ldr	r3, [r7, #20]
 8008e26:	685b      	ldr	r3, [r3, #4]
 8008e28:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008e2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008e2c:	429a      	cmp	r2, r3
 8008e2e:	d903      	bls.n	8008e38 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8008e30:	2301      	movs	r3, #1
 8008e32:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008e36:	e1c1      	b.n	80091bc <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008e38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e3a:	2200      	movs	r2, #0
 8008e3c:	60bb      	str	r3, [r7, #8]
 8008e3e:	60fa      	str	r2, [r7, #12]
 8008e40:	697b      	ldr	r3, [r7, #20]
 8008e42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e44:	4a84      	ldr	r2, [pc, #528]	@ (8009058 <UART_SetConfig+0x930>)
 8008e46:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008e4a:	b29b      	uxth	r3, r3
 8008e4c:	2200      	movs	r2, #0
 8008e4e:	603b      	str	r3, [r7, #0]
 8008e50:	607a      	str	r2, [r7, #4]
 8008e52:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008e56:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008e5a:	f7f7 fa99 	bl	8000390 <__aeabi_uldivmod>
 8008e5e:	4602      	mov	r2, r0
 8008e60:	460b      	mov	r3, r1
 8008e62:	4610      	mov	r0, r2
 8008e64:	4619      	mov	r1, r3
 8008e66:	f04f 0200 	mov.w	r2, #0
 8008e6a:	f04f 0300 	mov.w	r3, #0
 8008e6e:	020b      	lsls	r3, r1, #8
 8008e70:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008e74:	0202      	lsls	r2, r0, #8
 8008e76:	6979      	ldr	r1, [r7, #20]
 8008e78:	6849      	ldr	r1, [r1, #4]
 8008e7a:	0849      	lsrs	r1, r1, #1
 8008e7c:	2000      	movs	r0, #0
 8008e7e:	460c      	mov	r4, r1
 8008e80:	4605      	mov	r5, r0
 8008e82:	eb12 0804 	adds.w	r8, r2, r4
 8008e86:	eb43 0905 	adc.w	r9, r3, r5
 8008e8a:	697b      	ldr	r3, [r7, #20]
 8008e8c:	685b      	ldr	r3, [r3, #4]
 8008e8e:	2200      	movs	r2, #0
 8008e90:	469a      	mov	sl, r3
 8008e92:	4693      	mov	fp, r2
 8008e94:	4652      	mov	r2, sl
 8008e96:	465b      	mov	r3, fp
 8008e98:	4640      	mov	r0, r8
 8008e9a:	4649      	mov	r1, r9
 8008e9c:	f7f7 fa78 	bl	8000390 <__aeabi_uldivmod>
 8008ea0:	4602      	mov	r2, r0
 8008ea2:	460b      	mov	r3, r1
 8008ea4:	4613      	mov	r3, r2
 8008ea6:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008ea8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008eaa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008eae:	d308      	bcc.n	8008ec2 <UART_SetConfig+0x79a>
 8008eb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008eb2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008eb6:	d204      	bcs.n	8008ec2 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8008eb8:	697b      	ldr	r3, [r7, #20]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008ebe:	60da      	str	r2, [r3, #12]
 8008ec0:	e17c      	b.n	80091bc <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8008ec2:	2301      	movs	r3, #1
 8008ec4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008ec8:	e178      	b.n	80091bc <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008eca:	697b      	ldr	r3, [r7, #20]
 8008ecc:	69db      	ldr	r3, [r3, #28]
 8008ece:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008ed2:	f040 80c5 	bne.w	8009060 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8008ed6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008eda:	2b20      	cmp	r3, #32
 8008edc:	dc48      	bgt.n	8008f70 <UART_SetConfig+0x848>
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	db7b      	blt.n	8008fda <UART_SetConfig+0x8b2>
 8008ee2:	2b20      	cmp	r3, #32
 8008ee4:	d879      	bhi.n	8008fda <UART_SetConfig+0x8b2>
 8008ee6:	a201      	add	r2, pc, #4	@ (adr r2, 8008eec <UART_SetConfig+0x7c4>)
 8008ee8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008eec:	08008f77 	.word	0x08008f77
 8008ef0:	08008f7f 	.word	0x08008f7f
 8008ef4:	08008fdb 	.word	0x08008fdb
 8008ef8:	08008fdb 	.word	0x08008fdb
 8008efc:	08008f87 	.word	0x08008f87
 8008f00:	08008fdb 	.word	0x08008fdb
 8008f04:	08008fdb 	.word	0x08008fdb
 8008f08:	08008fdb 	.word	0x08008fdb
 8008f0c:	08008f97 	.word	0x08008f97
 8008f10:	08008fdb 	.word	0x08008fdb
 8008f14:	08008fdb 	.word	0x08008fdb
 8008f18:	08008fdb 	.word	0x08008fdb
 8008f1c:	08008fdb 	.word	0x08008fdb
 8008f20:	08008fdb 	.word	0x08008fdb
 8008f24:	08008fdb 	.word	0x08008fdb
 8008f28:	08008fdb 	.word	0x08008fdb
 8008f2c:	08008fa7 	.word	0x08008fa7
 8008f30:	08008fdb 	.word	0x08008fdb
 8008f34:	08008fdb 	.word	0x08008fdb
 8008f38:	08008fdb 	.word	0x08008fdb
 8008f3c:	08008fdb 	.word	0x08008fdb
 8008f40:	08008fdb 	.word	0x08008fdb
 8008f44:	08008fdb 	.word	0x08008fdb
 8008f48:	08008fdb 	.word	0x08008fdb
 8008f4c:	08008fdb 	.word	0x08008fdb
 8008f50:	08008fdb 	.word	0x08008fdb
 8008f54:	08008fdb 	.word	0x08008fdb
 8008f58:	08008fdb 	.word	0x08008fdb
 8008f5c:	08008fdb 	.word	0x08008fdb
 8008f60:	08008fdb 	.word	0x08008fdb
 8008f64:	08008fdb 	.word	0x08008fdb
 8008f68:	08008fdb 	.word	0x08008fdb
 8008f6c:	08008fcd 	.word	0x08008fcd
 8008f70:	2b40      	cmp	r3, #64	@ 0x40
 8008f72:	d02e      	beq.n	8008fd2 <UART_SetConfig+0x8aa>
 8008f74:	e031      	b.n	8008fda <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008f76:	f7fb fd93 	bl	8004aa0 <HAL_RCC_GetPCLK1Freq>
 8008f7a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008f7c:	e033      	b.n	8008fe6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008f7e:	f7fb fda5 	bl	8004acc <HAL_RCC_GetPCLK2Freq>
 8008f82:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008f84:	e02f      	b.n	8008fe6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008f86:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008f8a:	4618      	mov	r0, r3
 8008f8c:	f7fd fd54 	bl	8006a38 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008f90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008f94:	e027      	b.n	8008fe6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008f96:	f107 0318 	add.w	r3, r7, #24
 8008f9a:	4618      	mov	r0, r3
 8008f9c:	f7fd fea0 	bl	8006ce0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008fa0:	69fb      	ldr	r3, [r7, #28]
 8008fa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008fa4:	e01f      	b.n	8008fe6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008fa6:	4b2d      	ldr	r3, [pc, #180]	@ (800905c <UART_SetConfig+0x934>)
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	f003 0320 	and.w	r3, r3, #32
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d009      	beq.n	8008fc6 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008fb2:	4b2a      	ldr	r3, [pc, #168]	@ (800905c <UART_SetConfig+0x934>)
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	08db      	lsrs	r3, r3, #3
 8008fb8:	f003 0303 	and.w	r3, r3, #3
 8008fbc:	4a24      	ldr	r2, [pc, #144]	@ (8009050 <UART_SetConfig+0x928>)
 8008fbe:	fa22 f303 	lsr.w	r3, r2, r3
 8008fc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008fc4:	e00f      	b.n	8008fe6 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8008fc6:	4b22      	ldr	r3, [pc, #136]	@ (8009050 <UART_SetConfig+0x928>)
 8008fc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008fca:	e00c      	b.n	8008fe6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008fcc:	4b21      	ldr	r3, [pc, #132]	@ (8009054 <UART_SetConfig+0x92c>)
 8008fce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008fd0:	e009      	b.n	8008fe6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008fd2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008fd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008fd8:	e005      	b.n	8008fe6 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8008fda:	2300      	movs	r3, #0
 8008fdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008fde:	2301      	movs	r3, #1
 8008fe0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008fe4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008fe6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	f000 80e7 	beq.w	80091bc <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008fee:	697b      	ldr	r3, [r7, #20]
 8008ff0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ff2:	4a19      	ldr	r2, [pc, #100]	@ (8009058 <UART_SetConfig+0x930>)
 8008ff4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008ff8:	461a      	mov	r2, r3
 8008ffa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008ffc:	fbb3 f3f2 	udiv	r3, r3, r2
 8009000:	005a      	lsls	r2, r3, #1
 8009002:	697b      	ldr	r3, [r7, #20]
 8009004:	685b      	ldr	r3, [r3, #4]
 8009006:	085b      	lsrs	r3, r3, #1
 8009008:	441a      	add	r2, r3
 800900a:	697b      	ldr	r3, [r7, #20]
 800900c:	685b      	ldr	r3, [r3, #4]
 800900e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009012:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009014:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009016:	2b0f      	cmp	r3, #15
 8009018:	d916      	bls.n	8009048 <UART_SetConfig+0x920>
 800901a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800901c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009020:	d212      	bcs.n	8009048 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009022:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009024:	b29b      	uxth	r3, r3
 8009026:	f023 030f 	bic.w	r3, r3, #15
 800902a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800902c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800902e:	085b      	lsrs	r3, r3, #1
 8009030:	b29b      	uxth	r3, r3
 8009032:	f003 0307 	and.w	r3, r3, #7
 8009036:	b29a      	uxth	r2, r3
 8009038:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800903a:	4313      	orrs	r3, r2
 800903c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800903e:	697b      	ldr	r3, [r7, #20]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8009044:	60da      	str	r2, [r3, #12]
 8009046:	e0b9      	b.n	80091bc <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8009048:	2301      	movs	r3, #1
 800904a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800904e:	e0b5      	b.n	80091bc <UART_SetConfig+0xa94>
 8009050:	03d09000 	.word	0x03d09000
 8009054:	003d0900 	.word	0x003d0900
 8009058:	0800ad90 	.word	0x0800ad90
 800905c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8009060:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009064:	2b20      	cmp	r3, #32
 8009066:	dc49      	bgt.n	80090fc <UART_SetConfig+0x9d4>
 8009068:	2b00      	cmp	r3, #0
 800906a:	db7c      	blt.n	8009166 <UART_SetConfig+0xa3e>
 800906c:	2b20      	cmp	r3, #32
 800906e:	d87a      	bhi.n	8009166 <UART_SetConfig+0xa3e>
 8009070:	a201      	add	r2, pc, #4	@ (adr r2, 8009078 <UART_SetConfig+0x950>)
 8009072:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009076:	bf00      	nop
 8009078:	08009103 	.word	0x08009103
 800907c:	0800910b 	.word	0x0800910b
 8009080:	08009167 	.word	0x08009167
 8009084:	08009167 	.word	0x08009167
 8009088:	08009113 	.word	0x08009113
 800908c:	08009167 	.word	0x08009167
 8009090:	08009167 	.word	0x08009167
 8009094:	08009167 	.word	0x08009167
 8009098:	08009123 	.word	0x08009123
 800909c:	08009167 	.word	0x08009167
 80090a0:	08009167 	.word	0x08009167
 80090a4:	08009167 	.word	0x08009167
 80090a8:	08009167 	.word	0x08009167
 80090ac:	08009167 	.word	0x08009167
 80090b0:	08009167 	.word	0x08009167
 80090b4:	08009167 	.word	0x08009167
 80090b8:	08009133 	.word	0x08009133
 80090bc:	08009167 	.word	0x08009167
 80090c0:	08009167 	.word	0x08009167
 80090c4:	08009167 	.word	0x08009167
 80090c8:	08009167 	.word	0x08009167
 80090cc:	08009167 	.word	0x08009167
 80090d0:	08009167 	.word	0x08009167
 80090d4:	08009167 	.word	0x08009167
 80090d8:	08009167 	.word	0x08009167
 80090dc:	08009167 	.word	0x08009167
 80090e0:	08009167 	.word	0x08009167
 80090e4:	08009167 	.word	0x08009167
 80090e8:	08009167 	.word	0x08009167
 80090ec:	08009167 	.word	0x08009167
 80090f0:	08009167 	.word	0x08009167
 80090f4:	08009167 	.word	0x08009167
 80090f8:	08009159 	.word	0x08009159
 80090fc:	2b40      	cmp	r3, #64	@ 0x40
 80090fe:	d02e      	beq.n	800915e <UART_SetConfig+0xa36>
 8009100:	e031      	b.n	8009166 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009102:	f7fb fccd 	bl	8004aa0 <HAL_RCC_GetPCLK1Freq>
 8009106:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009108:	e033      	b.n	8009172 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800910a:	f7fb fcdf 	bl	8004acc <HAL_RCC_GetPCLK2Freq>
 800910e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009110:	e02f      	b.n	8009172 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009112:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009116:	4618      	mov	r0, r3
 8009118:	f7fd fc8e 	bl	8006a38 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800911c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800911e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009120:	e027      	b.n	8009172 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009122:	f107 0318 	add.w	r3, r7, #24
 8009126:	4618      	mov	r0, r3
 8009128:	f7fd fdda 	bl	8006ce0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800912c:	69fb      	ldr	r3, [r7, #28]
 800912e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009130:	e01f      	b.n	8009172 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009132:	4b2d      	ldr	r3, [pc, #180]	@ (80091e8 <UART_SetConfig+0xac0>)
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	f003 0320 	and.w	r3, r3, #32
 800913a:	2b00      	cmp	r3, #0
 800913c:	d009      	beq.n	8009152 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800913e:	4b2a      	ldr	r3, [pc, #168]	@ (80091e8 <UART_SetConfig+0xac0>)
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	08db      	lsrs	r3, r3, #3
 8009144:	f003 0303 	and.w	r3, r3, #3
 8009148:	4a28      	ldr	r2, [pc, #160]	@ (80091ec <UART_SetConfig+0xac4>)
 800914a:	fa22 f303 	lsr.w	r3, r2, r3
 800914e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009150:	e00f      	b.n	8009172 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8009152:	4b26      	ldr	r3, [pc, #152]	@ (80091ec <UART_SetConfig+0xac4>)
 8009154:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009156:	e00c      	b.n	8009172 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009158:	4b25      	ldr	r3, [pc, #148]	@ (80091f0 <UART_SetConfig+0xac8>)
 800915a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800915c:	e009      	b.n	8009172 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800915e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009162:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009164:	e005      	b.n	8009172 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8009166:	2300      	movs	r3, #0
 8009168:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800916a:	2301      	movs	r3, #1
 800916c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009170:	bf00      	nop
    }

    if (pclk != 0U)
 8009172:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009174:	2b00      	cmp	r3, #0
 8009176:	d021      	beq.n	80091bc <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009178:	697b      	ldr	r3, [r7, #20]
 800917a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800917c:	4a1d      	ldr	r2, [pc, #116]	@ (80091f4 <UART_SetConfig+0xacc>)
 800917e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009182:	461a      	mov	r2, r3
 8009184:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009186:	fbb3 f2f2 	udiv	r2, r3, r2
 800918a:	697b      	ldr	r3, [r7, #20]
 800918c:	685b      	ldr	r3, [r3, #4]
 800918e:	085b      	lsrs	r3, r3, #1
 8009190:	441a      	add	r2, r3
 8009192:	697b      	ldr	r3, [r7, #20]
 8009194:	685b      	ldr	r3, [r3, #4]
 8009196:	fbb2 f3f3 	udiv	r3, r2, r3
 800919a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800919c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800919e:	2b0f      	cmp	r3, #15
 80091a0:	d909      	bls.n	80091b6 <UART_SetConfig+0xa8e>
 80091a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80091a8:	d205      	bcs.n	80091b6 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80091aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091ac:	b29a      	uxth	r2, r3
 80091ae:	697b      	ldr	r3, [r7, #20]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	60da      	str	r2, [r3, #12]
 80091b4:	e002      	b.n	80091bc <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80091b6:	2301      	movs	r3, #1
 80091b8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80091bc:	697b      	ldr	r3, [r7, #20]
 80091be:	2201      	movs	r2, #1
 80091c0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80091c4:	697b      	ldr	r3, [r7, #20]
 80091c6:	2201      	movs	r2, #1
 80091c8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80091cc:	697b      	ldr	r3, [r7, #20]
 80091ce:	2200      	movs	r2, #0
 80091d0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80091d2:	697b      	ldr	r3, [r7, #20]
 80091d4:	2200      	movs	r2, #0
 80091d6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80091d8:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 80091dc:	4618      	mov	r0, r3
 80091de:	3748      	adds	r7, #72	@ 0x48
 80091e0:	46bd      	mov	sp, r7
 80091e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80091e6:	bf00      	nop
 80091e8:	58024400 	.word	0x58024400
 80091ec:	03d09000 	.word	0x03d09000
 80091f0:	003d0900 	.word	0x003d0900
 80091f4:	0800ad90 	.word	0x0800ad90

080091f8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80091f8:	b480      	push	{r7}
 80091fa:	b083      	sub	sp, #12
 80091fc:	af00      	add	r7, sp, #0
 80091fe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009204:	f003 0308 	and.w	r3, r3, #8
 8009208:	2b00      	cmp	r3, #0
 800920a:	d00a      	beq.n	8009222 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	685b      	ldr	r3, [r3, #4]
 8009212:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	430a      	orrs	r2, r1
 8009220:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009226:	f003 0301 	and.w	r3, r3, #1
 800922a:	2b00      	cmp	r3, #0
 800922c:	d00a      	beq.n	8009244 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	685b      	ldr	r3, [r3, #4]
 8009234:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	430a      	orrs	r2, r1
 8009242:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009248:	f003 0302 	and.w	r3, r3, #2
 800924c:	2b00      	cmp	r3, #0
 800924e:	d00a      	beq.n	8009266 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	685b      	ldr	r3, [r3, #4]
 8009256:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	430a      	orrs	r2, r1
 8009264:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800926a:	f003 0304 	and.w	r3, r3, #4
 800926e:	2b00      	cmp	r3, #0
 8009270:	d00a      	beq.n	8009288 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	685b      	ldr	r3, [r3, #4]
 8009278:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	430a      	orrs	r2, r1
 8009286:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800928c:	f003 0310 	and.w	r3, r3, #16
 8009290:	2b00      	cmp	r3, #0
 8009292:	d00a      	beq.n	80092aa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	689b      	ldr	r3, [r3, #8]
 800929a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	430a      	orrs	r2, r1
 80092a8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092ae:	f003 0320 	and.w	r3, r3, #32
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d00a      	beq.n	80092cc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	689b      	ldr	r3, [r3, #8]
 80092bc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	430a      	orrs	r2, r1
 80092ca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d01a      	beq.n	800930e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	685b      	ldr	r3, [r3, #4]
 80092de:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	430a      	orrs	r2, r1
 80092ec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80092f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80092f6:	d10a      	bne.n	800930e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	685b      	ldr	r3, [r3, #4]
 80092fe:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	430a      	orrs	r2, r1
 800930c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009312:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009316:	2b00      	cmp	r3, #0
 8009318:	d00a      	beq.n	8009330 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	685b      	ldr	r3, [r3, #4]
 8009320:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	430a      	orrs	r2, r1
 800932e:	605a      	str	r2, [r3, #4]
  }
}
 8009330:	bf00      	nop
 8009332:	370c      	adds	r7, #12
 8009334:	46bd      	mov	sp, r7
 8009336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800933a:	4770      	bx	lr

0800933c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800933c:	b580      	push	{r7, lr}
 800933e:	b098      	sub	sp, #96	@ 0x60
 8009340:	af02      	add	r7, sp, #8
 8009342:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	2200      	movs	r2, #0
 8009348:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800934c:	f7f7 fa3c 	bl	80007c8 <HAL_GetTick>
 8009350:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	f003 0308 	and.w	r3, r3, #8
 800935c:	2b08      	cmp	r3, #8
 800935e:	d12f      	bne.n	80093c0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009360:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009364:	9300      	str	r3, [sp, #0]
 8009366:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009368:	2200      	movs	r2, #0
 800936a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800936e:	6878      	ldr	r0, [r7, #4]
 8009370:	f000 f88e 	bl	8009490 <UART_WaitOnFlagUntilTimeout>
 8009374:	4603      	mov	r3, r0
 8009376:	2b00      	cmp	r3, #0
 8009378:	d022      	beq.n	80093c0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009380:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009382:	e853 3f00 	ldrex	r3, [r3]
 8009386:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009388:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800938a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800938e:	653b      	str	r3, [r7, #80]	@ 0x50
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	461a      	mov	r2, r3
 8009396:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009398:	647b      	str	r3, [r7, #68]	@ 0x44
 800939a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800939c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800939e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80093a0:	e841 2300 	strex	r3, r2, [r1]
 80093a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80093a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d1e6      	bne.n	800937a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	2220      	movs	r2, #32
 80093b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	2200      	movs	r2, #0
 80093b8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80093bc:	2303      	movs	r3, #3
 80093be:	e063      	b.n	8009488 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	f003 0304 	and.w	r3, r3, #4
 80093ca:	2b04      	cmp	r3, #4
 80093cc:	d149      	bne.n	8009462 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80093ce:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80093d2:	9300      	str	r3, [sp, #0]
 80093d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80093d6:	2200      	movs	r2, #0
 80093d8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80093dc:	6878      	ldr	r0, [r7, #4]
 80093de:	f000 f857 	bl	8009490 <UART_WaitOnFlagUntilTimeout>
 80093e2:	4603      	mov	r3, r0
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d03c      	beq.n	8009462 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093f0:	e853 3f00 	ldrex	r3, [r3]
 80093f4:	623b      	str	r3, [r7, #32]
   return(result);
 80093f6:	6a3b      	ldr	r3, [r7, #32]
 80093f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80093fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	461a      	mov	r2, r3
 8009404:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009406:	633b      	str	r3, [r7, #48]	@ 0x30
 8009408:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800940a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800940c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800940e:	e841 2300 	strex	r3, r2, [r1]
 8009412:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009414:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009416:	2b00      	cmp	r3, #0
 8009418:	d1e6      	bne.n	80093e8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	3308      	adds	r3, #8
 8009420:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009422:	693b      	ldr	r3, [r7, #16]
 8009424:	e853 3f00 	ldrex	r3, [r3]
 8009428:	60fb      	str	r3, [r7, #12]
   return(result);
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	f023 0301 	bic.w	r3, r3, #1
 8009430:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	3308      	adds	r3, #8
 8009438:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800943a:	61fa      	str	r2, [r7, #28]
 800943c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800943e:	69b9      	ldr	r1, [r7, #24]
 8009440:	69fa      	ldr	r2, [r7, #28]
 8009442:	e841 2300 	strex	r3, r2, [r1]
 8009446:	617b      	str	r3, [r7, #20]
   return(result);
 8009448:	697b      	ldr	r3, [r7, #20]
 800944a:	2b00      	cmp	r3, #0
 800944c:	d1e5      	bne.n	800941a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	2220      	movs	r2, #32
 8009452:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	2200      	movs	r2, #0
 800945a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800945e:	2303      	movs	r3, #3
 8009460:	e012      	b.n	8009488 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	2220      	movs	r2, #32
 8009466:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	2220      	movs	r2, #32
 800946e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	2200      	movs	r2, #0
 8009476:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	2200      	movs	r2, #0
 800947c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	2200      	movs	r2, #0
 8009482:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009486:	2300      	movs	r3, #0
}
 8009488:	4618      	mov	r0, r3
 800948a:	3758      	adds	r7, #88	@ 0x58
 800948c:	46bd      	mov	sp, r7
 800948e:	bd80      	pop	{r7, pc}

08009490 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009490:	b580      	push	{r7, lr}
 8009492:	b084      	sub	sp, #16
 8009494:	af00      	add	r7, sp, #0
 8009496:	60f8      	str	r0, [r7, #12]
 8009498:	60b9      	str	r1, [r7, #8]
 800949a:	603b      	str	r3, [r7, #0]
 800949c:	4613      	mov	r3, r2
 800949e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80094a0:	e04f      	b.n	8009542 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80094a2:	69bb      	ldr	r3, [r7, #24]
 80094a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094a8:	d04b      	beq.n	8009542 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80094aa:	f7f7 f98d 	bl	80007c8 <HAL_GetTick>
 80094ae:	4602      	mov	r2, r0
 80094b0:	683b      	ldr	r3, [r7, #0]
 80094b2:	1ad3      	subs	r3, r2, r3
 80094b4:	69ba      	ldr	r2, [r7, #24]
 80094b6:	429a      	cmp	r2, r3
 80094b8:	d302      	bcc.n	80094c0 <UART_WaitOnFlagUntilTimeout+0x30>
 80094ba:	69bb      	ldr	r3, [r7, #24]
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d101      	bne.n	80094c4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80094c0:	2303      	movs	r3, #3
 80094c2:	e04e      	b.n	8009562 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	f003 0304 	and.w	r3, r3, #4
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d037      	beq.n	8009542 <UART_WaitOnFlagUntilTimeout+0xb2>
 80094d2:	68bb      	ldr	r3, [r7, #8]
 80094d4:	2b80      	cmp	r3, #128	@ 0x80
 80094d6:	d034      	beq.n	8009542 <UART_WaitOnFlagUntilTimeout+0xb2>
 80094d8:	68bb      	ldr	r3, [r7, #8]
 80094da:	2b40      	cmp	r3, #64	@ 0x40
 80094dc:	d031      	beq.n	8009542 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	69db      	ldr	r3, [r3, #28]
 80094e4:	f003 0308 	and.w	r3, r3, #8
 80094e8:	2b08      	cmp	r3, #8
 80094ea:	d110      	bne.n	800950e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	2208      	movs	r2, #8
 80094f2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80094f4:	68f8      	ldr	r0, [r7, #12]
 80094f6:	f000 f839 	bl	800956c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	2208      	movs	r2, #8
 80094fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	2200      	movs	r2, #0
 8009506:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800950a:	2301      	movs	r3, #1
 800950c:	e029      	b.n	8009562 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	69db      	ldr	r3, [r3, #28]
 8009514:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009518:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800951c:	d111      	bne.n	8009542 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009526:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009528:	68f8      	ldr	r0, [r7, #12]
 800952a:	f000 f81f 	bl	800956c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	2220      	movs	r2, #32
 8009532:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	2200      	movs	r2, #0
 800953a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800953e:	2303      	movs	r3, #3
 8009540:	e00f      	b.n	8009562 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	69da      	ldr	r2, [r3, #28]
 8009548:	68bb      	ldr	r3, [r7, #8]
 800954a:	4013      	ands	r3, r2
 800954c:	68ba      	ldr	r2, [r7, #8]
 800954e:	429a      	cmp	r2, r3
 8009550:	bf0c      	ite	eq
 8009552:	2301      	moveq	r3, #1
 8009554:	2300      	movne	r3, #0
 8009556:	b2db      	uxtb	r3, r3
 8009558:	461a      	mov	r2, r3
 800955a:	79fb      	ldrb	r3, [r7, #7]
 800955c:	429a      	cmp	r2, r3
 800955e:	d0a0      	beq.n	80094a2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009560:	2300      	movs	r3, #0
}
 8009562:	4618      	mov	r0, r3
 8009564:	3710      	adds	r7, #16
 8009566:	46bd      	mov	sp, r7
 8009568:	bd80      	pop	{r7, pc}
	...

0800956c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800956c:	b480      	push	{r7}
 800956e:	b095      	sub	sp, #84	@ 0x54
 8009570:	af00      	add	r7, sp, #0
 8009572:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800957a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800957c:	e853 3f00 	ldrex	r3, [r3]
 8009580:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009582:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009584:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009588:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	461a      	mov	r2, r3
 8009590:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009592:	643b      	str	r3, [r7, #64]	@ 0x40
 8009594:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009596:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009598:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800959a:	e841 2300 	strex	r3, r2, [r1]
 800959e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80095a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d1e6      	bne.n	8009574 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	3308      	adds	r3, #8
 80095ac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095ae:	6a3b      	ldr	r3, [r7, #32]
 80095b0:	e853 3f00 	ldrex	r3, [r3]
 80095b4:	61fb      	str	r3, [r7, #28]
   return(result);
 80095b6:	69fa      	ldr	r2, [r7, #28]
 80095b8:	4b1e      	ldr	r3, [pc, #120]	@ (8009634 <UART_EndRxTransfer+0xc8>)
 80095ba:	4013      	ands	r3, r2
 80095bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	3308      	adds	r3, #8
 80095c4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80095c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80095c8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095ca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80095cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80095ce:	e841 2300 	strex	r3, r2, [r1]
 80095d2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80095d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d1e5      	bne.n	80095a6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80095de:	2b01      	cmp	r3, #1
 80095e0:	d118      	bne.n	8009614 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	e853 3f00 	ldrex	r3, [r3]
 80095ee:	60bb      	str	r3, [r7, #8]
   return(result);
 80095f0:	68bb      	ldr	r3, [r7, #8]
 80095f2:	f023 0310 	bic.w	r3, r3, #16
 80095f6:	647b      	str	r3, [r7, #68]	@ 0x44
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	461a      	mov	r2, r3
 80095fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009600:	61bb      	str	r3, [r7, #24]
 8009602:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009604:	6979      	ldr	r1, [r7, #20]
 8009606:	69ba      	ldr	r2, [r7, #24]
 8009608:	e841 2300 	strex	r3, r2, [r1]
 800960c:	613b      	str	r3, [r7, #16]
   return(result);
 800960e:	693b      	ldr	r3, [r7, #16]
 8009610:	2b00      	cmp	r3, #0
 8009612:	d1e6      	bne.n	80095e2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	2220      	movs	r2, #32
 8009618:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	2200      	movs	r2, #0
 8009620:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	2200      	movs	r2, #0
 8009626:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009628:	bf00      	nop
 800962a:	3754      	adds	r7, #84	@ 0x54
 800962c:	46bd      	mov	sp, r7
 800962e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009632:	4770      	bx	lr
 8009634:	effffffe 	.word	0xeffffffe

08009638 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009638:	b480      	push	{r7}
 800963a:	b085      	sub	sp, #20
 800963c:	af00      	add	r7, sp, #0
 800963e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009646:	2b01      	cmp	r3, #1
 8009648:	d101      	bne.n	800964e <HAL_UARTEx_DisableFifoMode+0x16>
 800964a:	2302      	movs	r3, #2
 800964c:	e027      	b.n	800969e <HAL_UARTEx_DisableFifoMode+0x66>
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	2201      	movs	r2, #1
 8009652:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	2224      	movs	r2, #36	@ 0x24
 800965a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	681a      	ldr	r2, [r3, #0]
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	f022 0201 	bic.w	r2, r2, #1
 8009674:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800967c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	2200      	movs	r2, #0
 8009682:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	68fa      	ldr	r2, [r7, #12]
 800968a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	2220      	movs	r2, #32
 8009690:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	2200      	movs	r2, #0
 8009698:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800969c:	2300      	movs	r3, #0
}
 800969e:	4618      	mov	r0, r3
 80096a0:	3714      	adds	r7, #20
 80096a2:	46bd      	mov	sp, r7
 80096a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a8:	4770      	bx	lr

080096aa <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80096aa:	b580      	push	{r7, lr}
 80096ac:	b084      	sub	sp, #16
 80096ae:	af00      	add	r7, sp, #0
 80096b0:	6078      	str	r0, [r7, #4]
 80096b2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80096ba:	2b01      	cmp	r3, #1
 80096bc:	d101      	bne.n	80096c2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80096be:	2302      	movs	r3, #2
 80096c0:	e02d      	b.n	800971e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	2201      	movs	r2, #1
 80096c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	2224      	movs	r2, #36	@ 0x24
 80096ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	681a      	ldr	r2, [r3, #0]
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	f022 0201 	bic.w	r2, r2, #1
 80096e8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	689b      	ldr	r3, [r3, #8]
 80096f0:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	683a      	ldr	r2, [r7, #0]
 80096fa:	430a      	orrs	r2, r1
 80096fc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80096fe:	6878      	ldr	r0, [r7, #4]
 8009700:	f000 f850 	bl	80097a4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	68fa      	ldr	r2, [r7, #12]
 800970a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	2220      	movs	r2, #32
 8009710:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	2200      	movs	r2, #0
 8009718:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800971c:	2300      	movs	r3, #0
}
 800971e:	4618      	mov	r0, r3
 8009720:	3710      	adds	r7, #16
 8009722:	46bd      	mov	sp, r7
 8009724:	bd80      	pop	{r7, pc}

08009726 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009726:	b580      	push	{r7, lr}
 8009728:	b084      	sub	sp, #16
 800972a:	af00      	add	r7, sp, #0
 800972c:	6078      	str	r0, [r7, #4]
 800972e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009736:	2b01      	cmp	r3, #1
 8009738:	d101      	bne.n	800973e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800973a:	2302      	movs	r3, #2
 800973c:	e02d      	b.n	800979a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	2201      	movs	r2, #1
 8009742:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	2224      	movs	r2, #36	@ 0x24
 800974a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	681a      	ldr	r2, [r3, #0]
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	f022 0201 	bic.w	r2, r2, #1
 8009764:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	689b      	ldr	r3, [r3, #8]
 800976c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	683a      	ldr	r2, [r7, #0]
 8009776:	430a      	orrs	r2, r1
 8009778:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800977a:	6878      	ldr	r0, [r7, #4]
 800977c:	f000 f812 	bl	80097a4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	68fa      	ldr	r2, [r7, #12]
 8009786:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	2220      	movs	r2, #32
 800978c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	2200      	movs	r2, #0
 8009794:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009798:	2300      	movs	r3, #0
}
 800979a:	4618      	mov	r0, r3
 800979c:	3710      	adds	r7, #16
 800979e:	46bd      	mov	sp, r7
 80097a0:	bd80      	pop	{r7, pc}
	...

080097a4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80097a4:	b480      	push	{r7}
 80097a6:	b085      	sub	sp, #20
 80097a8:	af00      	add	r7, sp, #0
 80097aa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d108      	bne.n	80097c6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	2201      	movs	r2, #1
 80097b8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	2201      	movs	r2, #1
 80097c0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80097c4:	e031      	b.n	800982a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80097c6:	2310      	movs	r3, #16
 80097c8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80097ca:	2310      	movs	r3, #16
 80097cc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	689b      	ldr	r3, [r3, #8]
 80097d4:	0e5b      	lsrs	r3, r3, #25
 80097d6:	b2db      	uxtb	r3, r3
 80097d8:	f003 0307 	and.w	r3, r3, #7
 80097dc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	689b      	ldr	r3, [r3, #8]
 80097e4:	0f5b      	lsrs	r3, r3, #29
 80097e6:	b2db      	uxtb	r3, r3
 80097e8:	f003 0307 	and.w	r3, r3, #7
 80097ec:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80097ee:	7bbb      	ldrb	r3, [r7, #14]
 80097f0:	7b3a      	ldrb	r2, [r7, #12]
 80097f2:	4911      	ldr	r1, [pc, #68]	@ (8009838 <UARTEx_SetNbDataToProcess+0x94>)
 80097f4:	5c8a      	ldrb	r2, [r1, r2]
 80097f6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80097fa:	7b3a      	ldrb	r2, [r7, #12]
 80097fc:	490f      	ldr	r1, [pc, #60]	@ (800983c <UARTEx_SetNbDataToProcess+0x98>)
 80097fe:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009800:	fb93 f3f2 	sdiv	r3, r3, r2
 8009804:	b29a      	uxth	r2, r3
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800980c:	7bfb      	ldrb	r3, [r7, #15]
 800980e:	7b7a      	ldrb	r2, [r7, #13]
 8009810:	4909      	ldr	r1, [pc, #36]	@ (8009838 <UARTEx_SetNbDataToProcess+0x94>)
 8009812:	5c8a      	ldrb	r2, [r1, r2]
 8009814:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009818:	7b7a      	ldrb	r2, [r7, #13]
 800981a:	4908      	ldr	r1, [pc, #32]	@ (800983c <UARTEx_SetNbDataToProcess+0x98>)
 800981c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800981e:	fb93 f3f2 	sdiv	r3, r3, r2
 8009822:	b29a      	uxth	r2, r3
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800982a:	bf00      	nop
 800982c:	3714      	adds	r7, #20
 800982e:	46bd      	mov	sp, r7
 8009830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009834:	4770      	bx	lr
 8009836:	bf00      	nop
 8009838:	0800ada8 	.word	0x0800ada8
 800983c:	0800adb0 	.word	0x0800adb0

08009840 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8009840:	b580      	push	{r7, lr}
 8009842:	b082      	sub	sp, #8
 8009844:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8009846:	4b11      	ldr	r3, [pc, #68]	@ (800988c <MX_DMA_Init+0x4c>)
 8009848:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800984c:	4a0f      	ldr	r2, [pc, #60]	@ (800988c <MX_DMA_Init+0x4c>)
 800984e:	f043 0301 	orr.w	r3, r3, #1
 8009852:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8009856:	4b0d      	ldr	r3, [pc, #52]	@ (800988c <MX_DMA_Init+0x4c>)
 8009858:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800985c:	f003 0301 	and.w	r3, r3, #1
 8009860:	607b      	str	r3, [r7, #4]
 8009862:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8009864:	2200      	movs	r2, #0
 8009866:	2100      	movs	r1, #0
 8009868:	200b      	movs	r0, #11
 800986a:	f7f7 f8c4 	bl	80009f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800986e:	200b      	movs	r0, #11
 8009870:	f7f7 f8db 	bl	8000a2a <HAL_NVIC_EnableIRQ>
  /* DMAMUX1_OVR_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMAMUX1_OVR_IRQn, 0, 0);
 8009874:	2200      	movs	r2, #0
 8009876:	2100      	movs	r1, #0
 8009878:	2066      	movs	r0, #102	@ 0x66
 800987a:	f7f7 f8bc 	bl	80009f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMAMUX1_OVR_IRQn);
 800987e:	2066      	movs	r0, #102	@ 0x66
 8009880:	f7f7 f8d3 	bl	8000a2a <HAL_NVIC_EnableIRQ>

}
 8009884:	bf00      	nop
 8009886:	3708      	adds	r7, #8
 8009888:	46bd      	mov	sp, r7
 800988a:	bd80      	pop	{r7, pc}
 800988c:	58024400 	.word	0x58024400

08009890 <MX_GPIO_Init>:
/** Configure pins
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 8009890:	b580      	push	{r7, lr}
 8009892:	b088      	sub	sp, #32
 8009894:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009896:	f107 030c 	add.w	r3, r7, #12
 800989a:	2200      	movs	r2, #0
 800989c:	601a      	str	r2, [r3, #0]
 800989e:	605a      	str	r2, [r3, #4]
 80098a0:	609a      	str	r2, [r3, #8]
 80098a2:	60da      	str	r2, [r3, #12]
 80098a4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80098a6:	4b22      	ldr	r3, [pc, #136]	@ (8009930 <MX_GPIO_Init+0xa0>)
 80098a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80098ac:	4a20      	ldr	r2, [pc, #128]	@ (8009930 <MX_GPIO_Init+0xa0>)
 80098ae:	f043 0310 	orr.w	r3, r3, #16
 80098b2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80098b6:	4b1e      	ldr	r3, [pc, #120]	@ (8009930 <MX_GPIO_Init+0xa0>)
 80098b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80098bc:	f003 0310 	and.w	r3, r3, #16
 80098c0:	60bb      	str	r3, [r7, #8]
 80098c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80098c4:	4b1a      	ldr	r3, [pc, #104]	@ (8009930 <MX_GPIO_Init+0xa0>)
 80098c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80098ca:	4a19      	ldr	r2, [pc, #100]	@ (8009930 <MX_GPIO_Init+0xa0>)
 80098cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80098d0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80098d4:	4b16      	ldr	r3, [pc, #88]	@ (8009930 <MX_GPIO_Init+0xa0>)
 80098d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80098da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80098de:	607b      	str	r3, [r7, #4]
 80098e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80098e2:	4b13      	ldr	r3, [pc, #76]	@ (8009930 <MX_GPIO_Init+0xa0>)
 80098e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80098e8:	4a11      	ldr	r2, [pc, #68]	@ (8009930 <MX_GPIO_Init+0xa0>)
 80098ea:	f043 0302 	orr.w	r3, r3, #2
 80098ee:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80098f2:	4b0f      	ldr	r3, [pc, #60]	@ (8009930 <MX_GPIO_Init+0xa0>)
 80098f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80098f8:	f003 0302 	and.w	r3, r3, #2
 80098fc:	603b      	str	r3, [r7, #0]
 80098fe:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin, GPIO_PIN_RESET);
 8009900:	2200      	movs	r2, #0
 8009902:	2180      	movs	r1, #128	@ 0x80
 8009904:	480b      	ldr	r0, [pc, #44]	@ (8009934 <MX_GPIO_Init+0xa4>)
 8009906:	f7fa f8a3 	bl	8003a50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_DEBUG_Pin */
  GPIO_InitStruct.Pin = LED_DEBUG_Pin;
 800990a:	2380      	movs	r3, #128	@ 0x80
 800990c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800990e:	2301      	movs	r3, #1
 8009910:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009912:	2300      	movs	r3, #0
 8009914:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009916:	2300      	movs	r3, #0
 8009918:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_DEBUG_GPIO_Port, &GPIO_InitStruct);
 800991a:	f107 030c 	add.w	r3, r7, #12
 800991e:	4619      	mov	r1, r3
 8009920:	4804      	ldr	r0, [pc, #16]	@ (8009934 <MX_GPIO_Init+0xa4>)
 8009922:	f7f9 fee5 	bl	80036f0 <HAL_GPIO_Init>

}
 8009926:	bf00      	nop
 8009928:	3720      	adds	r7, #32
 800992a:	46bd      	mov	sp, r7
 800992c:	bd80      	pop	{r7, pc}
 800992e:	bf00      	nop
 8009930:	58024400 	.word	0x58024400
 8009934:	58021c00 	.word	0x58021c00

08009938 <uart_log>:
  -14732, -14010, -13279, -12539, -11793, -11039, -10278, -9512, -8739,
  -7962, -7179, -6393, -5602, -4808, -4011, -3212, -2410, -1608, -804
};

static void uart_log(const char *message)
{
 8009938:	b580      	push	{r7, lr}
 800993a:	b082      	sub	sp, #8
 800993c:	af00      	add	r7, sp, #0
 800993e:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&huart1, (uint8_t *)message, (uint16_t)strlen(message), 10);
 8009940:	6878      	ldr	r0, [r7, #4]
 8009942:	f7f6 fccd 	bl	80002e0 <strlen>
 8009946:	4603      	mov	r3, r0
 8009948:	b29a      	uxth	r2, r3
 800994a:	230a      	movs	r3, #10
 800994c:	6879      	ldr	r1, [r7, #4]
 800994e:	4803      	ldr	r0, [pc, #12]	@ (800995c <uart_log+0x24>)
 8009950:	f7fe fe5c 	bl	800860c <HAL_UART_Transmit>
}
 8009954:	bf00      	nop
 8009956:	3708      	adds	r7, #8
 8009958:	46bd      	mov	sp, r7
 800995a:	bd80      	pop	{r7, pc}
 800995c:	240009b4 	.word	0x240009b4

08009960 <audio_fill_samples>:

static void audio_fill_samples(uint32_t sample_offset, uint32_t frame_count)
{
 8009960:	b480      	push	{r7}
 8009962:	b087      	sub	sp, #28
 8009964:	af00      	add	r7, sp, #0
 8009966:	6078      	str	r0, [r7, #4]
 8009968:	6039      	str	r1, [r7, #0]
  uint32_t sample_index = sample_offset;
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	617b      	str	r3, [r7, #20]

  for (uint32_t frame = 0; frame < frame_count; ++frame)
 800996e:	2300      	movs	r3, #0
 8009970:	613b      	str	r3, [r7, #16]
 8009972:	e021      	b.n	80099b8 <audio_fill_samples+0x58>
  {
    uint32_t table_index = (audio_phase >> 16) & (AUDIO_TABLE_SIZE - 1U);
 8009974:	4b16      	ldr	r3, [pc, #88]	@ (80099d0 <audio_fill_samples+0x70>)
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	0c1b      	lsrs	r3, r3, #16
 800997a:	b2db      	uxtb	r3, r3
 800997c:	60fb      	str	r3, [r7, #12]
    int16_t sample = audio_sine_table[table_index];
 800997e:	4a15      	ldr	r2, [pc, #84]	@ (80099d4 <audio_fill_samples+0x74>)
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009986:	817b      	strh	r3, [r7, #10]

    audio_buffer[sample_index++] = sample;
 8009988:	697b      	ldr	r3, [r7, #20]
 800998a:	1c5a      	adds	r2, r3, #1
 800998c:	617a      	str	r2, [r7, #20]
 800998e:	4912      	ldr	r1, [pc, #72]	@ (80099d8 <audio_fill_samples+0x78>)
 8009990:	897a      	ldrh	r2, [r7, #10]
 8009992:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    audio_buffer[sample_index++] = sample;
 8009996:	697b      	ldr	r3, [r7, #20]
 8009998:	1c5a      	adds	r2, r3, #1
 800999a:	617a      	str	r2, [r7, #20]
 800999c:	490e      	ldr	r1, [pc, #56]	@ (80099d8 <audio_fill_samples+0x78>)
 800999e:	897a      	ldrh	r2, [r7, #10]
 80099a0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

    audio_phase += audio_phase_inc;
 80099a4:	4b0a      	ldr	r3, [pc, #40]	@ (80099d0 <audio_fill_samples+0x70>)
 80099a6:	681a      	ldr	r2, [r3, #0]
 80099a8:	4b0c      	ldr	r3, [pc, #48]	@ (80099dc <audio_fill_samples+0x7c>)
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	4413      	add	r3, r2
 80099ae:	4a08      	ldr	r2, [pc, #32]	@ (80099d0 <audio_fill_samples+0x70>)
 80099b0:	6013      	str	r3, [r2, #0]
  for (uint32_t frame = 0; frame < frame_count; ++frame)
 80099b2:	693b      	ldr	r3, [r7, #16]
 80099b4:	3301      	adds	r3, #1
 80099b6:	613b      	str	r3, [r7, #16]
 80099b8:	693a      	ldr	r2, [r7, #16]
 80099ba:	683b      	ldr	r3, [r7, #0]
 80099bc:	429a      	cmp	r2, r3
 80099be:	d3d9      	bcc.n	8009974 <audio_fill_samples+0x14>
  }
}
 80099c0:	bf00      	nop
 80099c2:	bf00      	nop
 80099c4:	371c      	adds	r7, #28
 80099c6:	46bd      	mov	sp, r7
 80099c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099cc:	4770      	bx	lr
 80099ce:	bf00      	nop
 80099d0:	24000888 	.word	0x24000888
 80099d4:	0800adb8 	.word	0x0800adb8
 80099d8:	24000080 	.word	0x24000080
 80099dc:	2400088c 	.word	0x2400088c

080099e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80099e0:	b580      	push	{r7, lr}
 80099e2:	b0a8      	sub	sp, #160	@ 0xa0
 80099e4:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80099e6:	f7f6 fe69 	bl	80006bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80099ea:	f000 f8c9 	bl	8009b80 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80099ee:	f7ff ff4f 	bl	8009890 <MX_GPIO_Init>
  const char *msg = "HELLO UART\r\n";
 80099f2:	4b50      	ldr	r3, [pc, #320]	@ (8009b34 <main+0x154>)
 80099f4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), 10);
 80099f8:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80099fc:	f7f6 fc70 	bl	80002e0 <strlen>
 8009a00:	4603      	mov	r3, r0
 8009a02:	b29a      	uxth	r2, r3
 8009a04:	230a      	movs	r3, #10
 8009a06:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 8009a0a:	484b      	ldr	r0, [pc, #300]	@ (8009b38 <main+0x158>)
 8009a0c:	f7fe fdfe 	bl	800860c <HAL_UART_Transmit>
  HAL_Delay(500);
 8009a10:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8009a14:	f7f6 fee4 	bl	80007e0 <HAL_Delay>
  HAL_UART_Transmit(&huart1, (uint8_t*)"UART OK\r\n", 8, 10);
 8009a18:	230a      	movs	r3, #10
 8009a1a:	2208      	movs	r2, #8
 8009a1c:	4947      	ldr	r1, [pc, #284]	@ (8009b3c <main+0x15c>)
 8009a1e:	4846      	ldr	r0, [pc, #280]	@ (8009b38 <main+0x158>)
 8009a20:	f7fe fdf4 	bl	800860c <HAL_UART_Transmit>

  MX_DMA_Init();
 8009a24:	f7ff ff0c 	bl	8009840 <MX_DMA_Init>
  MX_SAI1_Init();
 8009a28:	f000 f962 	bl	8009cf0 <MX_SAI1_Init>
  MX_USART1_UART_Init();
 8009a2c:	f000 fbaa 	bl	800a184 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  char log_buffer[128];
  HAL_StatusTypeDef sai_status;

  audio_phase = 0;
 8009a30:	4b43      	ldr	r3, [pc, #268]	@ (8009b40 <main+0x160>)
 8009a32:	2200      	movs	r2, #0
 8009a34:	601a      	str	r2, [r3, #0]
  audio_phase_inc = (AUDIO_TONE_HZ * AUDIO_TABLE_SIZE * 65536U) / AUDIO_SAMPLE_RATE;
 8009a36:	4b43      	ldr	r3, [pc, #268]	@ (8009b44 <main+0x164>)
 8009a38:	4a43      	ldr	r2, [pc, #268]	@ (8009b48 <main+0x168>)
 8009a3a:	601a      	str	r2, [r3, #0]
  audio_fill_samples(0U, AUDIO_BUFFER_FRAMES);
 8009a3c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8009a40:	2000      	movs	r0, #0
 8009a42:	f7ff ff8d 	bl	8009960 <audio_fill_samples>

  uart_log("SAI1 PCM5100A audio start\r\n");
 8009a46:	4841      	ldr	r0, [pc, #260]	@ (8009b4c <main+0x16c>)
 8009a48:	f7ff ff76 	bl	8009938 <uart_log>
  sai_status = HAL_SAI_Transmit_DMA(&hsai_BlockA1, (uint8_t *)audio_buffer, AUDIO_BUFFER_SAMPLES);
 8009a4c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8009a50:	493f      	ldr	r1, [pc, #252]	@ (8009b50 <main+0x170>)
 8009a52:	4840      	ldr	r0, [pc, #256]	@ (8009b54 <main+0x174>)
 8009a54:	f7fe f8ba 	bl	8007bcc <HAL_SAI_Transmit_DMA>
 8009a58:	4603      	mov	r3, r0
 8009a5a:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b
  if (sai_status != HAL_OK)
 8009a5e:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d00c      	beq.n	8009a80 <main+0xa0>
  {
    snprintf(log_buffer, sizeof(log_buffer),
 8009a66:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8009a6a:	4638      	mov	r0, r7
 8009a6c:	4a3a      	ldr	r2, [pc, #232]	@ (8009b58 <main+0x178>)
 8009a6e:	2180      	movs	r1, #128	@ 0x80
 8009a70:	f000 fc6a 	bl	800a348 <sniprintf>
             "HAL_SAI_Transmit_DMA failed: %lu\r\n", (unsigned long)sai_status);
    uart_log(log_buffer);
 8009a74:	463b      	mov	r3, r7
 8009a76:	4618      	mov	r0, r3
 8009a78:	f7ff ff5e 	bl	8009938 <uart_log>
    Error_Handler();
 8009a7c:	f000 f932 	bl	8009ce4 <Error_Handler>
  }
  uart_log("SAI1 DMA started\r\n");
 8009a80:	4836      	ldr	r0, [pc, #216]	@ (8009b5c <main+0x17c>)
 8009a82:	f7ff ff59 	bl	8009938 <uart_log>

    /* USER CODE BEGIN 3 */
    static uint32_t last_led_tick = 0;
    static uint32_t last_log_tick = 0;
    static uint32_t last_error = 0;
    uint32_t now = HAL_GetTick();
 8009a86:	f7f6 fe9f 	bl	80007c8 <HAL_GetTick>
 8009a8a:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84

    if ((now - last_led_tick) >= 500U)
 8009a8e:	4b34      	ldr	r3, [pc, #208]	@ (8009b60 <main+0x180>)
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8009a96:	1ad3      	subs	r3, r2, r3
 8009a98:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8009a9c:	d307      	bcc.n	8009aae <main+0xce>
    {
      HAL_GPIO_TogglePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin);
 8009a9e:	2180      	movs	r1, #128	@ 0x80
 8009aa0:	4830      	ldr	r0, [pc, #192]	@ (8009b64 <main+0x184>)
 8009aa2:	f7f9 ffee 	bl	8003a82 <HAL_GPIO_TogglePin>
      last_led_tick = now;
 8009aa6:	4a2e      	ldr	r2, [pc, #184]	@ (8009b60 <main+0x180>)
 8009aa8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009aac:	6013      	str	r3, [r2, #0]
    }

    if ((now - last_log_tick) >= 1000U)
 8009aae:	4b2e      	ldr	r3, [pc, #184]	@ (8009b68 <main+0x188>)
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8009ab6:	1ad3      	subs	r3, r2, r3
 8009ab8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009abc:	d3e3      	bcc.n	8009a86 <main+0xa6>
    {
      uint32_t error = HAL_SAI_GetError(&hsai_BlockA1);
 8009abe:	4825      	ldr	r0, [pc, #148]	@ (8009b54 <main+0x174>)
 8009ac0:	f7fe fafc 	bl	80080bc <HAL_SAI_GetError>
 8009ac4:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
      snprintf(log_buffer, sizeof(log_buffer),
               "SAI state=%lu err=0x%08lX half=%lu full=%lu\r\n",
               (unsigned long)hsai_BlockA1.State,
 8009ac8:	4b22      	ldr	r3, [pc, #136]	@ (8009b54 <main+0x174>)
 8009aca:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8009ace:	b2db      	uxtb	r3, r3
      snprintf(log_buffer, sizeof(log_buffer),
 8009ad0:	4619      	mov	r1, r3
 8009ad2:	4b26      	ldr	r3, [pc, #152]	@ (8009b6c <main+0x18c>)
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	4a26      	ldr	r2, [pc, #152]	@ (8009b70 <main+0x190>)
 8009ad8:	6812      	ldr	r2, [r2, #0]
 8009ada:	4638      	mov	r0, r7
 8009adc:	9202      	str	r2, [sp, #8]
 8009ade:	9301      	str	r3, [sp, #4]
 8009ae0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009ae4:	9300      	str	r3, [sp, #0]
 8009ae6:	460b      	mov	r3, r1
 8009ae8:	4a22      	ldr	r2, [pc, #136]	@ (8009b74 <main+0x194>)
 8009aea:	2180      	movs	r1, #128	@ 0x80
 8009aec:	f000 fc2c 	bl	800a348 <sniprintf>
               (unsigned long)error,
               (unsigned long)audio_half_events,
               (unsigned long)audio_full_events);
      uart_log(log_buffer);
 8009af0:	463b      	mov	r3, r7
 8009af2:	4618      	mov	r0, r3
 8009af4:	f7ff ff20 	bl	8009938 <uart_log>

      if (error != 0U && error != last_error)
 8009af8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d014      	beq.n	8009b2a <main+0x14a>
 8009b00:	4b1d      	ldr	r3, [pc, #116]	@ (8009b78 <main+0x198>)
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009b08:	429a      	cmp	r2, r3
 8009b0a:	d00e      	beq.n	8009b2a <main+0x14a>
      {
        snprintf(log_buffer, sizeof(log_buffer),
 8009b0c:	4638      	mov	r0, r7
 8009b0e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009b12:	4a1a      	ldr	r2, [pc, #104]	@ (8009b7c <main+0x19c>)
 8009b14:	2180      	movs	r1, #128	@ 0x80
 8009b16:	f000 fc17 	bl	800a348 <sniprintf>
                 "SAI error detected: 0x%08lX\r\n", (unsigned long)error);
        uart_log(log_buffer);
 8009b1a:	463b      	mov	r3, r7
 8009b1c:	4618      	mov	r0, r3
 8009b1e:	f7ff ff0b 	bl	8009938 <uart_log>
        last_error = error;
 8009b22:	4a15      	ldr	r2, [pc, #84]	@ (8009b78 <main+0x198>)
 8009b24:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009b28:	6013      	str	r3, [r2, #0]
      }

      last_log_tick = now;
 8009b2a:	4a0f      	ldr	r2, [pc, #60]	@ (8009b68 <main+0x188>)
 8009b2c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009b30:	6013      	str	r3, [r2, #0]
  {
 8009b32:	e7a8      	b.n	8009a86 <main+0xa6>
 8009b34:	0800acc8 	.word	0x0800acc8
 8009b38:	240009b4 	.word	0x240009b4
 8009b3c:	0800acd8 	.word	0x0800acd8
 8009b40:	24000888 	.word	0x24000888
 8009b44:	2400088c 	.word	0x2400088c
 8009b48:	000158c5 	.word	0x000158c5
 8009b4c:	0800ace4 	.word	0x0800ace4
 8009b50:	24000080 	.word	0x24000080
 8009b54:	2400089c 	.word	0x2400089c
 8009b58:	0800ad00 	.word	0x0800ad00
 8009b5c:	0800ad24 	.word	0x0800ad24
 8009b60:	24000890 	.word	0x24000890
 8009b64:	58021c00 	.word	0x58021c00
 8009b68:	24000894 	.word	0x24000894
 8009b6c:	24000880 	.word	0x24000880
 8009b70:	24000884 	.word	0x24000884
 8009b74:	0800ad38 	.word	0x0800ad38
 8009b78:	24000898 	.word	0x24000898
 8009b7c:	0800ad68 	.word	0x0800ad68

08009b80 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8009b80:	b580      	push	{r7, lr}
 8009b82:	b09c      	sub	sp, #112	@ 0x70
 8009b84:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8009b86:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009b8a:	224c      	movs	r2, #76	@ 0x4c
 8009b8c:	2100      	movs	r1, #0
 8009b8e:	4618      	mov	r0, r3
 8009b90:	f000 fc10 	bl	800a3b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8009b94:	1d3b      	adds	r3, r7, #4
 8009b96:	2220      	movs	r2, #32
 8009b98:	2100      	movs	r1, #0
 8009b9a:	4618      	mov	r0, r3
 8009b9c:	f000 fc0a 	bl	800a3b4 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8009ba0:	2002      	movs	r0, #2
 8009ba2:	f7f9 ff89 	bl	8003ab8 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8009ba6:	2300      	movs	r3, #0
 8009ba8:	603b      	str	r3, [r7, #0]
 8009baa:	4b30      	ldr	r3, [pc, #192]	@ (8009c6c <SystemClock_Config+0xec>)
 8009bac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bae:	4a2f      	ldr	r2, [pc, #188]	@ (8009c6c <SystemClock_Config+0xec>)
 8009bb0:	f023 0301 	bic.w	r3, r3, #1
 8009bb4:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009bb6:	4b2d      	ldr	r3, [pc, #180]	@ (8009c6c <SystemClock_Config+0xec>)
 8009bb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bba:	f003 0301 	and.w	r3, r3, #1
 8009bbe:	603b      	str	r3, [r7, #0]
 8009bc0:	4b2b      	ldr	r3, [pc, #172]	@ (8009c70 <SystemClock_Config+0xf0>)
 8009bc2:	699b      	ldr	r3, [r3, #24]
 8009bc4:	4a2a      	ldr	r2, [pc, #168]	@ (8009c70 <SystemClock_Config+0xf0>)
 8009bc6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009bca:	6193      	str	r3, [r2, #24]
 8009bcc:	4b28      	ldr	r3, [pc, #160]	@ (8009c70 <SystemClock_Config+0xf0>)
 8009bce:	699b      	ldr	r3, [r3, #24]
 8009bd0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8009bd4:	603b      	str	r3, [r7, #0]
 8009bd6:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8009bd8:	bf00      	nop
 8009bda:	4b25      	ldr	r3, [pc, #148]	@ (8009c70 <SystemClock_Config+0xf0>)
 8009bdc:	699b      	ldr	r3, [r3, #24]
 8009bde:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009be2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009be6:	d1f8      	bne.n	8009bda <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8009be8:	2301      	movs	r3, #1
 8009bea:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8009bec:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8009bf0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8009bf2:	2302      	movs	r3, #2
 8009bf4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8009bf6:	2302      	movs	r3, #2
 8009bf8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8009bfa:	2305      	movs	r3, #5
 8009bfc:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 160;
 8009bfe:	23a0      	movs	r3, #160	@ 0xa0
 8009c00:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8009c02:	2302      	movs	r3, #2
 8009c04:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8009c06:	2304      	movs	r3, #4
 8009c08:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8009c0a:	2302      	movs	r3, #2
 8009c0c:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8009c0e:	2308      	movs	r3, #8
 8009c10:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8009c12:	2300      	movs	r3, #0
 8009c14:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8009c16:	2300      	movs	r3, #0
 8009c18:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8009c1a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009c1e:	4618      	mov	r0, r3
 8009c20:	f7f9 ff84 	bl	8003b2c <HAL_RCC_OscConfig>
 8009c24:	4603      	mov	r3, r0
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d001      	beq.n	8009c2e <SystemClock_Config+0xae>
  {
    Error_Handler();
 8009c2a:	f000 f85b 	bl	8009ce4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8009c2e:	233f      	movs	r3, #63	@ 0x3f
 8009c30:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8009c32:	2303      	movs	r3, #3
 8009c34:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8009c36:	2300      	movs	r3, #0
 8009c38:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8009c3a:	2308      	movs	r3, #8
 8009c3c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8009c3e:	2340      	movs	r3, #64	@ 0x40
 8009c40:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8009c42:	2340      	movs	r3, #64	@ 0x40
 8009c44:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8009c46:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009c4a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8009c4c:	2340      	movs	r3, #64	@ 0x40
 8009c4e:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8009c50:	1d3b      	adds	r3, r7, #4
 8009c52:	2102      	movs	r1, #2
 8009c54:	4618      	mov	r0, r3
 8009c56:	f7fa fbc3 	bl	80043e0 <HAL_RCC_ClockConfig>
 8009c5a:	4603      	mov	r3, r0
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d001      	beq.n	8009c64 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 8009c60:	f000 f840 	bl	8009ce4 <Error_Handler>
  }
}
 8009c64:	bf00      	nop
 8009c66:	3770      	adds	r7, #112	@ 0x70
 8009c68:	46bd      	mov	sp, r7
 8009c6a:	bd80      	pop	{r7, pc}
 8009c6c:	58000400 	.word	0x58000400
 8009c70:	58024800 	.word	0x58024800

08009c74 <HAL_SAI_TxHalfCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8009c74:	b580      	push	{r7, lr}
 8009c76:	b082      	sub	sp, #8
 8009c78:	af00      	add	r7, sp, #0
 8009c7a:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_A)
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	4a08      	ldr	r2, [pc, #32]	@ (8009ca4 <HAL_SAI_TxHalfCpltCallback+0x30>)
 8009c82:	4293      	cmp	r3, r2
 8009c84:	d109      	bne.n	8009c9a <HAL_SAI_TxHalfCpltCallback+0x26>
  {
    audio_fill_samples(0U, AUDIO_FRAMES_PER_HALF);
 8009c86:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8009c8a:	2000      	movs	r0, #0
 8009c8c:	f7ff fe68 	bl	8009960 <audio_fill_samples>
    audio_half_events++;
 8009c90:	4b05      	ldr	r3, [pc, #20]	@ (8009ca8 <HAL_SAI_TxHalfCpltCallback+0x34>)
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	3301      	adds	r3, #1
 8009c96:	4a04      	ldr	r2, [pc, #16]	@ (8009ca8 <HAL_SAI_TxHalfCpltCallback+0x34>)
 8009c98:	6013      	str	r3, [r2, #0]
  }
}
 8009c9a:	bf00      	nop
 8009c9c:	3708      	adds	r7, #8
 8009c9e:	46bd      	mov	sp, r7
 8009ca0:	bd80      	pop	{r7, pc}
 8009ca2:	bf00      	nop
 8009ca4:	40015804 	.word	0x40015804
 8009ca8:	24000880 	.word	0x24000880

08009cac <HAL_SAI_TxCpltCallback>:

void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8009cac:	b580      	push	{r7, lr}
 8009cae:	b082      	sub	sp, #8
 8009cb0:	af00      	add	r7, sp, #0
 8009cb2:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_A)
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	4a08      	ldr	r2, [pc, #32]	@ (8009cdc <HAL_SAI_TxCpltCallback+0x30>)
 8009cba:	4293      	cmp	r3, r2
 8009cbc:	d10a      	bne.n	8009cd4 <HAL_SAI_TxCpltCallback+0x28>
  {
    audio_fill_samples(AUDIO_FRAMES_PER_HALF * AUDIO_CHANNELS, AUDIO_FRAMES_PER_HALF);
 8009cbe:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8009cc2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8009cc6:	f7ff fe4b 	bl	8009960 <audio_fill_samples>
    audio_full_events++;
 8009cca:	4b05      	ldr	r3, [pc, #20]	@ (8009ce0 <HAL_SAI_TxCpltCallback+0x34>)
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	3301      	adds	r3, #1
 8009cd0:	4a03      	ldr	r2, [pc, #12]	@ (8009ce0 <HAL_SAI_TxCpltCallback+0x34>)
 8009cd2:	6013      	str	r3, [r2, #0]
  }
}
 8009cd4:	bf00      	nop
 8009cd6:	3708      	adds	r7, #8
 8009cd8:	46bd      	mov	sp, r7
 8009cda:	bd80      	pop	{r7, pc}
 8009cdc:	40015804 	.word	0x40015804
 8009ce0:	24000884 	.word	0x24000884

08009ce4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8009ce4:	b480      	push	{r7}
 8009ce6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8009ce8:	b672      	cpsid	i
}
 8009cea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8009cec:	bf00      	nop
 8009cee:	e7fd      	b.n	8009cec <Error_Handler+0x8>

08009cf0 <MX_SAI1_Init>:
SAI_HandleTypeDef hsai_BlockA1;
DMA_HandleTypeDef hdma_sai1_a;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 8009cf0:	b580      	push	{r7, lr}
 8009cf2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */

  hsai_BlockA1.Instance = SAI1_Block_A;
 8009cf4:	4b19      	ldr	r3, [pc, #100]	@ (8009d5c <MX_SAI1_Init+0x6c>)
 8009cf6:	4a1a      	ldr	r2, [pc, #104]	@ (8009d60 <MX_SAI1_Init+0x70>)
 8009cf8:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8009cfa:	4b18      	ldr	r3, [pc, #96]	@ (8009d5c <MX_SAI1_Init+0x6c>)
 8009cfc:	2200      	movs	r2, #0
 8009cfe:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8009d00:	4b16      	ldr	r3, [pc, #88]	@ (8009d5c <MX_SAI1_Init+0x6c>)
 8009d02:	2200      	movs	r2, #0
 8009d04:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_ENABLE;
 8009d06:	4b15      	ldr	r3, [pc, #84]	@ (8009d5c <MX_SAI1_Init+0x6c>)
 8009d08:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8009d0c:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.NoDivider = SAI_MCK_OVERSAMPLING_DISABLE;
 8009d0e:	4b13      	ldr	r3, [pc, #76]	@ (8009d5c <MX_SAI1_Init+0x6c>)
 8009d10:	2200      	movs	r2, #0
 8009d12:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_ENABLE;
 8009d14:	4b11      	ldr	r3, [pc, #68]	@ (8009d5c <MX_SAI1_Init+0x6c>)
 8009d16:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8009d1a:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8009d1c:	4b0f      	ldr	r3, [pc, #60]	@ (8009d5c <MX_SAI1_Init+0x6c>)
 8009d1e:	2201      	movs	r2, #1
 8009d20:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_44K;
 8009d22:	4b0e      	ldr	r3, [pc, #56]	@ (8009d5c <MX_SAI1_Init+0x6c>)
 8009d24:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8009d28:	621a      	str	r2, [r3, #32]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8009d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8009d5c <MX_SAI1_Init+0x6c>)
 8009d2c:	2200      	movs	r2, #0
 8009d2e:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8009d30:	4b0a      	ldr	r3, [pc, #40]	@ (8009d5c <MX_SAI1_Init+0x6c>)
 8009d32:	2200      	movs	r2, #0
 8009d34:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8009d36:	4b09      	ldr	r3, [pc, #36]	@ (8009d5c <MX_SAI1_Init+0x6c>)
 8009d38:	2200      	movs	r2, #0
 8009d3a:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8009d3c:	4b07      	ldr	r3, [pc, #28]	@ (8009d5c <MX_SAI1_Init+0x6c>)
 8009d3e:	2200      	movs	r2, #0
 8009d40:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SAI_InitProtocol(&hsai_BlockA1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8009d42:	2302      	movs	r3, #2
 8009d44:	2200      	movs	r2, #0
 8009d46:	2100      	movs	r1, #0
 8009d48:	4804      	ldr	r0, [pc, #16]	@ (8009d5c <MX_SAI1_Init+0x6c>)
 8009d4a:	f7fd fbd3 	bl	80074f4 <HAL_SAI_InitProtocol>
 8009d4e:	4603      	mov	r3, r0
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d001      	beq.n	8009d58 <MX_SAI1_Init+0x68>
  {
    Error_Handler();
 8009d54:	f7ff ffc6 	bl	8009ce4 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8009d58:	bf00      	nop
 8009d5a:	bd80      	pop	{r7, pc}
 8009d5c:	2400089c 	.word	0x2400089c
 8009d60:	40015804 	.word	0x40015804

08009d64 <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 8009d64:	b580      	push	{r7, lr}
 8009d66:	b0ba      	sub	sp, #232	@ 0xe8
 8009d68:	af00      	add	r7, sp, #0
 8009d6a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8009d6c:	f107 0310 	add.w	r3, r7, #16
 8009d70:	22c0      	movs	r2, #192	@ 0xc0
 8009d72:	2100      	movs	r1, #0
 8009d74:	4618      	mov	r0, r3
 8009d76:	f000 fb1d 	bl	800a3b4 <memset>
/* SAI1 */
    if(saiHandle->Instance==SAI1_Block_A)
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	4a51      	ldr	r2, [pc, #324]	@ (8009ec4 <HAL_SAI_MspInit+0x160>)
 8009d80:	4293      	cmp	r3, r2
 8009d82:	f040 809a 	bne.w	8009eba <HAL_SAI_MspInit+0x156>
    {
    /* SAI1 clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 8009d86:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009d8a:	f04f 0300 	mov.w	r3, #0
 8009d8e:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 25;
 8009d92:	2319      	movs	r3, #25
 8009d94:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2N = 429;
 8009d96:	f240 13ad 	movw	r3, #429	@ 0x1ad
 8009d9a:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2P = 38;
 8009d9c:	2326      	movs	r3, #38	@ 0x26
 8009d9e:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2Q = 1;
 8009da0:	2301      	movs	r3, #1
 8009da2:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8009da4:	2302      	movs	r3, #2
 8009da6:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_0;
 8009da8:	2300      	movs	r3, #0
 8009daa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8009dac:	2300      	movs	r3, #0
 8009dae:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0.0;
 8009db0:	2300      	movs	r3, #0
 8009db2:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL2;
 8009db4:	2301      	movs	r3, #1
 8009db6:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8009db8:	f107 0310 	add.w	r3, r7, #16
 8009dbc:	4618      	mov	r0, r3
 8009dbe:	f7fa fe9b 	bl	8004af8 <HAL_RCCEx_PeriphCLKConfig>
 8009dc2:	4603      	mov	r3, r0
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d001      	beq.n	8009dcc <HAL_SAI_MspInit+0x68>
    {
      Error_Handler();
 8009dc8:	f7ff ff8c 	bl	8009ce4 <Error_Handler>
    }

    if (SAI1_client == 0)
 8009dcc:	4b3e      	ldr	r3, [pc, #248]	@ (8009ec8 <HAL_SAI_MspInit+0x164>)
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d116      	bne.n	8009e02 <HAL_SAI_MspInit+0x9e>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8009dd4:	4b3d      	ldr	r3, [pc, #244]	@ (8009ecc <HAL_SAI_MspInit+0x168>)
 8009dd6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009dda:	4a3c      	ldr	r2, [pc, #240]	@ (8009ecc <HAL_SAI_MspInit+0x168>)
 8009ddc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8009de0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8009de4:	4b39      	ldr	r3, [pc, #228]	@ (8009ecc <HAL_SAI_MspInit+0x168>)
 8009de6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009dea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009dee:	60fb      	str	r3, [r7, #12]
 8009df0:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI1_IRQn, 5, 0);
 8009df2:	2200      	movs	r2, #0
 8009df4:	2105      	movs	r1, #5
 8009df6:	2057      	movs	r0, #87	@ 0x57
 8009df8:	f7f6 fdfd 	bl	80009f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI1_IRQn);
 8009dfc:	2057      	movs	r0, #87	@ 0x57
 8009dfe:	f7f6 fe14 	bl	8000a2a <HAL_NVIC_EnableIRQ>
    }
    SAI1_client ++;
 8009e02:	4b31      	ldr	r3, [pc, #196]	@ (8009ec8 <HAL_SAI_MspInit+0x164>)
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	3301      	adds	r3, #1
 8009e08:	4a2f      	ldr	r2, [pc, #188]	@ (8009ec8 <HAL_SAI_MspInit+0x164>)
 8009e0a:	6013      	str	r3, [r2, #0]
    /**SAI1_A_Block_A GPIO Configuration
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8009e0c:	2370      	movs	r3, #112	@ 0x70
 8009e0e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009e12:	2302      	movs	r3, #2
 8009e14:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009e18:	2300      	movs	r3, #0
 8009e1a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009e1e:	2300      	movs	r3, #0
 8009e20:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8009e24:	2306      	movs	r3, #6
 8009e26:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8009e2a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8009e2e:	4619      	mov	r1, r3
 8009e30:	4827      	ldr	r0, [pc, #156]	@ (8009ed0 <HAL_SAI_MspInit+0x16c>)
 8009e32:	f7f9 fc5d 	bl	80036f0 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai1_a.Instance = DMA1_Stream0;
 8009e36:	4b27      	ldr	r3, [pc, #156]	@ (8009ed4 <HAL_SAI_MspInit+0x170>)
 8009e38:	4a27      	ldr	r2, [pc, #156]	@ (8009ed8 <HAL_SAI_MspInit+0x174>)
 8009e3a:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Request = DMA_REQUEST_SAI1_A;
 8009e3c:	4b25      	ldr	r3, [pc, #148]	@ (8009ed4 <HAL_SAI_MspInit+0x170>)
 8009e3e:	2257      	movs	r2, #87	@ 0x57
 8009e40:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8009e42:	4b24      	ldr	r3, [pc, #144]	@ (8009ed4 <HAL_SAI_MspInit+0x170>)
 8009e44:	2240      	movs	r2, #64	@ 0x40
 8009e46:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8009e48:	4b22      	ldr	r3, [pc, #136]	@ (8009ed4 <HAL_SAI_MspInit+0x170>)
 8009e4a:	2200      	movs	r2, #0
 8009e4c:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 8009e4e:	4b21      	ldr	r3, [pc, #132]	@ (8009ed4 <HAL_SAI_MspInit+0x170>)
 8009e50:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8009e54:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8009e56:	4b1f      	ldr	r3, [pc, #124]	@ (8009ed4 <HAL_SAI_MspInit+0x170>)
 8009e58:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009e5c:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8009e5e:	4b1d      	ldr	r3, [pc, #116]	@ (8009ed4 <HAL_SAI_MspInit+0x170>)
 8009e60:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8009e64:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 8009e66:	4b1b      	ldr	r3, [pc, #108]	@ (8009ed4 <HAL_SAI_MspInit+0x170>)
 8009e68:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009e6c:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_HIGH;
 8009e6e:	4b19      	ldr	r3, [pc, #100]	@ (8009ed4 <HAL_SAI_MspInit+0x170>)
 8009e70:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8009e74:	621a      	str	r2, [r3, #32]
    hdma_sai1_a.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8009e76:	4b17      	ldr	r3, [pc, #92]	@ (8009ed4 <HAL_SAI_MspInit+0x170>)
 8009e78:	2204      	movs	r2, #4
 8009e7a:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai1_a.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 8009e7c:	4b15      	ldr	r3, [pc, #84]	@ (8009ed4 <HAL_SAI_MspInit+0x170>)
 8009e7e:	2200      	movs	r2, #0
 8009e80:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai1_a.Init.MemBurst = DMA_MBURST_SINGLE;
 8009e82:	4b14      	ldr	r3, [pc, #80]	@ (8009ed4 <HAL_SAI_MspInit+0x170>)
 8009e84:	2200      	movs	r2, #0
 8009e86:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai1_a.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8009e88:	4b12      	ldr	r3, [pc, #72]	@ (8009ed4 <HAL_SAI_MspInit+0x170>)
 8009e8a:	2200      	movs	r2, #0
 8009e8c:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 8009e8e:	4811      	ldr	r0, [pc, #68]	@ (8009ed4 <HAL_SAI_MspInit+0x170>)
 8009e90:	f7f6 fde6 	bl	8000a60 <HAL_DMA_Init>
 8009e94:	4603      	mov	r3, r0
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d001      	beq.n	8009e9e <HAL_SAI_MspInit+0x13a>
    {
      Error_Handler();
 8009e9a:	f7ff ff23 	bl	8009ce4 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai1_a);
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	4a0c      	ldr	r2, [pc, #48]	@ (8009ed4 <HAL_SAI_MspInit+0x170>)
 8009ea2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8009ea6:	4a0b      	ldr	r2, [pc, #44]	@ (8009ed4 <HAL_SAI_MspInit+0x170>)
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai1_a);
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	4a09      	ldr	r2, [pc, #36]	@ (8009ed4 <HAL_SAI_MspInit+0x170>)
 8009eb0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8009eb4:	4a07      	ldr	r2, [pc, #28]	@ (8009ed4 <HAL_SAI_MspInit+0x170>)
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	6393      	str	r3, [r2, #56]	@ 0x38
    }
}
 8009eba:	bf00      	nop
 8009ebc:	37e8      	adds	r7, #232	@ 0xe8
 8009ebe:	46bd      	mov	sp, r7
 8009ec0:	bd80      	pop	{r7, pc}
 8009ec2:	bf00      	nop
 8009ec4:	40015804 	.word	0x40015804
 8009ec8:	240009ac 	.word	0x240009ac
 8009ecc:	58024400 	.word	0x58024400
 8009ed0:	58021000 	.word	0x58021000
 8009ed4:	24000934 	.word	0x24000934
 8009ed8:	40020010 	.word	0x40020010

08009edc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8009edc:	b480      	push	{r7}
 8009ede:	b083      	sub	sp, #12
 8009ee0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009ee2:	4b0a      	ldr	r3, [pc, #40]	@ (8009f0c <HAL_MspInit+0x30>)
 8009ee4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8009ee8:	4a08      	ldr	r2, [pc, #32]	@ (8009f0c <HAL_MspInit+0x30>)
 8009eea:	f043 0302 	orr.w	r3, r3, #2
 8009eee:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8009ef2:	4b06      	ldr	r3, [pc, #24]	@ (8009f0c <HAL_MspInit+0x30>)
 8009ef4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8009ef8:	f003 0302 	and.w	r3, r3, #2
 8009efc:	607b      	str	r3, [r7, #4]
 8009efe:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8009f00:	bf00      	nop
 8009f02:	370c      	adds	r7, #12
 8009f04:	46bd      	mov	sp, r7
 8009f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f0a:	4770      	bx	lr
 8009f0c:	58024400 	.word	0x58024400

08009f10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8009f10:	b480      	push	{r7}
 8009f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8009f14:	bf00      	nop
 8009f16:	e7fd      	b.n	8009f14 <NMI_Handler+0x4>

08009f18 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8009f18:	b480      	push	{r7}
 8009f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8009f1c:	bf00      	nop
 8009f1e:	e7fd      	b.n	8009f1c <HardFault_Handler+0x4>

08009f20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8009f20:	b480      	push	{r7}
 8009f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8009f24:	bf00      	nop
 8009f26:	e7fd      	b.n	8009f24 <MemManage_Handler+0x4>

08009f28 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8009f28:	b480      	push	{r7}
 8009f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8009f2c:	bf00      	nop
 8009f2e:	e7fd      	b.n	8009f2c <BusFault_Handler+0x4>

08009f30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8009f30:	b480      	push	{r7}
 8009f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8009f34:	bf00      	nop
 8009f36:	e7fd      	b.n	8009f34 <UsageFault_Handler+0x4>

08009f38 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8009f38:	b480      	push	{r7}
 8009f3a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8009f3c:	bf00      	nop
 8009f3e:	46bd      	mov	sp, r7
 8009f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f44:	4770      	bx	lr

08009f46 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8009f46:	b480      	push	{r7}
 8009f48:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8009f4a:	bf00      	nop
 8009f4c:	46bd      	mov	sp, r7
 8009f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f52:	4770      	bx	lr

08009f54 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8009f54:	b480      	push	{r7}
 8009f56:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8009f58:	bf00      	nop
 8009f5a:	46bd      	mov	sp, r7
 8009f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f60:	4770      	bx	lr

08009f62 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8009f62:	b580      	push	{r7, lr}
 8009f64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8009f66:	f7f6 fc1b 	bl	80007a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8009f6a:	bf00      	nop
 8009f6c:	bd80      	pop	{r7, pc}
	...

08009f70 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8009f70:	b580      	push	{r7, lr}
 8009f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 8009f74:	4802      	ldr	r0, [pc, #8]	@ (8009f80 <DMA1_Stream0_IRQHandler+0x10>)
 8009f76:	f7f8 f89d 	bl	80020b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8009f7a:	bf00      	nop
 8009f7c:	bd80      	pop	{r7, pc}
 8009f7e:	bf00      	nop
 8009f80:	24000934 	.word	0x24000934

08009f84 <SAI1_IRQHandler>:

/**
  * @brief This function handles SAI1 global interrupt.
  */
void SAI1_IRQHandler(void)
{
 8009f84:	b580      	push	{r7, lr}
 8009f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SAI1_IRQn 0 */

  /* USER CODE END SAI1_IRQn 0 */
  HAL_SAI_IRQHandler(&hsai_BlockA1);
 8009f88:	4802      	ldr	r0, [pc, #8]	@ (8009f94 <SAI1_IRQHandler+0x10>)
 8009f8a:	f7fd fed5 	bl	8007d38 <HAL_SAI_IRQHandler>
  /* USER CODE BEGIN SAI1_IRQn 1 */

  /* USER CODE END SAI1_IRQn 1 */
}
 8009f8e:	bf00      	nop
 8009f90:	bd80      	pop	{r7, pc}
 8009f92:	bf00      	nop
 8009f94:	2400089c 	.word	0x2400089c

08009f98 <DMAMUX1_OVR_IRQHandler>:

/**
  * @brief This function handles DMAMUX1 overrun interrupt.
  */
void DMAMUX1_OVR_IRQHandler(void)
{
 8009f98:	b480      	push	{r7}
 8009f9a:	af00      	add	r7, sp, #0

  /* USER CODE END DMAMUX1_OVR_IRQn 0 */
  /* USER CODE BEGIN DMAMUX1_OVR_IRQn 1 */

  /* USER CODE END DMAMUX1_OVR_IRQn 1 */
}
 8009f9c:	bf00      	nop
 8009f9e:	46bd      	mov	sp, r7
 8009fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa4:	4770      	bx	lr
	...

08009fa8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8009fa8:	b580      	push	{r7, lr}
 8009faa:	b086      	sub	sp, #24
 8009fac:	af00      	add	r7, sp, #0
 8009fae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8009fb0:	4a14      	ldr	r2, [pc, #80]	@ (800a004 <_sbrk+0x5c>)
 8009fb2:	4b15      	ldr	r3, [pc, #84]	@ (800a008 <_sbrk+0x60>)
 8009fb4:	1ad3      	subs	r3, r2, r3
 8009fb6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8009fb8:	697b      	ldr	r3, [r7, #20]
 8009fba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8009fbc:	4b13      	ldr	r3, [pc, #76]	@ (800a00c <_sbrk+0x64>)
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d102      	bne.n	8009fca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8009fc4:	4b11      	ldr	r3, [pc, #68]	@ (800a00c <_sbrk+0x64>)
 8009fc6:	4a12      	ldr	r2, [pc, #72]	@ (800a010 <_sbrk+0x68>)
 8009fc8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8009fca:	4b10      	ldr	r3, [pc, #64]	@ (800a00c <_sbrk+0x64>)
 8009fcc:	681a      	ldr	r2, [r3, #0]
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	4413      	add	r3, r2
 8009fd2:	693a      	ldr	r2, [r7, #16]
 8009fd4:	429a      	cmp	r2, r3
 8009fd6:	d207      	bcs.n	8009fe8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8009fd8:	f000 f9f4 	bl	800a3c4 <__errno>
 8009fdc:	4603      	mov	r3, r0
 8009fde:	220c      	movs	r2, #12
 8009fe0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8009fe2:	f04f 33ff 	mov.w	r3, #4294967295
 8009fe6:	e009      	b.n	8009ffc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8009fe8:	4b08      	ldr	r3, [pc, #32]	@ (800a00c <_sbrk+0x64>)
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8009fee:	4b07      	ldr	r3, [pc, #28]	@ (800a00c <_sbrk+0x64>)
 8009ff0:	681a      	ldr	r2, [r3, #0]
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	4413      	add	r3, r2
 8009ff6:	4a05      	ldr	r2, [pc, #20]	@ (800a00c <_sbrk+0x64>)
 8009ff8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8009ffa:	68fb      	ldr	r3, [r7, #12]
}
 8009ffc:	4618      	mov	r0, r3
 8009ffe:	3718      	adds	r7, #24
 800a000:	46bd      	mov	sp, r7
 800a002:	bd80      	pop	{r7, pc}
 800a004:	24080000 	.word	0x24080000
 800a008:	00000400 	.word	0x00000400
 800a00c:	240009b0 	.word	0x240009b0
 800a010:	24000b90 	.word	0x24000b90

0800a014 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800a014:	b480      	push	{r7}
 800a016:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800a018:	4b43      	ldr	r3, [pc, #268]	@ (800a128 <SystemInit+0x114>)
 800a01a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a01e:	4a42      	ldr	r2, [pc, #264]	@ (800a128 <SystemInit+0x114>)
 800a020:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a024:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800a028:	4b40      	ldr	r3, [pc, #256]	@ (800a12c <SystemInit+0x118>)
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	f003 030f 	and.w	r3, r3, #15
 800a030:	2b06      	cmp	r3, #6
 800a032:	d807      	bhi.n	800a044 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800a034:	4b3d      	ldr	r3, [pc, #244]	@ (800a12c <SystemInit+0x118>)
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	f023 030f 	bic.w	r3, r3, #15
 800a03c:	4a3b      	ldr	r2, [pc, #236]	@ (800a12c <SystemInit+0x118>)
 800a03e:	f043 0307 	orr.w	r3, r3, #7
 800a042:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800a044:	4b3a      	ldr	r3, [pc, #232]	@ (800a130 <SystemInit+0x11c>)
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	4a39      	ldr	r2, [pc, #228]	@ (800a130 <SystemInit+0x11c>)
 800a04a:	f043 0301 	orr.w	r3, r3, #1
 800a04e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800a050:	4b37      	ldr	r3, [pc, #220]	@ (800a130 <SystemInit+0x11c>)
 800a052:	2200      	movs	r2, #0
 800a054:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800a056:	4b36      	ldr	r3, [pc, #216]	@ (800a130 <SystemInit+0x11c>)
 800a058:	681a      	ldr	r2, [r3, #0]
 800a05a:	4935      	ldr	r1, [pc, #212]	@ (800a130 <SystemInit+0x11c>)
 800a05c:	4b35      	ldr	r3, [pc, #212]	@ (800a134 <SystemInit+0x120>)
 800a05e:	4013      	ands	r3, r2
 800a060:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800a062:	4b32      	ldr	r3, [pc, #200]	@ (800a12c <SystemInit+0x118>)
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	f003 0308 	and.w	r3, r3, #8
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d007      	beq.n	800a07e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800a06e:	4b2f      	ldr	r3, [pc, #188]	@ (800a12c <SystemInit+0x118>)
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	f023 030f 	bic.w	r3, r3, #15
 800a076:	4a2d      	ldr	r2, [pc, #180]	@ (800a12c <SystemInit+0x118>)
 800a078:	f043 0307 	orr.w	r3, r3, #7
 800a07c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800a07e:	4b2c      	ldr	r3, [pc, #176]	@ (800a130 <SystemInit+0x11c>)
 800a080:	2200      	movs	r2, #0
 800a082:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800a084:	4b2a      	ldr	r3, [pc, #168]	@ (800a130 <SystemInit+0x11c>)
 800a086:	2200      	movs	r2, #0
 800a088:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800a08a:	4b29      	ldr	r3, [pc, #164]	@ (800a130 <SystemInit+0x11c>)
 800a08c:	2200      	movs	r2, #0
 800a08e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800a090:	4b27      	ldr	r3, [pc, #156]	@ (800a130 <SystemInit+0x11c>)
 800a092:	4a29      	ldr	r2, [pc, #164]	@ (800a138 <SystemInit+0x124>)
 800a094:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800a096:	4b26      	ldr	r3, [pc, #152]	@ (800a130 <SystemInit+0x11c>)
 800a098:	4a28      	ldr	r2, [pc, #160]	@ (800a13c <SystemInit+0x128>)
 800a09a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800a09c:	4b24      	ldr	r3, [pc, #144]	@ (800a130 <SystemInit+0x11c>)
 800a09e:	4a28      	ldr	r2, [pc, #160]	@ (800a140 <SystemInit+0x12c>)
 800a0a0:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800a0a2:	4b23      	ldr	r3, [pc, #140]	@ (800a130 <SystemInit+0x11c>)
 800a0a4:	2200      	movs	r2, #0
 800a0a6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800a0a8:	4b21      	ldr	r3, [pc, #132]	@ (800a130 <SystemInit+0x11c>)
 800a0aa:	4a25      	ldr	r2, [pc, #148]	@ (800a140 <SystemInit+0x12c>)
 800a0ac:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800a0ae:	4b20      	ldr	r3, [pc, #128]	@ (800a130 <SystemInit+0x11c>)
 800a0b0:	2200      	movs	r2, #0
 800a0b2:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800a0b4:	4b1e      	ldr	r3, [pc, #120]	@ (800a130 <SystemInit+0x11c>)
 800a0b6:	4a22      	ldr	r2, [pc, #136]	@ (800a140 <SystemInit+0x12c>)
 800a0b8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800a0ba:	4b1d      	ldr	r3, [pc, #116]	@ (800a130 <SystemInit+0x11c>)
 800a0bc:	2200      	movs	r2, #0
 800a0be:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800a0c0:	4b1b      	ldr	r3, [pc, #108]	@ (800a130 <SystemInit+0x11c>)
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	4a1a      	ldr	r2, [pc, #104]	@ (800a130 <SystemInit+0x11c>)
 800a0c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a0ca:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800a0cc:	4b18      	ldr	r3, [pc, #96]	@ (800a130 <SystemInit+0x11c>)
 800a0ce:	2200      	movs	r2, #0
 800a0d0:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800a0d2:	4b1c      	ldr	r3, [pc, #112]	@ (800a144 <SystemInit+0x130>)
 800a0d4:	681a      	ldr	r2, [r3, #0]
 800a0d6:	4b1c      	ldr	r3, [pc, #112]	@ (800a148 <SystemInit+0x134>)
 800a0d8:	4013      	ands	r3, r2
 800a0da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a0de:	d202      	bcs.n	800a0e6 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800a0e0:	4b1a      	ldr	r3, [pc, #104]	@ (800a14c <SystemInit+0x138>)
 800a0e2:	2201      	movs	r2, #1
 800a0e4:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800a0e6:	4b12      	ldr	r3, [pc, #72]	@ (800a130 <SystemInit+0x11c>)
 800a0e8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800a0ec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d113      	bne.n	800a11c <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800a0f4:	4b0e      	ldr	r3, [pc, #56]	@ (800a130 <SystemInit+0x11c>)
 800a0f6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800a0fa:	4a0d      	ldr	r2, [pc, #52]	@ (800a130 <SystemInit+0x11c>)
 800a0fc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800a100:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800a104:	4b12      	ldr	r3, [pc, #72]	@ (800a150 <SystemInit+0x13c>)
 800a106:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800a10a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800a10c:	4b08      	ldr	r3, [pc, #32]	@ (800a130 <SystemInit+0x11c>)
 800a10e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800a112:	4a07      	ldr	r2, [pc, #28]	@ (800a130 <SystemInit+0x11c>)
 800a114:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a118:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800a11c:	bf00      	nop
 800a11e:	46bd      	mov	sp, r7
 800a120:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a124:	4770      	bx	lr
 800a126:	bf00      	nop
 800a128:	e000ed00 	.word	0xe000ed00
 800a12c:	52002000 	.word	0x52002000
 800a130:	58024400 	.word	0x58024400
 800a134:	eaf6ed7f 	.word	0xeaf6ed7f
 800a138:	02020200 	.word	0x02020200
 800a13c:	01ff0000 	.word	0x01ff0000
 800a140:	01010280 	.word	0x01010280
 800a144:	5c001000 	.word	0x5c001000
 800a148:	ffff0000 	.word	0xffff0000
 800a14c:	51008108 	.word	0x51008108
 800a150:	52004000 	.word	0x52004000

0800a154 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 800a154:	b480      	push	{r7}
 800a156:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 800a158:	4b09      	ldr	r3, [pc, #36]	@ (800a180 <ExitRun0Mode+0x2c>)
 800a15a:	68db      	ldr	r3, [r3, #12]
 800a15c:	4a08      	ldr	r2, [pc, #32]	@ (800a180 <ExitRun0Mode+0x2c>)
 800a15e:	f043 0302 	orr.w	r3, r3, #2
 800a162:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 800a164:	bf00      	nop
 800a166:	4b06      	ldr	r3, [pc, #24]	@ (800a180 <ExitRun0Mode+0x2c>)
 800a168:	685b      	ldr	r3, [r3, #4]
 800a16a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d0f9      	beq.n	800a166 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800a172:	bf00      	nop
 800a174:	bf00      	nop
 800a176:	46bd      	mov	sp, r7
 800a178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a17c:	4770      	bx	lr
 800a17e:	bf00      	nop
 800a180:	58024800 	.word	0x58024800

0800a184 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800a184:	b580      	push	{r7, lr}
 800a186:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800a188:	4b22      	ldr	r3, [pc, #136]	@ (800a214 <MX_USART1_UART_Init+0x90>)
 800a18a:	4a23      	ldr	r2, [pc, #140]	@ (800a218 <MX_USART1_UART_Init+0x94>)
 800a18c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800a18e:	4b21      	ldr	r3, [pc, #132]	@ (800a214 <MX_USART1_UART_Init+0x90>)
 800a190:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800a194:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800a196:	4b1f      	ldr	r3, [pc, #124]	@ (800a214 <MX_USART1_UART_Init+0x90>)
 800a198:	2200      	movs	r2, #0
 800a19a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800a19c:	4b1d      	ldr	r3, [pc, #116]	@ (800a214 <MX_USART1_UART_Init+0x90>)
 800a19e:	2200      	movs	r2, #0
 800a1a0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800a1a2:	4b1c      	ldr	r3, [pc, #112]	@ (800a214 <MX_USART1_UART_Init+0x90>)
 800a1a4:	2200      	movs	r2, #0
 800a1a6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800a1a8:	4b1a      	ldr	r3, [pc, #104]	@ (800a214 <MX_USART1_UART_Init+0x90>)
 800a1aa:	220c      	movs	r2, #12
 800a1ac:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a1ae:	4b19      	ldr	r3, [pc, #100]	@ (800a214 <MX_USART1_UART_Init+0x90>)
 800a1b0:	2200      	movs	r2, #0
 800a1b2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800a1b4:	4b17      	ldr	r3, [pc, #92]	@ (800a214 <MX_USART1_UART_Init+0x90>)
 800a1b6:	2200      	movs	r2, #0
 800a1b8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800a1ba:	4b16      	ldr	r3, [pc, #88]	@ (800a214 <MX_USART1_UART_Init+0x90>)
 800a1bc:	2200      	movs	r2, #0
 800a1be:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800a1c0:	4b14      	ldr	r3, [pc, #80]	@ (800a214 <MX_USART1_UART_Init+0x90>)
 800a1c2:	2200      	movs	r2, #0
 800a1c4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800a1c6:	4b13      	ldr	r3, [pc, #76]	@ (800a214 <MX_USART1_UART_Init+0x90>)
 800a1c8:	2200      	movs	r2, #0
 800a1ca:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800a1cc:	4811      	ldr	r0, [pc, #68]	@ (800a214 <MX_USART1_UART_Init+0x90>)
 800a1ce:	f7fe f9cd 	bl	800856c <HAL_UART_Init>
 800a1d2:	4603      	mov	r3, r0
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d001      	beq.n	800a1dc <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800a1d8:	f7ff fd84 	bl	8009ce4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800a1dc:	2100      	movs	r1, #0
 800a1de:	480d      	ldr	r0, [pc, #52]	@ (800a214 <MX_USART1_UART_Init+0x90>)
 800a1e0:	f7ff fa63 	bl	80096aa <HAL_UARTEx_SetTxFifoThreshold>
 800a1e4:	4603      	mov	r3, r0
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d001      	beq.n	800a1ee <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800a1ea:	f7ff fd7b 	bl	8009ce4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800a1ee:	2100      	movs	r1, #0
 800a1f0:	4808      	ldr	r0, [pc, #32]	@ (800a214 <MX_USART1_UART_Init+0x90>)
 800a1f2:	f7ff fa98 	bl	8009726 <HAL_UARTEx_SetRxFifoThreshold>
 800a1f6:	4603      	mov	r3, r0
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d001      	beq.n	800a200 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800a1fc:	f7ff fd72 	bl	8009ce4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800a200:	4804      	ldr	r0, [pc, #16]	@ (800a214 <MX_USART1_UART_Init+0x90>)
 800a202:	f7ff fa19 	bl	8009638 <HAL_UARTEx_DisableFifoMode>
 800a206:	4603      	mov	r3, r0
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d001      	beq.n	800a210 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800a20c:	f7ff fd6a 	bl	8009ce4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800a210:	bf00      	nop
 800a212:	bd80      	pop	{r7, pc}
 800a214:	240009b4 	.word	0x240009b4
 800a218:	40011000 	.word	0x40011000

0800a21c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800a21c:	b580      	push	{r7, lr}
 800a21e:	b0ba      	sub	sp, #232	@ 0xe8
 800a220:	af00      	add	r7, sp, #0
 800a222:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a224:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800a228:	2200      	movs	r2, #0
 800a22a:	601a      	str	r2, [r3, #0]
 800a22c:	605a      	str	r2, [r3, #4]
 800a22e:	609a      	str	r2, [r3, #8]
 800a230:	60da      	str	r2, [r3, #12]
 800a232:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800a234:	f107 0310 	add.w	r3, r7, #16
 800a238:	22c0      	movs	r2, #192	@ 0xc0
 800a23a:	2100      	movs	r1, #0
 800a23c:	4618      	mov	r0, r3
 800a23e:	f000 f8b9 	bl	800a3b4 <memset>
  if(uartHandle->Instance==USART1)
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	4a27      	ldr	r2, [pc, #156]	@ (800a2e4 <HAL_UART_MspInit+0xc8>)
 800a248:	4293      	cmp	r3, r2
 800a24a:	d146      	bne.n	800a2da <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800a24c:	f04f 0201 	mov.w	r2, #1
 800a250:	f04f 0300 	mov.w	r3, #0
 800a254:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 800a258:	2300      	movs	r3, #0
 800a25a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800a25e:	f107 0310 	add.w	r3, r7, #16
 800a262:	4618      	mov	r0, r3
 800a264:	f7fa fc48 	bl	8004af8 <HAL_RCCEx_PeriphCLKConfig>
 800a268:	4603      	mov	r3, r0
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d001      	beq.n	800a272 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800a26e:	f7ff fd39 	bl	8009ce4 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800a272:	4b1d      	ldr	r3, [pc, #116]	@ (800a2e8 <HAL_UART_MspInit+0xcc>)
 800a274:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a278:	4a1b      	ldr	r2, [pc, #108]	@ (800a2e8 <HAL_UART_MspInit+0xcc>)
 800a27a:	f043 0310 	orr.w	r3, r3, #16
 800a27e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800a282:	4b19      	ldr	r3, [pc, #100]	@ (800a2e8 <HAL_UART_MspInit+0xcc>)
 800a284:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a288:	f003 0310 	and.w	r3, r3, #16
 800a28c:	60fb      	str	r3, [r7, #12]
 800a28e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a290:	4b15      	ldr	r3, [pc, #84]	@ (800a2e8 <HAL_UART_MspInit+0xcc>)
 800a292:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a296:	4a14      	ldr	r2, [pc, #80]	@ (800a2e8 <HAL_UART_MspInit+0xcc>)
 800a298:	f043 0302 	orr.w	r3, r3, #2
 800a29c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800a2a0:	4b11      	ldr	r3, [pc, #68]	@ (800a2e8 <HAL_UART_MspInit+0xcc>)
 800a2a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a2a6:	f003 0302 	and.w	r3, r3, #2
 800a2aa:	60bb      	str	r3, [r7, #8]
 800a2ac:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800a2ae:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800a2b2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a2b6:	2302      	movs	r3, #2
 800a2b8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a2bc:	2300      	movs	r3, #0
 800a2be:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a2c2:	2300      	movs	r3, #0
 800a2c4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 800a2c8:	2304      	movs	r3, #4
 800a2ca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a2ce:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800a2d2:	4619      	mov	r1, r3
 800a2d4:	4805      	ldr	r0, [pc, #20]	@ (800a2ec <HAL_UART_MspInit+0xd0>)
 800a2d6:	f7f9 fa0b 	bl	80036f0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800a2da:	bf00      	nop
 800a2dc:	37e8      	adds	r7, #232	@ 0xe8
 800a2de:	46bd      	mov	sp, r7
 800a2e0:	bd80      	pop	{r7, pc}
 800a2e2:	bf00      	nop
 800a2e4:	40011000 	.word	0x40011000
 800a2e8:	58024400 	.word	0x58024400
 800a2ec:	58020400 	.word	0x58020400

0800a2f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800a2f0:	f8df d038 	ldr.w	sp, [pc, #56]	@ 800a32c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 800a2f4:	f7ff ff2e 	bl	800a154 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 800a2f8:	f7ff fe8c 	bl	800a014 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800a2fc:	480c      	ldr	r0, [pc, #48]	@ (800a330 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800a2fe:	490d      	ldr	r1, [pc, #52]	@ (800a334 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800a300:	4a0d      	ldr	r2, [pc, #52]	@ (800a338 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800a302:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800a304:	e002      	b.n	800a30c <LoopCopyDataInit>

0800a306 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800a306:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800a308:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800a30a:	3304      	adds	r3, #4

0800a30c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800a30c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800a30e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800a310:	d3f9      	bcc.n	800a306 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800a312:	4a0a      	ldr	r2, [pc, #40]	@ (800a33c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800a314:	4c0a      	ldr	r4, [pc, #40]	@ (800a340 <LoopFillZerobss+0x22>)
  movs r3, #0
 800a316:	2300      	movs	r3, #0
  b LoopFillZerobss
 800a318:	e001      	b.n	800a31e <LoopFillZerobss>

0800a31a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800a31a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800a31c:	3204      	adds	r2, #4

0800a31e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800a31e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800a320:	d3fb      	bcc.n	800a31a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800a322:	f000 f855 	bl	800a3d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800a326:	f7ff fb5b 	bl	80099e0 <main>
  bx  lr
 800a32a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800a32c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 800a330:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800a334:	24000060 	.word	0x24000060
  ldr r2, =_sidata
 800a338:	0800b00c 	.word	0x0800b00c
  ldr r2, =_sbss
 800a33c:	24000060 	.word	0x24000060
  ldr r4, =_ebss
 800a340:	24000b90 	.word	0x24000b90

0800a344 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800a344:	e7fe      	b.n	800a344 <ADC3_IRQHandler>
	...

0800a348 <sniprintf>:
 800a348:	b40c      	push	{r2, r3}
 800a34a:	b530      	push	{r4, r5, lr}
 800a34c:	4b18      	ldr	r3, [pc, #96]	@ (800a3b0 <sniprintf+0x68>)
 800a34e:	1e0c      	subs	r4, r1, #0
 800a350:	681d      	ldr	r5, [r3, #0]
 800a352:	b09d      	sub	sp, #116	@ 0x74
 800a354:	da08      	bge.n	800a368 <sniprintf+0x20>
 800a356:	238b      	movs	r3, #139	@ 0x8b
 800a358:	602b      	str	r3, [r5, #0]
 800a35a:	f04f 30ff 	mov.w	r0, #4294967295
 800a35e:	b01d      	add	sp, #116	@ 0x74
 800a360:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a364:	b002      	add	sp, #8
 800a366:	4770      	bx	lr
 800a368:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a36c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a370:	f04f 0300 	mov.w	r3, #0
 800a374:	931b      	str	r3, [sp, #108]	@ 0x6c
 800a376:	bf14      	ite	ne
 800a378:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a37c:	4623      	moveq	r3, r4
 800a37e:	9304      	str	r3, [sp, #16]
 800a380:	9307      	str	r3, [sp, #28]
 800a382:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a386:	9002      	str	r0, [sp, #8]
 800a388:	9006      	str	r0, [sp, #24]
 800a38a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a38e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a390:	ab21      	add	r3, sp, #132	@ 0x84
 800a392:	a902      	add	r1, sp, #8
 800a394:	4628      	mov	r0, r5
 800a396:	9301      	str	r3, [sp, #4]
 800a398:	f000 f994 	bl	800a6c4 <_svfiprintf_r>
 800a39c:	1c43      	adds	r3, r0, #1
 800a39e:	bfbc      	itt	lt
 800a3a0:	238b      	movlt	r3, #139	@ 0x8b
 800a3a2:	602b      	strlt	r3, [r5, #0]
 800a3a4:	2c00      	cmp	r4, #0
 800a3a6:	d0da      	beq.n	800a35e <sniprintf+0x16>
 800a3a8:	9b02      	ldr	r3, [sp, #8]
 800a3aa:	2200      	movs	r2, #0
 800a3ac:	701a      	strb	r2, [r3, #0]
 800a3ae:	e7d6      	b.n	800a35e <sniprintf+0x16>
 800a3b0:	24000010 	.word	0x24000010

0800a3b4 <memset>:
 800a3b4:	4402      	add	r2, r0
 800a3b6:	4603      	mov	r3, r0
 800a3b8:	4293      	cmp	r3, r2
 800a3ba:	d100      	bne.n	800a3be <memset+0xa>
 800a3bc:	4770      	bx	lr
 800a3be:	f803 1b01 	strb.w	r1, [r3], #1
 800a3c2:	e7f9      	b.n	800a3b8 <memset+0x4>

0800a3c4 <__errno>:
 800a3c4:	4b01      	ldr	r3, [pc, #4]	@ (800a3cc <__errno+0x8>)
 800a3c6:	6818      	ldr	r0, [r3, #0]
 800a3c8:	4770      	bx	lr
 800a3ca:	bf00      	nop
 800a3cc:	24000010 	.word	0x24000010

0800a3d0 <__libc_init_array>:
 800a3d0:	b570      	push	{r4, r5, r6, lr}
 800a3d2:	4d0d      	ldr	r5, [pc, #52]	@ (800a408 <__libc_init_array+0x38>)
 800a3d4:	4c0d      	ldr	r4, [pc, #52]	@ (800a40c <__libc_init_array+0x3c>)
 800a3d6:	1b64      	subs	r4, r4, r5
 800a3d8:	10a4      	asrs	r4, r4, #2
 800a3da:	2600      	movs	r6, #0
 800a3dc:	42a6      	cmp	r6, r4
 800a3de:	d109      	bne.n	800a3f4 <__libc_init_array+0x24>
 800a3e0:	4d0b      	ldr	r5, [pc, #44]	@ (800a410 <__libc_init_array+0x40>)
 800a3e2:	4c0c      	ldr	r4, [pc, #48]	@ (800a414 <__libc_init_array+0x44>)
 800a3e4:	f000 fc64 	bl	800acb0 <_init>
 800a3e8:	1b64      	subs	r4, r4, r5
 800a3ea:	10a4      	asrs	r4, r4, #2
 800a3ec:	2600      	movs	r6, #0
 800a3ee:	42a6      	cmp	r6, r4
 800a3f0:	d105      	bne.n	800a3fe <__libc_init_array+0x2e>
 800a3f2:	bd70      	pop	{r4, r5, r6, pc}
 800a3f4:	f855 3b04 	ldr.w	r3, [r5], #4
 800a3f8:	4798      	blx	r3
 800a3fa:	3601      	adds	r6, #1
 800a3fc:	e7ee      	b.n	800a3dc <__libc_init_array+0xc>
 800a3fe:	f855 3b04 	ldr.w	r3, [r5], #4
 800a402:	4798      	blx	r3
 800a404:	3601      	adds	r6, #1
 800a406:	e7f2      	b.n	800a3ee <__libc_init_array+0x1e>
 800a408:	0800b004 	.word	0x0800b004
 800a40c:	0800b004 	.word	0x0800b004
 800a410:	0800b004 	.word	0x0800b004
 800a414:	0800b008 	.word	0x0800b008

0800a418 <__retarget_lock_acquire_recursive>:
 800a418:	4770      	bx	lr

0800a41a <__retarget_lock_release_recursive>:
 800a41a:	4770      	bx	lr

0800a41c <_free_r>:
 800a41c:	b538      	push	{r3, r4, r5, lr}
 800a41e:	4605      	mov	r5, r0
 800a420:	2900      	cmp	r1, #0
 800a422:	d041      	beq.n	800a4a8 <_free_r+0x8c>
 800a424:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a428:	1f0c      	subs	r4, r1, #4
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	bfb8      	it	lt
 800a42e:	18e4      	addlt	r4, r4, r3
 800a430:	f000 f8e0 	bl	800a5f4 <__malloc_lock>
 800a434:	4a1d      	ldr	r2, [pc, #116]	@ (800a4ac <_free_r+0x90>)
 800a436:	6813      	ldr	r3, [r2, #0]
 800a438:	b933      	cbnz	r3, 800a448 <_free_r+0x2c>
 800a43a:	6063      	str	r3, [r4, #4]
 800a43c:	6014      	str	r4, [r2, #0]
 800a43e:	4628      	mov	r0, r5
 800a440:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a444:	f000 b8dc 	b.w	800a600 <__malloc_unlock>
 800a448:	42a3      	cmp	r3, r4
 800a44a:	d908      	bls.n	800a45e <_free_r+0x42>
 800a44c:	6820      	ldr	r0, [r4, #0]
 800a44e:	1821      	adds	r1, r4, r0
 800a450:	428b      	cmp	r3, r1
 800a452:	bf01      	itttt	eq
 800a454:	6819      	ldreq	r1, [r3, #0]
 800a456:	685b      	ldreq	r3, [r3, #4]
 800a458:	1809      	addeq	r1, r1, r0
 800a45a:	6021      	streq	r1, [r4, #0]
 800a45c:	e7ed      	b.n	800a43a <_free_r+0x1e>
 800a45e:	461a      	mov	r2, r3
 800a460:	685b      	ldr	r3, [r3, #4]
 800a462:	b10b      	cbz	r3, 800a468 <_free_r+0x4c>
 800a464:	42a3      	cmp	r3, r4
 800a466:	d9fa      	bls.n	800a45e <_free_r+0x42>
 800a468:	6811      	ldr	r1, [r2, #0]
 800a46a:	1850      	adds	r0, r2, r1
 800a46c:	42a0      	cmp	r0, r4
 800a46e:	d10b      	bne.n	800a488 <_free_r+0x6c>
 800a470:	6820      	ldr	r0, [r4, #0]
 800a472:	4401      	add	r1, r0
 800a474:	1850      	adds	r0, r2, r1
 800a476:	4283      	cmp	r3, r0
 800a478:	6011      	str	r1, [r2, #0]
 800a47a:	d1e0      	bne.n	800a43e <_free_r+0x22>
 800a47c:	6818      	ldr	r0, [r3, #0]
 800a47e:	685b      	ldr	r3, [r3, #4]
 800a480:	6053      	str	r3, [r2, #4]
 800a482:	4408      	add	r0, r1
 800a484:	6010      	str	r0, [r2, #0]
 800a486:	e7da      	b.n	800a43e <_free_r+0x22>
 800a488:	d902      	bls.n	800a490 <_free_r+0x74>
 800a48a:	230c      	movs	r3, #12
 800a48c:	602b      	str	r3, [r5, #0]
 800a48e:	e7d6      	b.n	800a43e <_free_r+0x22>
 800a490:	6820      	ldr	r0, [r4, #0]
 800a492:	1821      	adds	r1, r4, r0
 800a494:	428b      	cmp	r3, r1
 800a496:	bf04      	itt	eq
 800a498:	6819      	ldreq	r1, [r3, #0]
 800a49a:	685b      	ldreq	r3, [r3, #4]
 800a49c:	6063      	str	r3, [r4, #4]
 800a49e:	bf04      	itt	eq
 800a4a0:	1809      	addeq	r1, r1, r0
 800a4a2:	6021      	streq	r1, [r4, #0]
 800a4a4:	6054      	str	r4, [r2, #4]
 800a4a6:	e7ca      	b.n	800a43e <_free_r+0x22>
 800a4a8:	bd38      	pop	{r3, r4, r5, pc}
 800a4aa:	bf00      	nop
 800a4ac:	24000b8c 	.word	0x24000b8c

0800a4b0 <sbrk_aligned>:
 800a4b0:	b570      	push	{r4, r5, r6, lr}
 800a4b2:	4e0f      	ldr	r6, [pc, #60]	@ (800a4f0 <sbrk_aligned+0x40>)
 800a4b4:	460c      	mov	r4, r1
 800a4b6:	6831      	ldr	r1, [r6, #0]
 800a4b8:	4605      	mov	r5, r0
 800a4ba:	b911      	cbnz	r1, 800a4c2 <sbrk_aligned+0x12>
 800a4bc:	f000 fba4 	bl	800ac08 <_sbrk_r>
 800a4c0:	6030      	str	r0, [r6, #0]
 800a4c2:	4621      	mov	r1, r4
 800a4c4:	4628      	mov	r0, r5
 800a4c6:	f000 fb9f 	bl	800ac08 <_sbrk_r>
 800a4ca:	1c43      	adds	r3, r0, #1
 800a4cc:	d103      	bne.n	800a4d6 <sbrk_aligned+0x26>
 800a4ce:	f04f 34ff 	mov.w	r4, #4294967295
 800a4d2:	4620      	mov	r0, r4
 800a4d4:	bd70      	pop	{r4, r5, r6, pc}
 800a4d6:	1cc4      	adds	r4, r0, #3
 800a4d8:	f024 0403 	bic.w	r4, r4, #3
 800a4dc:	42a0      	cmp	r0, r4
 800a4de:	d0f8      	beq.n	800a4d2 <sbrk_aligned+0x22>
 800a4e0:	1a21      	subs	r1, r4, r0
 800a4e2:	4628      	mov	r0, r5
 800a4e4:	f000 fb90 	bl	800ac08 <_sbrk_r>
 800a4e8:	3001      	adds	r0, #1
 800a4ea:	d1f2      	bne.n	800a4d2 <sbrk_aligned+0x22>
 800a4ec:	e7ef      	b.n	800a4ce <sbrk_aligned+0x1e>
 800a4ee:	bf00      	nop
 800a4f0:	24000b88 	.word	0x24000b88

0800a4f4 <_malloc_r>:
 800a4f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a4f8:	1ccd      	adds	r5, r1, #3
 800a4fa:	f025 0503 	bic.w	r5, r5, #3
 800a4fe:	3508      	adds	r5, #8
 800a500:	2d0c      	cmp	r5, #12
 800a502:	bf38      	it	cc
 800a504:	250c      	movcc	r5, #12
 800a506:	2d00      	cmp	r5, #0
 800a508:	4606      	mov	r6, r0
 800a50a:	db01      	blt.n	800a510 <_malloc_r+0x1c>
 800a50c:	42a9      	cmp	r1, r5
 800a50e:	d904      	bls.n	800a51a <_malloc_r+0x26>
 800a510:	230c      	movs	r3, #12
 800a512:	6033      	str	r3, [r6, #0]
 800a514:	2000      	movs	r0, #0
 800a516:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a51a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a5f0 <_malloc_r+0xfc>
 800a51e:	f000 f869 	bl	800a5f4 <__malloc_lock>
 800a522:	f8d8 3000 	ldr.w	r3, [r8]
 800a526:	461c      	mov	r4, r3
 800a528:	bb44      	cbnz	r4, 800a57c <_malloc_r+0x88>
 800a52a:	4629      	mov	r1, r5
 800a52c:	4630      	mov	r0, r6
 800a52e:	f7ff ffbf 	bl	800a4b0 <sbrk_aligned>
 800a532:	1c43      	adds	r3, r0, #1
 800a534:	4604      	mov	r4, r0
 800a536:	d158      	bne.n	800a5ea <_malloc_r+0xf6>
 800a538:	f8d8 4000 	ldr.w	r4, [r8]
 800a53c:	4627      	mov	r7, r4
 800a53e:	2f00      	cmp	r7, #0
 800a540:	d143      	bne.n	800a5ca <_malloc_r+0xd6>
 800a542:	2c00      	cmp	r4, #0
 800a544:	d04b      	beq.n	800a5de <_malloc_r+0xea>
 800a546:	6823      	ldr	r3, [r4, #0]
 800a548:	4639      	mov	r1, r7
 800a54a:	4630      	mov	r0, r6
 800a54c:	eb04 0903 	add.w	r9, r4, r3
 800a550:	f000 fb5a 	bl	800ac08 <_sbrk_r>
 800a554:	4581      	cmp	r9, r0
 800a556:	d142      	bne.n	800a5de <_malloc_r+0xea>
 800a558:	6821      	ldr	r1, [r4, #0]
 800a55a:	1a6d      	subs	r5, r5, r1
 800a55c:	4629      	mov	r1, r5
 800a55e:	4630      	mov	r0, r6
 800a560:	f7ff ffa6 	bl	800a4b0 <sbrk_aligned>
 800a564:	3001      	adds	r0, #1
 800a566:	d03a      	beq.n	800a5de <_malloc_r+0xea>
 800a568:	6823      	ldr	r3, [r4, #0]
 800a56a:	442b      	add	r3, r5
 800a56c:	6023      	str	r3, [r4, #0]
 800a56e:	f8d8 3000 	ldr.w	r3, [r8]
 800a572:	685a      	ldr	r2, [r3, #4]
 800a574:	bb62      	cbnz	r2, 800a5d0 <_malloc_r+0xdc>
 800a576:	f8c8 7000 	str.w	r7, [r8]
 800a57a:	e00f      	b.n	800a59c <_malloc_r+0xa8>
 800a57c:	6822      	ldr	r2, [r4, #0]
 800a57e:	1b52      	subs	r2, r2, r5
 800a580:	d420      	bmi.n	800a5c4 <_malloc_r+0xd0>
 800a582:	2a0b      	cmp	r2, #11
 800a584:	d917      	bls.n	800a5b6 <_malloc_r+0xc2>
 800a586:	1961      	adds	r1, r4, r5
 800a588:	42a3      	cmp	r3, r4
 800a58a:	6025      	str	r5, [r4, #0]
 800a58c:	bf18      	it	ne
 800a58e:	6059      	strne	r1, [r3, #4]
 800a590:	6863      	ldr	r3, [r4, #4]
 800a592:	bf08      	it	eq
 800a594:	f8c8 1000 	streq.w	r1, [r8]
 800a598:	5162      	str	r2, [r4, r5]
 800a59a:	604b      	str	r3, [r1, #4]
 800a59c:	4630      	mov	r0, r6
 800a59e:	f000 f82f 	bl	800a600 <__malloc_unlock>
 800a5a2:	f104 000b 	add.w	r0, r4, #11
 800a5a6:	1d23      	adds	r3, r4, #4
 800a5a8:	f020 0007 	bic.w	r0, r0, #7
 800a5ac:	1ac2      	subs	r2, r0, r3
 800a5ae:	bf1c      	itt	ne
 800a5b0:	1a1b      	subne	r3, r3, r0
 800a5b2:	50a3      	strne	r3, [r4, r2]
 800a5b4:	e7af      	b.n	800a516 <_malloc_r+0x22>
 800a5b6:	6862      	ldr	r2, [r4, #4]
 800a5b8:	42a3      	cmp	r3, r4
 800a5ba:	bf0c      	ite	eq
 800a5bc:	f8c8 2000 	streq.w	r2, [r8]
 800a5c0:	605a      	strne	r2, [r3, #4]
 800a5c2:	e7eb      	b.n	800a59c <_malloc_r+0xa8>
 800a5c4:	4623      	mov	r3, r4
 800a5c6:	6864      	ldr	r4, [r4, #4]
 800a5c8:	e7ae      	b.n	800a528 <_malloc_r+0x34>
 800a5ca:	463c      	mov	r4, r7
 800a5cc:	687f      	ldr	r7, [r7, #4]
 800a5ce:	e7b6      	b.n	800a53e <_malloc_r+0x4a>
 800a5d0:	461a      	mov	r2, r3
 800a5d2:	685b      	ldr	r3, [r3, #4]
 800a5d4:	42a3      	cmp	r3, r4
 800a5d6:	d1fb      	bne.n	800a5d0 <_malloc_r+0xdc>
 800a5d8:	2300      	movs	r3, #0
 800a5da:	6053      	str	r3, [r2, #4]
 800a5dc:	e7de      	b.n	800a59c <_malloc_r+0xa8>
 800a5de:	230c      	movs	r3, #12
 800a5e0:	6033      	str	r3, [r6, #0]
 800a5e2:	4630      	mov	r0, r6
 800a5e4:	f000 f80c 	bl	800a600 <__malloc_unlock>
 800a5e8:	e794      	b.n	800a514 <_malloc_r+0x20>
 800a5ea:	6005      	str	r5, [r0, #0]
 800a5ec:	e7d6      	b.n	800a59c <_malloc_r+0xa8>
 800a5ee:	bf00      	nop
 800a5f0:	24000b8c 	.word	0x24000b8c

0800a5f4 <__malloc_lock>:
 800a5f4:	4801      	ldr	r0, [pc, #4]	@ (800a5fc <__malloc_lock+0x8>)
 800a5f6:	f7ff bf0f 	b.w	800a418 <__retarget_lock_acquire_recursive>
 800a5fa:	bf00      	nop
 800a5fc:	24000b84 	.word	0x24000b84

0800a600 <__malloc_unlock>:
 800a600:	4801      	ldr	r0, [pc, #4]	@ (800a608 <__malloc_unlock+0x8>)
 800a602:	f7ff bf0a 	b.w	800a41a <__retarget_lock_release_recursive>
 800a606:	bf00      	nop
 800a608:	24000b84 	.word	0x24000b84

0800a60c <__ssputs_r>:
 800a60c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a610:	688e      	ldr	r6, [r1, #8]
 800a612:	461f      	mov	r7, r3
 800a614:	42be      	cmp	r6, r7
 800a616:	680b      	ldr	r3, [r1, #0]
 800a618:	4682      	mov	sl, r0
 800a61a:	460c      	mov	r4, r1
 800a61c:	4690      	mov	r8, r2
 800a61e:	d82d      	bhi.n	800a67c <__ssputs_r+0x70>
 800a620:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a624:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a628:	d026      	beq.n	800a678 <__ssputs_r+0x6c>
 800a62a:	6965      	ldr	r5, [r4, #20]
 800a62c:	6909      	ldr	r1, [r1, #16]
 800a62e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a632:	eba3 0901 	sub.w	r9, r3, r1
 800a636:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a63a:	1c7b      	adds	r3, r7, #1
 800a63c:	444b      	add	r3, r9
 800a63e:	106d      	asrs	r5, r5, #1
 800a640:	429d      	cmp	r5, r3
 800a642:	bf38      	it	cc
 800a644:	461d      	movcc	r5, r3
 800a646:	0553      	lsls	r3, r2, #21
 800a648:	d527      	bpl.n	800a69a <__ssputs_r+0x8e>
 800a64a:	4629      	mov	r1, r5
 800a64c:	f7ff ff52 	bl	800a4f4 <_malloc_r>
 800a650:	4606      	mov	r6, r0
 800a652:	b360      	cbz	r0, 800a6ae <__ssputs_r+0xa2>
 800a654:	6921      	ldr	r1, [r4, #16]
 800a656:	464a      	mov	r2, r9
 800a658:	f000 fae6 	bl	800ac28 <memcpy>
 800a65c:	89a3      	ldrh	r3, [r4, #12]
 800a65e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a662:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a666:	81a3      	strh	r3, [r4, #12]
 800a668:	6126      	str	r6, [r4, #16]
 800a66a:	6165      	str	r5, [r4, #20]
 800a66c:	444e      	add	r6, r9
 800a66e:	eba5 0509 	sub.w	r5, r5, r9
 800a672:	6026      	str	r6, [r4, #0]
 800a674:	60a5      	str	r5, [r4, #8]
 800a676:	463e      	mov	r6, r7
 800a678:	42be      	cmp	r6, r7
 800a67a:	d900      	bls.n	800a67e <__ssputs_r+0x72>
 800a67c:	463e      	mov	r6, r7
 800a67e:	6820      	ldr	r0, [r4, #0]
 800a680:	4632      	mov	r2, r6
 800a682:	4641      	mov	r1, r8
 800a684:	f000 faa6 	bl	800abd4 <memmove>
 800a688:	68a3      	ldr	r3, [r4, #8]
 800a68a:	1b9b      	subs	r3, r3, r6
 800a68c:	60a3      	str	r3, [r4, #8]
 800a68e:	6823      	ldr	r3, [r4, #0]
 800a690:	4433      	add	r3, r6
 800a692:	6023      	str	r3, [r4, #0]
 800a694:	2000      	movs	r0, #0
 800a696:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a69a:	462a      	mov	r2, r5
 800a69c:	f000 fad2 	bl	800ac44 <_realloc_r>
 800a6a0:	4606      	mov	r6, r0
 800a6a2:	2800      	cmp	r0, #0
 800a6a4:	d1e0      	bne.n	800a668 <__ssputs_r+0x5c>
 800a6a6:	6921      	ldr	r1, [r4, #16]
 800a6a8:	4650      	mov	r0, sl
 800a6aa:	f7ff feb7 	bl	800a41c <_free_r>
 800a6ae:	230c      	movs	r3, #12
 800a6b0:	f8ca 3000 	str.w	r3, [sl]
 800a6b4:	89a3      	ldrh	r3, [r4, #12]
 800a6b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a6ba:	81a3      	strh	r3, [r4, #12]
 800a6bc:	f04f 30ff 	mov.w	r0, #4294967295
 800a6c0:	e7e9      	b.n	800a696 <__ssputs_r+0x8a>
	...

0800a6c4 <_svfiprintf_r>:
 800a6c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6c8:	4698      	mov	r8, r3
 800a6ca:	898b      	ldrh	r3, [r1, #12]
 800a6cc:	061b      	lsls	r3, r3, #24
 800a6ce:	b09d      	sub	sp, #116	@ 0x74
 800a6d0:	4607      	mov	r7, r0
 800a6d2:	460d      	mov	r5, r1
 800a6d4:	4614      	mov	r4, r2
 800a6d6:	d510      	bpl.n	800a6fa <_svfiprintf_r+0x36>
 800a6d8:	690b      	ldr	r3, [r1, #16]
 800a6da:	b973      	cbnz	r3, 800a6fa <_svfiprintf_r+0x36>
 800a6dc:	2140      	movs	r1, #64	@ 0x40
 800a6de:	f7ff ff09 	bl	800a4f4 <_malloc_r>
 800a6e2:	6028      	str	r0, [r5, #0]
 800a6e4:	6128      	str	r0, [r5, #16]
 800a6e6:	b930      	cbnz	r0, 800a6f6 <_svfiprintf_r+0x32>
 800a6e8:	230c      	movs	r3, #12
 800a6ea:	603b      	str	r3, [r7, #0]
 800a6ec:	f04f 30ff 	mov.w	r0, #4294967295
 800a6f0:	b01d      	add	sp, #116	@ 0x74
 800a6f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6f6:	2340      	movs	r3, #64	@ 0x40
 800a6f8:	616b      	str	r3, [r5, #20]
 800a6fa:	2300      	movs	r3, #0
 800a6fc:	9309      	str	r3, [sp, #36]	@ 0x24
 800a6fe:	2320      	movs	r3, #32
 800a700:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a704:	f8cd 800c 	str.w	r8, [sp, #12]
 800a708:	2330      	movs	r3, #48	@ 0x30
 800a70a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a8a8 <_svfiprintf_r+0x1e4>
 800a70e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a712:	f04f 0901 	mov.w	r9, #1
 800a716:	4623      	mov	r3, r4
 800a718:	469a      	mov	sl, r3
 800a71a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a71e:	b10a      	cbz	r2, 800a724 <_svfiprintf_r+0x60>
 800a720:	2a25      	cmp	r2, #37	@ 0x25
 800a722:	d1f9      	bne.n	800a718 <_svfiprintf_r+0x54>
 800a724:	ebba 0b04 	subs.w	fp, sl, r4
 800a728:	d00b      	beq.n	800a742 <_svfiprintf_r+0x7e>
 800a72a:	465b      	mov	r3, fp
 800a72c:	4622      	mov	r2, r4
 800a72e:	4629      	mov	r1, r5
 800a730:	4638      	mov	r0, r7
 800a732:	f7ff ff6b 	bl	800a60c <__ssputs_r>
 800a736:	3001      	adds	r0, #1
 800a738:	f000 80a7 	beq.w	800a88a <_svfiprintf_r+0x1c6>
 800a73c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a73e:	445a      	add	r2, fp
 800a740:	9209      	str	r2, [sp, #36]	@ 0x24
 800a742:	f89a 3000 	ldrb.w	r3, [sl]
 800a746:	2b00      	cmp	r3, #0
 800a748:	f000 809f 	beq.w	800a88a <_svfiprintf_r+0x1c6>
 800a74c:	2300      	movs	r3, #0
 800a74e:	f04f 32ff 	mov.w	r2, #4294967295
 800a752:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a756:	f10a 0a01 	add.w	sl, sl, #1
 800a75a:	9304      	str	r3, [sp, #16]
 800a75c:	9307      	str	r3, [sp, #28]
 800a75e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a762:	931a      	str	r3, [sp, #104]	@ 0x68
 800a764:	4654      	mov	r4, sl
 800a766:	2205      	movs	r2, #5
 800a768:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a76c:	484e      	ldr	r0, [pc, #312]	@ (800a8a8 <_svfiprintf_r+0x1e4>)
 800a76e:	f7f5 fdbf 	bl	80002f0 <memchr>
 800a772:	9a04      	ldr	r2, [sp, #16]
 800a774:	b9d8      	cbnz	r0, 800a7ae <_svfiprintf_r+0xea>
 800a776:	06d0      	lsls	r0, r2, #27
 800a778:	bf44      	itt	mi
 800a77a:	2320      	movmi	r3, #32
 800a77c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a780:	0711      	lsls	r1, r2, #28
 800a782:	bf44      	itt	mi
 800a784:	232b      	movmi	r3, #43	@ 0x2b
 800a786:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a78a:	f89a 3000 	ldrb.w	r3, [sl]
 800a78e:	2b2a      	cmp	r3, #42	@ 0x2a
 800a790:	d015      	beq.n	800a7be <_svfiprintf_r+0xfa>
 800a792:	9a07      	ldr	r2, [sp, #28]
 800a794:	4654      	mov	r4, sl
 800a796:	2000      	movs	r0, #0
 800a798:	f04f 0c0a 	mov.w	ip, #10
 800a79c:	4621      	mov	r1, r4
 800a79e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a7a2:	3b30      	subs	r3, #48	@ 0x30
 800a7a4:	2b09      	cmp	r3, #9
 800a7a6:	d94b      	bls.n	800a840 <_svfiprintf_r+0x17c>
 800a7a8:	b1b0      	cbz	r0, 800a7d8 <_svfiprintf_r+0x114>
 800a7aa:	9207      	str	r2, [sp, #28]
 800a7ac:	e014      	b.n	800a7d8 <_svfiprintf_r+0x114>
 800a7ae:	eba0 0308 	sub.w	r3, r0, r8
 800a7b2:	fa09 f303 	lsl.w	r3, r9, r3
 800a7b6:	4313      	orrs	r3, r2
 800a7b8:	9304      	str	r3, [sp, #16]
 800a7ba:	46a2      	mov	sl, r4
 800a7bc:	e7d2      	b.n	800a764 <_svfiprintf_r+0xa0>
 800a7be:	9b03      	ldr	r3, [sp, #12]
 800a7c0:	1d19      	adds	r1, r3, #4
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	9103      	str	r1, [sp, #12]
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	bfbb      	ittet	lt
 800a7ca:	425b      	neglt	r3, r3
 800a7cc:	f042 0202 	orrlt.w	r2, r2, #2
 800a7d0:	9307      	strge	r3, [sp, #28]
 800a7d2:	9307      	strlt	r3, [sp, #28]
 800a7d4:	bfb8      	it	lt
 800a7d6:	9204      	strlt	r2, [sp, #16]
 800a7d8:	7823      	ldrb	r3, [r4, #0]
 800a7da:	2b2e      	cmp	r3, #46	@ 0x2e
 800a7dc:	d10a      	bne.n	800a7f4 <_svfiprintf_r+0x130>
 800a7de:	7863      	ldrb	r3, [r4, #1]
 800a7e0:	2b2a      	cmp	r3, #42	@ 0x2a
 800a7e2:	d132      	bne.n	800a84a <_svfiprintf_r+0x186>
 800a7e4:	9b03      	ldr	r3, [sp, #12]
 800a7e6:	1d1a      	adds	r2, r3, #4
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	9203      	str	r2, [sp, #12]
 800a7ec:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a7f0:	3402      	adds	r4, #2
 800a7f2:	9305      	str	r3, [sp, #20]
 800a7f4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a8b8 <_svfiprintf_r+0x1f4>
 800a7f8:	7821      	ldrb	r1, [r4, #0]
 800a7fa:	2203      	movs	r2, #3
 800a7fc:	4650      	mov	r0, sl
 800a7fe:	f7f5 fd77 	bl	80002f0 <memchr>
 800a802:	b138      	cbz	r0, 800a814 <_svfiprintf_r+0x150>
 800a804:	9b04      	ldr	r3, [sp, #16]
 800a806:	eba0 000a 	sub.w	r0, r0, sl
 800a80a:	2240      	movs	r2, #64	@ 0x40
 800a80c:	4082      	lsls	r2, r0
 800a80e:	4313      	orrs	r3, r2
 800a810:	3401      	adds	r4, #1
 800a812:	9304      	str	r3, [sp, #16]
 800a814:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a818:	4824      	ldr	r0, [pc, #144]	@ (800a8ac <_svfiprintf_r+0x1e8>)
 800a81a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a81e:	2206      	movs	r2, #6
 800a820:	f7f5 fd66 	bl	80002f0 <memchr>
 800a824:	2800      	cmp	r0, #0
 800a826:	d036      	beq.n	800a896 <_svfiprintf_r+0x1d2>
 800a828:	4b21      	ldr	r3, [pc, #132]	@ (800a8b0 <_svfiprintf_r+0x1ec>)
 800a82a:	bb1b      	cbnz	r3, 800a874 <_svfiprintf_r+0x1b0>
 800a82c:	9b03      	ldr	r3, [sp, #12]
 800a82e:	3307      	adds	r3, #7
 800a830:	f023 0307 	bic.w	r3, r3, #7
 800a834:	3308      	adds	r3, #8
 800a836:	9303      	str	r3, [sp, #12]
 800a838:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a83a:	4433      	add	r3, r6
 800a83c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a83e:	e76a      	b.n	800a716 <_svfiprintf_r+0x52>
 800a840:	fb0c 3202 	mla	r2, ip, r2, r3
 800a844:	460c      	mov	r4, r1
 800a846:	2001      	movs	r0, #1
 800a848:	e7a8      	b.n	800a79c <_svfiprintf_r+0xd8>
 800a84a:	2300      	movs	r3, #0
 800a84c:	3401      	adds	r4, #1
 800a84e:	9305      	str	r3, [sp, #20]
 800a850:	4619      	mov	r1, r3
 800a852:	f04f 0c0a 	mov.w	ip, #10
 800a856:	4620      	mov	r0, r4
 800a858:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a85c:	3a30      	subs	r2, #48	@ 0x30
 800a85e:	2a09      	cmp	r2, #9
 800a860:	d903      	bls.n	800a86a <_svfiprintf_r+0x1a6>
 800a862:	2b00      	cmp	r3, #0
 800a864:	d0c6      	beq.n	800a7f4 <_svfiprintf_r+0x130>
 800a866:	9105      	str	r1, [sp, #20]
 800a868:	e7c4      	b.n	800a7f4 <_svfiprintf_r+0x130>
 800a86a:	fb0c 2101 	mla	r1, ip, r1, r2
 800a86e:	4604      	mov	r4, r0
 800a870:	2301      	movs	r3, #1
 800a872:	e7f0      	b.n	800a856 <_svfiprintf_r+0x192>
 800a874:	ab03      	add	r3, sp, #12
 800a876:	9300      	str	r3, [sp, #0]
 800a878:	462a      	mov	r2, r5
 800a87a:	4b0e      	ldr	r3, [pc, #56]	@ (800a8b4 <_svfiprintf_r+0x1f0>)
 800a87c:	a904      	add	r1, sp, #16
 800a87e:	4638      	mov	r0, r7
 800a880:	f3af 8000 	nop.w
 800a884:	1c42      	adds	r2, r0, #1
 800a886:	4606      	mov	r6, r0
 800a888:	d1d6      	bne.n	800a838 <_svfiprintf_r+0x174>
 800a88a:	89ab      	ldrh	r3, [r5, #12]
 800a88c:	065b      	lsls	r3, r3, #25
 800a88e:	f53f af2d 	bmi.w	800a6ec <_svfiprintf_r+0x28>
 800a892:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a894:	e72c      	b.n	800a6f0 <_svfiprintf_r+0x2c>
 800a896:	ab03      	add	r3, sp, #12
 800a898:	9300      	str	r3, [sp, #0]
 800a89a:	462a      	mov	r2, r5
 800a89c:	4b05      	ldr	r3, [pc, #20]	@ (800a8b4 <_svfiprintf_r+0x1f0>)
 800a89e:	a904      	add	r1, sp, #16
 800a8a0:	4638      	mov	r0, r7
 800a8a2:	f000 f879 	bl	800a998 <_printf_i>
 800a8a6:	e7ed      	b.n	800a884 <_svfiprintf_r+0x1c0>
 800a8a8:	0800afc8 	.word	0x0800afc8
 800a8ac:	0800afd2 	.word	0x0800afd2
 800a8b0:	00000000 	.word	0x00000000
 800a8b4:	0800a60d 	.word	0x0800a60d
 800a8b8:	0800afce 	.word	0x0800afce

0800a8bc <_printf_common>:
 800a8bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a8c0:	4616      	mov	r6, r2
 800a8c2:	4698      	mov	r8, r3
 800a8c4:	688a      	ldr	r2, [r1, #8]
 800a8c6:	690b      	ldr	r3, [r1, #16]
 800a8c8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a8cc:	4293      	cmp	r3, r2
 800a8ce:	bfb8      	it	lt
 800a8d0:	4613      	movlt	r3, r2
 800a8d2:	6033      	str	r3, [r6, #0]
 800a8d4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a8d8:	4607      	mov	r7, r0
 800a8da:	460c      	mov	r4, r1
 800a8dc:	b10a      	cbz	r2, 800a8e2 <_printf_common+0x26>
 800a8de:	3301      	adds	r3, #1
 800a8e0:	6033      	str	r3, [r6, #0]
 800a8e2:	6823      	ldr	r3, [r4, #0]
 800a8e4:	0699      	lsls	r1, r3, #26
 800a8e6:	bf42      	ittt	mi
 800a8e8:	6833      	ldrmi	r3, [r6, #0]
 800a8ea:	3302      	addmi	r3, #2
 800a8ec:	6033      	strmi	r3, [r6, #0]
 800a8ee:	6825      	ldr	r5, [r4, #0]
 800a8f0:	f015 0506 	ands.w	r5, r5, #6
 800a8f4:	d106      	bne.n	800a904 <_printf_common+0x48>
 800a8f6:	f104 0a19 	add.w	sl, r4, #25
 800a8fa:	68e3      	ldr	r3, [r4, #12]
 800a8fc:	6832      	ldr	r2, [r6, #0]
 800a8fe:	1a9b      	subs	r3, r3, r2
 800a900:	42ab      	cmp	r3, r5
 800a902:	dc26      	bgt.n	800a952 <_printf_common+0x96>
 800a904:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a908:	6822      	ldr	r2, [r4, #0]
 800a90a:	3b00      	subs	r3, #0
 800a90c:	bf18      	it	ne
 800a90e:	2301      	movne	r3, #1
 800a910:	0692      	lsls	r2, r2, #26
 800a912:	d42b      	bmi.n	800a96c <_printf_common+0xb0>
 800a914:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a918:	4641      	mov	r1, r8
 800a91a:	4638      	mov	r0, r7
 800a91c:	47c8      	blx	r9
 800a91e:	3001      	adds	r0, #1
 800a920:	d01e      	beq.n	800a960 <_printf_common+0xa4>
 800a922:	6823      	ldr	r3, [r4, #0]
 800a924:	6922      	ldr	r2, [r4, #16]
 800a926:	f003 0306 	and.w	r3, r3, #6
 800a92a:	2b04      	cmp	r3, #4
 800a92c:	bf02      	ittt	eq
 800a92e:	68e5      	ldreq	r5, [r4, #12]
 800a930:	6833      	ldreq	r3, [r6, #0]
 800a932:	1aed      	subeq	r5, r5, r3
 800a934:	68a3      	ldr	r3, [r4, #8]
 800a936:	bf0c      	ite	eq
 800a938:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a93c:	2500      	movne	r5, #0
 800a93e:	4293      	cmp	r3, r2
 800a940:	bfc4      	itt	gt
 800a942:	1a9b      	subgt	r3, r3, r2
 800a944:	18ed      	addgt	r5, r5, r3
 800a946:	2600      	movs	r6, #0
 800a948:	341a      	adds	r4, #26
 800a94a:	42b5      	cmp	r5, r6
 800a94c:	d11a      	bne.n	800a984 <_printf_common+0xc8>
 800a94e:	2000      	movs	r0, #0
 800a950:	e008      	b.n	800a964 <_printf_common+0xa8>
 800a952:	2301      	movs	r3, #1
 800a954:	4652      	mov	r2, sl
 800a956:	4641      	mov	r1, r8
 800a958:	4638      	mov	r0, r7
 800a95a:	47c8      	blx	r9
 800a95c:	3001      	adds	r0, #1
 800a95e:	d103      	bne.n	800a968 <_printf_common+0xac>
 800a960:	f04f 30ff 	mov.w	r0, #4294967295
 800a964:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a968:	3501      	adds	r5, #1
 800a96a:	e7c6      	b.n	800a8fa <_printf_common+0x3e>
 800a96c:	18e1      	adds	r1, r4, r3
 800a96e:	1c5a      	adds	r2, r3, #1
 800a970:	2030      	movs	r0, #48	@ 0x30
 800a972:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a976:	4422      	add	r2, r4
 800a978:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a97c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a980:	3302      	adds	r3, #2
 800a982:	e7c7      	b.n	800a914 <_printf_common+0x58>
 800a984:	2301      	movs	r3, #1
 800a986:	4622      	mov	r2, r4
 800a988:	4641      	mov	r1, r8
 800a98a:	4638      	mov	r0, r7
 800a98c:	47c8      	blx	r9
 800a98e:	3001      	adds	r0, #1
 800a990:	d0e6      	beq.n	800a960 <_printf_common+0xa4>
 800a992:	3601      	adds	r6, #1
 800a994:	e7d9      	b.n	800a94a <_printf_common+0x8e>
	...

0800a998 <_printf_i>:
 800a998:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a99c:	7e0f      	ldrb	r7, [r1, #24]
 800a99e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a9a0:	2f78      	cmp	r7, #120	@ 0x78
 800a9a2:	4691      	mov	r9, r2
 800a9a4:	4680      	mov	r8, r0
 800a9a6:	460c      	mov	r4, r1
 800a9a8:	469a      	mov	sl, r3
 800a9aa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a9ae:	d807      	bhi.n	800a9c0 <_printf_i+0x28>
 800a9b0:	2f62      	cmp	r7, #98	@ 0x62
 800a9b2:	d80a      	bhi.n	800a9ca <_printf_i+0x32>
 800a9b4:	2f00      	cmp	r7, #0
 800a9b6:	f000 80d1 	beq.w	800ab5c <_printf_i+0x1c4>
 800a9ba:	2f58      	cmp	r7, #88	@ 0x58
 800a9bc:	f000 80b8 	beq.w	800ab30 <_printf_i+0x198>
 800a9c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a9c4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a9c8:	e03a      	b.n	800aa40 <_printf_i+0xa8>
 800a9ca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a9ce:	2b15      	cmp	r3, #21
 800a9d0:	d8f6      	bhi.n	800a9c0 <_printf_i+0x28>
 800a9d2:	a101      	add	r1, pc, #4	@ (adr r1, 800a9d8 <_printf_i+0x40>)
 800a9d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a9d8:	0800aa31 	.word	0x0800aa31
 800a9dc:	0800aa45 	.word	0x0800aa45
 800a9e0:	0800a9c1 	.word	0x0800a9c1
 800a9e4:	0800a9c1 	.word	0x0800a9c1
 800a9e8:	0800a9c1 	.word	0x0800a9c1
 800a9ec:	0800a9c1 	.word	0x0800a9c1
 800a9f0:	0800aa45 	.word	0x0800aa45
 800a9f4:	0800a9c1 	.word	0x0800a9c1
 800a9f8:	0800a9c1 	.word	0x0800a9c1
 800a9fc:	0800a9c1 	.word	0x0800a9c1
 800aa00:	0800a9c1 	.word	0x0800a9c1
 800aa04:	0800ab43 	.word	0x0800ab43
 800aa08:	0800aa6f 	.word	0x0800aa6f
 800aa0c:	0800aafd 	.word	0x0800aafd
 800aa10:	0800a9c1 	.word	0x0800a9c1
 800aa14:	0800a9c1 	.word	0x0800a9c1
 800aa18:	0800ab65 	.word	0x0800ab65
 800aa1c:	0800a9c1 	.word	0x0800a9c1
 800aa20:	0800aa6f 	.word	0x0800aa6f
 800aa24:	0800a9c1 	.word	0x0800a9c1
 800aa28:	0800a9c1 	.word	0x0800a9c1
 800aa2c:	0800ab05 	.word	0x0800ab05
 800aa30:	6833      	ldr	r3, [r6, #0]
 800aa32:	1d1a      	adds	r2, r3, #4
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	6032      	str	r2, [r6, #0]
 800aa38:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800aa3c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800aa40:	2301      	movs	r3, #1
 800aa42:	e09c      	b.n	800ab7e <_printf_i+0x1e6>
 800aa44:	6833      	ldr	r3, [r6, #0]
 800aa46:	6820      	ldr	r0, [r4, #0]
 800aa48:	1d19      	adds	r1, r3, #4
 800aa4a:	6031      	str	r1, [r6, #0]
 800aa4c:	0606      	lsls	r6, r0, #24
 800aa4e:	d501      	bpl.n	800aa54 <_printf_i+0xbc>
 800aa50:	681d      	ldr	r5, [r3, #0]
 800aa52:	e003      	b.n	800aa5c <_printf_i+0xc4>
 800aa54:	0645      	lsls	r5, r0, #25
 800aa56:	d5fb      	bpl.n	800aa50 <_printf_i+0xb8>
 800aa58:	f9b3 5000 	ldrsh.w	r5, [r3]
 800aa5c:	2d00      	cmp	r5, #0
 800aa5e:	da03      	bge.n	800aa68 <_printf_i+0xd0>
 800aa60:	232d      	movs	r3, #45	@ 0x2d
 800aa62:	426d      	negs	r5, r5
 800aa64:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aa68:	4858      	ldr	r0, [pc, #352]	@ (800abcc <_printf_i+0x234>)
 800aa6a:	230a      	movs	r3, #10
 800aa6c:	e011      	b.n	800aa92 <_printf_i+0xfa>
 800aa6e:	6821      	ldr	r1, [r4, #0]
 800aa70:	6833      	ldr	r3, [r6, #0]
 800aa72:	0608      	lsls	r0, r1, #24
 800aa74:	f853 5b04 	ldr.w	r5, [r3], #4
 800aa78:	d402      	bmi.n	800aa80 <_printf_i+0xe8>
 800aa7a:	0649      	lsls	r1, r1, #25
 800aa7c:	bf48      	it	mi
 800aa7e:	b2ad      	uxthmi	r5, r5
 800aa80:	2f6f      	cmp	r7, #111	@ 0x6f
 800aa82:	4852      	ldr	r0, [pc, #328]	@ (800abcc <_printf_i+0x234>)
 800aa84:	6033      	str	r3, [r6, #0]
 800aa86:	bf14      	ite	ne
 800aa88:	230a      	movne	r3, #10
 800aa8a:	2308      	moveq	r3, #8
 800aa8c:	2100      	movs	r1, #0
 800aa8e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800aa92:	6866      	ldr	r6, [r4, #4]
 800aa94:	60a6      	str	r6, [r4, #8]
 800aa96:	2e00      	cmp	r6, #0
 800aa98:	db05      	blt.n	800aaa6 <_printf_i+0x10e>
 800aa9a:	6821      	ldr	r1, [r4, #0]
 800aa9c:	432e      	orrs	r6, r5
 800aa9e:	f021 0104 	bic.w	r1, r1, #4
 800aaa2:	6021      	str	r1, [r4, #0]
 800aaa4:	d04b      	beq.n	800ab3e <_printf_i+0x1a6>
 800aaa6:	4616      	mov	r6, r2
 800aaa8:	fbb5 f1f3 	udiv	r1, r5, r3
 800aaac:	fb03 5711 	mls	r7, r3, r1, r5
 800aab0:	5dc7      	ldrb	r7, [r0, r7]
 800aab2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800aab6:	462f      	mov	r7, r5
 800aab8:	42bb      	cmp	r3, r7
 800aaba:	460d      	mov	r5, r1
 800aabc:	d9f4      	bls.n	800aaa8 <_printf_i+0x110>
 800aabe:	2b08      	cmp	r3, #8
 800aac0:	d10b      	bne.n	800aada <_printf_i+0x142>
 800aac2:	6823      	ldr	r3, [r4, #0]
 800aac4:	07df      	lsls	r7, r3, #31
 800aac6:	d508      	bpl.n	800aada <_printf_i+0x142>
 800aac8:	6923      	ldr	r3, [r4, #16]
 800aaca:	6861      	ldr	r1, [r4, #4]
 800aacc:	4299      	cmp	r1, r3
 800aace:	bfde      	ittt	le
 800aad0:	2330      	movle	r3, #48	@ 0x30
 800aad2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800aad6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800aada:	1b92      	subs	r2, r2, r6
 800aadc:	6122      	str	r2, [r4, #16]
 800aade:	f8cd a000 	str.w	sl, [sp]
 800aae2:	464b      	mov	r3, r9
 800aae4:	aa03      	add	r2, sp, #12
 800aae6:	4621      	mov	r1, r4
 800aae8:	4640      	mov	r0, r8
 800aaea:	f7ff fee7 	bl	800a8bc <_printf_common>
 800aaee:	3001      	adds	r0, #1
 800aaf0:	d14a      	bne.n	800ab88 <_printf_i+0x1f0>
 800aaf2:	f04f 30ff 	mov.w	r0, #4294967295
 800aaf6:	b004      	add	sp, #16
 800aaf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aafc:	6823      	ldr	r3, [r4, #0]
 800aafe:	f043 0320 	orr.w	r3, r3, #32
 800ab02:	6023      	str	r3, [r4, #0]
 800ab04:	4832      	ldr	r0, [pc, #200]	@ (800abd0 <_printf_i+0x238>)
 800ab06:	2778      	movs	r7, #120	@ 0x78
 800ab08:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ab0c:	6823      	ldr	r3, [r4, #0]
 800ab0e:	6831      	ldr	r1, [r6, #0]
 800ab10:	061f      	lsls	r7, r3, #24
 800ab12:	f851 5b04 	ldr.w	r5, [r1], #4
 800ab16:	d402      	bmi.n	800ab1e <_printf_i+0x186>
 800ab18:	065f      	lsls	r7, r3, #25
 800ab1a:	bf48      	it	mi
 800ab1c:	b2ad      	uxthmi	r5, r5
 800ab1e:	6031      	str	r1, [r6, #0]
 800ab20:	07d9      	lsls	r1, r3, #31
 800ab22:	bf44      	itt	mi
 800ab24:	f043 0320 	orrmi.w	r3, r3, #32
 800ab28:	6023      	strmi	r3, [r4, #0]
 800ab2a:	b11d      	cbz	r5, 800ab34 <_printf_i+0x19c>
 800ab2c:	2310      	movs	r3, #16
 800ab2e:	e7ad      	b.n	800aa8c <_printf_i+0xf4>
 800ab30:	4826      	ldr	r0, [pc, #152]	@ (800abcc <_printf_i+0x234>)
 800ab32:	e7e9      	b.n	800ab08 <_printf_i+0x170>
 800ab34:	6823      	ldr	r3, [r4, #0]
 800ab36:	f023 0320 	bic.w	r3, r3, #32
 800ab3a:	6023      	str	r3, [r4, #0]
 800ab3c:	e7f6      	b.n	800ab2c <_printf_i+0x194>
 800ab3e:	4616      	mov	r6, r2
 800ab40:	e7bd      	b.n	800aabe <_printf_i+0x126>
 800ab42:	6833      	ldr	r3, [r6, #0]
 800ab44:	6825      	ldr	r5, [r4, #0]
 800ab46:	6961      	ldr	r1, [r4, #20]
 800ab48:	1d18      	adds	r0, r3, #4
 800ab4a:	6030      	str	r0, [r6, #0]
 800ab4c:	062e      	lsls	r6, r5, #24
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	d501      	bpl.n	800ab56 <_printf_i+0x1be>
 800ab52:	6019      	str	r1, [r3, #0]
 800ab54:	e002      	b.n	800ab5c <_printf_i+0x1c4>
 800ab56:	0668      	lsls	r0, r5, #25
 800ab58:	d5fb      	bpl.n	800ab52 <_printf_i+0x1ba>
 800ab5a:	8019      	strh	r1, [r3, #0]
 800ab5c:	2300      	movs	r3, #0
 800ab5e:	6123      	str	r3, [r4, #16]
 800ab60:	4616      	mov	r6, r2
 800ab62:	e7bc      	b.n	800aade <_printf_i+0x146>
 800ab64:	6833      	ldr	r3, [r6, #0]
 800ab66:	1d1a      	adds	r2, r3, #4
 800ab68:	6032      	str	r2, [r6, #0]
 800ab6a:	681e      	ldr	r6, [r3, #0]
 800ab6c:	6862      	ldr	r2, [r4, #4]
 800ab6e:	2100      	movs	r1, #0
 800ab70:	4630      	mov	r0, r6
 800ab72:	f7f5 fbbd 	bl	80002f0 <memchr>
 800ab76:	b108      	cbz	r0, 800ab7c <_printf_i+0x1e4>
 800ab78:	1b80      	subs	r0, r0, r6
 800ab7a:	6060      	str	r0, [r4, #4]
 800ab7c:	6863      	ldr	r3, [r4, #4]
 800ab7e:	6123      	str	r3, [r4, #16]
 800ab80:	2300      	movs	r3, #0
 800ab82:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ab86:	e7aa      	b.n	800aade <_printf_i+0x146>
 800ab88:	6923      	ldr	r3, [r4, #16]
 800ab8a:	4632      	mov	r2, r6
 800ab8c:	4649      	mov	r1, r9
 800ab8e:	4640      	mov	r0, r8
 800ab90:	47d0      	blx	sl
 800ab92:	3001      	adds	r0, #1
 800ab94:	d0ad      	beq.n	800aaf2 <_printf_i+0x15a>
 800ab96:	6823      	ldr	r3, [r4, #0]
 800ab98:	079b      	lsls	r3, r3, #30
 800ab9a:	d413      	bmi.n	800abc4 <_printf_i+0x22c>
 800ab9c:	68e0      	ldr	r0, [r4, #12]
 800ab9e:	9b03      	ldr	r3, [sp, #12]
 800aba0:	4298      	cmp	r0, r3
 800aba2:	bfb8      	it	lt
 800aba4:	4618      	movlt	r0, r3
 800aba6:	e7a6      	b.n	800aaf6 <_printf_i+0x15e>
 800aba8:	2301      	movs	r3, #1
 800abaa:	4632      	mov	r2, r6
 800abac:	4649      	mov	r1, r9
 800abae:	4640      	mov	r0, r8
 800abb0:	47d0      	blx	sl
 800abb2:	3001      	adds	r0, #1
 800abb4:	d09d      	beq.n	800aaf2 <_printf_i+0x15a>
 800abb6:	3501      	adds	r5, #1
 800abb8:	68e3      	ldr	r3, [r4, #12]
 800abba:	9903      	ldr	r1, [sp, #12]
 800abbc:	1a5b      	subs	r3, r3, r1
 800abbe:	42ab      	cmp	r3, r5
 800abc0:	dcf2      	bgt.n	800aba8 <_printf_i+0x210>
 800abc2:	e7eb      	b.n	800ab9c <_printf_i+0x204>
 800abc4:	2500      	movs	r5, #0
 800abc6:	f104 0619 	add.w	r6, r4, #25
 800abca:	e7f5      	b.n	800abb8 <_printf_i+0x220>
 800abcc:	0800afd9 	.word	0x0800afd9
 800abd0:	0800afea 	.word	0x0800afea

0800abd4 <memmove>:
 800abd4:	4288      	cmp	r0, r1
 800abd6:	b510      	push	{r4, lr}
 800abd8:	eb01 0402 	add.w	r4, r1, r2
 800abdc:	d902      	bls.n	800abe4 <memmove+0x10>
 800abde:	4284      	cmp	r4, r0
 800abe0:	4623      	mov	r3, r4
 800abe2:	d807      	bhi.n	800abf4 <memmove+0x20>
 800abe4:	1e43      	subs	r3, r0, #1
 800abe6:	42a1      	cmp	r1, r4
 800abe8:	d008      	beq.n	800abfc <memmove+0x28>
 800abea:	f811 2b01 	ldrb.w	r2, [r1], #1
 800abee:	f803 2f01 	strb.w	r2, [r3, #1]!
 800abf2:	e7f8      	b.n	800abe6 <memmove+0x12>
 800abf4:	4402      	add	r2, r0
 800abf6:	4601      	mov	r1, r0
 800abf8:	428a      	cmp	r2, r1
 800abfa:	d100      	bne.n	800abfe <memmove+0x2a>
 800abfc:	bd10      	pop	{r4, pc}
 800abfe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ac02:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ac06:	e7f7      	b.n	800abf8 <memmove+0x24>

0800ac08 <_sbrk_r>:
 800ac08:	b538      	push	{r3, r4, r5, lr}
 800ac0a:	4d06      	ldr	r5, [pc, #24]	@ (800ac24 <_sbrk_r+0x1c>)
 800ac0c:	2300      	movs	r3, #0
 800ac0e:	4604      	mov	r4, r0
 800ac10:	4608      	mov	r0, r1
 800ac12:	602b      	str	r3, [r5, #0]
 800ac14:	f7ff f9c8 	bl	8009fa8 <_sbrk>
 800ac18:	1c43      	adds	r3, r0, #1
 800ac1a:	d102      	bne.n	800ac22 <_sbrk_r+0x1a>
 800ac1c:	682b      	ldr	r3, [r5, #0]
 800ac1e:	b103      	cbz	r3, 800ac22 <_sbrk_r+0x1a>
 800ac20:	6023      	str	r3, [r4, #0]
 800ac22:	bd38      	pop	{r3, r4, r5, pc}
 800ac24:	24000b80 	.word	0x24000b80

0800ac28 <memcpy>:
 800ac28:	440a      	add	r2, r1
 800ac2a:	4291      	cmp	r1, r2
 800ac2c:	f100 33ff 	add.w	r3, r0, #4294967295
 800ac30:	d100      	bne.n	800ac34 <memcpy+0xc>
 800ac32:	4770      	bx	lr
 800ac34:	b510      	push	{r4, lr}
 800ac36:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ac3a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ac3e:	4291      	cmp	r1, r2
 800ac40:	d1f9      	bne.n	800ac36 <memcpy+0xe>
 800ac42:	bd10      	pop	{r4, pc}

0800ac44 <_realloc_r>:
 800ac44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac48:	4607      	mov	r7, r0
 800ac4a:	4614      	mov	r4, r2
 800ac4c:	460d      	mov	r5, r1
 800ac4e:	b921      	cbnz	r1, 800ac5a <_realloc_r+0x16>
 800ac50:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ac54:	4611      	mov	r1, r2
 800ac56:	f7ff bc4d 	b.w	800a4f4 <_malloc_r>
 800ac5a:	b92a      	cbnz	r2, 800ac68 <_realloc_r+0x24>
 800ac5c:	f7ff fbde 	bl	800a41c <_free_r>
 800ac60:	4625      	mov	r5, r4
 800ac62:	4628      	mov	r0, r5
 800ac64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac68:	f000 f81a 	bl	800aca0 <_malloc_usable_size_r>
 800ac6c:	4284      	cmp	r4, r0
 800ac6e:	4606      	mov	r6, r0
 800ac70:	d802      	bhi.n	800ac78 <_realloc_r+0x34>
 800ac72:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ac76:	d8f4      	bhi.n	800ac62 <_realloc_r+0x1e>
 800ac78:	4621      	mov	r1, r4
 800ac7a:	4638      	mov	r0, r7
 800ac7c:	f7ff fc3a 	bl	800a4f4 <_malloc_r>
 800ac80:	4680      	mov	r8, r0
 800ac82:	b908      	cbnz	r0, 800ac88 <_realloc_r+0x44>
 800ac84:	4645      	mov	r5, r8
 800ac86:	e7ec      	b.n	800ac62 <_realloc_r+0x1e>
 800ac88:	42b4      	cmp	r4, r6
 800ac8a:	4622      	mov	r2, r4
 800ac8c:	4629      	mov	r1, r5
 800ac8e:	bf28      	it	cs
 800ac90:	4632      	movcs	r2, r6
 800ac92:	f7ff ffc9 	bl	800ac28 <memcpy>
 800ac96:	4629      	mov	r1, r5
 800ac98:	4638      	mov	r0, r7
 800ac9a:	f7ff fbbf 	bl	800a41c <_free_r>
 800ac9e:	e7f1      	b.n	800ac84 <_realloc_r+0x40>

0800aca0 <_malloc_usable_size_r>:
 800aca0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aca4:	1f18      	subs	r0, r3, #4
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	bfbc      	itt	lt
 800acaa:	580b      	ldrlt	r3, [r1, r0]
 800acac:	18c0      	addlt	r0, r0, r3
 800acae:	4770      	bx	lr

0800acb0 <_init>:
 800acb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acb2:	bf00      	nop
 800acb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800acb6:	bc08      	pop	{r3}
 800acb8:	469e      	mov	lr, r3
 800acba:	4770      	bx	lr

0800acbc <_fini>:
 800acbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acbe:	bf00      	nop
 800acc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800acc2:	bc08      	pop	{r3}
 800acc4:	469e      	mov	lr, r3
 800acc6:	4770      	bx	lr
