

================================================================
== Vitis HLS Report for 'img_interleave_manual_seq'
================================================================
* Date:           Fri Jun  7 14:53:00 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        img_inter
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.599 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2534411|  4992008|  25.344 ms|  49.920 ms|  2534412|  4992009|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- WRITE   |  3686400|  3686400|        48|          -|          -|  76800|        no|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 35 3 
3 --> 4 37 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 3 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%x_idx_V_new_0_loc = alloca i64 1"   --->   Operation 39 'alloca' 'x_idx_V_new_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%x_idx_V_flag_0_loc = alloca i64 1"   --->   Operation 40 'alloca' 'x_idx_V_flag_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmpy_V = alloca i64 1" [../src/interleave_manual_seq.cpp:15]   --->   Operation 41 'alloca' 'tmpy_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 76800> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmpx_V = alloca i64 1" [../src/interleave_manual_seq.cpp:16]   --->   Operation 42 'alloca' 'tmpx_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1228800> <RAM>
ST_1 : Operation 43 [2/2] (0.00ns)   --->   "%call_ln0 = call void @img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3, i8 %x_in, i8 %tmpx_V"   --->   Operation 43 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.46>
ST_2 : Operation 44 [1/1] (1.00ns)   --->   "%load_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %load"   --->   Operation 44 'read' 'load_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4"   --->   Operation 45 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_in, void @empty_10, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_in"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %y, void @empty_10, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %y"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %load"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %load, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_1, void @empty_2, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %load, void @empty_3, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_1, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x0_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 55 'specmemcore' 'specmemcore_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %tmpx_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln0 = call void @img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3, i8 %x_in, i8 %tmpx_V"   --->   Operation 57 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x_load = load i1 %guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x"   --->   Operation 58 'load' 'guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x_load, void %codeRepl, void %_Z10frommatrixPA640_A3_6ap_intILi8EEPS0_.exit._crit_edge" [../src/interleave_manual_seq.cpp:20]   --->   Operation 59 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x0_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 60 'specmemcore' 'specmemcore_ln20' <Predicate = (!guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x_load)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x1_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 61 'specmemcore' 'specmemcore_ln20' <Predicate = (!guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x_load)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x2_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 62 'specmemcore' 'specmemcore_ln20' <Predicate = (!guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x_load)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x3_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 63 'specmemcore' 'specmemcore_ln20' <Predicate = (!guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x_load)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x4_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 64 'specmemcore' 'specmemcore_ln20' <Predicate = (!guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x_load)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x5_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 65 'specmemcore' 'specmemcore_ln20' <Predicate = (!guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x_load)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x6_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 66 'specmemcore' 'specmemcore_ln20' <Predicate = (!guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x_load)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x7_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 67 'specmemcore' 'specmemcore_ln20' <Predicate = (!guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x_load)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x8_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 68 'specmemcore' 'specmemcore_ln20' <Predicate = (!guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x_load)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x9_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 69 'specmemcore' 'specmemcore_ln20' <Predicate = (!guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x_load)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x10_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 70 'specmemcore' 'specmemcore_ln20' <Predicate = (!guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x_load)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x11_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 71 'specmemcore' 'specmemcore_ln20' <Predicate = (!guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x_load)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x12_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 72 'specmemcore' 'specmemcore_ln20' <Predicate = (!guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x_load)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x13_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 73 'specmemcore' 'specmemcore_ln20' <Predicate = (!guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x_load)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x14_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 74 'specmemcore' 'specmemcore_ln20' <Predicate = (!guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x_load)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x15_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 75 'specmemcore' 'specmemcore_ln20' <Predicate = (!guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x_load)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%store_ln0 = store i1 1, i1 %guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x"   --->   Operation 76 'store' 'store_ln0' <Predicate = (!guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x_load)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z10frommatrixPA640_A3_6ap_intILi8EEPS0_.exit._crit_edge"   --->   Operation 77 'br' 'br_ln0' <Predicate = (!guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x_load)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x0_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 78 'specmemcore' 'specmemcore_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x1_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 79 'specmemcore' 'specmemcore_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x2_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 80 'specmemcore' 'specmemcore_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x3_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 81 'specmemcore' 'specmemcore_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x4_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 82 'specmemcore' 'specmemcore_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x5_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 83 'specmemcore' 'specmemcore_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x6_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 84 'specmemcore' 'specmemcore_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x7_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 85 'specmemcore' 'specmemcore_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x8_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 86 'specmemcore' 'specmemcore_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x9_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 87 'specmemcore' 'specmemcore_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x10_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 88 'specmemcore' 'specmemcore_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x11_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 89 'specmemcore' 'specmemcore_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x12_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 90 'specmemcore' 'specmemcore_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x13_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 91 'specmemcore' 'specmemcore_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x14_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 92 'specmemcore' 'specmemcore_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x15_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 93 'specmemcore' 'specmemcore_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i21 %x_idx_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 94 'specmemcore' 'specmemcore_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i4 %x_sel_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:20]   --->   Operation 95 'specmemcore' 'specmemcore_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %load_read, void %.preheader.preheader, void %codeRepl31" [../src/interleave_manual_seq.cpp:24]   --->   Operation 96 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 97 'alloca' 'i' <Predicate = (!load_read)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.46ns)   --->   "%store_ln33 = store i17 0, i17 %i" [../src/interleave_manual_seq.cpp:33]   --->   Operation 98 'store' 'store_ln33' <Predicate = (!load_read)> <Delay = 0.46>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln33 = br void %.preheader" [../src/interleave_manual_seq.cpp:33]   --->   Operation 99 'br' 'br_ln33' <Predicate = (!load_read)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.79>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%i_1 = load i17 %i" [../src/interleave_manual_seq.cpp:36]   --->   Operation 100 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i17 %i_1" [../src/interleave_manual_seq.cpp:33]   --->   Operation 101 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.94ns)   --->   "%icmp_ln33 = icmp_eq  i17 %i_1, i17 76800" [../src/interleave_manual_seq.cpp:33]   --->   Operation 102 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 76800, i64 76800, i64 76800"   --->   Operation 103 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (1.12ns)   --->   "%i_3 = add i17 %i_1, i17 1" [../src/interleave_manual_seq.cpp:36]   --->   Operation 104 'add' 'i_3' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %.split9, void %.loopexit.loopexit" [../src/interleave_manual_seq.cpp:33]   --->   Operation 105 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [2/2] (1.85ns)   --->   "%lhs = call i8 @read_seq, i17 %i_1, i4 0, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:36]   --->   Operation 106 'call' 'lhs' <Predicate = (!icmp_ln33)> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 107 [1/1] (0.46ns)   --->   "%store_ln36 = store i17 %i_3, i17 %i" [../src/interleave_manual_seq.cpp:36]   --->   Operation 107 'store' 'store_ln36' <Predicate = (!icmp_ln33)> <Delay = 0.46>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 108 'br' 'br_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.85>
ST_4 : Operation 109 [1/2] (1.85ns)   --->   "%lhs = call i8 @read_seq, i17 %i_1, i4 0, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:36]   --->   Operation 109 'call' 'lhs' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.85>
ST_5 : Operation 110 [2/2] (1.85ns)   --->   "%rhs = call i8 @read_seq, i17 %i_1, i4 1, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:36]   --->   Operation 110 'call' 'rhs' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.72>
ST_6 : Operation 111 [1/2] (1.85ns)   --->   "%rhs = call i8 @read_seq, i17 %i_1, i4 1, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:36]   --->   Operation 111 'call' 'rhs' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln232 = sext i8 %lhs"   --->   Operation 112 'sext' 'sext_ln232' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln232_1 = sext i8 %rhs"   --->   Operation 113 'sext' 'sext_ln232_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.87ns)   --->   "%ret_15 = add i9 %sext_ln232_1, i9 %sext_ln232"   --->   Operation 114 'add' 'ret_15' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.85>
ST_7 : Operation 115 [2/2] (1.85ns)   --->   "%rhs_1 = call i8 @read_seq, i17 %i_1, i4 2, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:36]   --->   Operation 115 'call' 'rhs_1' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 1.85>
ST_8 : Operation 116 [1/2] (1.85ns)   --->   "%rhs_1 = call i8 @read_seq, i17 %i_1, i4 2, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:36]   --->   Operation 116 'call' 'rhs_1' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 1.85>
ST_9 : Operation 117 [2/2] (1.85ns)   --->   "%rhs_2 = call i8 @read_seq, i17 %i_1, i4 3, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:36]   --->   Operation 117 'call' 'rhs_2' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 2.83>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln232_2 = sext i9 %ret_15"   --->   Operation 118 'sext' 'sext_ln232_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln232_3 = sext i8 %rhs_1"   --->   Operation 119 'sext' 'sext_ln232_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_16 = add i10 %sext_ln232_2, i10 %sext_ln232_3"   --->   Operation 120 'add' 'ret_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 121 [1/2] (1.85ns)   --->   "%rhs_2 = call i8 @read_seq, i17 %i_1, i4 3, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:36]   --->   Operation 121 'call' 'rhs_2' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln1540 = sext i8 %rhs_2"   --->   Operation 122 'sext' 'sext_ln1540' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.97ns) (root node of TernaryAdder)   --->   "%ret_17 = add i10 %ret_16, i10 %sext_ln1540"   --->   Operation 123 'add' 'ret_17' <Predicate = true> <Delay = 0.97> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 1.85>
ST_11 : Operation 124 [2/2] (1.85ns)   --->   "%rhs_3 = call i8 @read_seq, i17 %i_1, i4 4, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:37]   --->   Operation 124 'call' 'rhs_3' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 1.85>
ST_12 : Operation 125 [1/2] (1.85ns)   --->   "%rhs_3 = call i8 @read_seq, i17 %i_1, i4 4, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:37]   --->   Operation 125 'call' 'rhs_3' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 1.85>
ST_13 : Operation 126 [2/2] (1.85ns)   --->   "%rhs_4 = call i8 @read_seq, i17 %i_1, i4 5, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:37]   --->   Operation 126 'call' 'rhs_4' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 2.81>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln1540_1 = sext i10 %ret_17"   --->   Operation 127 'sext' 'sext_ln1540_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln1540_2 = sext i8 %rhs_3"   --->   Operation 128 'sext' 'sext_ln1540_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_18 = add i11 %sext_ln1540_1, i11 %sext_ln1540_2"   --->   Operation 129 'add' 'ret_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 130 [1/2] (1.85ns)   --->   "%rhs_4 = call i8 @read_seq, i17 %i_1, i4 5, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:37]   --->   Operation 130 'call' 'rhs_4' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln1540_3 = sext i8 %rhs_4"   --->   Operation 131 'sext' 'sext_ln1540_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (0.95ns) (root node of TernaryAdder)   --->   "%ret_19 = add i11 %ret_18, i11 %sext_ln1540_3"   --->   Operation 132 'add' 'ret_19' <Predicate = true> <Delay = 0.95> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 1.85>
ST_15 : Operation 133 [2/2] (1.85ns)   --->   "%rhs_5 = call i8 @read_seq, i17 %i_1, i4 6, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:37]   --->   Operation 133 'call' 'rhs_5' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 1.85>
ST_16 : Operation 134 [1/2] (1.85ns)   --->   "%rhs_5 = call i8 @read_seq, i17 %i_1, i4 6, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:37]   --->   Operation 134 'call' 'rhs_5' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 1.85>
ST_17 : Operation 135 [2/2] (1.85ns)   --->   "%rhs_6 = call i8 @read_seq, i17 %i_1, i4 7, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:37]   --->   Operation 135 'call' 'rhs_6' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 2.81>
ST_18 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln1540_4 = sext i8 %rhs_5"   --->   Operation 136 'sext' 'sext_ln1540_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 137 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_20 = add i11 %ret_19, i11 %sext_ln1540_4"   --->   Operation 137 'add' 'ret_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 138 [1/2] (1.85ns)   --->   "%rhs_6 = call i8 @read_seq, i17 %i_1, i4 7, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:37]   --->   Operation 138 'call' 'rhs_6' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln1540_5 = sext i8 %rhs_6"   --->   Operation 139 'sext' 'sext_ln1540_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 140 [1/1] (0.95ns) (root node of TernaryAdder)   --->   "%ret_21 = add i11 %ret_20, i11 %sext_ln1540_5"   --->   Operation 140 'add' 'ret_21' <Predicate = true> <Delay = 0.95> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 1.85>
ST_19 : Operation 141 [2/2] (1.85ns)   --->   "%rhs_7 = call i8 @read_seq, i17 %i_1, i4 8, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:38]   --->   Operation 141 'call' 'rhs_7' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 1.85>
ST_20 : Operation 142 [1/2] (1.85ns)   --->   "%rhs_7 = call i8 @read_seq, i17 %i_1, i4 8, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:38]   --->   Operation 142 'call' 'rhs_7' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 1.85>
ST_21 : Operation 143 [2/2] (1.85ns)   --->   "%rhs_8 = call i8 @read_seq, i17 %i_1, i4 9, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:38]   --->   Operation 143 'call' 'rhs_8' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 2.78>
ST_22 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln1540_6 = sext i11 %ret_21"   --->   Operation 144 'sext' 'sext_ln1540_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln1540_7 = sext i8 %rhs_7"   --->   Operation 145 'sext' 'sext_ln1540_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 146 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_22 = add i12 %sext_ln1540_6, i12 %sext_ln1540_7"   --->   Operation 146 'add' 'ret_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 147 [1/2] (1.85ns)   --->   "%rhs_8 = call i8 @read_seq, i17 %i_1, i4 9, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:38]   --->   Operation 147 'call' 'rhs_8' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln1540_8 = sext i8 %rhs_8"   --->   Operation 148 'sext' 'sext_ln1540_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 149 [1/1] (0.93ns) (root node of TernaryAdder)   --->   "%ret_23 = add i12 %ret_22, i12 %sext_ln1540_8"   --->   Operation 149 'add' 'ret_23' <Predicate = true> <Delay = 0.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 1.85>
ST_23 : Operation 150 [2/2] (1.85ns)   --->   "%rhs_9 = call i8 @read_seq, i17 %i_1, i4 10, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:38]   --->   Operation 150 'call' 'rhs_9' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 1.85>
ST_24 : Operation 151 [1/2] (1.85ns)   --->   "%rhs_9 = call i8 @read_seq, i17 %i_1, i4 10, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:38]   --->   Operation 151 'call' 'rhs_9' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 1.85>
ST_25 : Operation 152 [2/2] (1.85ns)   --->   "%rhs_10 = call i8 @read_seq, i17 %i_1, i4 11, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:38]   --->   Operation 152 'call' 'rhs_10' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 2.78>
ST_26 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln1540_9 = sext i8 %rhs_9"   --->   Operation 153 'sext' 'sext_ln1540_9' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 154 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_24 = add i12 %ret_23, i12 %sext_ln1540_9"   --->   Operation 154 'add' 'ret_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 155 [1/2] (1.85ns)   --->   "%rhs_10 = call i8 @read_seq, i17 %i_1, i4 11, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:38]   --->   Operation 155 'call' 'rhs_10' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln1540_10 = sext i8 %rhs_10"   --->   Operation 156 'sext' 'sext_ln1540_10' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 157 [1/1] (0.93ns) (root node of TernaryAdder)   --->   "%ret_25 = add i12 %ret_24, i12 %sext_ln1540_10"   --->   Operation 157 'add' 'ret_25' <Predicate = true> <Delay = 0.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 1.85>
ST_27 : Operation 158 [2/2] (1.85ns)   --->   "%rhs_11 = call i8 @read_seq, i17 %i_1, i4 12, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:39]   --->   Operation 158 'call' 'rhs_11' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 1.85>
ST_28 : Operation 159 [1/2] (1.85ns)   --->   "%rhs_11 = call i8 @read_seq, i17 %i_1, i4 12, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:39]   --->   Operation 159 'call' 'rhs_11' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 1.85>
ST_29 : Operation 160 [2/2] (1.85ns)   --->   "%rhs_12 = call i8 @read_seq, i17 %i_1, i4 13, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:39]   --->   Operation 160 'call' 'rhs_12' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 2.78>
ST_30 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln1540_11 = sext i8 %rhs_11"   --->   Operation 161 'sext' 'sext_ln1540_11' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_26 = add i12 %ret_25, i12 %sext_ln1540_11"   --->   Operation 162 'add' 'ret_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 163 [1/2] (1.85ns)   --->   "%rhs_12 = call i8 @read_seq, i17 %i_1, i4 13, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:39]   --->   Operation 163 'call' 'rhs_12' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln1540_12 = sext i8 %rhs_12"   --->   Operation 164 'sext' 'sext_ln1540_12' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 165 [1/1] (0.93ns) (root node of TernaryAdder)   --->   "%ret_27 = add i12 %ret_26, i12 %sext_ln1540_12"   --->   Operation 165 'add' 'ret_27' <Predicate = true> <Delay = 0.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 30> <Delay = 1.85>
ST_31 : Operation 166 [2/2] (1.85ns)   --->   "%rhs_13 = call i8 @read_seq, i17 %i_1, i4 14, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:39]   --->   Operation 166 'call' 'rhs_13' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 1.85>
ST_32 : Operation 167 [1/2] (1.85ns)   --->   "%rhs_13 = call i8 @read_seq, i17 %i_1, i4 14, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:39]   --->   Operation 167 'call' 'rhs_13' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 1.85>
ST_33 : Operation 168 [2/2] (1.85ns)   --->   "%rhs_14 = call i8 @read_seq, i17 %i_1, i4 15, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:39]   --->   Operation 168 'call' 'rhs_14' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 4.08>
ST_34 : Operation 169 [1/1] (0.00ns)   --->   "%specloopname_ln321 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8"   --->   Operation 169 'specloopname' 'specloopname_ln321' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln1540_13 = sext i8 %rhs_13"   --->   Operation 170 'sext' 'sext_ln1540_13' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 171 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_28 = add i12 %ret_27, i12 %sext_ln1540_13"   --->   Operation 171 'add' 'ret_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 172 [1/2] (1.85ns)   --->   "%rhs_14 = call i8 @read_seq, i17 %i_1, i4 15, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V" [../src/interleave_manual_seq.cpp:39]   --->   Operation 172 'call' 'rhs_14' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln1540_14 = sext i8 %rhs_14"   --->   Operation 173 'sext' 'sext_ln1540_14' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 174 [1/1] (0.93ns) (root node of TernaryAdder)   --->   "%ret = add i12 %ret_28, i12 %sext_ln1540_14"   --->   Operation 174 'add' 'ret' <Predicate = true> <Delay = 0.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 175 [1/1] (0.00ns)   --->   "%tmpy_V_addr = getelementptr i12 %tmpy_V, i64 0, i64 %zext_ln33" [../src/interleave_manual_seq.cpp:36]   --->   Operation 175 'getelementptr' 'tmpy_V_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 176 [1/1] (1.29ns)   --->   "%store_ln36 = store i12 %ret, i17 %tmpy_V_addr" [../src/interleave_manual_seq.cpp:36]   --->   Operation 176 'store' 'store_ln36' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 76800> <RAM>
ST_34 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 177 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 35 <SV = 2> <Delay = 0.50>
ST_35 : Operation 178 [1/1] (0.00ns)   --->   "%x_sel_V_load = load i4 %x_sel_V"   --->   Operation 178 'load' 'x_sel_V_load' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 179 [1/1] (0.00ns)   --->   "%x_idx_V_load = load i21 %x_idx_V"   --->   Operation 179 'load' 'x_idx_V_load' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 180 [2/2] (0.50ns)   --->   "%call_ln587 = call void @img_interleave_manual_seq_Pipeline_LOAD, i21 %x_idx_V_load, i4 %x_sel_V_load, i8 %tmpx_V, i1 %x_idx_V_flag_0_loc, i21 %x_idx_V_new_0_loc, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V"   --->   Operation 180 'call' 'call_ln587' <Predicate = true> <Delay = 0.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 181 [1/1] (0.00ns)   --->   "%store_ln885 = store i4 %x_sel_V_load, i4 %x_sel_V"   --->   Operation 181 'store' 'store_ln885' <Predicate = true> <Delay = 0.00>

State 36 <SV = 3> <Delay = 0.90>
ST_36 : Operation 182 [1/2] (0.90ns)   --->   "%call_ln587 = call void @img_interleave_manual_seq_Pipeline_LOAD, i21 %x_idx_V_load, i4 %x_sel_V_load, i8 %tmpx_V, i1 %x_idx_V_flag_0_loc, i21 %x_idx_V_new_0_loc, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V, i8 %x_x8_V, i8 %x_x9_V, i8 %x_x10_V, i8 %x_x11_V, i8 %x_x12_V, i8 %x_x13_V, i8 %x_x14_V, i8 %x_x15_V"   --->   Operation 182 'call' 'call_ln587' <Predicate = true> <Delay = 0.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 4> <Delay = 0.00>
ST_37 : Operation 183 [1/1] (0.00ns)   --->   "%x_idx_V_flag_0_loc_load = load i1 %x_idx_V_flag_0_loc"   --->   Operation 183 'load' 'x_idx_V_flag_0_loc_load' <Predicate = (load_read)> <Delay = 0.00>
ST_37 : Operation 184 [1/1] (0.00ns)   --->   "%x_idx_V_new_0_loc_load = load i21 %x_idx_V_new_0_loc"   --->   Operation 184 'load' 'x_idx_V_new_0_loc_load' <Predicate = (load_read)> <Delay = 0.00>
ST_37 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %x_idx_V_flag_0_loc_load, void %.loopexit.loopexit.new, void %mergeST"   --->   Operation 185 'br' 'br_ln0' <Predicate = (load_read)> <Delay = 0.00>
ST_37 : Operation 186 [1/1] (0.00ns)   --->   "%store_ln885 = store i21 %x_idx_V_new_0_loc_load, i21 %x_idx_V"   --->   Operation 186 'store' 'store_ln885' <Predicate = (load_read & x_idx_V_flag_0_loc_load)> <Delay = 0.00>
ST_37 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit.loopexit.new"   --->   Operation 187 'br' 'br_ln0' <Predicate = (load_read & x_idx_V_flag_0_loc_load)> <Delay = 0.00>
ST_37 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln44 = br void %.loopexit" [../src/tomatrix.cpp:44]   --->   Operation 188 'br' 'br_ln44' <Predicate = (load_read)> <Delay = 0.00>
ST_37 : Operation 189 [2/2] (0.00ns)   --->   "%call_ln0 = call void @img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3, i24 %y, i12 %tmpy_V"   --->   Operation 189 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 5> <Delay = 0.00>
ST_38 : Operation 190 [1/2] (0.00ns)   --->   "%call_ln0 = call void @img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3, i24 %y, i12 %tmpy_V"   --->   Operation 190 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 191 [1/1] (0.00ns)   --->   "%ret_ln43 = ret" [../src/interleave_manual_seq.cpp:43]   --->   Operation 191 'ret' 'ret_ln43' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 1.46ns
The critical path consists of the following:
	wire read operation ('load_read') on port 'load' [23]  (1 ns)
	blocking operation 0.46 ns on control path)

 <State 3>: 2.8ns
The critical path consists of the following:
	'load' operation ('val', ../src/interleave_manual_seq.cpp:36) on local variable 'i' [87]  (0 ns)
	'call' operation ('lhs', ../src/interleave_manual_seq.cpp:36) to 'read_seq' [95]  (1.86 ns)
	blocking operation 0.941 ns on control path)

 <State 4>: 1.86ns
The critical path consists of the following:
	'call' operation ('lhs', ../src/interleave_manual_seq.cpp:36) to 'read_seq' [95]  (1.86 ns)

 <State 5>: 1.86ns
The critical path consists of the following:
	'call' operation ('rhs', ../src/interleave_manual_seq.cpp:36) to 'read_seq' [96]  (1.86 ns)

 <State 6>: 2.73ns
The critical path consists of the following:
	'call' operation ('rhs', ../src/interleave_manual_seq.cpp:36) to 'read_seq' [96]  (1.86 ns)
	'add' operation ('ret') [99]  (0.871 ns)

 <State 7>: 1.86ns
The critical path consists of the following:
	'call' operation ('rhs', ../src/interleave_manual_seq.cpp:36) to 'read_seq' [100]  (1.86 ns)

 <State 8>: 1.86ns
The critical path consists of the following:
	'call' operation ('rhs', ../src/interleave_manual_seq.cpp:36) to 'read_seq' [100]  (1.86 ns)

 <State 9>: 1.86ns
The critical path consists of the following:
	'call' operation ('rhs', ../src/interleave_manual_seq.cpp:36) to 'read_seq' [104]  (1.86 ns)

 <State 10>: 2.84ns
The critical path consists of the following:
	'call' operation ('rhs', ../src/interleave_manual_seq.cpp:36) to 'read_seq' [104]  (1.86 ns)
	'add' operation ('ret') [106]  (0.978 ns)

 <State 11>: 1.86ns
The critical path consists of the following:
	'call' operation ('rhs', ../src/interleave_manual_seq.cpp:37) to 'read_seq' [107]  (1.86 ns)

 <State 12>: 1.86ns
The critical path consists of the following:
	'call' operation ('rhs', ../src/interleave_manual_seq.cpp:37) to 'read_seq' [107]  (1.86 ns)

 <State 13>: 1.86ns
The critical path consists of the following:
	'call' operation ('rhs', ../src/interleave_manual_seq.cpp:37) to 'read_seq' [111]  (1.86 ns)

 <State 14>: 2.81ns
The critical path consists of the following:
	'call' operation ('rhs', ../src/interleave_manual_seq.cpp:37) to 'read_seq' [111]  (1.86 ns)
	'add' operation ('ret') [113]  (0.954 ns)

 <State 15>: 1.86ns
The critical path consists of the following:
	'call' operation ('rhs', ../src/interleave_manual_seq.cpp:37) to 'read_seq' [114]  (1.86 ns)

 <State 16>: 1.86ns
The critical path consists of the following:
	'call' operation ('rhs', ../src/interleave_manual_seq.cpp:37) to 'read_seq' [114]  (1.86 ns)

 <State 17>: 1.86ns
The critical path consists of the following:
	'call' operation ('rhs', ../src/interleave_manual_seq.cpp:37) to 'read_seq' [117]  (1.86 ns)

 <State 18>: 2.81ns
The critical path consists of the following:
	'call' operation ('rhs', ../src/interleave_manual_seq.cpp:37) to 'read_seq' [117]  (1.86 ns)
	'add' operation ('ret') [119]  (0.954 ns)

 <State 19>: 1.86ns
The critical path consists of the following:
	'call' operation ('rhs', ../src/interleave_manual_seq.cpp:38) to 'read_seq' [120]  (1.86 ns)

 <State 20>: 1.86ns
The critical path consists of the following:
	'call' operation ('rhs', ../src/interleave_manual_seq.cpp:38) to 'read_seq' [120]  (1.86 ns)

 <State 21>: 1.86ns
The critical path consists of the following:
	'call' operation ('rhs', ../src/interleave_manual_seq.cpp:38) to 'read_seq' [124]  (1.86 ns)

 <State 22>: 2.79ns
The critical path consists of the following:
	'call' operation ('rhs', ../src/interleave_manual_seq.cpp:38) to 'read_seq' [124]  (1.86 ns)
	'add' operation ('ret') [126]  (0.93 ns)

 <State 23>: 1.86ns
The critical path consists of the following:
	'call' operation ('rhs', ../src/interleave_manual_seq.cpp:38) to 'read_seq' [127]  (1.86 ns)

 <State 24>: 1.86ns
The critical path consists of the following:
	'call' operation ('rhs', ../src/interleave_manual_seq.cpp:38) to 'read_seq' [127]  (1.86 ns)

 <State 25>: 1.86ns
The critical path consists of the following:
	'call' operation ('rhs', ../src/interleave_manual_seq.cpp:38) to 'read_seq' [130]  (1.86 ns)

 <State 26>: 2.79ns
The critical path consists of the following:
	'call' operation ('rhs', ../src/interleave_manual_seq.cpp:38) to 'read_seq' [130]  (1.86 ns)
	'add' operation ('ret') [132]  (0.93 ns)

 <State 27>: 1.86ns
The critical path consists of the following:
	'call' operation ('rhs', ../src/interleave_manual_seq.cpp:39) to 'read_seq' [133]  (1.86 ns)

 <State 28>: 1.86ns
The critical path consists of the following:
	'call' operation ('rhs', ../src/interleave_manual_seq.cpp:39) to 'read_seq' [133]  (1.86 ns)

 <State 29>: 1.86ns
The critical path consists of the following:
	'call' operation ('rhs', ../src/interleave_manual_seq.cpp:39) to 'read_seq' [136]  (1.86 ns)

 <State 30>: 2.79ns
The critical path consists of the following:
	'call' operation ('rhs', ../src/interleave_manual_seq.cpp:39) to 'read_seq' [136]  (1.86 ns)
	'add' operation ('ret') [138]  (0.93 ns)

 <State 31>: 1.86ns
The critical path consists of the following:
	'call' operation ('rhs', ../src/interleave_manual_seq.cpp:39) to 'read_seq' [139]  (1.86 ns)

 <State 32>: 1.86ns
The critical path consists of the following:
	'call' operation ('rhs', ../src/interleave_manual_seq.cpp:39) to 'read_seq' [139]  (1.86 ns)

 <State 33>: 1.86ns
The critical path consists of the following:
	'call' operation ('rhs', ../src/interleave_manual_seq.cpp:39) to 'read_seq' [142]  (1.86 ns)

 <State 34>: 4.08ns
The critical path consists of the following:
	'call' operation ('rhs', ../src/interleave_manual_seq.cpp:39) to 'read_seq' [142]  (1.86 ns)
	'add' operation ('ret') [144]  (0.93 ns)
	'store' operation ('store_ln36', ../src/interleave_manual_seq.cpp:36) of variable 'ret' on array 'tmpy.V', ../src/interleave_manual_seq.cpp:15 [146]  (1.3 ns)

 <State 35>: 0.502ns
The critical path consists of the following:
	'load' operation ('x_sel_V_load') on static variable 'x_sel_V' [152]  (0 ns)
	'call' operation ('call_ln587') to 'img_interleave_manual_seq_Pipeline_LOAD' [154]  (0.502 ns)

 <State 36>: 0.904ns
The critical path consists of the following:
	'call' operation ('call_ln587') to 'img_interleave_manual_seq_Pipeline_LOAD' [154]  (0.904 ns)

 <State 37>: 0ns
The critical path consists of the following:

 <State 38>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
