INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/actividad7y8/project_1/project_1.srcs/sources_1/new/padovan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padovan
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/actividad7y8/project_1/project_1.srcs/sim_1/new/padovan_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padovan_tb
