A refinement calculus for the synthesis of verified hardware descriptions in VHDL