Active-HDL 10.3.3558.6081  2019-11-13 23:46:35

Elaboration top modules:
Verilog Module                TestBench


----------------------------------------------------------------------------------------------
Verilog Module          | Library    | Info | Compiler Version          | Compilation Options
----------------------------------------------------------------------------------------------
TestBench               | dig-camera |      | 10.3.3558.6081  (Windows) | -O2 -sv2k12
RE_control              | dig-camera |      | 10.3.3558.6081  (Windows) | -O2 -sv2k12
CTRL_ex_time            | dig-camera |      | 10.3.3558.6081  (Windows) | -O2 -sv2k12
Timer_counter           | dig-camera |      | 10.3.3558.6081  (Windows) | -O2 -sv2k12
FSM_ex_control          | dig-camera |      | 10.3.3558.6081  (Windows) | -O2 -sv2k12
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
Library                 | Comment
----------------------------------------------------------------------------------------------
dig-camera              | None
----------------------------------------------------------------------------------------------
