

================================================================
== Vivado HLS Report for 'Conv'
================================================================
* Date:           Wed Dec  6 13:43:48 2023

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        Conv_no_opt_HLS
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.334|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1172|  1172|  1172|  1172|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+------+------+----------+-----------+-----------+------+----------+
        |                        |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+------+------+----------+-----------+-----------+------+----------+
        |- L1_Image_Matrix       |    15|    15|         5|          -|          -|     3|    no    |
        | + L2_Image_Matrix      |     3|     3|         1|          -|          -|     3|    no    |
        |- L1_Kernal_Matrix      |    15|    15|         5|          -|          -|     3|    no    |
        | + L2_Kernal_Matrix     |     3|     3|         1|          -|          -|     3|    no    |
        |- memset_padded_image   |    29|    29|         6|          -|          -|     5|    no    |
        | + memset_padded_image  |     4|     4|         1|          -|          -|     5|    no    |
        |- Loop 4                |    24|    24|         8|          -|          -|     3|    no    |
        | + Loop 4.1             |     6|     6|         2|          -|          -|     3|    no    |
        |- C1                    |  1050|  1050|       350|          -|          -|     3|    no    |
        | + C2                   |   348|   348|       116|          -|          -|     3|    no    |
        |  ++ C3                 |   114|   114|        38|          -|          -|     3|    no    |
        |   +++ C4               |    36|    36|        12|          -|          -|     3|    no    |
        |- output_loop_1         |    33|    33|        11|          -|          -|     3|    no    |
        | + output_loop_2        |     9|     9|         3|          -|          -|     3|    no    |
        +------------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
	4  / (exitcond1)
3 --> 
	3  / (!exitcond3)
	2  / (exitcond3)
4 --> 
	5  / (!exitcond2)
	6  / (exitcond2)
5 --> 
	5  / (!exitcond4)
	4  / (exitcond4)
6 --> 
	7  / true
7 --> 
	7  / (!tmp_8)
	6  / (tmp_8 & !tmp_2)
	8  / (tmp_8 & tmp_2)
8 --> 
	9  / (!exitcond5)
	11  / (exitcond5)
9 --> 
	10  / (!exitcond7)
	8  / (exitcond7)
10 --> 
	9  / true
11 --> 
	12  / (!exitcond6)
	26  / (exitcond6)
12 --> 
	13  / (!exitcond9)
	11  / (exitcond9)
13 --> 
	14  / (!exitcond10)
	12  / (exitcond10)
14 --> 
	15  / (!exitcond11)
	13  / (exitcond11)
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	14  / true
26 --> 
	27  / (!exitcond8)
27 --> 
	28  / (!exitcond)
	26  / (exitcond)
28 --> 
	29  / true
29 --> 
	27  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double* %data_in_V_data), !map !27"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %data_in_V_last_V), !map !33"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double* %data_out_V_data), !map !37"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %data_out_V_last_V), !map !41"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @Conv_str) nounwind"   --->   Operation 34 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%input_mat = alloca [9 x double], align 8" [Conv_no_opt.cpp:11]   --->   Operation 35 'alloca' 'input_mat' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%kernal_mat = alloca [9 x double], align 8" [Conv_no_opt.cpp:12]   --->   Operation 36 'alloca' 'kernal_mat' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%padded_image = alloca [25 x double], align 8" [Conv_no_opt.cpp:40]   --->   Operation 37 'alloca' 'padded_image' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Conv_no_opt.cpp:5]   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(double* %data_in_V_data, i1* %data_in_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Conv_no_opt.cpp:6]   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(double* %data_out_V_data, i1* %data_out_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Conv_no_opt.cpp:7]   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%empty = alloca [9 x double], align 16" [Conv_no_opt.cpp:18]   --->   Operation 41 'alloca' 'empty' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_1 : Operation 42 [1/1] (0.75ns)   --->   "br label %1" [Conv_no_opt.cpp:26]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 0.86>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %0 ], [ %i_5, %5 ]"   --->   Operation 43 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.51ns)   --->   "%exitcond1 = icmp eq i2 %i, -1" [Conv_no_opt.cpp:26]   --->   Operation 44 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 45 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.62ns)   --->   "%i_5 = add i2 %i, 1" [Conv_no_opt.cpp:26]   --->   Operation 46 'add' 'i_5' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader34.preheader, label %2" [Conv_no_opt.cpp:26]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str4) nounwind" [Conv_no_opt.cpp:26]   --->   Operation 48 'specloopname' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str4)" [Conv_no_opt.cpp:26]   --->   Operation 49 'specregionbegin' 'tmp_9' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_cast = zext i2 %i to i5" [Conv_no_opt.cpp:26]   --->   Operation 50 'zext' 'tmp_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_s = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i, i2 0)" [Conv_no_opt.cpp:26]   --->   Operation 51 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i4 %tmp_s to i5" [Conv_no_opt.cpp:29]   --->   Operation 52 'zext' 'p_shl2_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.86ns)   --->   "%tmp_1 = sub i5 %p_shl2_cast, %tmp_cast" [Conv_no_opt.cpp:29]   --->   Operation 53 'sub' 'tmp_1' <Predicate = (!exitcond1)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.75ns)   --->   "br label %3" [Conv_no_opt.cpp:27]   --->   Operation 54 'br' <Predicate = (!exitcond1)> <Delay = 0.75>
ST_2 : Operation 55 [1/1] (0.75ns)   --->   "br label %.preheader34" [Conv_no_opt.cpp:33]   --->   Operation 55 'br' <Predicate = (exitcond1)> <Delay = 0.75>

State 3 <SV = 2> <Delay = 1.66>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%j = phi i2 [ 0, %2 ], [ %j_5, %4 ]"   --->   Operation 56 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.51ns)   --->   "%exitcond3 = icmp eq i2 %j, -1" [Conv_no_opt.cpp:27]   --->   Operation 57 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 58 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.62ns)   --->   "%j_5 = add i2 %j, 1" [Conv_no_opt.cpp:27]   --->   Operation 59 'add' 'j_5' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %5, label %4" [Conv_no_opt.cpp:27]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str5) nounwind" [Conv_no_opt.cpp:27]   --->   Operation 61 'specloopname' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%empty_12 = call { double, i1 } @_ssdm_op_Read.axis.volatile.doubleP.i1P(double* %data_in_V_data, i1* %data_in_V_last_V)" [Conv_no_opt.cpp:28]   --->   Operation 62 'read' 'empty_12' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_data = extractvalue { double, i1 } %empty_12, 0" [Conv_no_opt.cpp:28]   --->   Operation 63 'extractvalue' 'tmp_data' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i2 %j to i5" [Conv_no_opt.cpp:29]   --->   Operation 64 'zext' 'tmp_4_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.87ns)   --->   "%tmp_6 = add i5 %tmp_1, %tmp_4_cast" [Conv_no_opt.cpp:29]   --->   Operation 65 'add' 'tmp_6' <Predicate = (!exitcond3)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_35_cast = sext i5 %tmp_6 to i64" [Conv_no_opt.cpp:29]   --->   Operation 66 'sext' 'tmp_35_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%input_mat_addr = getelementptr [9 x double]* %input_mat, i64 0, i64 %tmp_35_cast" [Conv_no_opt.cpp:29]   --->   Operation 67 'getelementptr' 'input_mat_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.79ns)   --->   "store double %tmp_data, double* %input_mat_addr, align 8" [Conv_no_opt.cpp:29]   --->   Operation 68 'store' <Predicate = (!exitcond3)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "br label %3" [Conv_no_opt.cpp:27]   --->   Operation 69 'br' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str4, i32 %tmp_9)" [Conv_no_opt.cpp:29]   --->   Operation 70 'specregionend' 'empty_13' <Predicate = (exitcond3)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "br label %1" [Conv_no_opt.cpp:26]   --->   Operation 71 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.86>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%i_1 = phi i2 [ %i_6, %9 ], [ 0, %.preheader34.preheader ]"   --->   Operation 72 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.51ns)   --->   "%exitcond2 = icmp eq i2 %i_1, -1" [Conv_no_opt.cpp:33]   --->   Operation 73 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 74 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.62ns)   --->   "%i_6 = add i2 %i_1, 1" [Conv_no_opt.cpp:33]   --->   Operation 75 'add' 'i_6' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %meminst.preheader, label %6" [Conv_no_opt.cpp:33]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str6) nounwind" [Conv_no_opt.cpp:33]   --->   Operation 77 'specloopname' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str6)" [Conv_no_opt.cpp:33]   --->   Operation 78 'specregionbegin' 'tmp_3' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i2 %i_1 to i5" [Conv_no_opt.cpp:33]   --->   Operation 79 'zext' 'tmp_1_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_4 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_1, i2 0)" [Conv_no_opt.cpp:33]   --->   Operation 80 'bitconcatenate' 'tmp_4' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i4 %tmp_4 to i5" [Conv_no_opt.cpp:36]   --->   Operation 81 'zext' 'p_shl3_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.86ns)   --->   "%tmp_5 = sub i5 %p_shl3_cast, %tmp_1_cast" [Conv_no_opt.cpp:36]   --->   Operation 82 'sub' 'tmp_5' <Predicate = (!exitcond2)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.75ns)   --->   "br label %7" [Conv_no_opt.cpp:34]   --->   Operation 83 'br' <Predicate = (!exitcond2)> <Delay = 0.75>
ST_4 : Operation 84 [1/1] (0.75ns)   --->   "br label %meminst" [Conv_no_opt.cpp:40]   --->   Operation 84 'br' <Predicate = (exitcond2)> <Delay = 0.75>

State 5 <SV = 3> <Delay = 1.66>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%j_1 = phi i2 [ 0, %6 ], [ %j_6, %8 ]"   --->   Operation 85 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.51ns)   --->   "%exitcond4 = icmp eq i2 %j_1, -1" [Conv_no_opt.cpp:34]   --->   Operation 86 'icmp' 'exitcond4' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 87 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.62ns)   --->   "%j_6 = add i2 %j_1, 1" [Conv_no_opt.cpp:34]   --->   Operation 88 'add' 'j_6' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %9, label %8" [Conv_no_opt.cpp:34]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str7) nounwind" [Conv_no_opt.cpp:34]   --->   Operation 90 'specloopname' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%empty_16 = call { double, i1 } @_ssdm_op_Read.axis.volatile.doubleP.i1P(double* %data_in_V_data, i1* %data_in_V_last_V)" [Conv_no_opt.cpp:35]   --->   Operation 91 'read' 'empty_16' <Predicate = (!exitcond4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_data_1 = extractvalue { double, i1 } %empty_16, 0" [Conv_no_opt.cpp:35]   --->   Operation 92 'extractvalue' 'tmp_data_1' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_cast_17 = zext i2 %j_1 to i5" [Conv_no_opt.cpp:36]   --->   Operation 93 'zext' 'tmp_cast_17' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.87ns)   --->   "%tmp_12 = add i5 %tmp_5, %tmp_cast_17" [Conv_no_opt.cpp:36]   --->   Operation 94 'add' 'tmp_12' <Predicate = (!exitcond4)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_39_cast = sext i5 %tmp_12 to i64" [Conv_no_opt.cpp:36]   --->   Operation 95 'sext' 'tmp_39_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%kernal_mat_addr = getelementptr [9 x double]* %kernal_mat, i64 0, i64 %tmp_39_cast" [Conv_no_opt.cpp:36]   --->   Operation 96 'getelementptr' 'kernal_mat_addr' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.79ns)   --->   "store double %tmp_data_1, double* %kernal_mat_addr, align 8" [Conv_no_opt.cpp:36]   --->   Operation 97 'store' <Predicate = (!exitcond4)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "br label %7" [Conv_no_opt.cpp:34]   --->   Operation 98 'br' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str6, i32 %tmp_3)" [Conv_no_opt.cpp:36]   --->   Operation 99 'specregionend' 'empty_18' <Predicate = (exitcond4)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "br label %.preheader34" [Conv_no_opt.cpp:33]   --->   Operation 100 'br' <Predicate = (exitcond4)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.87>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%invdar = phi i3 [ %indvarinc, %meminst35 ], [ 0, %meminst.preheader ]" [Conv_no_opt.cpp:40]   --->   Operation 101 'phi' 'invdar' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.74ns)   --->   "%indvarinc = add i3 %invdar, 1" [Conv_no_opt.cpp:40]   --->   Operation 102 'add' 'indvarinc' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i3 %invdar to i6" [Conv_no_opt.cpp:40]   --->   Operation 103 'zext' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %invdar, i2 0)" [Conv_no_opt.cpp:40]   --->   Operation 104 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i5 %tmp to i6" [Conv_no_opt.cpp:40]   --->   Operation 105 'zext' 'p_shl4_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.87ns)   --->   "%tmp_7 = add i6 %p_shl4_cast, %tmp_6_cast" [Conv_no_opt.cpp:40]   --->   Operation 106 'add' 'tmp_7' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 107 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.75ns)   --->   "br label %meminst36"   --->   Operation 108 'br' <Predicate = true> <Delay = 0.75>

State 7 <SV = 4> <Delay = 2.23>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%invdar1 = phi i3 [ 0, %meminst ], [ %indvarinc1, %meminst36 ]" [Conv_no_opt.cpp:40]   --->   Operation 109 'phi' 'invdar1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.74ns)   --->   "%indvarinc1 = add i3 %invdar1, 1" [Conv_no_opt.cpp:40]   --->   Operation 110 'add' 'indvarinc1' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i3 %invdar1 to i6" [Conv_no_opt.cpp:40]   --->   Operation 111 'zext' 'tmp_7_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.88ns)   --->   "%tmp_11 = add i6 %tmp_7, %tmp_7_cast" [Conv_no_opt.cpp:40]   --->   Operation 112 'add' 'tmp_11' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_38_cast = zext i6 %tmp_11 to i64" [Conv_no_opt.cpp:40]   --->   Operation 113 'zext' 'tmp_38_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%padded_image_addr = getelementptr [25 x double]* %padded_image, i64 0, i64 %tmp_38_cast" [Conv_no_opt.cpp:40]   --->   Operation 114 'getelementptr' 'padded_image_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (1.35ns)   --->   "store double 0.000000e+00, double* %padded_image_addr, align 8" [Conv_no_opt.cpp:40]   --->   Operation 115 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_7 : Operation 116 [1/1] (0.69ns)   --->   "%tmp_8 = icmp eq i3 %invdar1, -4" [Conv_no_opt.cpp:40]   --->   Operation 116 'icmp' 'tmp_8' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_padded_image_s)"   --->   Operation 117 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 118 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %meminst35, label %meminst36" [Conv_no_opt.cpp:40]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.69ns)   --->   "%tmp_2 = icmp eq i3 %invdar, -4" [Conv_no_opt.cpp:40]   --->   Operation 120 'icmp' 'tmp_2' <Predicate = (tmp_8)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_padded_image_s)"   --->   Operation 121 'specloopname' <Predicate = (tmp_8)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %.loopexit.preheader, label %meminst" [Conv_no_opt.cpp:40]   --->   Operation 122 'br' <Predicate = (tmp_8)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.75ns)   --->   "br label %.loopexit" [Conv_no_opt.cpp:41]   --->   Operation 123 'br' <Predicate = (tmp_8 & tmp_2)> <Delay = 0.75>

State 8 <SV = 5> <Delay = 1.49>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%i_2 = phi i2 [ %i_7, %.loopexit.loopexit ], [ 0, %.loopexit.preheader ]"   --->   Operation 124 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.51ns)   --->   "%exitcond5 = icmp eq i2 %i_2, -1" [Conv_no_opt.cpp:41]   --->   Operation 125 'icmp' 'exitcond5' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 126 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.62ns)   --->   "%i_7 = add i2 %i_2, 1" [Conv_no_opt.cpp:43]   --->   Operation 127 'add' 'i_7' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.preheader32.preheader, label %.preheader33.preheader" [Conv_no_opt.cpp:41]   --->   Operation 128 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i2 %i_2 to i5" [Conv_no_opt.cpp:43]   --->   Operation 129 'zext' 'tmp_3_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_13 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_2, i2 0)" [Conv_no_opt.cpp:43]   --->   Operation 130 'bitconcatenate' 'tmp_13' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%p_shl6_cast = zext i4 %tmp_13 to i5" [Conv_no_opt.cpp:43]   --->   Operation 131 'zext' 'p_shl6_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.86ns)   --->   "%tmp_21 = sub i5 %p_shl6_cast, %tmp_3_cast" [Conv_no_opt.cpp:43]   --->   Operation 132 'sub' 'tmp_21' <Predicate = (!exitcond5)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i2 %i_7 to i5" [Conv_no_opt.cpp:43]   --->   Operation 133 'zext' 'tmp_5_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_22 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_7, i2 0)" [Conv_no_opt.cpp:43]   --->   Operation 134 'bitconcatenate' 'tmp_22' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i4 %tmp_22 to i5" [Conv_no_opt.cpp:43]   --->   Operation 135 'zext' 'p_shl5_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.86ns)   --->   "%tmp_25 = add i5 %tmp_5_cast, %p_shl5_cast" [Conv_no_opt.cpp:43]   --->   Operation 136 'add' 'tmp_25' <Predicate = (!exitcond5)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.75ns)   --->   "br label %.preheader33" [Conv_no_opt.cpp:42]   --->   Operation 137 'br' <Predicate = (!exitcond5)> <Delay = 0.75>
ST_8 : Operation 138 [1/1] (0.75ns)   --->   "br label %.preheader32" [Conv_no_opt.cpp:47]   --->   Operation 138 'br' <Predicate = (exitcond5)> <Delay = 0.75>

State 9 <SV = 6> <Delay = 1.66>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%j_2 = phi i2 [ %j_7, %10 ], [ 0, %.preheader33.preheader ]"   --->   Operation 139 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.51ns)   --->   "%exitcond7 = icmp eq i2 %j_2, -1" [Conv_no_opt.cpp:42]   --->   Operation 140 'icmp' 'exitcond7' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 141 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.62ns)   --->   "%j_7 = add i2 %j_2, 1" [Conv_no_opt.cpp:43]   --->   Operation 142 'add' 'j_7' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %.loopexit.loopexit, label %10" [Conv_no_opt.cpp:42]   --->   Operation 143 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i2 %j_2 to i5" [Conv_no_opt.cpp:43]   --->   Operation 144 'zext' 'tmp_11_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.87ns)   --->   "%tmp_26 = add i5 %tmp_21, %tmp_11_cast" [Conv_no_opt.cpp:43]   --->   Operation 145 'add' 'tmp_26' <Predicate = (!exitcond7)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_44_cast = sext i5 %tmp_26 to i64" [Conv_no_opt.cpp:43]   --->   Operation 146 'sext' 'tmp_44_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%input_mat_addr_1 = getelementptr [9 x double]* %input_mat, i64 0, i64 %tmp_44_cast" [Conv_no_opt.cpp:43]   --->   Operation 147 'getelementptr' 'input_mat_addr_1' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_9 : Operation 148 [2/2] (0.79ns)   --->   "%input_mat_load = load double* %input_mat_addr_1, align 8" [Conv_no_opt.cpp:43]   --->   Operation 148 'load' 'input_mat_load' <Predicate = (!exitcond7)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_12_cast = zext i2 %j_7 to i5" [Conv_no_opt.cpp:43]   --->   Operation 149 'zext' 'tmp_12_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.87ns)   --->   "%tmp_31 = add i5 %tmp_25, %tmp_12_cast" [Conv_no_opt.cpp:43]   --->   Operation 150 'add' 'tmp_31' <Predicate = (!exitcond7)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 151 'br' <Predicate = (exitcond7)> <Delay = 0.00>

State 10 <SV = 7> <Delay = 2.14>
ST_10 : Operation 152 [1/2] (0.79ns)   --->   "%input_mat_load = load double* %input_mat_addr_1, align 8" [Conv_no_opt.cpp:43]   --->   Operation 152 'load' 'input_mat_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_45_cast = zext i5 %tmp_31 to i64" [Conv_no_opt.cpp:43]   --->   Operation 153 'zext' 'tmp_45_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%padded_image_addr_1 = getelementptr [25 x double]* %padded_image, i64 0, i64 %tmp_45_cast" [Conv_no_opt.cpp:43]   --->   Operation 154 'getelementptr' 'padded_image_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (1.35ns)   --->   "store double %input_mat_load, double* %padded_image_addr_1, align 8" [Conv_no_opt.cpp:43]   --->   Operation 155 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "br label %.preheader33" [Conv_no_opt.cpp:42]   --->   Operation 156 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 6> <Delay = 0.86>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%i_3 = phi i2 [ %i_8, %20 ], [ 0, %.preheader32.preheader ]"   --->   Operation 157 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%i_3_cast = zext i2 %i_3 to i3" [Conv_no_opt.cpp:47]   --->   Operation 158 'zext' 'i_3_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.51ns)   --->   "%exitcond6 = icmp eq i2 %i_3, -1" [Conv_no_opt.cpp:47]   --->   Operation 159 'icmp' 'exitcond6' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 160 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.62ns)   --->   "%i_8 = add i2 %i_3, 1" [Conv_no_opt.cpp:47]   --->   Operation 161 'add' 'i_8' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.preheader.preheader, label %11" [Conv_no_opt.cpp:47]   --->   Operation 162 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str8) nounwind" [Conv_no_opt.cpp:47]   --->   Operation 163 'specloopname' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str8)" [Conv_no_opt.cpp:47]   --->   Operation 164 'specregionbegin' 'tmp_16' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_9_cast7 = zext i2 %i_3 to i5" [Conv_no_opt.cpp:49]   --->   Operation 165 'zext' 'tmp_9_cast7' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%p_shl = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_3, i2 0)" [Conv_no_opt.cpp:49]   --->   Operation 166 'bitconcatenate' 'p_shl' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i4 %p_shl to i5" [Conv_no_opt.cpp:49]   --->   Operation 167 'zext' 'p_shl_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (0.86ns)   --->   "%tmp_10 = sub i5 %p_shl_cast, %tmp_9_cast7" [Conv_no_opt.cpp:49]   --->   Operation 168 'sub' 'tmp_10' <Predicate = (!exitcond6)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 169 [1/1] (0.75ns)   --->   "br label %12" [Conv_no_opt.cpp:48]   --->   Operation 169 'br' <Predicate = (!exitcond6)> <Delay = 0.75>
ST_11 : Operation 170 [1/1] (0.75ns)   --->   "br label %.preheader" [Conv_no_opt.cpp:55]   --->   Operation 170 'br' <Predicate = (exitcond6)> <Delay = 0.75>

State 12 <SV = 7> <Delay = 1.66>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%j_3 = phi i2 [ 0, %11 ], [ %j_9, %19 ]"   --->   Operation 171 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%j_3_cast = zext i2 %j_3 to i3" [Conv_no_opt.cpp:48]   --->   Operation 172 'zext' 'j_3_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 173 [1/1] (0.51ns)   --->   "%exitcond9 = icmp eq i2 %j_3, -1" [Conv_no_opt.cpp:48]   --->   Operation 173 'icmp' 'exitcond9' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 174 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 175 [1/1] (0.62ns)   --->   "%j_9 = add i2 %j_3, 1" [Conv_no_opt.cpp:48]   --->   Operation 175 'add' 'j_9' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %20, label %13" [Conv_no_opt.cpp:48]   --->   Operation 176 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str9) nounwind" [Conv_no_opt.cpp:48]   --->   Operation 177 'specloopname' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str9)" [Conv_no_opt.cpp:48]   --->   Operation 178 'specregionbegin' 'tmp_29' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_16_cast = zext i2 %j_3 to i5" [Conv_no_opt.cpp:49]   --->   Operation 179 'zext' 'tmp_16_cast' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (0.87ns)   --->   "%p_sum1 = add i5 %tmp_10, %tmp_16_cast" [Conv_no_opt.cpp:49]   --->   Operation 180 'add' 'p_sum1' <Predicate = (!exitcond9)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%p_sum1_cast = sext i5 %p_sum1 to i64" [Conv_no_opt.cpp:49]   --->   Operation 181 'sext' 'p_sum1_cast' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "%p_addr = getelementptr inbounds [9 x double]* %empty, i64 0, i64 %p_sum1_cast" [Conv_no_opt.cpp:49]   --->   Operation 182 'getelementptr' 'p_addr' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_12 : Operation 183 [1/1] (0.79ns)   --->   "store double 0.000000e+00, double* %p_addr, align 8" [Conv_no_opt.cpp:49]   --->   Operation 183 'store' <Predicate = (!exitcond9)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_12 : Operation 184 [1/1] (0.75ns)   --->   "br label %14" [Conv_no_opt.cpp:50]   --->   Operation 184 'br' <Predicate = (!exitcond9)> <Delay = 0.75>
ST_12 : Operation 185 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str8, i32 %tmp_16)" [Conv_no_opt.cpp:52]   --->   Operation 185 'specregionend' 'empty_29' <Predicate = (exitcond9)> <Delay = 0.00>
ST_12 : Operation 186 [1/1] (0.00ns)   --->   "br label %.preheader32" [Conv_no_opt.cpp:47]   --->   Operation 186 'br' <Predicate = (exitcond9)> <Delay = 0.00>

State 13 <SV = 8> <Delay = 1.50>
ST_13 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_17 = phi double [ 0.000000e+00, %13 ], [ %tmp_23, %18 ]" [Conv_no_opt.cpp:52]   --->   Operation 187 'phi' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 188 [1/1] (0.00ns)   --->   "%m = phi i2 [ 0, %13 ], [ %m_1, %18 ]"   --->   Operation 188 'phi' 'm' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (0.00ns)   --->   "%m_cast = zext i2 %m to i3" [Conv_no_opt.cpp:50]   --->   Operation 189 'zext' 'm_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 190 [1/1] (0.51ns)   --->   "%exitcond10 = icmp eq i2 %m, -1" [Conv_no_opt.cpp:50]   --->   Operation 190 'icmp' 'exitcond10' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 191 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 191 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 192 [1/1] (0.62ns)   --->   "%m_1 = add i2 %m, 1" [Conv_no_opt.cpp:50]   --->   Operation 192 'add' 'm_1' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 193 [1/1] (0.00ns)   --->   "br i1 %exitcond10, label %19, label %15" [Conv_no_opt.cpp:50]   --->   Operation 193 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str10) nounwind" [Conv_no_opt.cpp:50]   --->   Operation 194 'specloopname' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_13 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str10)" [Conv_no_opt.cpp:50]   --->   Operation 195 'specregionbegin' 'tmp_30' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_13 : Operation 196 [1/1] (0.62ns)   --->   "%tmp_20 = add i3 %m_cast, %i_3_cast" [Conv_no_opt.cpp:52]   --->   Operation 196 'add' 'tmp_20' <Predicate = (!exitcond10)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_21_cast = zext i3 %tmp_20 to i6" [Conv_no_opt.cpp:52]   --->   Operation 197 'zext' 'tmp_21_cast' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_13 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_32 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_20, i2 0)" [Conv_no_opt.cpp:52]   --->   Operation 198 'bitconcatenate' 'tmp_32' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_13 : Operation 199 [1/1] (0.00ns)   --->   "%p_shl8_cast = zext i5 %tmp_32 to i6" [Conv_no_opt.cpp:52]   --->   Operation 199 'zext' 'p_shl8_cast' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_13 : Operation 200 [1/1] (0.87ns)   --->   "%tmp_33 = add i6 %tmp_21_cast, %p_shl8_cast" [Conv_no_opt.cpp:52]   --->   Operation 200 'add' 'tmp_33' <Predicate = (!exitcond10)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_22_cast = zext i2 %m to i5" [Conv_no_opt.cpp:50]   --->   Operation 201 'zext' 'tmp_22_cast' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_34 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %m, i2 0)" [Conv_no_opt.cpp:50]   --->   Operation 202 'bitconcatenate' 'tmp_34' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_13 : Operation 203 [1/1] (0.00ns)   --->   "%p_shl7_cast = zext i4 %tmp_34 to i5" [Conv_no_opt.cpp:52]   --->   Operation 203 'zext' 'p_shl7_cast' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_13 : Operation 204 [1/1] (0.86ns)   --->   "%tmp_35 = sub i5 %p_shl7_cast, %tmp_22_cast" [Conv_no_opt.cpp:52]   --->   Operation 204 'sub' 'tmp_35' <Predicate = (!exitcond10)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 205 [1/1] (0.75ns)   --->   "br label %16" [Conv_no_opt.cpp:51]   --->   Operation 205 'br' <Predicate = (!exitcond10)> <Delay = 0.75>
ST_13 : Operation 206 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str9, i32 %tmp_29)" [Conv_no_opt.cpp:52]   --->   Operation 206 'specregionend' 'empty_28' <Predicate = (exitcond10)> <Delay = 0.00>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "br label %12" [Conv_no_opt.cpp:48]   --->   Operation 207 'br' <Predicate = (exitcond10)> <Delay = 0.00>

State 14 <SV = 9> <Delay = 2.86>
ST_14 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_23 = phi double [ %tmp_17, %15 ], [ %tmp_28, %17 ]" [Conv_no_opt.cpp:52]   --->   Operation 208 'phi' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 209 [1/1] (0.00ns)   --->   "%n = phi i2 [ 0, %15 ], [ %n_1, %17 ]"   --->   Operation 209 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 210 [1/1] (0.00ns)   --->   "%n_cast = zext i2 %n to i3" [Conv_no_opt.cpp:51]   --->   Operation 210 'zext' 'n_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 211 [1/1] (0.51ns)   --->   "%exitcond11 = icmp eq i2 %n, -1" [Conv_no_opt.cpp:51]   --->   Operation 211 'icmp' 'exitcond11' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 212 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 212 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 213 [1/1] (0.62ns)   --->   "%n_1 = add i2 %n, 1" [Conv_no_opt.cpp:51]   --->   Operation 213 'add' 'n_1' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 214 [1/1] (0.00ns)   --->   "br i1 %exitcond11, label %18, label %17" [Conv_no_opt.cpp:51]   --->   Operation 214 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 215 [1/1] (0.62ns)   --->   "%tmp_24 = add i3 %n_cast, %j_3_cast" [Conv_no_opt.cpp:52]   --->   Operation 215 'add' 'tmp_24' <Predicate = (!exitcond11)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_25_cast = zext i3 %tmp_24 to i6" [Conv_no_opt.cpp:52]   --->   Operation 216 'zext' 'tmp_25_cast' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_14 : Operation 217 [1/1] (0.88ns)   --->   "%tmp_36 = add i6 %tmp_33, %tmp_25_cast" [Conv_no_opt.cpp:52]   --->   Operation 217 'add' 'tmp_36' <Predicate = (!exitcond11)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_50_cast = zext i6 %tmp_36 to i64" [Conv_no_opt.cpp:52]   --->   Operation 218 'zext' 'tmp_50_cast' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_14 : Operation 219 [1/1] (0.00ns)   --->   "%padded_image_addr_2 = getelementptr [25 x double]* %padded_image, i64 0, i64 %tmp_50_cast" [Conv_no_opt.cpp:52]   --->   Operation 219 'getelementptr' 'padded_image_addr_2' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_14 : Operation 220 [2/2] (1.35ns)   --->   "%padded_image_load = load double* %padded_image_addr_2, align 8" [Conv_no_opt.cpp:52]   --->   Operation 220 'load' 'padded_image_load' <Predicate = (!exitcond11)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_14 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_26_cast = zext i2 %n to i5" [Conv_no_opt.cpp:52]   --->   Operation 221 'zext' 'tmp_26_cast' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_14 : Operation 222 [1/1] (0.87ns)   --->   "%tmp_37 = add i5 %tmp_35, %tmp_26_cast" [Conv_no_opt.cpp:52]   --->   Operation 222 'add' 'tmp_37' <Predicate = (!exitcond11)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_51_cast = sext i5 %tmp_37 to i64" [Conv_no_opt.cpp:52]   --->   Operation 223 'sext' 'tmp_51_cast' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_14 : Operation 224 [1/1] (0.00ns)   --->   "%kernal_mat_addr_1 = getelementptr [9 x double]* %kernal_mat, i64 0, i64 %tmp_51_cast" [Conv_no_opt.cpp:52]   --->   Operation 224 'getelementptr' 'kernal_mat_addr_1' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_14 : Operation 225 [2/2] (0.79ns)   --->   "%kernal_mat_load = load double* %kernal_mat_addr_1, align 8" [Conv_no_opt.cpp:52]   --->   Operation 225 'load' 'kernal_mat_load' <Predicate = (!exitcond11)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_14 : Operation 226 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str10, i32 %tmp_30)" [Conv_no_opt.cpp:52]   --->   Operation 226 'specregionend' 'empty_27' <Predicate = (exitcond11)> <Delay = 0.00>
ST_14 : Operation 227 [1/1] (0.00ns)   --->   "br label %14" [Conv_no_opt.cpp:50]   --->   Operation 227 'br' <Predicate = (exitcond11)> <Delay = 0.00>

State 15 <SV = 10> <Delay = 1.35>
ST_15 : Operation 228 [1/2] (1.35ns)   --->   "%padded_image_load = load double* %padded_image_addr_2, align 8" [Conv_no_opt.cpp:52]   --->   Operation 228 'load' 'padded_image_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_15 : Operation 229 [1/2] (0.79ns)   --->   "%kernal_mat_load = load double* %kernal_mat_addr_1, align 8" [Conv_no_opt.cpp:52]   --->   Operation 229 'load' 'kernal_mat_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>

State 16 <SV = 11> <Delay = 8.33>
ST_16 : Operation 230 [5/5] (8.33ns)   --->   "%tmp_27 = fmul double %padded_image_load, %kernal_mat_load" [Conv_no_opt.cpp:52]   --->   Operation 230 'dmul' 'tmp_27' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 12> <Delay = 8.33>
ST_17 : Operation 231 [4/5] (8.33ns)   --->   "%tmp_27 = fmul double %padded_image_load, %kernal_mat_load" [Conv_no_opt.cpp:52]   --->   Operation 231 'dmul' 'tmp_27' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 13> <Delay = 8.33>
ST_18 : Operation 232 [3/5] (8.33ns)   --->   "%tmp_27 = fmul double %padded_image_load, %kernal_mat_load" [Conv_no_opt.cpp:52]   --->   Operation 232 'dmul' 'tmp_27' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 14> <Delay = 8.33>
ST_19 : Operation 233 [2/5] (8.33ns)   --->   "%tmp_27 = fmul double %padded_image_load, %kernal_mat_load" [Conv_no_opt.cpp:52]   --->   Operation 233 'dmul' 'tmp_27' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 15> <Delay = 8.33>
ST_20 : Operation 234 [1/5] (8.33ns)   --->   "%tmp_27 = fmul double %padded_image_load, %kernal_mat_load" [Conv_no_opt.cpp:52]   --->   Operation 234 'dmul' 'tmp_27' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 16> <Delay = 6.91>
ST_21 : Operation 235 [5/5] (6.91ns)   --->   "%tmp_28 = fadd double %tmp_23, %tmp_27" [Conv_no_opt.cpp:52]   --->   Operation 235 'dadd' 'tmp_28' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 17> <Delay = 6.91>
ST_22 : Operation 236 [4/5] (6.91ns)   --->   "%tmp_28 = fadd double %tmp_23, %tmp_27" [Conv_no_opt.cpp:52]   --->   Operation 236 'dadd' 'tmp_28' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 18> <Delay = 6.91>
ST_23 : Operation 237 [3/5] (6.91ns)   --->   "%tmp_28 = fadd double %tmp_23, %tmp_27" [Conv_no_opt.cpp:52]   --->   Operation 237 'dadd' 'tmp_28' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 19> <Delay = 6.91>
ST_24 : Operation 238 [2/5] (6.91ns)   --->   "%tmp_28 = fadd double %tmp_23, %tmp_27" [Conv_no_opt.cpp:52]   --->   Operation 238 'dadd' 'tmp_28' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 20> <Delay = 7.70>
ST_25 : Operation 239 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str11) nounwind" [Conv_no_opt.cpp:51]   --->   Operation 239 'specloopname' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 240 [1/5] (6.91ns)   --->   "%tmp_28 = fadd double %tmp_23, %tmp_27" [Conv_no_opt.cpp:52]   --->   Operation 240 'dadd' 'tmp_28' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 241 [1/1] (0.79ns)   --->   "store double %tmp_28, double* %p_addr, align 8" [Conv_no_opt.cpp:52]   --->   Operation 241 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_25 : Operation 242 [1/1] (0.00ns)   --->   "br label %16" [Conv_no_opt.cpp:51]   --->   Operation 242 'br' <Predicate = true> <Delay = 0.00>

State 26 <SV = 7> <Delay = 0.86>
ST_26 : Operation 243 [1/1] (0.00ns)   --->   "%i_4 = phi i2 [ %i_9, %24 ], [ 0, %.preheader.preheader ]"   --->   Operation 243 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 244 [1/1] (0.51ns)   --->   "%exitcond8 = icmp eq i2 %i_4, -1" [Conv_no_opt.cpp:55]   --->   Operation 244 'icmp' 'exitcond8' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 245 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 245 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 246 [1/1] (0.62ns)   --->   "%i_9 = add i2 %i_4, 1" [Conv_no_opt.cpp:55]   --->   Operation 246 'add' 'i_9' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 247 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %25, label %21" [Conv_no_opt.cpp:55]   --->   Operation 247 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 248 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str12) nounwind" [Conv_no_opt.cpp:55]   --->   Operation 248 'specloopname' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_26 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str12)" [Conv_no_opt.cpp:55]   --->   Operation 249 'specregionbegin' 'tmp_18' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_26 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_13_cast2 = zext i2 %i_4 to i5" [Conv_no_opt.cpp:57]   --->   Operation 250 'zext' 'tmp_13_cast2' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_26 : Operation 251 [1/1] (0.00ns)   --->   "%p_shl1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_4, i2 0)" [Conv_no_opt.cpp:57]   --->   Operation 251 'bitconcatenate' 'p_shl1' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_26 : Operation 252 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i4 %p_shl1 to i5" [Conv_no_opt.cpp:57]   --->   Operation 252 'zext' 'p_shl1_cast' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_26 : Operation 253 [1/1] (0.86ns)   --->   "%tmp_14 = sub i5 %p_shl1_cast, %tmp_13_cast2" [Conv_no_opt.cpp:57]   --->   Operation 253 'sub' 'tmp_14' <Predicate = (!exitcond8)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 254 [1/1] (0.51ns)   --->   "%tmp_15 = icmp eq i2 %i_4, -2" [Conv_no_opt.cpp:60]   --->   Operation 254 'icmp' 'tmp_15' <Predicate = (!exitcond8)> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 255 [1/1] (0.75ns)   --->   "br label %22" [Conv_no_opt.cpp:56]   --->   Operation 255 'br' <Predicate = (!exitcond8)> <Delay = 0.75>
ST_26 : Operation 256 [1/1] (0.00ns)   --->   "ret void" [Conv_no_opt.cpp:66]   --->   Operation 256 'ret' <Predicate = (exitcond8)> <Delay = 0.00>

State 27 <SV = 8> <Delay = 1.66>
ST_27 : Operation 257 [1/1] (0.00ns)   --->   "%j_4 = phi i2 [ 0, %21 ], [ %j_8, %23 ]"   --->   Operation 257 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 258 [1/1] (0.51ns)   --->   "%exitcond = icmp eq i2 %j_4, -1" [Conv_no_opt.cpp:56]   --->   Operation 258 'icmp' 'exitcond' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 259 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 259 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 260 [1/1] (0.62ns)   --->   "%j_8 = add i2 %j_4, 1" [Conv_no_opt.cpp:56]   --->   Operation 260 'add' 'j_8' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 261 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %24, label %23" [Conv_no_opt.cpp:56]   --->   Operation 261 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_18_cast = zext i2 %j_4 to i5" [Conv_no_opt.cpp:57]   --->   Operation 262 'zext' 'tmp_18_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_27 : Operation 263 [1/1] (0.87ns)   --->   "%p_sum = add i5 %tmp_14, %tmp_18_cast" [Conv_no_opt.cpp:57]   --->   Operation 263 'add' 'p_sum' <Predicate = (!exitcond)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 264 [1/1] (0.00ns)   --->   "%p_sum_cast = sext i5 %p_sum to i64" [Conv_no_opt.cpp:57]   --->   Operation 264 'sext' 'p_sum_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_27 : Operation 265 [1/1] (0.00ns)   --->   "%p_addr_1 = getelementptr inbounds [9 x double]* %empty, i64 0, i64 %p_sum_cast" [Conv_no_opt.cpp:57]   --->   Operation 265 'getelementptr' 'p_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_27 : Operation 266 [2/2] (0.79ns)   --->   "%tmp_data_2 = load double* %p_addr_1, align 8" [Conv_no_opt.cpp:57]   --->   Operation 266 'load' 'tmp_data_2' <Predicate = (!exitcond)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_27 : Operation 267 [1/1] (0.51ns)   --->   "%tmp_19 = icmp eq i2 %j_4, -2" [Conv_no_opt.cpp:60]   --->   Operation 267 'icmp' 'tmp_19' <Predicate = (!exitcond)> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 268 [1/1] (0.33ns)   --->   "%tmp_last_V = and i1 %tmp_15, %tmp_19" [Conv_no_opt.cpp:60]   --->   Operation 268 'and' 'tmp_last_V' <Predicate = (!exitcond)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 269 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str12, i32 %tmp_18)" [Conv_no_opt.cpp:64]   --->   Operation 269 'specregionend' 'empty_32' <Predicate = (exitcond)> <Delay = 0.00>
ST_27 : Operation 270 [1/1] (0.00ns)   --->   "br label %.preheader" [Conv_no_opt.cpp:55]   --->   Operation 270 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 28 <SV = 9> <Delay = 0.79>
ST_28 : Operation 271 [1/2] (0.79ns)   --->   "%tmp_data_2 = load double* %p_addr_1, align 8" [Conv_no_opt.cpp:57]   --->   Operation 271 'load' 'tmp_data_2' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_28 : Operation 272 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.doubleP.i1P(double* %data_out_V_data, i1* %data_out_V_last_V, double %tmp_data_2, i1 %tmp_last_V)" [Conv_no_opt.cpp:64]   --->   Operation 272 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 29 <SV = 10> <Delay = 0.00>
ST_29 : Operation 273 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str13) nounwind" [Conv_no_opt.cpp:56]   --->   Operation 273 'specloopname' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 274 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.doubleP.i1P(double* %data_out_V_data, i1* %data_out_V_last_V, double %tmp_data_2, i1 %tmp_last_V)" [Conv_no_opt.cpp:64]   --->   Operation 274 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_29 : Operation 275 [1/1] (0.00ns)   --->   "br label %22" [Conv_no_opt.cpp:56]   --->   Operation 275 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', Conv_no_opt.cpp:26) [19]  (0.755 ns)

 <State 2>: 0.868ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', Conv_no_opt.cpp:26) [19]  (0 ns)
	'sub' operation ('tmp_1', Conv_no_opt.cpp:29) [30]  (0.868 ns)

 <State 3>: 1.67ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', Conv_no_opt.cpp:27) [33]  (0 ns)
	'add' operation ('tmp_6', Conv_no_opt.cpp:29) [43]  (0.878 ns)
	'getelementptr' operation ('input_mat_addr', Conv_no_opt.cpp:29) [45]  (0 ns)
	'store' operation (Conv_no_opt.cpp:29) of variable 'tmp.data', Conv_no_opt.cpp:28 on array 'input_mat', Conv_no_opt.cpp:11 [46]  (0.79 ns)

 <State 4>: 0.868ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', Conv_no_opt.cpp:33) [54]  (0 ns)
	'sub' operation ('tmp_5', Conv_no_opt.cpp:36) [65]  (0.868 ns)

 <State 5>: 1.67ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', Conv_no_opt.cpp:34) [68]  (0 ns)
	'add' operation ('tmp_12', Conv_no_opt.cpp:36) [78]  (0.878 ns)
	'getelementptr' operation ('kernal_mat_addr', Conv_no_opt.cpp:36) [80]  (0 ns)
	'store' operation (Conv_no_opt.cpp:36) of variable 'tmp.data', Conv_no_opt.cpp:35 on array 'kernal_mat', Conv_no_opt.cpp:12 [81]  (0.79 ns)

 <State 6>: 0.878ns
The critical path consists of the following:
	'phi' operation ('invdar', Conv_no_opt.cpp:40) with incoming values : ('indvarinc', Conv_no_opt.cpp:40) [89]  (0 ns)
	'add' operation ('tmp_7', Conv_no_opt.cpp:40) [94]  (0.878 ns)

 <State 7>: 2.24ns
The critical path consists of the following:
	'phi' operation ('invdar1', Conv_no_opt.cpp:40) with incoming values : ('indvarinc1', Conv_no_opt.cpp:40) [98]  (0 ns)
	'add' operation ('tmp_11', Conv_no_opt.cpp:40) [101]  (0.887 ns)
	'getelementptr' operation ('padded_image_addr', Conv_no_opt.cpp:40) [103]  (0 ns)
	'store' operation (Conv_no_opt.cpp:40) of constant 0 on array 'padded_image', Conv_no_opt.cpp:40 [104]  (1.35 ns)

 <State 8>: 1.49ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', Conv_no_opt.cpp:43) [116]  (0 ns)
	'add' operation ('i', Conv_no_opt.cpp:43) [119]  (0.625 ns)
	'add' operation ('tmp_25', Conv_no_opt.cpp:43) [129]  (0.868 ns)

 <State 9>: 1.67ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', Conv_no_opt.cpp:43) [132]  (0 ns)
	'add' operation ('tmp_26', Conv_no_opt.cpp:43) [139]  (0.878 ns)
	'getelementptr' operation ('input_mat_addr_1', Conv_no_opt.cpp:43) [141]  (0 ns)
	'load' operation ('input_mat_load', Conv_no_opt.cpp:43) on array 'input_mat', Conv_no_opt.cpp:11 [142]  (0.79 ns)

 <State 10>: 2.14ns
The critical path consists of the following:
	'load' operation ('input_mat_load', Conv_no_opt.cpp:43) on array 'input_mat', Conv_no_opt.cpp:11 [142]  (0.79 ns)
	'store' operation (Conv_no_opt.cpp:43) of variable 'input_mat_load', Conv_no_opt.cpp:43 on array 'padded_image', Conv_no_opt.cpp:40 [147]  (1.35 ns)

 <State 11>: 0.868ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', Conv_no_opt.cpp:47) [154]  (0 ns)
	'sub' operation ('tmp_10', Conv_no_opt.cpp:49) [166]  (0.868 ns)

 <State 12>: 1.67ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', Conv_no_opt.cpp:48) [169]  (0 ns)
	'add' operation ('p_sum1', Conv_no_opt.cpp:49) [179]  (0.878 ns)
	'getelementptr' operation ('p_addr', Conv_no_opt.cpp:49) [181]  (0 ns)
	'store' operation (Conv_no_opt.cpp:49) of constant 0 on array 'empty', Conv_no_opt.cpp:18 [182]  (0.79 ns)

 <State 13>: 1.5ns
The critical path consists of the following:
	'phi' operation ('m') with incoming values : ('m', Conv_no_opt.cpp:50) [186]  (0 ns)
	'add' operation ('tmp_20', Conv_no_opt.cpp:52) [195]  (0.625 ns)
	'add' operation ('tmp_33', Conv_no_opt.cpp:52) [199]  (0.878 ns)

 <State 14>: 2.86ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', Conv_no_opt.cpp:51) [207]  (0 ns)
	'add' operation ('tmp_24', Conv_no_opt.cpp:52) [215]  (0.625 ns)
	'add' operation ('tmp_36', Conv_no_opt.cpp:52) [217]  (0.887 ns)
	'getelementptr' operation ('padded_image_addr_2', Conv_no_opt.cpp:52) [219]  (0 ns)
	'load' operation ('padded_image_load', Conv_no_opt.cpp:52) on array 'padded_image', Conv_no_opt.cpp:40 [220]  (1.35 ns)

 <State 15>: 1.35ns
The critical path consists of the following:
	'load' operation ('padded_image_load', Conv_no_opt.cpp:52) on array 'padded_image', Conv_no_opt.cpp:40 [220]  (1.35 ns)

 <State 16>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_27', Conv_no_opt.cpp:52) [226]  (8.33 ns)

 <State 17>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_27', Conv_no_opt.cpp:52) [226]  (8.33 ns)

 <State 18>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_27', Conv_no_opt.cpp:52) [226]  (8.33 ns)

 <State 19>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_27', Conv_no_opt.cpp:52) [226]  (8.33 ns)

 <State 20>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_27', Conv_no_opt.cpp:52) [226]  (8.33 ns)

 <State 21>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_28', Conv_no_opt.cpp:52) [227]  (6.92 ns)

 <State 22>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_28', Conv_no_opt.cpp:52) [227]  (6.92 ns)

 <State 23>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_28', Conv_no_opt.cpp:52) [227]  (6.92 ns)

 <State 24>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_28', Conv_no_opt.cpp:52) [227]  (6.92 ns)

 <State 25>: 7.71ns
The critical path consists of the following:
	'dadd' operation ('tmp_28', Conv_no_opt.cpp:52) [227]  (6.92 ns)
	'store' operation (Conv_no_opt.cpp:52) of variable 'tmp_28', Conv_no_opt.cpp:52 on array 'empty', Conv_no_opt.cpp:18 [228]  (0.79 ns)

 <State 26>: 0.868ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', Conv_no_opt.cpp:55) [242]  (0 ns)
	'sub' operation ('tmp_14', Conv_no_opt.cpp:57) [253]  (0.868 ns)

 <State 27>: 1.67ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', Conv_no_opt.cpp:56) [257]  (0 ns)
	'add' operation ('p_sum', Conv_no_opt.cpp:57) [265]  (0.878 ns)
	'getelementptr' operation ('p_addr_1', Conv_no_opt.cpp:57) [267]  (0 ns)
	'load' operation ('tmp.data', Conv_no_opt.cpp:57) on array 'empty', Conv_no_opt.cpp:18 [268]  (0.79 ns)

 <State 28>: 0.79ns
The critical path consists of the following:
	'load' operation ('tmp.data', Conv_no_opt.cpp:57) on array 'empty', Conv_no_opt.cpp:18 [268]  (0.79 ns)

 <State 29>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
