{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 31 16:39:21 2018 " "Info: Processing started: Mon Dec 31 16:39:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "selector:inst6\|COUT\[0\] " "Warning: Node \"selector:inst6\|COUT\[0\]\" is a latch" {  } { { "selector.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/selector.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "selector:inst6\|COUT\[1\] " "Warning: Node \"selector:inst6\|COUT\[1\]\" is a latch" {  } { { "selector.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/selector.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "selector:inst6\|COUT\[2\] " "Warning: Node \"selector:inst6\|COUT\[2\]\" is a latch" {  } { { "selector.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/selector.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "selector:inst6\|COUT\[3\] " "Warning: Node \"selector:inst6\|COUT\[3\]\" is a latch" {  } { { "selector.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/selector.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "selector:inst6\|COUT\[4\] " "Warning: Node \"selector:inst6\|COUT\[4\]\" is a latch" {  } { { "selector.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/selector.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "selector:inst6\|COUT\[5\] " "Warning: Node \"selector:inst6\|COUT\[5\]\" is a latch" {  } { { "selector.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/selector.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "selector:inst6\|COUT\[6\] " "Warning: Node \"selector:inst6\|COUT\[6\]\" is a latch" {  } { { "selector.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/selector.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "selector:inst6\|COUT\[7\] " "Warning: Node \"selector:inst6\|COUT\[7\]\" is a latch" {  } { { "selector.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/selector.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_lr:inst7\|C " "Warning: Node \"shift_lr:inst7\|C\" is a latch" {  } { { "shift_lr.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/shift_lr.vhd" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|C " "Warning: Node \"ALU:inst\|C\" is a latch" {  } { { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control_signal:inst1\|MADD\[0\] " "Warning: Node \"control_signal:inst1\|MADD\[0\]\" is a latch" {  } { { "control_signal.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/control_signal.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control_signal:inst1\|MADD\[1\] " "Warning: Node \"control_signal:inst1\|MADD\[1\]\" is a latch" {  } { { "control_signal.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/control_signal.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 184 -8 160 200 "clk" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "27 " "Warning: Found 27 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "control_signal:inst1\|MADD\[1\] " "Info: Detected ripple clock \"control_signal:inst1\|MADD\[1\]\" as buffer" {  } { { "control_signal.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/control_signal.vhd" 17 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "control_signal:inst1\|MADD\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control_signal:inst1\|MADD\[0\] " "Info: Detected ripple clock \"control_signal:inst1\|MADD\[0\]\" as buffer" {  } { { "control_signal.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/control_signal.vhd" 17 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "control_signal:inst1\|MADD\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "selector:inst6\|COUT\[7\]~17 " "Info: Detected gated clock \"selector:inst6\|COUT\[7\]~17\" as buffer" {  } { { "selector.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/selector.vhd" 15 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "selector:inst6\|COUT\[7\]~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst\|C~11 " "Info: Detected gated clock \"ALU:inst\|C~11\" as buffer" {  } { { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 11 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst\|C~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control_signal:inst1\|F_BUS~7 " "Info: Detected gated clock \"control_signal:inst1\|F_BUS~7\" as buffer" {  } { { "control_signal.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/control_signal.vhd" 12 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "control_signal:inst1\|F_BUS~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "order_register:inst4\|x\[3\]~1 " "Info: Detected gated clock \"order_register:inst4\|x\[3\]~1\" as buffer" {  } { { "order_register.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/order_register.vhd" 10 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "order_register:inst4\|x\[3\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "order_register:inst4\|x\[2\]~0 " "Info: Detected gated clock \"order_register:inst4\|x\[2\]~0\" as buffer" {  } { { "order_register.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/order_register.vhd" 10 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "order_register:inst4\|x\[2\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst\|Equal0~0 " "Info: Detected gated clock \"ALU:inst\|Equal0~0\" as buffer" {  } { { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "InstructionDecoder:inst3\|MOVA~8 " "Info: Detected gated clock \"InstructionDecoder:inst3\|MOVA~8\" as buffer" {  } { { "InstructionDecoder.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/InstructionDecoder.vhd" 11 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "InstructionDecoder:inst3\|MOVA~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "InstructionDecoder:inst3\|RSL~4 " "Info: Detected gated clock \"InstructionDecoder:inst3\|RSL~4\" as buffer" {  } { { "InstructionDecoder.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/InstructionDecoder.vhd" 19 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "InstructionDecoder:inst3\|RSL~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "InstructionDecoder:inst3\|MOVA~10 " "Info: Detected gated clock \"InstructionDecoder:inst3\|MOVA~10\" as buffer" {  } { { "InstructionDecoder.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/InstructionDecoder.vhd" 11 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "InstructionDecoder:inst3\|MOVA~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control_signal:inst1\|F_BUS~8 " "Info: Detected gated clock \"control_signal:inst1\|F_BUS~8\" as buffer" {  } { { "control_signal.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/control_signal.vhd" 12 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "control_signal:inst1\|F_BUS~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control_signal:inst1\|F_BUS~9 " "Info: Detected gated clock \"control_signal:inst1\|F_BUS~9\" as buffer" {  } { { "control_signal.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/control_signal.vhd" 12 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "control_signal:inst1\|F_BUS~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control_signal:inst1\|F_BUS~10 " "Info: Detected gated clock \"control_signal:inst1\|F_BUS~10\" as buffer" {  } { { "control_signal.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/control_signal.vhd" 12 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "control_signal:inst1\|F_BUS~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "InstructionDecoder:inst3\|IN0~3 " "Info: Detected gated clock \"InstructionDecoder:inst3\|IN0~3\" as buffer" {  } { { "InstructionDecoder.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/InstructionDecoder.vhd" 23 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "InstructionDecoder:inst3\|IN0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "order_register:inst4\|Q\[1\] " "Info: Detected ripple clock \"order_register:inst4\|Q\[1\]\" as buffer" {  } { { "order_register.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/order_register.vhd" 18 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "order_register:inst4\|Q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "order_register:inst4\|Q\[0\] " "Info: Detected ripple clock \"order_register:inst4\|Q\[0\]\" as buffer" {  } { { "order_register.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/order_register.vhd" 18 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "order_register:inst4\|Q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "order_register:inst4\|Q\[4\] " "Info: Detected ripple clock \"order_register:inst4\|Q\[4\]\" as buffer" {  } { { "order_register.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/order_register.vhd" 18 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "order_register:inst4\|Q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "order_register:inst4\|Q\[7\] " "Info: Detected ripple clock \"order_register:inst4\|Q\[7\]\" as buffer" {  } { { "order_register.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/order_register.vhd" 18 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "order_register:inst4\|Q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "order_register:inst4\|Q\[5\] " "Info: Detected ripple clock \"order_register:inst4\|Q\[5\]\" as buffer" {  } { { "order_register.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/order_register.vhd" 18 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "order_register:inst4\|Q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "order_register:inst4\|Q\[6\] " "Info: Detected ripple clock \"order_register:inst4\|Q\[6\]\" as buffer" {  } { { "order_register.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/order_register.vhd" 18 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "order_register:inst4\|Q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "order_register:inst4\|Q\[3\] " "Info: Detected ripple clock \"order_register:inst4\|Q\[3\]\" as buffer" {  } { { "order_register.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/order_register.vhd" 18 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "order_register:inst4\|Q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "order_register:inst4\|Q\[2\] " "Info: Detected ripple clock \"order_register:inst4\|Q\[2\]\" as buffer" {  } { { "order_register.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/order_register.vhd" 18 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "order_register:inst4\|Q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "order_register:inst4\|Q\[2\]~en " "Info: Detected ripple clock \"order_register:inst4\|Q\[2\]~en\" as buffer" {  } { { "order_register.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/order_register.vhd" 18 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "order_register:inst4\|Q\[2\]~en" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control_signal:inst1\|WE~12 " "Info: Detected gated clock \"control_signal:inst1\|WE~12\" as buffer" {  } { { "control_signal.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/control_signal.vhd" 12 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "control_signal:inst1\|WE~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control_signal:inst1\|F_BUS~11 " "Info: Detected gated clock \"control_signal:inst1\|F_BUS~11\" as buffer" {  } { { "control_signal.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/control_signal.vhd" 12 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "control_signal:inst1\|F_BUS~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SM:inst8\|S " "Info: Detected ripple clock \"SM:inst8\|S\" as buffer" {  } { { "SM.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/SM.vhd" 17 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "SM:inst8\|S" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register order_register:inst4\|Q\[2\]~en memory lpm_ram_io:inst14\|altram:sram\|altsyncram:ram_block\|altsyncram_9891:auto_generated\|ram_block1a2~porta_datain_reg5 33.09 MHz 30.222 ns Internal " "Info: Clock \"clk\" has Internal fmax of 33.09 MHz between source register \"order_register:inst4\|Q\[2\]~en\" and destination memory \"lpm_ram_io:inst14\|altram:sram\|altsyncram:ram_block\|altsyncram_9891:auto_generated\|ram_block1a2~porta_datain_reg5\" (period= 30.222 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.805 ns + Longest register memory " "Info: + Longest register to memory delay is 14.805 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns order_register:inst4\|Q\[2\]~en 1 REG LC_X18_Y11_N6 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X18_Y11_N6; Fanout = 9; REG Node = 'order_register:inst4\|Q\[2\]~en'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { order_register:inst4|Q[2]~en } "NODE_NAME" } } { "order_register.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/order_register.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.565 ns) + CELL(0.114 ns) 0.679 ns order_register:inst4\|x\[2\]~0 2 COMB LC_X18_Y11_N3 10 " "Info: 2: + IC(0.565 ns) + CELL(0.114 ns) = 0.679 ns; Loc. = LC_X18_Y11_N3; Fanout = 10; COMB Node = 'order_register:inst4\|x\[2\]~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { order_register:inst4|Q[2]~en order_register:inst4|x[2]~0 } "NODE_NAME" } } { "order_register.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/order_register.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.590 ns) 2.013 ns general_purpose_registers:inst2\|BO\[2\]~26 3 COMB LC_X17_Y11_N8 1 " "Info: 3: + IC(0.744 ns) + CELL(0.590 ns) = 2.013 ns; Loc. = LC_X17_Y11_N8; Fanout = 1; COMB Node = 'general_purpose_registers:inst2\|BO\[2\]~26'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.334 ns" { order_register:inst4|x[2]~0 general_purpose_registers:inst2|BO[2]~26 } "NODE_NAME" } } { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.442 ns) 2.861 ns general_purpose_registers:inst2\|BO\[2\]~27 4 COMB LC_X17_Y11_N7 6 " "Info: 4: + IC(0.406 ns) + CELL(0.442 ns) = 2.861 ns; Loc. = LC_X17_Y11_N7; Fanout = 6; COMB Node = 'general_purpose_registers:inst2\|BO\[2\]~27'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { general_purpose_registers:inst2|BO[2]~26 general_purpose_registers:inst2|BO[2]~27 } "NODE_NAME" } } { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.981 ns) + CELL(0.590 ns) 5.432 ns ALU:inst\|parallel_adder_vhdl:A1\|full_adder:FA3\|c~1 5 COMB LC_X19_Y11_N3 1 " "Info: 5: + IC(1.981 ns) + CELL(0.590 ns) = 5.432 ns; Loc. = LC_X19_Y11_N3; Fanout = 1; COMB Node = 'ALU:inst\|parallel_adder_vhdl:A1\|full_adder:FA3\|c~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.571 ns" { general_purpose_registers:inst2|BO[2]~27 ALU:inst|parallel_adder_vhdl:A1|full_adder:FA3|c~1 } "NODE_NAME" } } { "full_adder_vhdl.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/full_adder_vhdl.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.114 ns) 5.969 ns ALU:inst\|parallel_adder_vhdl:A1\|full_adder:FA4\|c~1 6 COMB LC_X19_Y11_N0 3 " "Info: 6: + IC(0.423 ns) + CELL(0.114 ns) = 5.969 ns; Loc. = LC_X19_Y11_N0; Fanout = 3; COMB Node = 'ALU:inst\|parallel_adder_vhdl:A1\|full_adder:FA4\|c~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { ALU:inst|parallel_adder_vhdl:A1|full_adder:FA3|c~1 ALU:inst|parallel_adder_vhdl:A1|full_adder:FA4|c~1 } "NODE_NAME" } } { "full_adder_vhdl.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/full_adder_vhdl.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 6.265 ns ALU:inst\|parallel_adder_vhdl:A1\|full_adder:FA5\|c~1 7 COMB LC_X19_Y11_N1 1 " "Info: 7: + IC(0.182 ns) + CELL(0.114 ns) = 6.265 ns; Loc. = LC_X19_Y11_N1; Fanout = 1; COMB Node = 'ALU:inst\|parallel_adder_vhdl:A1\|full_adder:FA5\|c~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { ALU:inst|parallel_adder_vhdl:A1|full_adder:FA4|c~1 ALU:inst|parallel_adder_vhdl:A1|full_adder:FA5|c~1 } "NODE_NAME" } } { "full_adder_vhdl.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/full_adder_vhdl.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.114 ns) 7.615 ns ALU:inst\|parallel_adder_vhdl:A1\|full_adder:FA6\|c~1 8 COMB LC_X19_Y8_N0 3 " "Info: 8: + IC(1.236 ns) + CELL(0.114 ns) = 7.615 ns; Loc. = LC_X19_Y8_N0; Fanout = 3; COMB Node = 'ALU:inst\|parallel_adder_vhdl:A1\|full_adder:FA6\|c~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { ALU:inst|parallel_adder_vhdl:A1|full_adder:FA5|c~1 ALU:inst|parallel_adder_vhdl:A1|full_adder:FA6|c~1 } "NODE_NAME" } } { "full_adder_vhdl.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/full_adder_vhdl.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.243 ns) + CELL(0.114 ns) 8.972 ns ALU:inst\|parallel_adder_vhdl:A1\|full_adder:FA8\|half_adder:HA2\|s 9 COMB LC_X18_Y7_N5 1 " "Info: 9: + IC(1.243 ns) + CELL(0.114 ns) = 8.972 ns; Loc. = LC_X18_Y7_N5; Fanout = 1; COMB Node = 'ALU:inst\|parallel_adder_vhdl:A1\|full_adder:FA8\|half_adder:HA2\|s'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { ALU:inst|parallel_adder_vhdl:A1|full_adder:FA6|c~1 ALU:inst|parallel_adder_vhdl:A1|full_adder:FA8|half_adder:HA2|s } "NODE_NAME" } } { "full_adder_vhdl.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/full_adder_vhdl.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.292 ns) 10.514 ns ALU:inst\|sum\[7\]~45 10 COMB LC_X17_Y8_N4 1 " "Info: 10: + IC(1.250 ns) + CELL(0.292 ns) = 10.514 ns; Loc. = LC_X17_Y8_N4; Fanout = 1; COMB Node = 'ALU:inst\|sum\[7\]~45'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { ALU:inst|parallel_adder_vhdl:A1|full_adder:FA8|half_adder:HA2|s ALU:inst|sum[7]~45 } "NODE_NAME" } } { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.410 ns) + CELL(0.442 ns) 11.366 ns ALU:inst\|sum\[7\]~46 11 COMB LC_X17_Y8_N8 5 " "Info: 11: + IC(0.410 ns) + CELL(0.442 ns) = 11.366 ns; Loc. = LC_X17_Y8_N8; Fanout = 5; COMB Node = 'ALU:inst\|sum\[7\]~46'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { ALU:inst|sum[7]~45 ALU:inst|sum[7]~46 } "NODE_NAME" } } { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.114 ns) 12.264 ns shift_lr:inst7\|shift\[7\]~35 12 COMB LC_X17_Y8_N1 3 " "Info: 12: + IC(0.784 ns) + CELL(0.114 ns) = 12.264 ns; Loc. = LC_X17_Y8_N1; Fanout = 3; COMB Node = 'shift_lr:inst7\|shift\[7\]~35'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { ALU:inst|sum[7]~46 shift_lr:inst7|shift[7]~35 } "NODE_NAME" } } { "shift_lr.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/shift_lr.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.114 ns) 13.087 ns inst24\[7\]~27 13 COMB LC_X16_Y8_N4 5 " "Info: 13: + IC(0.709 ns) + CELL(0.114 ns) = 13.087 ns; Loc. = LC_X16_Y8_N4; Fanout = 5; COMB Node = 'inst24\[7\]~27'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.823 ns" { shift_lr:inst7|shift[7]~35 inst24[7]~27 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 344 120 168 376 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.356 ns) 14.805 ns lpm_ram_io:inst14\|altram:sram\|altsyncram:ram_block\|altsyncram_9891:auto_generated\|ram_block1a2~porta_datain_reg5 14 MEM M4K_X13_Y8 1 " "Info: 14: + IC(1.362 ns) + CELL(0.356 ns) = 14.805 ns; Loc. = M4K_X13_Y8; Fanout = 1; MEM Node = 'lpm_ram_io:inst14\|altram:sram\|altsyncram:ram_block\|altsyncram_9891:auto_generated\|ram_block1a2~porta_datain_reg5'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.718 ns" { inst24[7]~27 lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|ram_block1a2~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_9891.tdf" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/db/altsyncram_9891.tdf" 78 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.510 ns ( 23.71 % ) " "Info: Total cell delay = 3.510 ns ( 23.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.295 ns ( 76.29 % ) " "Info: Total interconnect delay = 11.295 ns ( 76.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "14.805 ns" { order_register:inst4|Q[2]~en order_register:inst4|x[2]~0 general_purpose_registers:inst2|BO[2]~26 general_purpose_registers:inst2|BO[2]~27 ALU:inst|parallel_adder_vhdl:A1|full_adder:FA3|c~1 ALU:inst|parallel_adder_vhdl:A1|full_adder:FA4|c~1 ALU:inst|parallel_adder_vhdl:A1|full_adder:FA5|c~1 ALU:inst|parallel_adder_vhdl:A1|full_adder:FA6|c~1 ALU:inst|parallel_adder_vhdl:A1|full_adder:FA8|half_adder:HA2|s ALU:inst|sum[7]~45 ALU:inst|sum[7]~46 shift_lr:inst7|shift[7]~35 inst24[7]~27 lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|ram_block1a2~porta_datain_reg5 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "14.805 ns" { order_register:inst4|Q[2]~en {} order_register:inst4|x[2]~0 {} general_purpose_registers:inst2|BO[2]~26 {} general_purpose_registers:inst2|BO[2]~27 {} ALU:inst|parallel_adder_vhdl:A1|full_adder:FA3|c~1 {} ALU:inst|parallel_adder_vhdl:A1|full_adder:FA4|c~1 {} ALU:inst|parallel_adder_vhdl:A1|full_adder:FA5|c~1 {} ALU:inst|parallel_adder_vhdl:A1|full_adder:FA6|c~1 {} ALU:inst|parallel_adder_vhdl:A1|full_adder:FA8|half_adder:HA2|s {} ALU:inst|sum[7]~45 {} ALU:inst|sum[7]~46 {} shift_lr:inst7|shift[7]~35 {} inst24[7]~27 {} lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|ram_block1a2~porta_datain_reg5 {} } { 0.000ns 0.565ns 0.744ns 0.406ns 1.981ns 0.423ns 0.182ns 1.236ns 1.243ns 1.250ns 0.410ns 0.784ns 0.709ns 1.362ns } { 0.000ns 0.114ns 0.590ns 0.442ns 0.590ns 0.114ns 0.114ns 0.114ns 0.114ns 0.292ns 0.442ns 0.114ns 0.114ns 0.356ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.011 ns - Smallest " "Info: - Smallest clock skew is 0.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.793 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 69 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 69; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 184 -8 160 200 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.722 ns) 2.793 ns lpm_ram_io:inst14\|altram:sram\|altsyncram:ram_block\|altsyncram_9891:auto_generated\|ram_block1a2~porta_datain_reg5 2 MEM M4K_X13_Y8 1 " "Info: 2: + IC(0.602 ns) + CELL(0.722 ns) = 2.793 ns; Loc. = M4K_X13_Y8; Fanout = 1; MEM Node = 'lpm_ram_io:inst14\|altram:sram\|altsyncram:ram_block\|altsyncram_9891:auto_generated\|ram_block1a2~porta_datain_reg5'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { clk lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|ram_block1a2~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_9891.tdf" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/db/altsyncram_9891.tdf" 78 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 78.45 % ) " "Info: Total cell delay = 2.191 ns ( 78.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.55 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clk lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|ram_block1a2~porta_datain_reg5 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clk {} clk~out0 {} lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|ram_block1a2~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.782 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 69 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 69; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 184 -8 160 200 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns order_register:inst4\|Q\[2\]~en 2 REG LC_X18_Y11_N6 9 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X18_Y11_N6; Fanout = 9; REG Node = 'order_register:inst4\|Q\[2\]~en'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { clk order_register:inst4|Q[2]~en } "NODE_NAME" } } { "order_register.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/order_register.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk order_register:inst4|Q[2]~en } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} order_register:inst4|Q[2]~en {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clk lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|ram_block1a2~porta_datain_reg5 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clk {} clk~out0 {} lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|ram_block1a2~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.722ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk order_register:inst4|Q[2]~en } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} order_register:inst4|Q[2]~en {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "order_register.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/order_register.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_9891.tdf" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/db/altsyncram_9891.tdf" 78 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "order_register.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/order_register.vhd" 18 -1 0 } } { "db/altsyncram_9891.tdf" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/db/altsyncram_9891.tdf" 78 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "14.805 ns" { order_register:inst4|Q[2]~en order_register:inst4|x[2]~0 general_purpose_registers:inst2|BO[2]~26 general_purpose_registers:inst2|BO[2]~27 ALU:inst|parallel_adder_vhdl:A1|full_adder:FA3|c~1 ALU:inst|parallel_adder_vhdl:A1|full_adder:FA4|c~1 ALU:inst|parallel_adder_vhdl:A1|full_adder:FA5|c~1 ALU:inst|parallel_adder_vhdl:A1|full_adder:FA6|c~1 ALU:inst|parallel_adder_vhdl:A1|full_adder:FA8|half_adder:HA2|s ALU:inst|sum[7]~45 ALU:inst|sum[7]~46 shift_lr:inst7|shift[7]~35 inst24[7]~27 lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|ram_block1a2~porta_datain_reg5 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "14.805 ns" { order_register:inst4|Q[2]~en {} order_register:inst4|x[2]~0 {} general_purpose_registers:inst2|BO[2]~26 {} general_purpose_registers:inst2|BO[2]~27 {} ALU:inst|parallel_adder_vhdl:A1|full_adder:FA3|c~1 {} ALU:inst|parallel_adder_vhdl:A1|full_adder:FA4|c~1 {} ALU:inst|parallel_adder_vhdl:A1|full_adder:FA5|c~1 {} ALU:inst|parallel_adder_vhdl:A1|full_adder:FA6|c~1 {} ALU:inst|parallel_adder_vhdl:A1|full_adder:FA8|half_adder:HA2|s {} ALU:inst|sum[7]~45 {} ALU:inst|sum[7]~46 {} shift_lr:inst7|shift[7]~35 {} inst24[7]~27 {} lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|ram_block1a2~porta_datain_reg5 {} } { 0.000ns 0.565ns 0.744ns 0.406ns 1.981ns 0.423ns 0.182ns 1.236ns 1.243ns 1.250ns 0.410ns 0.784ns 0.709ns 1.362ns } { 0.000ns 0.114ns 0.590ns 0.442ns 0.590ns 0.114ns 0.114ns 0.114ns 0.114ns 0.292ns 0.442ns 0.114ns 0.114ns 0.356ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clk lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|ram_block1a2~porta_datain_reg5 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clk {} clk~out0 {} lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|ram_block1a2~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.722ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk order_register:inst4|Q[2]~en } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} order_register:inst4|Q[2]~en {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 21 " "Warning: Circuit may not operate. Detected 21 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "order_register:inst4\|Q\[6\] shift_lr:inst7\|C clk 2.519 ns " "Info: Found hold time violation between source  pin or register \"order_register:inst4\|Q\[6\]\" and destination pin or register \"shift_lr:inst7\|C\" for clock \"clk\" (Hold time is 2.519 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.601 ns + Largest " "Info: + Largest clock skew is 6.601 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.385 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.385 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 69 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 69; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 184 -8 160 200 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.935 ns) 3.006 ns order_register:inst4\|Q\[0\] 2 REG LC_X18_Y9_N4 17 " "Info: 2: + IC(0.602 ns) + CELL(0.935 ns) = 3.006 ns; Loc. = LC_X18_Y9_N4; Fanout = 17; REG Node = 'order_register:inst4\|Q\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { clk order_register:inst4|Q[0] } "NODE_NAME" } } { "order_register.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/order_register.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.716 ns) + CELL(0.590 ns) 5.312 ns InstructionDecoder:inst3\|RSL~4 3 COMB LC_X18_Y6_N4 7 " "Info: 3: + IC(1.716 ns) + CELL(0.590 ns) = 5.312 ns; Loc. = LC_X18_Y6_N4; Fanout = 7; COMB Node = 'InstructionDecoder:inst3\|RSL~4'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.306 ns" { order_register:inst4|Q[0] InstructionDecoder:inst3|RSL~4 } "NODE_NAME" } } { "InstructionDecoder.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/InstructionDecoder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.580 ns) + CELL(0.442 ns) 7.334 ns control_signal:inst1\|F_BUS~8 4 COMB LC_X17_Y7_N0 1 " "Info: 4: + IC(1.580 ns) + CELL(0.442 ns) = 7.334 ns; Loc. = LC_X17_Y7_N0; Fanout = 1; COMB Node = 'control_signal:inst1\|F_BUS~8'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.022 ns" { InstructionDecoder:inst3|RSL~4 control_signal:inst1|F_BUS~8 } "NODE_NAME" } } { "control_signal.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/control_signal.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.420 ns) + CELL(0.114 ns) 7.868 ns control_signal:inst1\|F_BUS~11 5 COMB LC_X17_Y7_N4 12 " "Info: 5: + IC(0.420 ns) + CELL(0.114 ns) = 7.868 ns; Loc. = LC_X17_Y7_N4; Fanout = 12; COMB Node = 'control_signal:inst1\|F_BUS~11'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { control_signal:inst1|F_BUS~8 control_signal:inst1|F_BUS~11 } "NODE_NAME" } } { "control_signal.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/control_signal.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.442 ns) 9.089 ns shift_lr:inst7\|C~4 6 COMB LC_X16_Y7_N6 1 " "Info: 6: + IC(0.779 ns) + CELL(0.442 ns) = 9.089 ns; Loc. = LC_X16_Y7_N6; Fanout = 1; COMB Node = 'shift_lr:inst7\|C~4'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.221 ns" { control_signal:inst1|F_BUS~11 shift_lr:inst7|C~4 } "NODE_NAME" } } { "shift_lr.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/shift_lr.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 9.385 ns shift_lr:inst7\|C 7 REG LC_X16_Y7_N7 1 " "Info: 7: + IC(0.182 ns) + CELL(0.114 ns) = 9.385 ns; Loc. = LC_X16_Y7_N7; Fanout = 1; REG Node = 'shift_lr:inst7\|C'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { shift_lr:inst7|C~4 shift_lr:inst7|C } "NODE_NAME" } } { "shift_lr.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/shift_lr.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.106 ns ( 43.75 % ) " "Info: Total cell delay = 4.106 ns ( 43.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.279 ns ( 56.25 % ) " "Info: Total interconnect delay = 5.279 ns ( 56.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.385 ns" { clk order_register:inst4|Q[0] InstructionDecoder:inst3|RSL~4 control_signal:inst1|F_BUS~8 control_signal:inst1|F_BUS~11 shift_lr:inst7|C~4 shift_lr:inst7|C } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.385 ns" { clk {} clk~out0 {} order_register:inst4|Q[0] {} InstructionDecoder:inst3|RSL~4 {} control_signal:inst1|F_BUS~8 {} control_signal:inst1|F_BUS~11 {} shift_lr:inst7|C~4 {} shift_lr:inst7|C {} } { 0.000ns 0.000ns 0.602ns 1.716ns 1.580ns 0.420ns 0.779ns 0.182ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.442ns 0.114ns 0.442ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.784 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.784 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 69 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 69; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 184 -8 160 200 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.604 ns) + CELL(0.711 ns) 2.784 ns order_register:inst4\|Q\[6\] 2 REG LC_X18_Y7_N3 15 " "Info: 2: + IC(0.604 ns) + CELL(0.711 ns) = 2.784 ns; Loc. = LC_X18_Y7_N3; Fanout = 15; REG Node = 'order_register:inst4\|Q\[6\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { clk order_register:inst4|Q[6] } "NODE_NAME" } } { "order_register.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/order_register.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.30 % ) " "Info: Total cell delay = 2.180 ns ( 78.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.604 ns ( 21.70 % ) " "Info: Total interconnect delay = 0.604 ns ( 21.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.784 ns" { clk order_register:inst4|Q[6] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.784 ns" { clk {} clk~out0 {} order_register:inst4|Q[6] {} } { 0.000ns 0.000ns 0.604ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.385 ns" { clk order_register:inst4|Q[0] InstructionDecoder:inst3|RSL~4 control_signal:inst1|F_BUS~8 control_signal:inst1|F_BUS~11 shift_lr:inst7|C~4 shift_lr:inst7|C } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.385 ns" { clk {} clk~out0 {} order_register:inst4|Q[0] {} InstructionDecoder:inst3|RSL~4 {} control_signal:inst1|F_BUS~8 {} control_signal:inst1|F_BUS~11 {} shift_lr:inst7|C~4 {} shift_lr:inst7|C {} } { 0.000ns 0.000ns 0.602ns 1.716ns 1.580ns 0.420ns 0.779ns 0.182ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.442ns 0.114ns 0.442ns 0.114ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.784 ns" { clk order_register:inst4|Q[6] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.784 ns" { clk {} clk~out0 {} order_register:inst4|Q[6] {} } { 0.000ns 0.000ns 0.604ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "order_register.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/order_register.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.858 ns - Shortest register register " "Info: - Shortest register to register delay is 3.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns order_register:inst4\|Q\[6\] 1 REG LC_X18_Y7_N3 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X18_Y7_N3; Fanout = 15; REG Node = 'order_register:inst4\|Q\[6\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { order_register:inst4|Q[6] } "NODE_NAME" } } { "order_register.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/order_register.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.292 ns) 1.541 ns ALU:inst\|sum\[0\]~69 2 COMB LC_X15_Y7_N6 1 " "Info: 2: + IC(1.249 ns) + CELL(0.292 ns) = 1.541 ns; Loc. = LC_X15_Y7_N6; Fanout = 1; COMB Node = 'ALU:inst\|sum\[0\]~69'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { order_register:inst4|Q[6] ALU:inst|sum[0]~69 } "NODE_NAME" } } { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 1.837 ns ALU:inst\|sum\[0\]~70 3 COMB LC_X15_Y7_N7 5 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 1.837 ns; Loc. = LC_X15_Y7_N7; Fanout = 5; COMB Node = 'ALU:inst\|sum\[0\]~70'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { ALU:inst|sum[0]~69 ALU:inst|sum[0]~70 } "NODE_NAME" } } { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.442 ns) 3.007 ns shift_lr:inst7\|C~3 4 COMB LC_X16_Y7_N0 1 " "Info: 4: + IC(0.728 ns) + CELL(0.442 ns) = 3.007 ns; Loc. = LC_X16_Y7_N0; Fanout = 1; COMB Node = 'shift_lr:inst7\|C~3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.170 ns" { ALU:inst|sum[0]~70 shift_lr:inst7|C~3 } "NODE_NAME" } } { "shift_lr.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/shift_lr.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.409 ns) + CELL(0.442 ns) 3.858 ns shift_lr:inst7\|C 5 REG LC_X16_Y7_N7 1 " "Info: 5: + IC(0.409 ns) + CELL(0.442 ns) = 3.858 ns; Loc. = LC_X16_Y7_N7; Fanout = 1; REG Node = 'shift_lr:inst7\|C'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { shift_lr:inst7|C~3 shift_lr:inst7|C } "NODE_NAME" } } { "shift_lr.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/shift_lr.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.290 ns ( 33.44 % ) " "Info: Total cell delay = 1.290 ns ( 33.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.568 ns ( 66.56 % ) " "Info: Total interconnect delay = 2.568 ns ( 66.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.858 ns" { order_register:inst4|Q[6] ALU:inst|sum[0]~69 ALU:inst|sum[0]~70 shift_lr:inst7|C~3 shift_lr:inst7|C } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.858 ns" { order_register:inst4|Q[6] {} ALU:inst|sum[0]~69 {} ALU:inst|sum[0]~70 {} shift_lr:inst7|C~3 {} shift_lr:inst7|C {} } { 0.000ns 1.249ns 0.182ns 0.728ns 0.409ns } { 0.000ns 0.292ns 0.114ns 0.442ns 0.442ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "shift_lr.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/shift_lr.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.385 ns" { clk order_register:inst4|Q[0] InstructionDecoder:inst3|RSL~4 control_signal:inst1|F_BUS~8 control_signal:inst1|F_BUS~11 shift_lr:inst7|C~4 shift_lr:inst7|C } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.385 ns" { clk {} clk~out0 {} order_register:inst4|Q[0] {} InstructionDecoder:inst3|RSL~4 {} control_signal:inst1|F_BUS~8 {} control_signal:inst1|F_BUS~11 {} shift_lr:inst7|C~4 {} shift_lr:inst7|C {} } { 0.000ns 0.000ns 0.602ns 1.716ns 1.580ns 0.420ns 0.779ns 0.182ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.442ns 0.114ns 0.442ns 0.114ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.784 ns" { clk order_register:inst4|Q[6] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.784 ns" { clk {} clk~out0 {} order_register:inst4|Q[6] {} } { 0.000ns 0.000ns 0.604ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.858 ns" { order_register:inst4|Q[6] ALU:inst|sum[0]~69 ALU:inst|sum[0]~70 shift_lr:inst7|C~3 shift_lr:inst7|C } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.858 ns" { order_register:inst4|Q[6] {} ALU:inst|sum[0]~69 {} ALU:inst|sum[0]~70 {} shift_lr:inst7|C~3 {} shift_lr:inst7|C {} } { 0.000ns 1.249ns 0.182ns 0.728ns 0.409ns } { 0.000ns 0.292ns 0.114ns 0.442ns 0.442ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "general_purpose_registers:inst2\|C\[2\] IN_R1\[2\] clk 11.256 ns register " "Info: tsu for register \"general_purpose_registers:inst2\|C\[2\]\" (data pin = \"IN_R1\[2\]\", clock pin = \"clk\") is 11.256 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.001 ns + Longest pin register " "Info: + Longest pin to register delay is 14.001 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns IN_R1\[2\] 1 PIN PIN_55 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_55; Fanout = 1; PIN Node = 'IN_R1\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_R1[2] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 352 -80 88 368 "IN_R1\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.010 ns) + CELL(0.292 ns) 7.777 ns inst24\[2\]~8 2 COMB LC_X16_Y9_N4 1 " "Info: 2: + IC(6.010 ns) + CELL(0.292 ns) = 7.777 ns; Loc. = LC_X16_Y9_N4; Fanout = 1; COMB Node = 'inst24\[2\]~8'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.302 ns" { IN_R1[2] inst24[2]~8 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 344 120 168 376 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.572 ns) + CELL(0.590 ns) 9.939 ns inst24\[2\]~9 3 COMB LC_X20_Y8_N2 3 " "Info: 3: + IC(1.572 ns) + CELL(0.590 ns) = 9.939 ns; Loc. = LC_X20_Y8_N2; Fanout = 3; COMB Node = 'inst24\[2\]~9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.162 ns" { inst24[2]~8 inst24[2]~9 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 344 120 168 376 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.563 ns) + CELL(0.292 ns) 11.794 ns inst24\[2\]~11 4 COMB LC_X12_Y8_N2 6 " "Info: 4: + IC(1.563 ns) + CELL(0.292 ns) = 11.794 ns; Loc. = LC_X12_Y8_N2; Fanout = 6; COMB Node = 'inst24\[2\]~11'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.855 ns" { inst24[2]~9 inst24[2]~11 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 344 120 168 376 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.092 ns) + CELL(0.115 ns) 14.001 ns general_purpose_registers:inst2\|C\[2\] 5 REG LC_X17_Y11_N8 3 " "Info: 5: + IC(2.092 ns) + CELL(0.115 ns) = 14.001 ns; Loc. = LC_X17_Y11_N8; Fanout = 3; REG Node = 'general_purpose_registers:inst2\|C\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.207 ns" { inst24[2]~11 general_purpose_registers:inst2|C[2] } "NODE_NAME" } } { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.764 ns ( 19.74 % ) " "Info: Total cell delay = 2.764 ns ( 19.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.237 ns ( 80.26 % ) " "Info: Total interconnect delay = 11.237 ns ( 80.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "14.001 ns" { IN_R1[2] inst24[2]~8 inst24[2]~9 inst24[2]~11 general_purpose_registers:inst2|C[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "14.001 ns" { IN_R1[2] {} IN_R1[2]~out0 {} inst24[2]~8 {} inst24[2]~9 {} inst24[2]~11 {} general_purpose_registers:inst2|C[2] {} } { 0.000ns 0.000ns 6.010ns 1.572ns 1.563ns 2.092ns } { 0.000ns 1.475ns 0.292ns 0.590ns 0.292ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.782 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 69 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 69; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 184 -8 160 200 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns general_purpose_registers:inst2\|C\[2\] 2 REG LC_X17_Y11_N8 3 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X17_Y11_N8; Fanout = 3; REG Node = 'general_purpose_registers:inst2\|C\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { clk general_purpose_registers:inst2|C[2] } "NODE_NAME" } } { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk general_purpose_registers:inst2|C[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} general_purpose_registers:inst2|C[2] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "14.001 ns" { IN_R1[2] inst24[2]~8 inst24[2]~9 inst24[2]~11 general_purpose_registers:inst2|C[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "14.001 ns" { IN_R1[2] {} IN_R1[2]~out0 {} inst24[2]~8 {} inst24[2]~9 {} inst24[2]~11 {} general_purpose_registers:inst2|C[2] {} } { 0.000ns 0.000ns 6.010ns 1.572ns 1.563ns 2.092ns } { 0.000ns 1.475ns 0.292ns 0.590ns 0.292ns 0.115ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk general_purpose_registers:inst2|C[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} general_purpose_registers:inst2|C[2] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk OUT_R1\[7\] order_register:inst4\|Q\[2\]~en 22.991 ns register " "Info: tco from clock \"clk\" to destination pin \"OUT_R1\[7\]\" through register \"order_register:inst4\|Q\[2\]~en\" is 22.991 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.782 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 69 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 69; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 184 -8 160 200 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns order_register:inst4\|Q\[2\]~en 2 REG LC_X18_Y11_N6 9 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X18_Y11_N6; Fanout = 9; REG Node = 'order_register:inst4\|Q\[2\]~en'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { clk order_register:inst4|Q[2]~en } "NODE_NAME" } } { "order_register.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/order_register.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk order_register:inst4|Q[2]~en } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} order_register:inst4|Q[2]~en {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "order_register.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/order_register.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.985 ns + Longest register pin " "Info: + Longest register to pin delay is 19.985 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns order_register:inst4\|Q\[2\]~en 1 REG LC_X18_Y11_N6 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X18_Y11_N6; Fanout = 9; REG Node = 'order_register:inst4\|Q\[2\]~en'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { order_register:inst4|Q[2]~en } "NODE_NAME" } } { "order_register.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/order_register.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.565 ns) + CELL(0.114 ns) 0.679 ns order_register:inst4\|x\[2\]~0 2 COMB LC_X18_Y11_N3 10 " "Info: 2: + IC(0.565 ns) + CELL(0.114 ns) = 0.679 ns; Loc. = LC_X18_Y11_N3; Fanout = 10; COMB Node = 'order_register:inst4\|x\[2\]~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { order_register:inst4|Q[2]~en order_register:inst4|x[2]~0 } "NODE_NAME" } } { "order_register.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/order_register.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.590 ns) 2.013 ns general_purpose_registers:inst2\|BO\[2\]~26 3 COMB LC_X17_Y11_N8 1 " "Info: 3: + IC(0.744 ns) + CELL(0.590 ns) = 2.013 ns; Loc. = LC_X17_Y11_N8; Fanout = 1; COMB Node = 'general_purpose_registers:inst2\|BO\[2\]~26'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.334 ns" { order_register:inst4|x[2]~0 general_purpose_registers:inst2|BO[2]~26 } "NODE_NAME" } } { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.442 ns) 2.861 ns general_purpose_registers:inst2\|BO\[2\]~27 4 COMB LC_X17_Y11_N7 6 " "Info: 4: + IC(0.406 ns) + CELL(0.442 ns) = 2.861 ns; Loc. = LC_X17_Y11_N7; Fanout = 6; COMB Node = 'general_purpose_registers:inst2\|BO\[2\]~27'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { general_purpose_registers:inst2|BO[2]~26 general_purpose_registers:inst2|BO[2]~27 } "NODE_NAME" } } { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.981 ns) + CELL(0.590 ns) 5.432 ns ALU:inst\|parallel_adder_vhdl:A1\|full_adder:FA3\|c~1 5 COMB LC_X19_Y11_N3 1 " "Info: 5: + IC(1.981 ns) + CELL(0.590 ns) = 5.432 ns; Loc. = LC_X19_Y11_N3; Fanout = 1; COMB Node = 'ALU:inst\|parallel_adder_vhdl:A1\|full_adder:FA3\|c~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.571 ns" { general_purpose_registers:inst2|BO[2]~27 ALU:inst|parallel_adder_vhdl:A1|full_adder:FA3|c~1 } "NODE_NAME" } } { "full_adder_vhdl.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/full_adder_vhdl.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.114 ns) 5.969 ns ALU:inst\|parallel_adder_vhdl:A1\|full_adder:FA4\|c~1 6 COMB LC_X19_Y11_N0 3 " "Info: 6: + IC(0.423 ns) + CELL(0.114 ns) = 5.969 ns; Loc. = LC_X19_Y11_N0; Fanout = 3; COMB Node = 'ALU:inst\|parallel_adder_vhdl:A1\|full_adder:FA4\|c~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { ALU:inst|parallel_adder_vhdl:A1|full_adder:FA3|c~1 ALU:inst|parallel_adder_vhdl:A1|full_adder:FA4|c~1 } "NODE_NAME" } } { "full_adder_vhdl.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/full_adder_vhdl.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 6.265 ns ALU:inst\|parallel_adder_vhdl:A1\|full_adder:FA5\|c~1 7 COMB LC_X19_Y11_N1 1 " "Info: 7: + IC(0.182 ns) + CELL(0.114 ns) = 6.265 ns; Loc. = LC_X19_Y11_N1; Fanout = 1; COMB Node = 'ALU:inst\|parallel_adder_vhdl:A1\|full_adder:FA5\|c~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { ALU:inst|parallel_adder_vhdl:A1|full_adder:FA4|c~1 ALU:inst|parallel_adder_vhdl:A1|full_adder:FA5|c~1 } "NODE_NAME" } } { "full_adder_vhdl.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/full_adder_vhdl.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.114 ns) 7.615 ns ALU:inst\|parallel_adder_vhdl:A1\|full_adder:FA6\|c~1 8 COMB LC_X19_Y8_N0 3 " "Info: 8: + IC(1.236 ns) + CELL(0.114 ns) = 7.615 ns; Loc. = LC_X19_Y8_N0; Fanout = 3; COMB Node = 'ALU:inst\|parallel_adder_vhdl:A1\|full_adder:FA6\|c~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { ALU:inst|parallel_adder_vhdl:A1|full_adder:FA5|c~1 ALU:inst|parallel_adder_vhdl:A1|full_adder:FA6|c~1 } "NODE_NAME" } } { "full_adder_vhdl.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/full_adder_vhdl.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.243 ns) + CELL(0.114 ns) 8.972 ns ALU:inst\|parallel_adder_vhdl:A1\|full_adder:FA8\|half_adder:HA2\|s 9 COMB LC_X18_Y7_N5 1 " "Info: 9: + IC(1.243 ns) + CELL(0.114 ns) = 8.972 ns; Loc. = LC_X18_Y7_N5; Fanout = 1; COMB Node = 'ALU:inst\|parallel_adder_vhdl:A1\|full_adder:FA8\|half_adder:HA2\|s'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { ALU:inst|parallel_adder_vhdl:A1|full_adder:FA6|c~1 ALU:inst|parallel_adder_vhdl:A1|full_adder:FA8|half_adder:HA2|s } "NODE_NAME" } } { "full_adder_vhdl.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/full_adder_vhdl.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.292 ns) 10.514 ns ALU:inst\|sum\[7\]~45 10 COMB LC_X17_Y8_N4 1 " "Info: 10: + IC(1.250 ns) + CELL(0.292 ns) = 10.514 ns; Loc. = LC_X17_Y8_N4; Fanout = 1; COMB Node = 'ALU:inst\|sum\[7\]~45'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { ALU:inst|parallel_adder_vhdl:A1|full_adder:FA8|half_adder:HA2|s ALU:inst|sum[7]~45 } "NODE_NAME" } } { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.410 ns) + CELL(0.442 ns) 11.366 ns ALU:inst\|sum\[7\]~46 11 COMB LC_X17_Y8_N8 5 " "Info: 11: + IC(0.410 ns) + CELL(0.442 ns) = 11.366 ns; Loc. = LC_X17_Y8_N8; Fanout = 5; COMB Node = 'ALU:inst\|sum\[7\]~46'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { ALU:inst|sum[7]~45 ALU:inst|sum[7]~46 } "NODE_NAME" } } { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.114 ns) 12.264 ns shift_lr:inst7\|shift\[7\]~35 12 COMB LC_X17_Y8_N1 3 " "Info: 12: + IC(0.784 ns) + CELL(0.114 ns) = 12.264 ns; Loc. = LC_X17_Y8_N1; Fanout = 3; COMB Node = 'shift_lr:inst7\|shift\[7\]~35'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { ALU:inst|sum[7]~46 shift_lr:inst7|shift[7]~35 } "NODE_NAME" } } { "shift_lr.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/shift_lr.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.077 ns) + CELL(0.590 ns) 14.931 ns inst24\[7\]~34 13 COMB LC_X16_Y8_N0 2 " "Info: 13: + IC(2.077 ns) + CELL(0.590 ns) = 14.931 ns; Loc. = LC_X16_Y8_N0; Fanout = 2; COMB Node = 'inst24\[7\]~34'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { shift_lr:inst7|shift[7]~35 inst24[7]~34 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 344 120 168 376 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.930 ns) + CELL(2.124 ns) 19.985 ns OUT_R1\[7\] 14 PIN PIN_96 0 " "Info: 14: + IC(2.930 ns) + CELL(2.124 ns) = 19.985 ns; Loc. = PIN_96; Fanout = 0; PIN Node = 'OUT_R1\[7\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.054 ns" { inst24[7]~34 OUT_R1[7] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 696 1392 1568 712 "OUT_R1\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.754 ns ( 28.79 % ) " "Info: Total cell delay = 5.754 ns ( 28.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.231 ns ( 71.21 % ) " "Info: Total interconnect delay = 14.231 ns ( 71.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "19.985 ns" { order_register:inst4|Q[2]~en order_register:inst4|x[2]~0 general_purpose_registers:inst2|BO[2]~26 general_purpose_registers:inst2|BO[2]~27 ALU:inst|parallel_adder_vhdl:A1|full_adder:FA3|c~1 ALU:inst|parallel_adder_vhdl:A1|full_adder:FA4|c~1 ALU:inst|parallel_adder_vhdl:A1|full_adder:FA5|c~1 ALU:inst|parallel_adder_vhdl:A1|full_adder:FA6|c~1 ALU:inst|parallel_adder_vhdl:A1|full_adder:FA8|half_adder:HA2|s ALU:inst|sum[7]~45 ALU:inst|sum[7]~46 shift_lr:inst7|shift[7]~35 inst24[7]~34 OUT_R1[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "19.985 ns" { order_register:inst4|Q[2]~en {} order_register:inst4|x[2]~0 {} general_purpose_registers:inst2|BO[2]~26 {} general_purpose_registers:inst2|BO[2]~27 {} ALU:inst|parallel_adder_vhdl:A1|full_adder:FA3|c~1 {} ALU:inst|parallel_adder_vhdl:A1|full_adder:FA4|c~1 {} ALU:inst|parallel_adder_vhdl:A1|full_adder:FA5|c~1 {} ALU:inst|parallel_adder_vhdl:A1|full_adder:FA6|c~1 {} ALU:inst|parallel_adder_vhdl:A1|full_adder:FA8|half_adder:HA2|s {} ALU:inst|sum[7]~45 {} ALU:inst|sum[7]~46 {} shift_lr:inst7|shift[7]~35 {} inst24[7]~34 {} OUT_R1[7] {} } { 0.000ns 0.565ns 0.744ns 0.406ns 1.981ns 0.423ns 0.182ns 1.236ns 1.243ns 1.250ns 0.410ns 0.784ns 2.077ns 2.930ns } { 0.000ns 0.114ns 0.590ns 0.442ns 0.590ns 0.114ns 0.114ns 0.114ns 0.114ns 0.292ns 0.442ns 0.114ns 0.590ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk order_register:inst4|Q[2]~en } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} order_register:inst4|Q[2]~en {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "19.985 ns" { order_register:inst4|Q[2]~en order_register:inst4|x[2]~0 general_purpose_registers:inst2|BO[2]~26 general_purpose_registers:inst2|BO[2]~27 ALU:inst|parallel_adder_vhdl:A1|full_adder:FA3|c~1 ALU:inst|parallel_adder_vhdl:A1|full_adder:FA4|c~1 ALU:inst|parallel_adder_vhdl:A1|full_adder:FA5|c~1 ALU:inst|parallel_adder_vhdl:A1|full_adder:FA6|c~1 ALU:inst|parallel_adder_vhdl:A1|full_adder:FA8|half_adder:HA2|s ALU:inst|sum[7]~45 ALU:inst|sum[7]~46 shift_lr:inst7|shift[7]~35 inst24[7]~34 OUT_R1[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "19.985 ns" { order_register:inst4|Q[2]~en {} order_register:inst4|x[2]~0 {} general_purpose_registers:inst2|BO[2]~26 {} general_purpose_registers:inst2|BO[2]~27 {} ALU:inst|parallel_adder_vhdl:A1|full_adder:FA3|c~1 {} ALU:inst|parallel_adder_vhdl:A1|full_adder:FA4|c~1 {} ALU:inst|parallel_adder_vhdl:A1|full_adder:FA5|c~1 {} ALU:inst|parallel_adder_vhdl:A1|full_adder:FA6|c~1 {} ALU:inst|parallel_adder_vhdl:A1|full_adder:FA8|half_adder:HA2|s {} ALU:inst|sum[7]~45 {} ALU:inst|sum[7]~46 {} shift_lr:inst7|shift[7]~35 {} inst24[7]~34 {} OUT_R1[7] {} } { 0.000ns 0.565ns 0.744ns 0.406ns 1.981ns 0.423ns 0.182ns 1.236ns 1.243ns 1.250ns 0.410ns 0.784ns 2.077ns 2.930ns } { 0.000ns 0.114ns 0.590ns 0.442ns 0.590ns 0.114ns 0.114ns 0.114ns 0.114ns 0.292ns 0.442ns 0.114ns 0.590ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "IN_R1\[4\] OUT_R1\[4\] 14.915 ns Longest " "Info: Longest tpd from source pin \"IN_R1\[4\]\" to destination pin \"OUT_R1\[4\]\" is 14.915 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns IN_R1\[4\] 1 PIN PIN_70 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_70; Fanout = 1; PIN Node = 'IN_R1\[4\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_R1[4] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 352 -80 88 368 "IN_R1\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.742 ns) + CELL(0.442 ns) 7.659 ns inst24\[4\]~23 2 COMB LC_X20_Y7_N4 1 " "Info: 2: + IC(5.742 ns) + CELL(0.442 ns) = 7.659 ns; Loc. = LC_X20_Y7_N4; Fanout = 1; COMB Node = 'inst24\[4\]~23'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.184 ns" { IN_R1[4] inst24[4]~23 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 344 120 168 376 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.547 ns) + CELL(0.590 ns) 9.796 ns inst24\[4\]~24 3 COMB LC_X20_Y8_N8 3 " "Info: 3: + IC(1.547 ns) + CELL(0.590 ns) = 9.796 ns; Loc. = LC_X20_Y8_N8; Fanout = 3; COMB Node = 'inst24\[4\]~24'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.137 ns" { inst24[4]~23 inst24[4]~24 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 344 120 168 376 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.995 ns) + CELL(2.124 ns) 14.915 ns OUT_R1\[4\] 4 PIN PIN_75 0 " "Info: 4: + IC(2.995 ns) + CELL(2.124 ns) = 14.915 ns; Loc. = PIN_75; Fanout = 0; PIN Node = 'OUT_R1\[4\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.119 ns" { inst24[4]~24 OUT_R1[4] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 696 1392 1568 712 "OUT_R1\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.631 ns ( 31.05 % ) " "Info: Total cell delay = 4.631 ns ( 31.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.284 ns ( 68.95 % ) " "Info: Total interconnect delay = 10.284 ns ( 68.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "14.915 ns" { IN_R1[4] inst24[4]~23 inst24[4]~24 OUT_R1[4] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "14.915 ns" { IN_R1[4] {} IN_R1[4]~out0 {} inst24[4]~23 {} inst24[4]~24 {} OUT_R1[4] {} } { 0.000ns 0.000ns 5.742ns 1.547ns 2.995ns } { 0.000ns 1.475ns 0.442ns 0.590ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "order_register:inst4\|Q\[7\] IN_R1\[7\] clk -6.932 ns register " "Info: th for register \"order_register:inst4\|Q\[7\]\" (data pin = \"IN_R1\[7\]\", clock pin = \"clk\") is -6.932 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.782 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 69 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 69; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 184 -8 160 200 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns order_register:inst4\|Q\[7\] 2 REG LC_X16_Y8_N4 23 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X16_Y8_N4; Fanout = 23; REG Node = 'order_register:inst4\|Q\[7\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { clk order_register:inst4|Q[7] } "NODE_NAME" } } { "order_register.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/order_register.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk order_register:inst4|Q[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} order_register:inst4|Q[7] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "order_register.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/order_register.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.729 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.729 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns IN_R1\[7\] 1 PIN PIN_48 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_48; Fanout = 1; PIN Node = 'IN_R1\[7\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_R1[7] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 352 -80 88 368 "IN_R1\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.645 ns) + CELL(0.590 ns) 8.710 ns inst24\[7\]~26 2 COMB LC_X16_Y8_N3 3 " "Info: 2: + IC(6.645 ns) + CELL(0.590 ns) = 8.710 ns; Loc. = LC_X16_Y8_N3; Fanout = 3; COMB Node = 'inst24\[7\]~26'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.235 ns" { IN_R1[7] inst24[7]~26 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 344 120 168 376 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.607 ns) 9.729 ns order_register:inst4\|Q\[7\] 3 REG LC_X16_Y8_N4 23 " "Info: 3: + IC(0.412 ns) + CELL(0.607 ns) = 9.729 ns; Loc. = LC_X16_Y8_N4; Fanout = 23; REG Node = 'order_register:inst4\|Q\[7\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.019 ns" { inst24[7]~26 order_register:inst4|Q[7] } "NODE_NAME" } } { "order_register.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/order_register.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.672 ns ( 27.46 % ) " "Info: Total cell delay = 2.672 ns ( 27.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.057 ns ( 72.54 % ) " "Info: Total interconnect delay = 7.057 ns ( 72.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.729 ns" { IN_R1[7] inst24[7]~26 order_register:inst4|Q[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.729 ns" { IN_R1[7] {} IN_R1[7]~out0 {} inst24[7]~26 {} order_register:inst4|Q[7] {} } { 0.000ns 0.000ns 6.645ns 0.412ns } { 0.000ns 1.475ns 0.590ns 0.607ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk order_register:inst4|Q[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} order_register:inst4|Q[7] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.729 ns" { IN_R1[7] inst24[7]~26 order_register:inst4|Q[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.729 ns" { IN_R1[7] {} IN_R1[7]~out0 {} inst24[7]~26 {} order_register:inst4|Q[7] {} } { 0.000ns 0.000ns 6.645ns 0.412ns } { 0.000ns 1.475ns 0.590ns 0.607ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 16 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 31 16:39:22 2018 " "Info: Processing ended: Mon Dec 31 16:39:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
