# IPA
In this project, we have programmed a sequential as well as a pipelined processor architecture which includes fetch execute cycle. We have implemented this in Verilog.
