{
  "creator": "Yosys 0.27+33 (git sha1 a2655a4b7, aarch64-apple-darwin20.2-clang 10.0.0-4ubuntu1 -fPIC -Os)",
  "modules": {
    "AdderTop": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "AdderTop.v:20.1-54.10"
      },
      "ports": {
        "Output": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6 ]
        },
        "Sw0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "Sw1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "Sw2": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "Sw3": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "Sw4": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "Sw5": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "Sw6": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "Sw7": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "Btn0": {
          "direction": "input",
          "bits": [ 15 ]
        }
      },
      "cells": {
        "Add1": {
          "hide_name": 0,
          "type": "FourBitAdder",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "AdderTop.v:50.14-50.44"
          },
          "port_directions": {
            "RCOAddX": "input",
            "RCOAddY": "input",
            "RCOCarryIn": "input",
            "RCOCarryOut": "output",
            "RCOSum": "output"
          },
          "connections": {
            "RCOAddX": [ 16, 17, 18, 19 ],
            "RCOAddY": [ 20, 21, 22, 23 ],
            "RCOCarryIn": [ 24 ],
            "RCOCarryOut": [ 25 ],
            "RCOSum": [ 26, 27, 28, 29 ]
          }
        },
        "DO": {
          "hide_name": 0,
          "type": "DispOut",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "AdderTop.v:52.9-52.28"
          },
          "port_directions": {
            "DataIn": "input",
            "DataOut": "output"
          },
          "connections": {
            "DataIn": [ 26, 27, 28, 29, 25 ],
            "DataOut": [ 2, 3, 4, 5, 6 ]
          }
        },
        "In0": {
          "hide_name": 0,
          "type": "InputRead",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "AdderTop.v:48.11-48.64"
          },
          "port_directions": {
            "Btn0": "input",
            "Cin": "output",
            "InputX": "output",
            "InputY": "output",
            "Sw0": "input",
            "Sw1": "input",
            "Sw2": "input",
            "Sw3": "input",
            "Sw4": "input",
            "Sw5": "input",
            "Sw6": "input",
            "Sw7": "input"
          },
          "connections": {
            "Btn0": [ 15 ],
            "Cin": [ 24 ],
            "InputX": [ 16, 17, 18, 19 ],
            "InputY": [ 20, 21, 22, 23 ],
            "Sw0": [ 7 ],
            "Sw1": [ 8 ],
            "Sw2": [ 9 ],
            "Sw3": [ 10 ],
            "Sw4": [ 11 ],
            "Sw5": [ 12 ],
            "Sw6": [ 13 ],
            "Sw7": [ 14 ]
          }
        }
      },
      "netnames": {
        "Btn0": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "AdderTop.v:32.10-32.14"
          }
        },
        "Cin": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "AdderTop.v:41.6-41.9"
          }
        },
        "Cout": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "AdderTop.v:40.6-40.10"
          }
        },
        "DispData": {
          "hide_name": 0,
          "bits": [ 26, 27, 28, 29, 25 ],
          "attributes": {
            "src": "AdderTop.v:43.12-43.20"
          }
        },
        "OpX": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19 ],
          "attributes": {
            "src": "AdderTop.v:36.12-36.15"
          }
        },
        "OpY": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23 ],
          "attributes": {
            "src": "AdderTop.v:37.12-37.15"
          }
        },
        "Output": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6 ],
          "attributes": {
            "src": "AdderTop.v:22.19-22.25"
          }
        },
        "Sum": {
          "hide_name": 0,
          "bits": [ 26, 27, 28, 29 ],
          "attributes": {
            "src": "AdderTop.v:39.12-39.15"
          }
        },
        "Sw0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "AdderTop.v:23.14-23.17"
          }
        },
        "Sw1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "AdderTop.v:24.14-24.17"
          }
        },
        "Sw2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "AdderTop.v:25.14-25.17"
          }
        },
        "Sw3": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "AdderTop.v:26.14-26.17"
          }
        },
        "Sw4": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "AdderTop.v:27.21-27.24"
          }
        },
        "Sw5": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "AdderTop.v:28.21-28.24"
          }
        },
        "Sw6": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "AdderTop.v:29.21-29.24"
          }
        },
        "Sw7": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "AdderTop.v:30.21-30.24"
          }
        }
      }
    },
    "DispOut": {
      "attributes": {
        "src": "DisplayOut.v:20.1-36.10"
      },
      "ports": {
        "DataOut": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6 ]
        },
        "DataIn": {
          "direction": "input",
          "bits": [ 7, 8, 9, 10, 11 ]
        }
      },
      "cells": {
        "$abc$98$auto$blifparse.cc:386:parse_blif$100": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8 ],
            "Y": [ 3 ]
          }
        },
        "$abc$98$auto$blifparse.cc:386:parse_blif$101": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9 ],
            "Y": [ 4 ]
          }
        },
        "$abc$98$auto$blifparse.cc:386:parse_blif$102": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 10 ],
            "Y": [ 5 ]
          }
        },
        "$abc$98$auto$blifparse.cc:386:parse_blif$103": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 11 ],
            "Y": [ 6 ]
          }
        },
        "$abc$98$auto$blifparse.cc:386:parse_blif$99": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7 ],
            "Y": [ 2 ]
          }
        }
      },
      "netnames": {
        "DataIn": {
          "hide_name": 0,
          "bits": [ 7, 8, 9, 10, 11 ],
          "attributes": {
            "src": "DisplayOut.v:23.16-23.22"
          }
        },
        "DataOut": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6 ],
          "attributes": {
            "src": "DisplayOut.v:22.15-22.22"
          }
        }
      }
    },
    "FourBitAdder": {
      "attributes": {
        "src": "FourBitAdder.v:21.1-44.10"
      },
      "ports": {
        "RCOSum": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5 ]
        },
        "RCOCarryOut": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "RCOAddX": {
          "direction": "input",
          "bits": [ 7, 8, 9, 10 ]
        },
        "RCOAddY": {
          "direction": "input",
          "bits": [ 11, 12, 13, 14 ]
        },
        "RCOCarryIn": {
          "direction": "input",
          "bits": [ 15 ]
        }
      },
      "cells": {
        "RCO_FA0": {
          "hide_name": 0,
          "type": "FullAdder",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "FourBitAdder.v:38.11-38.65"
          },
          "port_directions": {
            "Cin": "input",
            "Cout": "output",
            "Sum": "output",
            "Xin": "input",
            "Yin": "input"
          },
          "connections": {
            "Cin": [ 15 ],
            "Cout": [ 16 ],
            "Sum": [ 2 ],
            "Xin": [ 7 ],
            "Yin": [ 11 ]
          }
        },
        "RCO_FA1": {
          "hide_name": 0,
          "type": "FullAdder",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "FourBitAdder.v:39.4-39.50"
          },
          "port_directions": {
            "Cin": "input",
            "Cout": "output",
            "Sum": "output",
            "Xin": "input",
            "Yin": "input"
          },
          "connections": {
            "Cin": [ 16 ],
            "Cout": [ 17 ],
            "Sum": [ 3 ],
            "Xin": [ 8 ],
            "Yin": [ 12 ]
          }
        },
        "RCO_FA2": {
          "hide_name": 0,
          "type": "FullAdder",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "FourBitAdder.v:40.4-40.50"
          },
          "port_directions": {
            "Cin": "input",
            "Cout": "output",
            "Sum": "output",
            "Xin": "input",
            "Yin": "input"
          },
          "connections": {
            "Cin": [ 17 ],
            "Cout": [ 18 ],
            "Sum": [ 4 ],
            "Xin": [ 9 ],
            "Yin": [ 13 ]
          }
        },
        "RCO_FA3": {
          "hide_name": 0,
          "type": "FullAdder",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "FourBitAdder.v:41.4-41.60"
          },
          "port_directions": {
            "Cin": "input",
            "Cout": "output",
            "Sum": "output",
            "Xin": "input",
            "Yin": "input"
          },
          "connections": {
            "Cin": [ 18 ],
            "Cout": [ 6 ],
            "Sum": [ 5 ],
            "Xin": [ 10 ],
            "Yin": [ 14 ]
          }
        }
      },
      "netnames": {
        "C1": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "FourBitAdder.v:32.6-32.8"
          }
        },
        "C2": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "FourBitAdder.v:33.6-33.8"
          }
        },
        "C3": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "FourBitAdder.v:34.6-34.8"
          }
        },
        "RCOAddX": {
          "hide_name": 0,
          "bits": [ 7, 8, 9, 10 ],
          "attributes": {
            "src": "FourBitAdder.v:25.19-25.26"
          }
        },
        "RCOAddY": {
          "hide_name": 0,
          "bits": [ 11, 12, 13, 14 ],
          "attributes": {
            "src": "FourBitAdder.v:26.19-26.26"
          }
        },
        "RCOCarryIn": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "FourBitAdder.v:27.11-27.21"
          }
        },
        "RCOCarryOut": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "FourBitAdder.v:24.16-24.27"
          }
        },
        "RCOSum": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "FourBitAdder.v:23.19-23.25"
          }
        }
      }
    },
    "FullAdder": {
      "attributes": {
        "src": "FullAdder.v:21.1-43.10"
      },
      "ports": {
        "Sum": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "Cout": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "Xin": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Yin": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Cin": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$abc$105$auto$blifparse.cc:386:parse_blif$106": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7 ],
            "B": [ 8 ],
            "Y": [ 3 ]
          }
        },
        "HA1": {
          "hide_name": 0,
          "type": "HalfAdder",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "FullAdder.v:36.11-36.29"
          },
          "port_directions": {
            "CarryHalf": "output",
            "SumHalf": "output",
            "Xhalf": "input",
            "Yhalf": "input"
          },
          "connections": {
            "CarryHalf": [ 7 ],
            "SumHalf": [ 9 ],
            "Xhalf": [ 4 ],
            "Yhalf": [ 5 ]
          }
        },
        "HA2": {
          "hide_name": 0,
          "type": "HalfAdder",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "FullAdder.v:37.11-37.29"
          },
          "port_directions": {
            "CarryHalf": "output",
            "SumHalf": "output",
            "Xhalf": "input",
            "Yhalf": "input"
          },
          "connections": {
            "CarryHalf": [ 8 ],
            "SumHalf": [ 2 ],
            "Xhalf": [ 9 ],
            "Yhalf": [ 6 ]
          }
        }
      },
      "netnames": {
        "C1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "FullAdder.v:30.6-30.8"
          }
        },
        "C2": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "FullAdder.v:31.6-31.8"
          }
        },
        "Cin": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "FullAdder.v:24.11-24.14"
          }
        },
        "Cout": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "FullAdder.v:26.12-26.16"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "FullAdder.v:29.6-29.8"
          }
        },
        "Sum": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "FullAdder.v:25.12-25.15"
          }
        },
        "Xin": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "FullAdder.v:22.11-22.14"
          }
        },
        "Yin": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "FullAdder.v:23.11-23.14"
          }
        }
      }
    },
    "HalfAdder": {
      "attributes": {
        "src": "HalfAdder.v:20.1-32.10"
      },
      "ports": {
        "SumHalf": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CarryHalf": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "Xhalf": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Yhalf": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$abc$107$auto$blifparse.cc:386:parse_blif$108": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "B": [ 4 ],
            "Y": [ 2 ]
          }
        },
        "$abc$107$auto$blifparse.cc:386:parse_blif$109": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "B": [ 4 ],
            "Y": [ 3 ]
          }
        }
      },
      "netnames": {
        "CarryHalf": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "HalfAdder.v:23.12-23.21"
          }
        },
        "SumHalf": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "HalfAdder.v:22.12-22.19"
          }
        },
        "Xhalf": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "HalfAdder.v:24.8-24.13"
          }
        },
        "Yhalf": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "HalfAdder.v:25.11-25.16"
          }
        }
      }
    },
    "InputRead": {
      "attributes": {
        "src": "InputRead.v:21.1-50.10"
      },
      "ports": {
        "Sw0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Sw1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Sw2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Sw3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Sw4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Sw5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "Sw6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "Sw7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "Btn0": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "InputX": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5 ]
        },
        "InputY": {
          "direction": "output",
          "bits": [ 6, 7, 8, 9 ]
        },
        "Cin": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
        "$abc$110$auto$blifparse.cc:386:parse_blif$111": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 10 ],
            "Y": [ 11 ]
          }
        }
      },
      "netnames": {
        "Btn0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "InputRead.v:30.9-30.13"
          }
        },
        "Cin": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "InputRead.v:33.15-33.18"
          }
        },
        "InputX": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "InputRead.v:31.18-31.24"
          }
        },
        "InputY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "InputRead.v:32.18-32.24"
          }
        },
        "Sw0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "InputRead.v:22.11-22.14"
          }
        },
        "Sw1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "InputRead.v:23.11-23.14"
          }
        },
        "Sw2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "InputRead.v:24.11-24.14"
          }
        },
        "Sw3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "InputRead.v:25.11-25.14"
          }
        },
        "Sw4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "InputRead.v:26.11-26.14"
          }
        },
        "Sw5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "InputRead.v:27.11-27.14"
          }
        },
        "Sw6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "InputRead.v:28.11-28.14"
          }
        },
        "Sw7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "InputRead.v:29.11-29.14"
          }
        }
      }
    }
  }
}
