{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1509425190388 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509425190399 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 23:46:30 2017 " "Processing started: Mon Oct 30 23:46:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509425190399 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509425190399 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LW9 -c RCA8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LW9 -c RCA8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509425190399 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1509425190938 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1509425190938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg7dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEG7DEC-DATAFLOW " "Found design unit 1: SEG7DEC-DATAFLOW" {  } { { "SEG7DEC.vhd" "" { Text "D:/goali/VHDL/CE-1901/SEG7DEC.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509425201050 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEG7DEC " "Found entity 1: SEG7DEC" {  } { { "SEG7DEC.vhd" "" { Text "D:/goali/VHDL/CE-1901/SEG7DEC.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509425201050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509425201050 ""}
{ "Error" "EVRFX_VHDL_UNEXPECTED_EOF_ERR" ";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" CSA8.vhd(9) " "VHDL Syntax error at CSA8.vhd(9): experienced unexpected end-of-file ;  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "CSA8.vhd" "" { Text "D:/goali/VHDL/CE-1901/CSA8.vhd" 9 0 0 } }  } 0 10522 "VHDL Syntax error at %2!s!: experienced unexpected end-of-file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509425201052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa8.vhd 0 0 " "Found 0 design units, including 0 entities, in source file csa8.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509425201052 ""}
{ "Error" "EVRFX_VHDL_UNEXPECTED_EOF_ERR" ";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" CLA8.vhd(9) " "VHDL Syntax error at CLA8.vhd(9): experienced unexpected end-of-file ;  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "CLA8.vhd" "" { Text "D:/goali/VHDL/CE-1901/CLA8.vhd" 9 0 0 } }  } 0 10522 "VHDL Syntax error at %2!s!: experienced unexpected end-of-file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509425201054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla8.vhd 0 0 " "Found 0 design units, including 0 entities, in source file cla8.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509425201054 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" RCA8.vhd(32) " "VHDL syntax error at RCA8.vhd(32) near text \")\";  expecting \":\", or \",\"" {  } { { "RCA8.vhd" "" { Text "D:/goali/VHDL/CE-1901/RCA8.vhd" 32 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509425201056 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "HALFADDER RCA8.vhd(41) " "VHDL syntax error at RCA8.vhd(41): name used in construct must match previously specified name \"HALFADDER\"" {  } { { "RCA8.vhd" "" { Text "D:/goali/VHDL/CE-1901/RCA8.vhd" 41 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509425201056 ""}
{ "Error" "EVRFX_VHDL_UNEXPECTED_EOF_ERR" ";  expecting \"end\", or \"(\", or an identifier, or a concurrent statement RCA8.vhd(63) " "VHDL Syntax error at RCA8.vhd(63): experienced unexpected end-of-file ;  expecting \"end\", or \"(\", or an identifier, or a concurrent statement" {  } { { "RCA8.vhd" "" { Text "D:/goali/VHDL/CE-1901/RCA8.vhd" 63 0 0 } }  } 0 10522 "VHDL Syntax error at %2!s!: experienced unexpected end-of-file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509425201056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca8.vhd 0 0 " "Found 0 design units, including 0 entities, in source file rca8.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509425201056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half-DATAFLOW " "Found design unit 1: half-DATAFLOW" {  } { { "half.vhd" "" { Text "D:/goali/VHDL/CE-1901/half.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509425201058 ""} { "Info" "ISGN_ENTITY_NAME" "1 half " "Found entity 1: half" {  } { { "half.vhd" "" { Text "D:/goali/VHDL/CE-1901/half.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509425201058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509425201058 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "665 " "Peak virtual memory: 665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509425201212 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 30 23:46:41 2017 " "Processing ended: Mon Oct 30 23:46:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509425201212 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509425201212 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509425201212 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1509425201212 ""}
