Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Thu Jun  1 18:02:15 2017
| Host         : PC201705240936 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file flowing_light_timing_summary_routed.rpt -rpx flowing_light_timing_summary_routed.rpx
| Design       : flowing_light
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.885      -44.532                     16                  151        0.183        0.000                      0                  151        3.500        0.000                       0                    54  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin            -2.885      -44.532                     16                  151        0.183        0.000                      0                  151        3.500        0.000                       0                    54  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :           16  Failing Endpoints,  Worst Slack       -2.885ns,  Total Violation      -44.532ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.885ns  (required time - arrival time)
  Source:                 light_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.664ns  (logic 3.989ns (70.428%)  route 1.675ns (29.572%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.639     5.185    clk_IBUF_BUFG
    SLICE_X65Y47         FDRE                                         r  light_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.456     5.641 r  light_reg_reg[2]/Q
                         net (fo=4, routed)           1.675     7.316    led_OBUF[2]
    L1                   OBUF (Prop_obuf_I_O)         3.533    10.849 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.849    led[2]
    L1                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                -0.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -10.849    
  -------------------------------------------------------------------
                         slack                                 -2.885    

Slack (VIOLATED) :        -2.879ns  (required time - arrival time)
  Source:                 light_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 3.973ns (70.206%)  route 1.686ns (29.794%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.638     5.184    clk_IBUF_BUFG
    SLICE_X65Y45         FDSE                                         r  light_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDSE (Prop_fdse_C_Q)         0.456     5.640 r  light_reg_reg[0]/Q
                         net (fo=3, routed)           1.686     7.326    led_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         3.517    10.843 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.843    led[0]
    K3                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                -0.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -10.843    
  -------------------------------------------------------------------
                         slack                                 -2.879    

Slack (VIOLATED) :        -2.870ns  (required time - arrival time)
  Source:                 light_reg_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[14]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.665ns  (logic 4.002ns (70.647%)  route 1.663ns (29.353%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.624     5.170    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  light_reg_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.456     5.626 r  light_reg_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           1.663     7.289    light_reg_reg[14]_lopt_replica_1
    G4                   OBUF (Prop_obuf_I_O)         3.546    10.835 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    10.835    led[14]
    G4                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                -0.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -10.835    
  -------------------------------------------------------------------
                         slack                                 -2.870    

Slack (VIOLATED) :        -2.856ns  (required time - arrival time)
  Source:                 light_reg_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[10]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.649ns  (logic 3.976ns (70.384%)  route 1.673ns (29.616%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.626     5.172    clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  light_reg_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.456     5.628 r  light_reg_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           1.673     7.301    light_reg_reg[10]_lopt_replica_1
    J3                   OBUF (Prop_obuf_I_O)         3.520    10.821 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.821    led[10]
    J3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                -0.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                 -2.856    

Slack (VIOLATED) :        -2.856ns  (required time - arrival time)
  Source:                 light_reg_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[11]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.649ns  (logic 3.986ns (70.565%)  route 1.663ns (29.435%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.626     5.172    clk_IBUF_BUFG
    SLICE_X65Y56         FDRE                                         r  light_reg_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.456     5.628 r  light_reg_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           1.663     7.291    light_reg_reg[11]_lopt_replica_1
    H4                   OBUF (Prop_obuf_I_O)         3.530    10.821 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.821    led[11]
    H4                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                -0.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                 -2.856    

Slack (VIOLATED) :        -2.840ns  (required time - arrival time)
  Source:                 light_reg_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[9]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 3.974ns (70.549%)  route 1.659ns (29.451%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.626     5.172    clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  light_reg_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.456     5.628 r  light_reg_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           1.659     7.287    light_reg_reg[9]_lopt_replica_1
    J2                   OBUF (Prop_obuf_I_O)         3.518    10.805 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.805    led[9]
    J2                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                -0.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -10.805    
  -------------------------------------------------------------------
                         slack                                 -2.840    

Slack (VIOLATED) :        -2.810ns  (required time - arrival time)
  Source:                 light_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 4.052ns (72.489%)  route 1.538ns (27.511%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.639     5.185    clk_IBUF_BUFG
    SLICE_X64Y47         FDRE                                         r  light_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.518     5.703 r  light_reg_reg[1]/Q
                         net (fo=3, routed)           1.538     7.241    led_OBUF[1]
    M1                   OBUF (Prop_obuf_I_O)         3.534    10.775 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.775    led[1]
    M1                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                -0.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -10.775    
  -------------------------------------------------------------------
                         slack                                 -2.810    

Slack (VIOLATED) :        -2.777ns  (required time - arrival time)
  Source:                 light_reg_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[5]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.569ns  (logic 4.043ns (72.606%)  route 1.526ns (27.394%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.627     5.173    clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  light_reg_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.518     5.691 r  light_reg_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.526     7.216    light_reg_reg[5]_lopt_replica_1
    H5                   OBUF (Prop_obuf_I_O)         3.525    10.742 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.742    led[5]
    H5                                                                r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                -0.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -10.742    
  -------------------------------------------------------------------
                         slack                                 -2.777    

Slack (VIOLATED) :        -2.775ns  (required time - arrival time)
  Source:                 light_reg_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[8]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.568ns  (logic 4.042ns (72.600%)  route 1.526ns (27.400%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.626     5.172    clk_IBUF_BUFG
    SLICE_X64Y54         FDRE                                         r  light_reg_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.518     5.690 r  light_reg_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           1.526     7.215    light_reg_reg[8]_lopt_replica_1
    K2                   OBUF (Prop_obuf_I_O)         3.524    10.739 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.739    led[8]
    K2                                                                r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                -0.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -10.739    
  -------------------------------------------------------------------
                         slack                                 -2.775    

Slack (VIOLATED) :        -2.728ns  (required time - arrival time)
  Source:                 light_reg_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[13]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.523ns  (logic 3.997ns (72.377%)  route 1.526ns (27.623%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.624     5.170    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  light_reg_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.456     5.626 r  light_reg_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           1.526     7.151    light_reg_reg[13]_lopt_replica_1
    G3                   OBUF (Prop_obuf_I_O)         3.541    10.693 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.693    led[13]
    G3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                -0.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -10.693    
  -------------------------------------------------------------------
                         slack                                 -2.728    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 light_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            light_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.594     1.500    clk_IBUF_BUFG
    SLICE_X65Y52         FDRE                                         r  light_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  light_reg_reg[5]/Q
                         net (fo=3, routed)           0.124     1.765    led_OBUF[5]
    SLICE_X65Y51         FDRE                                         r  light_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.864     2.016    clk_IBUF_BUFG
    SLICE_X65Y51         FDRE                                         r  light_reg_reg[6]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X65Y51         FDRE (Hold_fdre_C_D)         0.066     1.582    light_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 light_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            light_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.592     1.498    clk_IBUF_BUFG
    SLICE_X65Y58         FDRE                                         r  light_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  light_reg_reg[11]/Q
                         net (fo=3, routed)           0.124     1.763    led_OBUF[11]
    SLICE_X65Y57         FDRE                                         r  light_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.862     2.014    clk_IBUF_BUFG
    SLICE_X65Y57         FDRE                                         r  light_reg_reg[12]/C
                         clock pessimism             -0.500     1.514    
    SLICE_X65Y57         FDRE (Hold_fdre_C_D)         0.066     1.580    light_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 light_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            light_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.792%)  route 0.131ns (48.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.592     1.498    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  light_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  light_reg_reg[14]/Q
                         net (fo=3, routed)           0.131     1.770    led_OBUF[14]
    SLICE_X65Y58         FDRE                                         r  light_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.862     2.014    clk_IBUF_BUFG
    SLICE_X65Y58         FDRE                                         r  light_reg_reg[15]/C
                         clock pessimism             -0.500     1.514    
    SLICE_X65Y58         FDRE (Hold_fdre_C_D)         0.070     1.584    light_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 light_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            light_reg_reg[15]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.592     1.498    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  light_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  light_reg_reg[14]/Q
                         net (fo=3, routed)           0.128     1.767    led_OBUF[14]
    SLICE_X65Y61         FDRE                                         r  light_reg_reg[15]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.861     2.013    clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  light_reg_reg[15]_lopt_replica/C
                         clock pessimism             -0.500     1.513    
    SLICE_X65Y61         FDRE (Hold_fdre_C_D)         0.066     1.579    light_reg_reg[15]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 light_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            light_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.381%)  route 0.132ns (44.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.596     1.502    clk_IBUF_BUFG
    SLICE_X64Y47         FDRE                                         r  light_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  light_reg_reg[1]/Q
                         net (fo=3, routed)           0.132     1.798    led_OBUF[1]
    SLICE_X65Y47         FDRE                                         r  light_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.867     2.018    clk_IBUF_BUFG
    SLICE_X65Y47         FDRE                                         r  light_reg_reg[2]/C
                         clock pessimism             -0.503     1.515    
    SLICE_X65Y47         FDRE (Hold_fdre_C_D)         0.072     1.587    light_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 light_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            light_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.632%)  route 0.175ns (55.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.592     1.498    clk_IBUF_BUFG
    SLICE_X65Y57         FDRE                                         r  light_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  light_reg_reg[12]/Q
                         net (fo=3, routed)           0.175     1.814    led_OBUF[12]
    SLICE_X65Y59         FDRE                                         r  light_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.862     2.014    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  light_reg_reg[13]/C
                         clock pessimism             -0.500     1.514    
    SLICE_X65Y59         FDRE (Hold_fdre_C_D)         0.070     1.584    light_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 light_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            light_reg_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.351%)  route 0.177ns (55.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.594     1.500    clk_IBUF_BUFG
    SLICE_X65Y51         FDRE                                         r  light_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  light_reg_reg[6]/Q
                         net (fo=3, routed)           0.177     1.818    led_OBUF[6]
    SLICE_X65Y53         FDRE                                         r  light_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.863     2.015    clk_IBUF_BUFG
    SLICE_X65Y53         FDRE                                         r  light_reg_reg[7]_lopt_replica/C
                         clock pessimism             -0.500     1.515    
    SLICE_X65Y53         FDRE (Hold_fdre_C_D)         0.066     1.581    light_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 light_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            light_reg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.201%)  route 0.164ns (46.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.596     1.502    clk_IBUF_BUFG
    SLICE_X65Y47         FDRE                                         r  light_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.141     1.643 f  light_reg_reg[2]/Q
                         net (fo=4, routed)           0.164     1.807    led_OBUF[2]
    SLICE_X65Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.852 r  light_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.852    light_reg[0]_i_1_n_0
    SLICE_X65Y45         FDSE                                         r  light_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.866     2.017    clk_IBUF_BUFG
    SLICE_X65Y45         FDSE                                         r  light_reg_reg[0]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X65Y45         FDSE (Hold_fdse_C_D)         0.092     1.609    light_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 light_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            light_reg_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.175%)  route 0.193ns (57.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.593     1.499    clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  light_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  light_reg_reg[10]/Q
                         net (fo=3, routed)           0.193     1.833    led_OBUF[10]
    SLICE_X65Y56         FDRE                                         r  light_reg_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.863     2.015    clk_IBUF_BUFG
    SLICE_X65Y56         FDRE                                         r  light_reg_reg[11]_lopt_replica/C
                         clock pessimism             -0.500     1.515    
    SLICE_X65Y56         FDRE (Hold_fdre_C_D)         0.072     1.587    light_reg_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 light_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            light_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.464%)  route 0.191ns (57.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.594     1.500    clk_IBUF_BUFG
    SLICE_X65Y52         FDRE                                         r  light_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  light_reg_reg[7]/Q
                         net (fo=3, routed)           0.191     1.832    led_OBUF[7]
    SLICE_X65Y53         FDRE                                         r  light_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.863     2.015    clk_IBUF_BUFG
    SLICE_X65Y53         FDRE                                         r  light_reg_reg[8]/C
                         clock pessimism             -0.500     1.515    
    SLICE_X65Y53         FDRE (Hold_fdre_C_D)         0.070     1.585    light_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X63Y54   cnt_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X63Y56   cnt_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X63Y56   cnt_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X63Y57   cnt_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X63Y57   cnt_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X63Y57   cnt_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X63Y57   cnt_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X63Y58   cnt_reg_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X63Y58   cnt_reg_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X63Y54   cnt_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X63Y56   cnt_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X63Y56   cnt_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X63Y57   cnt_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X63Y57   cnt_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X63Y57   cnt_reg_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X63Y57   cnt_reg_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X63Y58   cnt_reg_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X63Y58   cnt_reg_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X63Y58   cnt_reg_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X63Y57   cnt_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X63Y57   cnt_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X63Y57   cnt_reg_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X63Y57   cnt_reg_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X63Y58   cnt_reg_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X63Y58   cnt_reg_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X63Y58   cnt_reg_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X63Y58   cnt_reg_reg[19]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X65Y45   light_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y58   light_reg_reg[11]/C



