

Microchip MPLAB XC8 Assembler V2.46 build 20240104201356 
                                                                                               Thu Apr 11 10:56:37 2024

Microchip MPLAB XC8 C Compiler v2.46 (Free license) build 20240104201356 Og1 
     1                           	processor	18F47K42
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	text2,global,reloc=4,class=CODE,delta=1
    10                           	psect	ivt0x4008,global,reloc=2,class=CODE,delta=1,noexec,keep,optim=
    11                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
    12                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    13                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    14                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    15   000000                     
    16                           ; Generated 12/10/2023 GMT
    17                           ; 
    18                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    19                           ; All rights reserved.
    20                           ; 
    21                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    22                           ; 
    23                           ; Redistribution and use in source and binary forms, with or without modification, are
    24                           ; permitted provided that the following conditions are met:
    25                           ; 
    26                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    27                           ;        conditions and the following disclaimer.
    28                           ; 
    29                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    30                           ;        of conditions and the following disclaimer in the documentation and/or other
    31                           ;        materials provided with the distribution. Publication is not required when
    32                           ;        this file is used in an embedded application.
    33                           ; 
    34                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    35                           ;        software without specific prior written permission.
    36                           ; 
    37                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    38                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    39                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    40                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    41                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    42                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    43                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    44                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    45                           ; 
    46                           ; 
    47                           ; Code-generator required, PIC18F47K42 Definitions
    48                           ; 
    49                           ; SFR Addresses
    50   000000                     _PORTD	set	16333
    51   000000                     _IPR1bits	set	14721
    52   000000                     _PIR1bits	set	14753
    53   000000                     _ANSELB	set	14928
    54   000000                     _LATB	set	16315
    55   000000                     _TRISB	set	16323
    56   000000                     _PORTDbits	set	16333
    57   000000                     _INTCON0bits	set	16338
    58   000000                     _IVTBASEL	set	16341
    59   000000                     _IVTBASEH	set	16342
    60   000000                     _IVTBASEU	set	16343
    61   000000                     _PIE1bits	set	14737
    62   000000                     _TRISD	set	16325
    63   000000                     _PORTB	set	16331
    64   000000                     _LATD	set	16317
    65   000000                     _WPUB	set	14929
    66   000000                     _ANSELD	set	14960
    67                           
    68                           ; #config settings
    69                           
    70                           	psect	cinit
    71   004170                     __pcinit:
    72                           	callstack 0
    73   004170                     start_initialization:
    74                           	callstack 0
    75   004170                     __initialization:
    76                           	callstack 0
    77                           
    78                           ;
    79                           ; Setup IVTBASE
    80                           ;
    81   004170  0E08               	movlw	(ivt0x4008_base shr 0)& (0+255)
    82   004172  6ED5               	movwf	213,c
    83   004174  0E40               	movlw	(ivt0x4008_base shr (0+8))& (0+255)
    84   004176  6ED6               	movwf	214,c
    85   004178  0E00               	movlw	(ivt0x4008_base shr (0+16))& (0+255)
    86   00417A  6ED7               	movwf	215,c
    87   00417C                     end_of_initialization:
    88                           	callstack 0
    89   00417C                     __end_of__initialization:
    90                           	callstack 0
    91   00417C  0100               	movlb	0
    92   00417E  EF59  F020         	goto	_main	;jump to C main() function
    93                           
    94                           	psect	cstackCOMRAM
    95   000001                     __pcstackCOMRAM:
    96                           	callstack 0
    97   000001                     ??_INT0_ISR:
    98   000001                     
    99                           ; 1 bytes @ 0x0
   100   000001                     	ds	1
   101   000002                     INT0_ISR@blinks:
   102                           	callstack 0
   103                           
   104                           ; 1 bytes @ 0x1
   105   000002                     	ds	1
   106   000003                     ??_main:
   107                           
   108                           ; 1 bytes @ 0x2
   109   000003                     	ds	1
   110                           
   111 ;;
   112 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
   113 ;;
   114 ;; *************** function _main *****************
   115 ;; Defined at:
   116 ;;		line 118 in file "main.c"
   117 ;; Parameters:    Size  Location     Type
   118 ;;		None
   119 ;; Auto vars:     Size  Location     Type
   120 ;;		None
   121 ;; Return value:  Size  Location     Type
   122 ;;                  1    wreg      void 
   123 ;; Registers used:
   124 ;;		wreg, status,2, status,0, cstack
   125 ;; Tracked objects:
   126 ;;		On entry : 0/0
   127 ;;		On exit  : 0/0
   128 ;;		Unchanged: 0/0
   129 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15  BANK16  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK2
      +6  BANK27  BANK28  BANK29  BANK30  BANK31
   130 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   131 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   132 ;;      Temps:          1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   133 ;;      Totals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   134 ;;Total ram usage:        1 bytes
   135 ;; Hardware stack levels required when called: 2
   136 ;; This function calls:
   137 ;;		_INTERRUPT_Initialize
   138 ;; This function is called by:
   139 ;;		Startup code after reset
   140 ;; This function uses a non-reentrant model
   141 ;;
   142                           
   143                           	psect	text0
   144   0040B2                     __ptext0:
   145                           	callstack 0
   146   0040B2                     _main:
   147                           	callstack 29
   148   0040B2                     
   149                           ;main.c: 122:     TRISB = 0xFF;
   150   0040B2  68C3               	setf	195,c	;volatile
   151   0040B4                     
   152                           ;main.c: 123:     LATB = 0;
   153   0040B4  0E00               	movlw	0
   154   0040B6  6EBB               	movwf	187,c	;volatile
   155                           
   156                           ;main.c: 124:     PORTB = 0;
   157   0040B8  0E00               	movlw	0
   158   0040BA  6ECB               	movwf	203,c	;volatile
   159                           
   160                           ;main.c: 125:     ANSELB = 0;
   161   0040BC  0E00               	movlw	0
   162   0040BE  013A               	movlb	58	; () banked
   163   0040C0  6F50               	movwf	80,b	;volatile
   164                           
   165                           ;main.c: 127:     TRISD = 0;
   166   0040C2  0E00               	movlw	0
   167   0040C4  6EC5               	movwf	197,c	;volatile
   168                           
   169                           ;main.c: 128:     LATD = 0;
   170   0040C6  0E00               	movlw	0
   171   0040C8  6EBD               	movwf	189,c	;volatile
   172                           
   173                           ;main.c: 129:     PORTD = 0;
   174   0040CA  0E00               	movlw	0
   175   0040CC  6ECD               	movwf	205,c	;volatile
   176                           
   177                           ;main.c: 130:     ANSELD = 0;
   178   0040CE  0E00               	movlw	0
   179   0040D0  6F70               	movwf	112,b	;volatile
   180   0040D2                     
   181                           ; BSR set to: 58
   182                           ;main.c: 132:     WPUB = 0xFF;
   183   0040D2  6951               	setf	81,b	;volatile
   184   0040D4                     
   185                           ; BSR set to: 58
   186                           ;main.c: 134:     INTERRUPT_Initialize();
   187   0040D4  ECA9  F020         	call	_INTERRUPT_Initialize	;wreg free
   188   0040D8                     l755:
   189                           
   190                           ;main.c: 137:     {;main.c: 139:         PORTDbits.RD1 = !PORTDbits.RD1;
   191   0040D8  A2CD               	btfss	205,1,c	;volatile
   192   0040DA  EF71  F020         	goto	u51
   193   0040DE  EF75  F020         	goto	u50
   194   0040E2                     u51:
   195   0040E2  6A03               	clrf	??_main^0,c
   196   0040E4  2A03               	incf	??_main^0,f,c
   197   0040E6  EF76  F020         	goto	u68
   198   0040EA                     u50:
   199   0040EA  6A03               	clrf	??_main^0,c
   200   0040EC                     u68:
   201   0040EC  4603               	rlncf	??_main^0,f,c
   202   0040EE  50CD               	movf	205,w,c	;volatile
   203   0040F0  1803               	xorwf	??_main^0,w,c
   204   0040F2  0BFD               	andlw	-3
   205   0040F4  1803               	xorwf	??_main^0,w,c
   206   0040F6  6ECD               	movwf	205,c	;volatile
   207   0040F8  0000               	nop		;# 
   208   0040FA  0000               	nop		;# 
   209   0040FC  EF6C  F020         	goto	l755
   210   004100  EF57  F020         	goto	start
   211   004104                     __end_of_main:
   212                           	callstack 0
   213                           
   214 ;; *************** function _INTERRUPT_Initialize *****************
   215 ;; Defined at:
   216 ;;		line 94 in file "main.c"
   217 ;; Parameters:    Size  Location     Type
   218 ;;		None
   219 ;; Auto vars:     Size  Location     Type
   220 ;;		None
   221 ;; Return value:  Size  Location     Type
   222 ;;                  1    wreg      void 
   223 ;; Registers used:
   224 ;;		wreg, status,2
   225 ;; Tracked objects:
   226 ;;		On entry : 0/0
   227 ;;		On exit  : 0/0
   228 ;;		Unchanged: 0/0
   229 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15  BANK16  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK2
      +6  BANK27  BANK28  BANK29  BANK30  BANK31
   230 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   231 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   232 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   233 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   234 ;;Total ram usage:        0 bytes
   235 ;; Hardware stack levels used: 1
   236 ;; Hardware stack levels required when called: 1
   237 ;; This function calls:
   238 ;;		Nothing
   239 ;; This function is called by:
   240 ;;		_main
   241 ;; This function uses a non-reentrant model
   242 ;;
   243                           
   244                           	psect	text1
   245   004152                     __ptext1:
   246                           	callstack 0
   247   004152                     _INTERRUPT_Initialize:
   248                           	callstack 29
   249   004152                     
   250                           ;main.c: 97:     INTCON0bits.IPEN = 1;
   251   004152  8AD2               	bsf	210,5,c	;volatile
   252                           
   253                           ;main.c: 99:     INTCON0bits.GIEH = 1;
   254   004154  8ED2               	bsf	210,7,c	;volatile
   255                           
   256                           ;main.c: 101:     INTCON0bits.GIEL = 1;
   257   004156  8CD2               	bsf	210,6,c	;volatile
   258                           
   259                           ;main.c: 103:     INTCON0bits.INT0EDG = 1;
   260   004158  80D2               	bsf	210,0,c	;volatile
   261                           
   262                           ;main.c: 105:     IPR1bits.INT0IP = 1;
   263   00415A  0139               	movlb	57	; () banked
   264   00415C  8181               	bsf	129,0,b	;volatile
   265                           
   266                           ;main.c: 107:     PIE1bits.INT0IE = 1;
   267   00415E  8191               	bsf	145,0,b	;volatile
   268                           
   269                           ;main.c: 109:     PIR1bits.INT0IF = 0;
   270   004160  91A1               	bcf	161,0,b	;volatile
   271   004162                     
   272                           ; BSR set to: 57
   273                           ;main.c: 112:     IVTBASEU = 0;
   274   004162  0E00               	movlw	0
   275   004164  6ED7               	movwf	215,c	;volatile
   276                           
   277                           ;main.c: 114:     IVTBASEH = 0x40;
   278   004166  0E40               	movlw	64
   279   004168  6ED6               	movwf	214,c	;volatile
   280                           
   281                           ;main.c: 116:     IVTBASEL = 0x08;
   282   00416A  0E08               	movlw	8
   283   00416C  6ED5               	movwf	213,c	;volatile
   284   00416E                     
   285                           ; BSR set to: 57
   286   00416E  0012               	return		;funcret
   287   004170                     __end_of_INTERRUPT_Initialize:
   288                           	callstack 0
   289                           
   290 ;; *************** function _INT0_ISR *****************
   291 ;; Defined at:
   292 ;;		line 74 in file "main.c"
   293 ;; Parameters:    Size  Location     Type
   294 ;;		None
   295 ;; Auto vars:     Size  Location     Type
   296 ;;  blinks          1    1[COMRAM] unsigned char 
   297 ;; Return value:  Size  Location     Type
   298 ;;                  1    wreg      void 
   299 ;; Registers used:
   300 ;;		wreg, status,2, status,0
   301 ;; Tracked objects:
   302 ;;		On entry : 0/0
   303 ;;		On exit  : 0/0
   304 ;;		Unchanged: 0/0
   305 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15  BANK16  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK2
      +6  BANK27  BANK28  BANK29  BANK30  BANK31
   306 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   307 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   308 ;;      Temps:          1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   309 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   310 ;;Total ram usage:        2 bytes
   311 ;; Hardware stack levels used: 1
   312 ;; This function calls:
   313 ;;		Nothing
   314 ;; This function is called by:
   315 ;;		Interrupt level 2
   316 ;; This function uses a non-reentrant model
   317 ;;
   318                           
   319                           	psect	text2
   320   004104                     __ptext2:
   321                           	callstack 0
   322   004104                     _INT0_ISR:
   323                           	callstack 29
   324   004104                     
   325                           ;main.c: 77:     if (PIR1bits.INT0IF == 1)
   326   004104  0139               	movlb	57	; () banked
   327   004106  A1A1               	btfss	161,0,b	;volatile
   328   004108  EF88  F020         	goto	i2u1_41
   329   00410C  EF8A  F020         	goto	i2u1_40
   330   004110                     i2u1_41:
   331   004110  EFA8  F020         	goto	i2l42
   332   004114                     i2u1_40:
   333   004114                     
   334                           ; BSR set to: 57
   335                           ;main.c: 78:     {;main.c: 80:         for (unsigned char blinks = 0; blinks < 20; blink
      +                          s++)
   336   004114  0E00               	movlw	0
   337   004116  6E02               	movwf	INT0_ISR@blinks^0,c
   338   004118                     i2l741:
   339                           
   340                           ;main.c: 81:         {;main.c: 82:             PORTDbits.RD0 = !PORTDbits.RD0;
   341   004118  A0CD               	btfss	205,0,c	;volatile
   342   00411A  EF91  F020         	goto	i2u2_41
   343   00411E  EF95  F020         	goto	i2u2_40
   344   004122                     i2u2_41:
   345   004122  6A01               	clrf	??_INT0_ISR^0,c
   346   004124  2A01               	incf	??_INT0_ISR^0,f,c
   347   004126  EF96  F020         	goto	i2u3_48
   348   00412A                     i2u2_40:
   349   00412A  6A01               	clrf	??_INT0_ISR^0,c
   350   00412C                     i2u3_48:
   351   00412C  50CD               	movf	205,w,c	;volatile
   352   00412E  1801               	xorwf	??_INT0_ISR^0,w,c
   353   004130  0BFE               	andlw	-2
   354   004132  1801               	xorwf	??_INT0_ISR^0,w,c
   355   004134  6ECD               	movwf	205,c	;volatile
   356   004136  0000               	nop		;# 
   357   004138                     
   358                           ;main.c: 86:         }
   359   004138  2A02               	incf	INT0_ISR@blinks^0,f,c
   360   00413A  0E13               	movlw	19
   361   00413C  6402               	cpfsgt	INT0_ISR@blinks^0,c
   362   00413E  EFA3  F020         	goto	i2u4_41
   363   004142  EFA5  F020         	goto	i2u4_40
   364   004146                     i2u4_41:
   365   004146  EF8C  F020         	goto	i2l741
   366   00414A                     i2u4_40:
   367   00414A                     
   368                           ;main.c: 87:     PIR1bits.INT0IF = 0;
   369   00414A  0139               	movlb	57	; () banked
   370   00414C  91A1               	bcf	161,0,b	;volatile
   371                           
   372                           ;main.c: 88:     PORTDbits.RD0 = 0;
   373   00414E  90CD               	bcf	205,0,c	;volatile
   374   004150                     i2l42:
   375                           
   376                           ; BSR set to: 57
   377   004150  0011               	retfie		f
   378   004152                     __end_of_INT0_ISR:
   379                           	callstack 0
   380                           
   381                           ;
   382                           ; H/W Interrupt Vector Table @ 0x4008
   383                           ;
   384                           
   385                           	psect	ivt0x4008
   386   004008                     __pivt0x4008:
   387                           	callstack 0
   388   004008                     ivt0x4008_base:
   389                           	callstack 0
   390                           
   391                           ; Vector 0 : SWINT
   392   004008  102B               	dw	ivt0x4008_undefint shr (0+2)
   393                           
   394                           ; Vector 1 : HLVD
   395   00400A  102B               	dw	ivt0x4008_undefint shr (0+2)
   396                           
   397                           ; Vector 2 : OSF
   398   00400C  102B               	dw	ivt0x4008_undefint shr (0+2)
   399                           
   400                           ; Vector 3 : CSW
   401   00400E  102B               	dw	ivt0x4008_undefint shr (0+2)
   402                           
   403                           ; Vector 4 : NVM
   404   004010  102B               	dw	ivt0x4008_undefint shr (0+2)
   405                           
   406                           ; Vector 5 : SCAN
   407   004012  102B               	dw	ivt0x4008_undefint shr (0+2)
   408                           
   409                           ; Vector 6 : CRC
   410   004014  102B               	dw	ivt0x4008_undefint shr (0+2)
   411                           
   412                           ; Vector 7 : IOC
   413   004016  102B               	dw	ivt0x4008_undefint shr (0+2)
   414                           
   415                           ; Vector 8 : INT0
   416   004018  1041               	dw	_INT0_ISR shr (0+2)
   417                           
   418                           ; Vector 9 : ZCD
   419   00401A  102B               	dw	ivt0x4008_undefint shr (0+2)
   420                           
   421                           ; Vector 10 : AD
   422   00401C  102B               	dw	ivt0x4008_undefint shr (0+2)
   423                           
   424                           ; Vector 11 : ADT
   425   00401E  102B               	dw	ivt0x4008_undefint shr (0+2)
   426                           
   427                           ; Vector 12 : CMP1
   428   004020  102B               	dw	ivt0x4008_undefint shr (0+2)
   429                           
   430                           ; Vector 13 : SMT1
   431   004022  102B               	dw	ivt0x4008_undefint shr (0+2)
   432                           
   433                           ; Vector 14 : SMT1PRA
   434   004024  102B               	dw	ivt0x4008_undefint shr (0+2)
   435                           
   436                           ; Vector 15 : SMT1PRW
   437   004026  102B               	dw	ivt0x4008_undefint shr (0+2)
   438                           
   439                           ; Vector 16 : DMA1SCNT
   440   004028  102B               	dw	ivt0x4008_undefint shr (0+2)
   441                           
   442                           ; Vector 17 : DMA1DCNT
   443   00402A  102B               	dw	ivt0x4008_undefint shr (0+2)
   444                           
   445                           ; Vector 18 : DMA1OR
   446   00402C  102B               	dw	ivt0x4008_undefint shr (0+2)
   447                           
   448                           ; Vector 19 : DMA1A
   449   00402E  102B               	dw	ivt0x4008_undefint shr (0+2)
   450                           
   451                           ; Vector 20 : SPI1RX
   452   004030  102B               	dw	ivt0x4008_undefint shr (0+2)
   453                           
   454                           ; Vector 21 : SPI1TX
   455   004032  102B               	dw	ivt0x4008_undefint shr (0+2)
   456                           
   457                           ; Vector 22 : SPI1
   458   004034  102B               	dw	ivt0x4008_undefint shr (0+2)
   459                           
   460                           ; Vector 23 : I2C1RX
   461   004036  102B               	dw	ivt0x4008_undefint shr (0+2)
   462                           
   463                           ; Vector 24 : I2C1TX
   464   004038  102B               	dw	ivt0x4008_undefint shr (0+2)
   465                           
   466                           ; Vector 25 : I2C1
   467   00403A  102B               	dw	ivt0x4008_undefint shr (0+2)
   468                           
   469                           ; Vector 26 : I2C1E
   470   00403C  102B               	dw	ivt0x4008_undefint shr (0+2)
   471                           
   472                           ; Vector 27 : U1RX
   473   00403E  102B               	dw	ivt0x4008_undefint shr (0+2)
   474                           
   475                           ; Vector 28 : U1TX
   476   004040  102B               	dw	ivt0x4008_undefint shr (0+2)
   477                           
   478                           ; Vector 29 : U1E
   479   004042  102B               	dw	ivt0x4008_undefint shr (0+2)
   480                           
   481                           ; Vector 30 : U1
   482   004044  102B               	dw	ivt0x4008_undefint shr (0+2)
   483                           
   484                           ; Vector 31 : TMR0
   485   004046  102B               	dw	ivt0x4008_undefint shr (0+2)
   486                           
   487                           ; Vector 32 : TMR1
   488   004048  102B               	dw	ivt0x4008_undefint shr (0+2)
   489                           
   490                           ; Vector 33 : TMR1G
   491   00404A  102B               	dw	ivt0x4008_undefint shr (0+2)
   492                           
   493                           ; Vector 34 : TMR2
   494   00404C  102B               	dw	ivt0x4008_undefint shr (0+2)
   495                           
   496                           ; Vector 35 : CCP1
   497   00404E  102B               	dw	ivt0x4008_undefint shr (0+2)
   498                           
   499                           ; Vector 36 : Undefined
   500   004050  102B               	dw	ivt0x4008_undefint shr (0+2)
   501                           
   502                           ; Vector 37 : NCO1
   503   004052  102B               	dw	ivt0x4008_undefint shr (0+2)
   504                           
   505                           ; Vector 38 : CWG1
   506   004054  102B               	dw	ivt0x4008_undefint shr (0+2)
   507                           
   508                           ; Vector 39 : CLC1
   509   004056  102B               	dw	ivt0x4008_undefint shr (0+2)
   510                           
   511                           ; Vector 40 : INT1
   512   004058  102B               	dw	ivt0x4008_undefint shr (0+2)
   513                           
   514                           ; Vector 41 : CMP2
   515   00405A  102B               	dw	ivt0x4008_undefint shr (0+2)
   516                           
   517                           ; Vector 42 : DMA2SCNT
   518   00405C  102B               	dw	ivt0x4008_undefint shr (0+2)
   519                           
   520                           ; Vector 43 : DMA2DCNT
   521   00405E  102B               	dw	ivt0x4008_undefint shr (0+2)
   522                           
   523                           ; Vector 44 : DMA2OR
   524   004060  102B               	dw	ivt0x4008_undefint shr (0+2)
   525                           
   526                           ; Vector 45 : DMA2A
   527   004062  102B               	dw	ivt0x4008_undefint shr (0+2)
   528                           
   529                           ; Vector 46 : I2C2RX
   530   004064  102B               	dw	ivt0x4008_undefint shr (0+2)
   531                           
   532                           ; Vector 47 : I2C2TX
   533   004066  102B               	dw	ivt0x4008_undefint shr (0+2)
   534                           
   535                           ; Vector 48 : I2C2
   536   004068  102B               	dw	ivt0x4008_undefint shr (0+2)
   537                           
   538                           ; Vector 49 : I2C2E
   539   00406A  102B               	dw	ivt0x4008_undefint shr (0+2)
   540                           
   541                           ; Vector 50 : U2RX
   542   00406C  102B               	dw	ivt0x4008_undefint shr (0+2)
   543                           
   544                           ; Vector 51 : U2TX
   545   00406E  102B               	dw	ivt0x4008_undefint shr (0+2)
   546                           
   547                           ; Vector 52 : U2E
   548   004070  102B               	dw	ivt0x4008_undefint shr (0+2)
   549                           
   550                           ; Vector 53 : U2
   551   004072  102B               	dw	ivt0x4008_undefint shr (0+2)
   552                           
   553                           ; Vector 54 : TMR3
   554   004074  102B               	dw	ivt0x4008_undefint shr (0+2)
   555                           
   556                           ; Vector 55 : TMR3G
   557   004076  102B               	dw	ivt0x4008_undefint shr (0+2)
   558                           
   559                           ; Vector 56 : TMR4
   560   004078  102B               	dw	ivt0x4008_undefint shr (0+2)
   561                           
   562                           ; Vector 57 : CCP2
   563   00407A  102B               	dw	ivt0x4008_undefint shr (0+2)
   564                           
   565                           ; Vector 58 : Undefined
   566   00407C  102B               	dw	ivt0x4008_undefint shr (0+2)
   567                           
   568                           ; Vector 59 : CWG2
   569   00407E  102B               	dw	ivt0x4008_undefint shr (0+2)
   570                           
   571                           ; Vector 60 : CLC2
   572   004080  102B               	dw	ivt0x4008_undefint shr (0+2)
   573                           
   574                           ; Vector 61 : INT2
   575   004082  102B               	dw	ivt0x4008_undefint shr (0+2)
   576                           
   577                           ; Vector 62 : Undefined
   578   004084  102B               	dw	ivt0x4008_undefint shr (0+2)
   579                           
   580                           ; Vector 63 : Undefined
   581   004086  102B               	dw	ivt0x4008_undefint shr (0+2)
   582                           
   583                           ; Vector 64 : Undefined
   584   004088  102B               	dw	ivt0x4008_undefint shr (0+2)
   585                           
   586                           ; Vector 65 : Undefined
   587   00408A  102B               	dw	ivt0x4008_undefint shr (0+2)
   588                           
   589                           ; Vector 66 : Undefined
   590   00408C  102B               	dw	ivt0x4008_undefint shr (0+2)
   591                           
   592                           ; Vector 67 : Undefined
   593   00408E  102B               	dw	ivt0x4008_undefint shr (0+2)
   594                           
   595                           ; Vector 68 : Undefined
   596   004090  102B               	dw	ivt0x4008_undefint shr (0+2)
   597                           
   598                           ; Vector 69 : Undefined
   599   004092  102B               	dw	ivt0x4008_undefint shr (0+2)
   600                           
   601                           ; Vector 70 : TMR5
   602   004094  102B               	dw	ivt0x4008_undefint shr (0+2)
   603                           
   604                           ; Vector 71 : TMR5G
   605   004096  102B               	dw	ivt0x4008_undefint shr (0+2)
   606                           
   607                           ; Vector 72 : TMR6
   608   004098  102B               	dw	ivt0x4008_undefint shr (0+2)
   609                           
   610                           ; Vector 73 : CCP3
   611   00409A  102B               	dw	ivt0x4008_undefint shr (0+2)
   612                           
   613                           ; Vector 74 : CWG3
   614   00409C  102B               	dw	ivt0x4008_undefint shr (0+2)
   615                           
   616                           ; Vector 75 : CLC3
   617   00409E  102B               	dw	ivt0x4008_undefint shr (0+2)
   618                           
   619                           ; Vector 76 : Undefined
   620   0040A0  102B               	dw	ivt0x4008_undefint shr (0+2)
   621                           
   622                           ; Vector 77 : Undefined
   623   0040A2  102B               	dw	ivt0x4008_undefint shr (0+2)
   624                           
   625                           ; Vector 78 : Undefined
   626   0040A4  102B               	dw	ivt0x4008_undefint shr (0+2)
   627                           
   628                           ; Vector 79 : Undefined
   629   0040A6  102B               	dw	ivt0x4008_undefint shr (0+2)
   630                           
   631                           ; Vector 80 : CCP4
   632   0040A8  102B               	dw	ivt0x4008_undefint shr (0+2)
   633                           
   634                           ; Vector 81 : CLC4
   635   0040AA  102B               	dw	ivt0x4008_undefint shr (0+2)
   636   0040AC                     ivt0x4008_undefint:
   637                           	callstack 0
   638   0040AC  00FF               	reset	
   639                           
   640                           	psect	smallconst
   641   002000                     __psmallconst:
   642                           	callstack 0
   643   002000  00                 	db	0
   644   002001  00                 	db	0	; dummy byte at the end
   645   000000                     
   646                           	psect	rparam
   647   000000                     
   648                           	psect	config
   649                           
   650                           ;Config register CONFIG1L @ 0x300000
   651                           ;	External Oscillator Selection
   652                           ;	FEXTOSC = LP, LP (crystal oscillator) optimized for 32.768 kHz; PFM set to low power
   653                           ;	Reset Oscillator Selection
   654                           ;	RSTOSC = EXTOSC, EXTOSC operating per FEXTOSC bits (device manufacturing default)
   655   300000                     	org	3145728
   656   300000  F8                 	db	248
   657                           
   658                           ;Config register CONFIG1H @ 0x300001
   659                           ;	Clock out Enable bit
   660                           ;	CLKOUTEN = OFF, CLKOUT function is disabled
   661                           ;	PRLOCKED One-Way Set Enable bit
   662                           ;	PR1WAY = ON, PRLOCK bit can be cleared and set only once
   663                           ;	Clock Switch Enable bit
   664                           ;	CSWEN = ON, Writing to NOSC and NDIV is allowed
   665                           ;	Fail-Safe Clock Monitor Enable bit
   666                           ;	FCMEN = ON, Fail-Safe Clock Monitor enabled
   667   300001                     	org	3145729
   668   300001  FF                 	db	255
   669                           
   670                           ;Config register CONFIG2L @ 0x300002
   671                           ;	MCLR Enable bit
   672                           ;	MCLRE = EXTMCLR, If LVP = 0, MCLR pin is MCLR; If LVP = 1, RE3 pin function is MCLR
   673                           ;	Power-up timer selection bits
   674                           ;	PWRTS = PWRT_OFF, PWRT is disabled
   675                           ;	Multi-vector enable bit
   676                           ;	MVECEN = ON, Multi-vector enabled, Vector table used for interrupts
   677                           ;	IVTLOCK bit One-way set enable bit
   678                           ;	IVT1WAY = ON, IVTLOCK bit can be cleared and set only once
   679                           ;	Low Power BOR Enable bit
   680                           ;	LPBOREN = OFF, ULPBOR disabled
   681                           ;	Brown-out Reset Enable bits
   682                           ;	BOREN = SBORDIS, Brown-out Reset enabled , SBOREN bit is ignored
   683   300002                     	org	3145730
   684   300002  FF                 	db	255
   685                           
   686                           ;Config register CONFIG2H @ 0x300003
   687                           ;	Brown-out Reset Voltage Selection bits
   688                           ;	BORV = VBOR_2P45, Brown-out Reset Voltage (VBOR) set to 2.45V
   689                           ;	ZCD Disable bit
   690                           ;	ZCD = OFF, ZCD disabled. ZCD can be enabled by setting the ZCDSEN bit of ZCDCON
   691                           ;	PPSLOCK bit One-Way Set Enable bit
   692                           ;	PPS1WAY = ON, PPSLOCK bit can be cleared and set only once; PPS registers remain locke
      +                          d after one clear/set cycle
   693                           ;	Stack Full/Underflow Reset Enable bit
   694                           ;	STVREN = ON, Stack full/underflow will cause Reset
   695                           ;	Debugger Enable bit
   696                           ;	DEBUG = OFF, Background debugger disabled
   697                           ;	Extended Instruction Set Enable bit
   698                           ;	XINST = OFF, Extended Instruction Set and Indexed Addressing Mode disabled
   699   300003                     	org	3145731
   700   300003  FF                 	db	255
   701                           
   702                           ;Config register CONFIG3L @ 0x300004
   703                           ;	WDT Period selection bits
   704                           ;	WDTCPS = WDTCPS_31, Divider ratio 1:65536; software control of WDTPS
   705                           ;	WDT operating mode
   706                           ;	WDTE = OFF, WDT Disabled; SWDTEN is ignored
   707   300004                     	org	3145732
   708   300004  9F                 	db	159
   709                           
   710                           ;Config register CONFIG3H @ 0x300005
   711                           ;	WDT Window Select bits
   712                           ;	WDTCWS = WDTCWS_7, window always open (100%); software control; keyed access not requi
      +                          red
   713                           ;	WDT input clock selector
   714                           ;	WDTCCS = SC, Software Control
   715   300005                     	org	3145733
   716   300005  FF                 	db	255
   717                           
   718                           ;Config register CONFIG4L @ 0x300006
   719                           ;	Boot Block Size selection bits
   720                           ;	BBSIZE = BBSIZE_512, Boot Block size is 512 words
   721                           ;	Boot Block enable bit
   722                           ;	BBEN = OFF, Boot block disabled
   723                           ;	Storage Area Flash enable bit
   724                           ;	SAFEN = OFF, SAF disabled
   725                           ;	Application Block write protection bit
   726                           ;	WRTAPP = OFF, Application Block not write protected
   727   300006                     	org	3145734
   728   300006  FF                 	db	255
   729                           
   730                           ;Config register CONFIG4H @ 0x300007
   731                           ;	Boot Block Write Protection bit
   732                           ;	WRTB = OFF, Boot Block not write-protected
   733                           ;	Configuration Register Write Protection bit
   734                           ;	WRTC = OFF, Configuration registers not write-protected
   735                           ;	Data EEPROM Write Protection bit
   736                           ;	WRTD = OFF, Data EEPROM not write-protected
   737                           ;	SAF Write protection bit
   738                           ;	WRTSAF = OFF, SAF not Write Protected
   739                           ;	Low Voltage Programming Enable bit
   740                           ;	LVP = ON, Low voltage programming enabled. MCLR/VPP pin function is MCLR. MCLRE config
      +                          uration bit is ignored
   741   300007                     	org	3145735
   742   300007  FF                 	db	255
   743                           
   744                           ;Config register CONFIG5L @ 0x300008
   745                           ;	PFM and Data EEPROM Code Protection bit
   746                           ;	CP = OFF, PFM and Data EEPROM code protection disabled
   747   300008                     	org	3145736
   748   300008  FF                 	db	255
   749                           
   750                           ;Config register CONFIG5H @ 0x300009
   751                           ;	unspecified, using default values
   752   300009                     	org	3145737
   753   300009  FF                 	db	255
   754                           tosu	equ	0x3FFF
   755                           tosh	equ	0x3FFE
   756                           tosl	equ	0x3FFD
   757                           stkptr	equ	0x3FFC
   758                           pclatu	equ	0x3FFB
   759                           pclath	equ	0x3FFA
   760                           pcl	equ	0x3FF9
   761                           tblptru	equ	0x3FF8
   762                           tblptrh	equ	0x3FF7
   763                           tblptrl	equ	0x3FF6
   764                           tablat	equ	0x3FF5
   765                           prodh	equ	0x3FF4
   766                           prodl	equ	0x3FF3
   767                           indf0	equ	0x3FEF
   768                           postinc0	equ	0x3FEE
   769                           postdec0	equ	0x3FED
   770                           preinc0	equ	0x3FEC
   771                           plusw0	equ	0x3FEB
   772                           fsr0h	equ	0x3FEA
   773                           fsr0l	equ	0x3FE9
   774                           wreg	equ	0x3FE8
   775                           indf1	equ	0x3FE7
   776                           postinc1	equ	0x3FE6
   777                           postdec1	equ	0x3FE5
   778                           preinc1	equ	0x3FE4
   779                           plusw1	equ	0x3FE3
   780                           fsr1h	equ	0x3FE2
   781                           fsr1l	equ	0x3FE1
   782                           bsr	equ	0x3FE0
   783                           indf2	equ	0x3FDF
   784                           postinc2	equ	0x3FDE
   785                           postdec2	equ	0x3FDD
   786                           preinc2	equ	0x3FDC
   787                           plusw2	equ	0x3FDB
   788                           fsr2h	equ	0x3FDA
   789                           fsr2l	equ	0x3FD9
   790                           status	equ	0x3FD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      3       3
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          256      0       0
    BANK16          256      0       0
    BANK17          256      0       0
    BANK18          256      0       0
    BANK19          256      0       0
    BANK20          256      0       0
    BANK21          256      0       0
    BANK22          256      0       0
    BANK23          256      0       0
    BANK24          256      0       0
    BANK25          256      0       0
    BANK26          256      0       0
    BANK27          256      0       0
    BANK28          256      0       0
    BANK29          256      0       0
    BANK30          256      0       0
    BANK31          256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _INT0_ISR in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _INT0_ISR in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _INT0_ISR in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _INT0_ISR in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _INT0_ISR in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _INT0_ISR in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _INT0_ISR in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _INT0_ISR in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _INT0_ISR in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _INT0_ISR in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _INT0_ISR in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _INT0_ISR in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _INT0_ISR in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _INT0_ISR in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _INT0_ISR in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _INT0_ISR in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Critical Paths under _INT0_ISR in BANK15

    None.

Critical Paths under _main in BANK16

    None.

Critical Paths under _INT0_ISR in BANK16

    None.

Critical Paths under _main in BANK17

    None.

Critical Paths under _INT0_ISR in BANK17

    None.

Critical Paths under _main in BANK18

    None.

Critical Paths under _INT0_ISR in BANK18

    None.

Critical Paths under _main in BANK19

    None.

Critical Paths under _INT0_ISR in BANK19

    None.

Critical Paths under _main in BANK20

    None.

Critical Paths under _INT0_ISR in BANK20

    None.

Critical Paths under _main in BANK21

    None.

Critical Paths under _INT0_ISR in BANK21

    None.

Critical Paths under _main in BANK22

    None.

Critical Paths under _INT0_ISR in BANK22

    None.

Critical Paths under _main in BANK23

    None.

Critical Paths under _INT0_ISR in BANK23

    None.

Critical Paths under _main in BANK24

    None.

Critical Paths under _INT0_ISR in BANK24

    None.

Critical Paths under _main in BANK25

    None.

Critical Paths under _INT0_ISR in BANK25

    None.

Critical Paths under _main in BANK26

    None.

Critical Paths under _INT0_ISR in BANK26

    None.

Critical Paths under _main in BANK27

    None.

Critical Paths under _INT0_ISR in BANK27

    None.

Critical Paths under _main in BANK28

    None.

Critical Paths under _INT0_ISR in BANK28

    None.

Critical Paths under _main in BANK29

    None.

Critical Paths under _INT0_ISR in BANK29

    None.

Critical Paths under _main in BANK30

    None.

Critical Paths under _INT0_ISR in BANK30

    None.

Critical Paths under _main in BANK31

    None.

Critical Paths under _INT0_ISR in BANK31

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 1     1      0       0
                                              2 COMRAM     1     1      0
               _INTERRUPT_Initialize
 ---------------------------------------------------------------------------------
 (1) _INTERRUPT_Initialize                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (2) _INT0_ISR                                             2     2      0      30
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _INTERRUPT_Initialize

 _INT0_ISR (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      3       3       1        3.2%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
ABS                  0      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBANK8           100      0       0      21        0.0%
BANK8              100      0       0      22        0.0%
BITBANK9           100      0       0      23        0.0%
BANK9              100      0       0      24        0.0%
BITBANK10          100      0       0      25        0.0%
BANK10             100      0       0      26        0.0%
BITBANK11          100      0       0      27        0.0%
BANK11             100      0       0      28        0.0%
BITBANK12          100      0       0      29        0.0%
BANK12             100      0       0      30        0.0%
BITBANK13          100      0       0      31        0.0%
BANK13             100      0       0      32        0.0%
BITBANK14          100      0       0      33        0.0%
BANK14             100      0       0      34        0.0%
BITBANK15          100      0       0      35        0.0%
BANK15             100      0       0      36        0.0%
BITBANK16          100      0       0      37        0.0%
BANK16             100      0       0      38        0.0%
BITBANK17          100      0       0      39        0.0%
BANK17             100      0       0      40        0.0%
BITBANK18          100      0       0      41        0.0%
BANK18             100      0       0      42        0.0%
BITBANK19          100      0       0      43        0.0%
BANK19             100      0       0      44        0.0%
BITBANK20          100      0       0      45        0.0%
BANK20             100      0       0      46        0.0%
BITBANK21          100      0       0      47        0.0%
BANK21             100      0       0      48        0.0%
BITBANK22          100      0       0      49        0.0%
BANK22             100      0       0      50        0.0%
BITBANK23          100      0       0      51        0.0%
BANK23             100      0       0      52        0.0%
BITBANK24          100      0       0      53        0.0%
BANK24             100      0       0      54        0.0%
BITBANK25          100      0       0      55        0.0%
BANK25             100      0       0      56        0.0%
BITBANK26          100      0       0      57        0.0%
BANK26             100      0       0      58        0.0%
BITBANK27          100      0       0      59        0.0%
BANK27             100      0       0      60        0.0%
BITBANK28          100      0       0      61        0.0%
BANK28             100      0       0      62        0.0%
BITBANK29          100      0       0      63        0.0%
BANK29             100      0       0      64        0.0%
BITBANK30          100      0       0      65        0.0%
BANK30             100      0       0      66        0.0%
BITBANK31          100      0       0      67        0.0%
BANK31             100      0       0      68        0.0%
BITBIGSFRhhhh       28      0       0      69        0.0%
BITBIGSFRhhhl        2      0       0      70        0.0%
BITBIGSFRhhl         4      0       0      71        0.0%
BITBIGSFRhlhh        1      0       0      72        0.0%
BITBIGSFRhlhlh       5      0       0      73        0.0%
BITBIGSFRhlhll       1      0       0      74        0.0%
BITBIGSFRhllhh       5      0       0      75        0.0%
BITBIGSFRhllhl       1      0       0      76        0.0%
BITBIGSFRhlllhh    54A      0       0      77        0.0%
BITBIGSFRhlllhl     1E      0       0      78        0.0%
BITBIGSFRhllll      AE      0       0      79        0.0%
BITBIGSFRlhh         F      0       0      80        0.0%
BITBIGSFRlhl         F      0       0      81        0.0%
BITBIGSFRll        181      0       0      82        0.0%
BIGRAM            1FFF      0       0      83        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_8             0      0       0     200        0.0%
SFR_8                0      0       0     200        0.0%
BITSFR_7             0      0       0     200        0.0%
SFR_7                0      0       0     200        0.0%
BITSFR_6             0      0       0     200        0.0%
SFR_6                0      0       0     200        0.0%
BITSFR_5             0      0       0     200        0.0%
SFR_5                0      0       0     200        0.0%
BITSFR_4             0      0       0     200        0.0%
SFR_4                0      0       0     200        0.0%
BITSFR_3             0      0       0     200        0.0%
SFR_3                0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.46 build 20240104201356 
Symbol Table                                                                                   Thu Apr 11 10:56:37 2024

                          l45 416E                            u50 40EA                            u51 40E2  
                          u68 40EC                           l731 4162                           l751 40D2  
                         l729 4152                           l753 40D4                           l755 40D8  
                         l747 40B2                           l749 40B4                          _LATB 3FBB  
                        _LATD 3FBD                          i2l41 414A                          i2l42 4150  
                        _WPUB 3A51                          _main 40B2                          start 40AE  
                ___param_bank 0000              __end_of_INT0_ISR 4152                         ?_main 0001  
                       i2l741 4118                         i2l733 4104                         i2l743 4138  
                       i2l735 4114                         i2l745 413A                         _PORTB 3FCB  
                       _PORTD 3FCD                         _TRISB 3FC3                         _TRISD 3FC5  
             __initialization 4170                  __end_of_main 4104                        ??_main 0003  
               __activetblptr 0000                        _ANSELB 3A50                        _ANSELD 3A70  
                      i2u1_40 4114                        i2u1_41 4110                        i2u2_40 412A  
                      i2u2_41 4122                        i2u4_40 414A                        i2u3_48 412C  
                      i2u4_41 4146                        isa$std 0001                  __mediumconst 0000  
                  __accesstop 0060       __end_of__initialization 417C                     ?_INT0_ISR 0001  
               ___rparam_used 0001                __pcstackCOMRAM 0001                    ??_INT0_ISR 0001  
                     IVTBASEH 3FD6                       IVTBASEL 3FD5                       IVTBASEU 3FD7  
                     __Hparam 0000                       __Lparam 0000                  __psmallconst 2000  
                     __pcinit 4170                       __ramtop 2000                 ivt0x4008_base 4008  
                     __ptext0 40B2                       __ptext1 4152                       __ptext2 4104  
        end_of_initialization 417C                     _PORTDbits 3FCD  __end_of_INTERRUPT_Initialize 4170  
         start_initialization 4170                INT0_ISR@blinks 0002                   __pivt0x4008 4008  
                 __smallconst 2000          _INTERRUPT_Initialize 4152                      _INT0_ISR 4104  
                    _IPR1bits 3981                      _PIE1bits 3991                      _IVTBASEH 3FD6  
                    _IVTBASEL 3FD5                      _IVTBASEU 3FD7                      _PIR1bits 39A1  
           ivt0x4008_undefint 40AC                   _INTCON0bits 3FD2         ?_INTERRUPT_Initialize 0001  
                    __Hrparam 0000                      __Lrparam 0000                      isa$xinst 0000  
      ??_INTERRUPT_Initialize 0003                      intlevel2 0000  
