{"sha": "e5eb8de83c189172ca3944fee397ceaca60ad4ae", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZTVlYjhkZTgzYzE4OTE3MmNhMzk0NGZlZTM5N2NlYWNhNjBhZDRhZQ==", "commit": {"author": {"name": "Stephane Carrez", "email": "stcarrez@nerim.fr", "date": "2002-07-05T22:16:38Z"}, "committer": {"name": "Stephane Carrez", "email": "ciceron@gcc.gnu.org", "date": "2002-07-05T22:16:38Z"}, "message": "m68hc11.md (\"*movqi_68hc12\"): Avoid allocating QI mode registers in soft registers.\n\n\t* config/m68hc11/m68hc11.md (\"*movqi_68hc12\"): Avoid allocating\n\tQI mode registers in soft registers.\n\t(\"zero_extendqihi2\"): Do not take into account soft registers\n\tfor register allocation (use '*' constraint).\n\nFrom-SVN: r55274", "tree": {"sha": "5568db9a76c914a6b480f4a19b5bdf4198c52f4b", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/5568db9a76c914a6b480f4a19b5bdf4198c52f4b"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/e5eb8de83c189172ca3944fee397ceaca60ad4ae", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e5eb8de83c189172ca3944fee397ceaca60ad4ae", "html_url": "https://github.com/Rust-GCC/gccrs/commit/e5eb8de83c189172ca3944fee397ceaca60ad4ae", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e5eb8de83c189172ca3944fee397ceaca60ad4ae/comments", "author": null, "committer": null, "parents": [{"sha": "212e17fd89735946ac3640225958d50bc4392979", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/212e17fd89735946ac3640225958d50bc4392979", "html_url": "https://github.com/Rust-GCC/gccrs/commit/212e17fd89735946ac3640225958d50bc4392979"}], "stats": {"total": 13, "additions": 10, "deletions": 3}, "files": [{"sha": "f8a3583dc41b31c7be2e527eab2eb0189c313aa2", "filename": "gcc/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e5eb8de83c189172ca3944fee397ceaca60ad4ae/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e5eb8de83c189172ca3944fee397ceaca60ad4ae/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=e5eb8de83c189172ca3944fee397ceaca60ad4ae", "patch": "@@ -1,3 +1,10 @@\n+2002-07-05  Stephane Carrez  <stcarrez@nerim.fr>\n+\n+\t* config/m68hc11/m68hc11.md (\"*movqi_68hc12\"): Avoid allocating\n+\tQI mode registers in soft registers.\n+\t(\"zero_extendqihi2\"): Do not take into account soft registers \n+\tfor register allocation (use '*' constraint).\n+\n 2002-07-05  Stephane Carrez  <stcarrez@nerim.fr>\n \n \t* config/m68hc11/m68hc11.md (\"*ashlsi3\"): Avoid saving y if we know"}, {"sha": "1e6cb7765b9d1b78a2fb87fb227631551ac5d9f9", "filename": "gcc/config/m68hc11/m68hc11.md", "status": "modified", "additions": 3, "deletions": 3, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e5eb8de83c189172ca3944fee397ceaca60ad4ae/gcc%2Fconfig%2Fm68hc11%2Fm68hc11.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e5eb8de83c189172ca3944fee397ceaca60ad4ae/gcc%2Fconfig%2Fm68hc11%2Fm68hc11.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fm68hc11%2Fm68hc11.md?ref=e5eb8de83c189172ca3944fee397ceaca60ad4ae", "patch": "@@ -1019,9 +1019,9 @@\n \n (define_insn \"*movqi_68hc12\"\n   [(set (match_operand:QI 0 \"nonimmediate_operand\" \n-\t\t\t\t\"=U,d*AU*q,d*A*qU,*u,d*A*q,m,m\")\n+\t\t\t\t\"=U,d*AU*q,d*A*qU,d*A*q,m,?*u,m\")\n \t(match_operand:QI 1 \"general_operand\" \n-\t\t\t\t\"U,*ri*q,U,*ri*qU,m,d*q,!*A\"))]\n+\t\t\t\t\"U,*ri*q,U,m,d*q,*ri*qU,!*A\"))]\n   \"TARGET_M6812\"\n   \"*\n {\n@@ -1348,7 +1348,7 @@\n \")\n \n (define_insn \"zero_extendqihi2\"\n-  [(set (match_operand:HI 0 \"non_push_operand\" \"=dm,d,*A,!u,d,m,!u\")\n+  [(set (match_operand:HI 0 \"non_push_operand\" \"=dm,d,*A,!*u,d,m,!*u\")\n \t(zero_extend:HI \n \t    (match_operand:QI 1 \"nonimmediate_operand\" \"d,*A,d*Am,d,!um,*A,*A\")))]\n   \"\""}]}