// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module memcachedPipeline_bobj (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        resizedKey_V_V_dout,
        resizedKey_V_V_empty_n,
        resizedKey_V_V_read,
        resizedKeyLength_V_dout,
        resizedKeyLength_V_empty_n,
        resizedKeyLength_V_read,
        resizedInitValue_V_dout,
        resizedInitValue_V_empty_n,
        resizedInitValue_V_read,
        hash2cc_V_V_din,
        hash2cc_V_V_full_n,
        hash2cc_V_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm0_0 = 1'b1;
parameter    ap_ST_st2_fsm1_1 = 2'b10;
parameter    ap_ST_st0_fsm1_0 = 2'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv4_5 = 4'b101;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv64_1 = 64'b1;
parameter    ap_const_lv64_2 = 64'b10;
parameter    ap_const_lv64_3 = 64'b11;
parameter    ap_const_lv64_4 = 64'b100;
parameter    ap_const_lv64_5 = 64'b101;
parameter    ap_const_lv64_6 = 64'b110;
parameter    ap_const_lv64_7 = 64'b111;
parameter    ap_const_lv64_8 = 64'b1000;
parameter    ap_const_lv64_9 = 64'b1001;
parameter    ap_const_lv64_A = 64'b1010;
parameter    ap_const_lv64_B = 64'b1011;
parameter    ap_const_lv64_C = 64'b1100;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv4_9 = 4'b1001;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv4_7 = 4'b111;
parameter    ap_const_lv4_6 = 4'b110;
parameter    ap_const_lv4_4 = 4'b100;
parameter    ap_const_lv4_3 = 4'b11;
parameter    ap_const_lv4_2 = 4'b10;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_const_lv32_5F = 32'b1011111;
parameter    ap_const_lv32_27 = 32'b100111;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_37 = 32'b110111;
parameter    ap_const_lv32_47 = 32'b1000111;
parameter    ap_const_lv32_4F = 32'b1001111;
parameter    ap_const_lv32_57 = 32'b1010111;
parameter    ap_const_lv64_FFFFFFFFFFFFFFF4 = 64'b1111111111111111111111111111111111111111111111111111111111110100;
parameter    ap_const_lv32_DEADBEEF = 32'b11011110101011011011111011101111;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv24_0 = 24'b000000000000000000000000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [95:0] resizedKey_V_V_dout;
input   resizedKey_V_V_empty_n;
output   resizedKey_V_V_read;
input  [31:0] resizedKeyLength_V_dout;
input   resizedKeyLength_V_empty_n;
output   resizedKeyLength_V_read;
input  [31:0] resizedInitValue_V_dout;
input   resizedInitValue_V_empty_n;
output   resizedInitValue_V_read;
output  [31:0] hash2cc_V_V_din;
input   hash2cc_V_V_full_n;
output   hash2cc_V_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg resizedKey_V_V_read;
reg resizedKeyLength_V_read;
reg resizedInitValue_V_read;
reg[31:0] hash2cc_V_V_din;
reg hash2cc_V_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm0 = 1'b1;
reg    ap_sig_cseq_ST_st1_fsm0_0;
reg    ap_sig_bdd_23;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm1 = 2'b1;
reg    ap_sig_cseq_ST_st0_fsm1_0;
reg    ap_sig_bdd_34;
wire   [3:0] hashState_load_load_fu_297_p1;
wire   [0:0] tmp_222_fu_323_p2;
wire   [0:0] grp_nbreadreq_fu_198_p3;
wire   [0:0] tmp_nbreadreq_fu_212_p3;
wire   [0:0] tmp_59_nbreadreq_fu_220_p3;
reg    ap_sig_bdd_147;
reg   [3:0] hashState_load_reg_1408 = 4'b0000;
wire   [3:0] ap_reg_ppstg_hashState_load_reg_1408_pp0_it0;
reg   [0:0] tmp_222_reg_1416 = 1'b0;
reg    ap_sig_bdd_166;
reg    ap_sig_cseq_ST_st2_fsm1_1;
reg    ap_sig_bdd_172;
reg   [3:0] hashState = 4'b0000;
reg   [63:0] length_r = 64'b0000000000000000000000000000000000000000000000000000000000000000;
reg   [31:0] c = 32'b00000000000000000000000000000000;
reg   [31:0] b = 32'b00000000000000000000000000000000;
reg   [31:0] a = 32'b00000000000000000000000000000000;
reg   [31:0] reg_278 = 32'b00000000000000000000000000000000;
reg   [31:0] reg_282 = 32'b00000000000000000000000000000000;
reg   [63:0] length_load_reg_1412 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
wire   [63:0] ap_reg_ppstg_length_load_reg_1412_pp0_it0;
reg   [0:0] tmp_60_reg_1420 = 1'b0;
wire   [0:0] ap_reg_ppstg_tmp_60_reg_1420_pp0_it0;
wire   [7:0] tmp_383_fu_329_p1;
reg   [7:0] tmp_383_reg_1424 = 8'b00000000;
wire   [15:0] tmp_382_fu_333_p1;
reg   [15:0] tmp_382_reg_1429 = 16'b0000000000000000;
wire   [23:0] tmp_381_fu_337_p1;
reg   [23:0] tmp_381_reg_1434 = 24'b000000000000000000000000;
wire   [31:0] tmp_380_fu_341_p1;
reg   [31:0] tmp_380_reg_1439 = 32'b00000000000000000000000000000000;
wire   [31:0] tmp_379_fu_345_p1;
reg   [31:0] tmp_379_reg_1444 = 32'b00000000000000000000000000000000;
reg   [7:0] temp_5_cast_reg_1449 = 8'b00000000;
wire   [31:0] tmp_378_fu_359_p1;
reg   [31:0] tmp_378_reg_1454 = 32'b00000000000000000000000000000000;
reg   [15:0] temp_4_cast_reg_1459 = 16'b0000000000000000;
wire   [31:0] tmp_377_fu_373_p1;
reg   [31:0] tmp_377_reg_1464 = 32'b00000000000000000000000000000000;
reg   [23:0] temp_3_cast_reg_1469 = 24'b000000000000000000000000;
wire   [31:0] tmp_376_fu_387_p1;
reg   [31:0] tmp_376_reg_1474 = 32'b00000000000000000000000000000000;
wire   [31:0] tmp_375_fu_391_p1;
reg   [31:0] tmp_375_reg_1479 = 32'b00000000000000000000000000000000;
reg   [7:0] temp_2_cast_reg_1484 = 8'b00000000;
wire   [31:0] tmp_374_fu_405_p1;
reg   [31:0] tmp_374_reg_1489 = 32'b00000000000000000000000000000000;
reg   [15:0] temp_1_cast_reg_1494 = 16'b0000000000000000;
wire   [31:0] tmp_373_fu_419_p1;
reg   [31:0] tmp_373_reg_1499 = 32'b00000000000000000000000000000000;
reg   [23:0] temp_cast_reg_1504 = 24'b000000000000000000000000;
wire   [31:0] tmp_372_fu_433_p1;
reg   [31:0] tmp_372_reg_1509 = 32'b00000000000000000000000000000000;
reg   [0:0] tmp_58_reg_1514 = 1'b0;
wire   [0:0] ap_reg_ppstg_tmp_58_reg_1514_pp0_it0;
wire   [31:0] tmp_368_fu_487_p1;
reg   [31:0] tmp_368_reg_1518 = 32'b00000000000000000000000000000000;
reg   [0:0] tmp_reg_1523 = 1'b0;
wire   [0:0] ap_reg_ppstg_tmp_reg_1523_pp0_it0;
reg   [0:0] tmp_59_reg_1527 = 1'b0;
wire   [0:0] ap_reg_ppstg_tmp_59_reg_1527_pp0_it0;
wire   [31:0] tmp_259_fu_513_p2;
reg   [31:0] tmp_259_reg_1531 = 32'b00000000000000000000000000000000;
wire   [31:0] tmp_V_fu_577_p2;
wire   [3:0] storemerge_cast_cast_cast_fu_461_p3;
wire   [3:0] storemerge35_cast_cast_cast_fu_525_p3;
wire   [63:0] tmp_220_fu_443_p2;
wire   [63:0] tmp_258_fu_497_p1;
wire   [31:0] tmp_238_fu_738_p2;
wire   [31:0] tmp_226_fu_772_p2;
wire   [31:0] tmp_272_fu_983_p2;
wire   [31:0] tmp_269_fu_1009_p2;
wire   [31:0] tmp_266_fu_1035_p2;
wire   [31:0] tmp_263_fu_1058_p2;
wire   [31:0] tmp_218_fu_1098_p2;
wire   [31:0] tmp_209_fu_1156_p2;
wire   [31:0] tmp_203_fu_1294_p2;
wire   [31:0] tmp_257_fu_1381_p2;
wire   [31:0] tmp_246_fu_658_p2;
wire   [31:0] tmp_234_fu_698_p2;
wire   [31:0] tmp_280_fu_894_p2;
wire   [31:0] tmp_278_fu_920_p2;
wire   [31:0] tmp_276_fu_946_p2;
wire   [31:0] grp_fu_286_p2;
wire   [31:0] tmp_219_fu_1110_p2;
wire   [31:0] tmp_213_fu_1196_p2;
wire   [31:0] tmp_204_fu_1306_p2;
wire   [31:0] tmp_250_fu_1318_p2;
wire   [31:0] tmp_242_fu_618_p2;
wire   [31:0] tmp_230_fu_812_p2;
wire   [31:0] tmp_284_fu_827_p2;
wire   [31:0] tmp_283_fu_842_p2;
wire   [31:0] tmp_282_fu_857_p2;
wire   [31:0] tmp_281_fu_869_p2;
wire   [31:0] tmp_279_fu_880_p2;
wire   [31:0] tmp_277_fu_906_p2;
wire   [31:0] tmp_275_fu_932_p2;
wire   [31:0] tmp_273_fu_958_p2;
wire   [31:0] tmp_270_fu_969_p2;
wire   [31:0] tmp_267_fu_995_p2;
wire   [31:0] tmp_264_fu_1021_p2;
wire   [31:0] tmp_261_fu_1047_p2;
wire   [31:0] tmp_214_fu_1208_p2;
wire   [31:0] tmp_199_fu_1254_p2;
wire   [31:0] tmp_256_fu_1369_p2;
wire   [0:0] tmp_221_fu_455_p2;
wire   [31:0] tmp1_fu_507_p2;
wire   [0:0] tmp_260_fu_519_p2;
wire   [7:0] tmp_367_fu_555_p1;
wire   [23:0] tmp_248_fu_559_p4;
wire   [31:0] grp_fu_274_p2;
wire   [31:0] tmp_249_fu_569_p3;
wire   [27:0] tmp_365_fu_596_p1;
wire   [3:0] tmp_240_fu_600_p4;
wire   [31:0] tmp_239_fu_590_p2;
wire   [31:0] tmp_241_fu_610_p3;
wire   [17:0] tmp_366_fu_636_p1;
wire   [13:0] tmp_244_fu_640_p4;
wire   [31:0] tmp_243_fu_630_p2;
wire   [31:0] tmp_245_fu_650_p3;
wire   [6:0] tmp_363_fu_676_p1;
wire   [24:0] tmp_232_fu_680_p4;
wire   [31:0] tmp_231_fu_670_p2;
wire   [31:0] tmp_233_fu_690_p3;
wire   [15:0] tmp_364_fu_716_p1;
wire   [15:0] tmp_236_fu_720_p4;
wire   [31:0] tmp_235_fu_710_p2;
wire   [31:0] tmp_237_fu_730_p3;
wire   [17:0] tmp_361_fu_750_p1;
wire   [13:0] tmp_224_fu_754_p4;
wire   [31:0] tmp_225_fu_764_p3;
wire   [20:0] tmp_362_fu_790_p1;
wire   [10:0] tmp_228_fu_794_p4;
wire   [31:0] tmp_227_fu_784_p2;
wire   [31:0] tmp_229_fu_804_p3;
wire   [31:0] tmp_393_cast_fu_824_p1;
wire   [31:0] tmp_391_cast_fu_839_p1;
wire   [31:0] tmp_389_cast_fu_854_p1;
wire   [31:0] tmp_386_cast_fu_891_p1;
wire   [31:0] tmp_383_cast_fu_917_p1;
wire   [31:0] tmp_380_cast_fu_943_p1;
wire   [31:0] tmp_375_cast_fu_980_p1;
wire   [31:0] tmp_371_cast_fu_1006_p1;
wire   [31:0] tmp_367_cast_fu_1032_p1;
wire   [27:0] tmp_360_fu_1076_p1;
wire   [3:0] tmp_216_fu_1080_p4;
wire   [31:0] tmp_215_fu_1070_p2;
wire   [31:0] tmp_217_fu_1090_p3;
wire   [15:0] tmp_358_fu_1128_p1;
wire   [15:0] tmp_206_fu_1132_p4;
wire   [31:0] tmp_205_fu_1122_p2;
wire   [31:0] tmp_207_fu_1142_p3;
wire   [31:0] tmp_208_fu_1150_p2;
wire   [12:0] tmp_359_fu_1174_p1;
wire   [18:0] tmp_211_fu_1178_p4;
wire   [31:0] tmp_212_fu_1188_p3;
wire   [31:0] tmp_210_fu_1168_p2;
wire   [25:0] tmp_356_fu_1226_p1;
wire   [5:0] tmp_196_fu_1230_p4;
wire   [31:0] tmp_s_fu_1220_p2;
wire   [31:0] tmp_197_fu_1240_p3;
wire   [31:0] tmp_198_fu_1248_p2;
wire   [23:0] tmp_357_fu_1272_p1;
wire   [7:0] tmp_201_fu_1276_p4;
wire   [31:0] tmp_202_fu_1286_p3;
wire   [31:0] tmp_200_fu_1266_p2;
wire   [31:0] tmp_252_fu_1336_p2;
wire   [31:0] tmp_251_fu_1330_p2;
wire   [27:0] tmp_369_fu_1347_p1;
wire   [3:0] tmp_254_fu_1351_p4;
wire   [31:0] tmp_255_fu_1361_p3;
wire   [31:0] tmp_253_fu_1341_p2;
reg   [0:0] ap_NS_fsm0;
reg   [1:0] ap_NS_fsm1;
reg    ap_sig_bdd_459;
reg    ap_sig_bdd_463;
reg    ap_sig_bdd_467;
reg    ap_sig_bdd_471;
reg    ap_sig_bdd_431;
reg    ap_sig_bdd_435;
reg    ap_sig_bdd_439;
reg    ap_sig_bdd_443;
reg    ap_sig_bdd_387;
reg    ap_sig_bdd_391;
reg    ap_sig_bdd_395;
reg    ap_sig_bdd_399;
reg    ap_sig_bdd_414;
reg    ap_sig_bdd_422;
reg    ap_sig_bdd_337;
reg    ap_sig_bdd_164;
reg    ap_sig_bdd_122;
reg    ap_sig_bdd_179;




/// a assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_a
    if (ap_rst == 1'b1) begin
        a <= ap_const_lv32_0;
    end else begin
        if (ap_sig_bdd_337) begin
            if (ap_sig_bdd_422) begin
                a <= tmp_259_reg_1531;
            end else if (ap_sig_bdd_414) begin
                a <= tmp_256_fu_1369_p2;
            end else if ((ap_reg_ppstg_hashState_load_reg_1408_pp0_it0 == ap_const_lv4_2)) begin
                a <= tmp_199_fu_1254_p2;
            end else if ((ap_reg_ppstg_hashState_load_reg_1408_pp0_it0 == ap_const_lv4_3)) begin
                a <= tmp_214_fu_1208_p2;
            end else if (ap_sig_bdd_399) begin
                a <= tmp_261_fu_1047_p2;
            end else if (ap_sig_bdd_395) begin
                a <= tmp_264_fu_1021_p2;
            end else if (ap_sig_bdd_391) begin
                a <= tmp_267_fu_995_p2;
            end else if (ap_sig_bdd_387) begin
                a <= tmp_270_fu_969_p2;
            end else if (ap_sig_bdd_443) begin
                a <= tmp_273_fu_958_p2;
            end else if (ap_sig_bdd_439) begin
                a <= tmp_275_fu_932_p2;
            end else if (ap_sig_bdd_435) begin
                a <= tmp_277_fu_906_p2;
            end else if (ap_sig_bdd_431) begin
                a <= tmp_279_fu_880_p2;
            end else if (ap_sig_bdd_471) begin
                a <= tmp_281_fu_869_p2;
            end else if (ap_sig_bdd_467) begin
                a <= tmp_282_fu_857_p2;
            end else if (ap_sig_bdd_463) begin
                a <= tmp_283_fu_842_p2;
            end else if (ap_sig_bdd_459) begin
                a <= tmp_284_fu_827_p2;
            end else if ((ap_reg_ppstg_hashState_load_reg_1408_pp0_it0 == ap_const_lv4_6)) begin
                a <= tmp_230_fu_812_p2;
            end else if ((ap_reg_ppstg_hashState_load_reg_1408_pp0_it0 == ap_const_lv4_8)) begin
                a <= tmp_242_fu_618_p2;
            end
        end
    end
end

/// the current state (ap_CS_fsm0) of the state machine. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_CS_fsm0
    if (ap_rst == 1'b1) begin
        ap_CS_fsm0 <= ap_ST_st1_fsm0_0;
    end else begin
        ap_CS_fsm0 <= ap_NS_fsm0;
    end
end

/// the current state (ap_CS_fsm1) of the state machine. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_CS_fsm1
    if (ap_rst == 1'b1) begin
        ap_CS_fsm1 <= ap_ST_st0_fsm1_0;
    end else begin
        ap_CS_fsm1 <= ap_NS_fsm1;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_166))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// b assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_b
    if (ap_rst == 1'b1) begin
        b <= ap_const_lv32_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_166) & (ap_const_lv4_0 == ap_reg_ppstg_hashState_load_reg_1408_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_1523_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_59_reg_1527_pp0_it0))) begin
            b <= tmp_259_reg_1531;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_166) & (ap_const_lv4_1 == ap_reg_ppstg_hashState_load_reg_1408_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_58_reg_1514_pp0_it0))) begin
            b <= tmp_250_fu_1318_p2;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_166) & (ap_reg_ppstg_hashState_load_reg_1408_pp0_it0 == ap_const_lv4_2))) begin
            b <= tmp_204_fu_1306_p2;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_166) & (ap_reg_ppstg_hashState_load_reg_1408_pp0_it0 == ap_const_lv4_3))) begin
            b <= tmp_213_fu_1196_p2;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_166) & (ap_reg_ppstg_hashState_load_reg_1408_pp0_it0 == ap_const_lv4_4))) begin
            b <= tmp_219_fu_1110_p2;
        end else if ((((ap_const_lv4_5 == hashState_load_reg_1408) & (ap_const_lv1_0 == tmp_222_reg_1416) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_166) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_1420_pp0_it0) & (ap_const_lv64_9 == ap_reg_ppstg_length_load_reg_1412_pp0_it0)) | ((ap_const_lv4_5 == hashState_load_reg_1408) & (ap_const_lv1_0 == tmp_222_reg_1416) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_166) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_1420_pp0_it0) & (ap_const_lv64_A == ap_reg_ppstg_length_load_reg_1412_pp0_it0)) | ((ap_const_lv4_5 == hashState_load_reg_1408) & (ap_const_lv1_0 == tmp_222_reg_1416) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_166) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_1420_pp0_it0) & (ap_const_lv64_B == ap_reg_ppstg_length_load_reg_1412_pp0_it0)) | ((ap_const_lv4_5 == hashState_load_reg_1408) & (ap_const_lv1_0 == tmp_222_reg_1416) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_166) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_1420_pp0_it0) & (ap_const_lv64_C == ap_reg_ppstg_length_load_reg_1412_pp0_it0)) | ((ap_const_lv4_5 == hashState_load_reg_1408) & (ap_const_lv1_0 == tmp_222_reg_1416) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_166) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_1420_pp0_it0) & (ap_const_lv64_8 == ap_reg_ppstg_length_load_reg_1412_pp0_it0)))) begin
            b <= grp_fu_286_p2;
        end else if (((ap_const_lv4_5 == hashState_load_reg_1408) & (ap_const_lv1_0 == tmp_222_reg_1416) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_166) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_1420_pp0_it0) & (ap_const_lv64_7 == ap_reg_ppstg_length_load_reg_1412_pp0_it0))) begin
            b <= tmp_276_fu_946_p2;
        end else if (((ap_const_lv4_5 == hashState_load_reg_1408) & (ap_const_lv1_0 == tmp_222_reg_1416) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_166) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_1420_pp0_it0) & (ap_const_lv64_6 == ap_reg_ppstg_length_load_reg_1412_pp0_it0))) begin
            b <= tmp_278_fu_920_p2;
        end else if (((ap_const_lv4_5 == hashState_load_reg_1408) & (ap_const_lv1_0 == tmp_222_reg_1416) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_166) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_1420_pp0_it0) & (ap_const_lv64_5 == ap_reg_ppstg_length_load_reg_1412_pp0_it0))) begin
            b <= tmp_280_fu_894_p2;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_166) & (ap_reg_ppstg_hashState_load_reg_1408_pp0_it0 == ap_const_lv4_7))) begin
            b <= tmp_234_fu_698_p2;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_166) & (ap_reg_ppstg_hashState_load_reg_1408_pp0_it0 == ap_const_lv4_8))) begin
            b <= tmp_246_fu_658_p2;
        end
    end
end

/// c assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_c
    if (ap_rst == 1'b1) begin
        c <= ap_const_lv32_0;
    end else begin
        if (ap_sig_bdd_337) begin
            if (ap_sig_bdd_422) begin
                c <= tmp_259_reg_1531;
            end else if (ap_sig_bdd_414) begin
                c <= tmp_257_fu_1381_p2;
            end else if ((ap_reg_ppstg_hashState_load_reg_1408_pp0_it0 == ap_const_lv4_2)) begin
                c <= tmp_203_fu_1294_p2;
            end else if ((ap_reg_ppstg_hashState_load_reg_1408_pp0_it0 == ap_const_lv4_3)) begin
                c <= tmp_209_fu_1156_p2;
            end else if ((ap_reg_ppstg_hashState_load_reg_1408_pp0_it0 == ap_const_lv4_4)) begin
                c <= tmp_218_fu_1098_p2;
            end else if (ap_sig_bdd_399) begin
                c <= tmp_263_fu_1058_p2;
            end else if (ap_sig_bdd_395) begin
                c <= tmp_266_fu_1035_p2;
            end else if (ap_sig_bdd_391) begin
                c <= tmp_269_fu_1009_p2;
            end else if (ap_sig_bdd_387) begin
                c <= tmp_272_fu_983_p2;
            end else if ((ap_reg_ppstg_hashState_load_reg_1408_pp0_it0 == ap_const_lv4_6)) begin
                c <= tmp_226_fu_772_p2;
            end else if ((ap_reg_ppstg_hashState_load_reg_1408_pp0_it0 == ap_const_lv4_7)) begin
                c <= tmp_238_fu_738_p2;
            end else if ((hashState_load_reg_1408 == ap_const_lv4_9)) begin
                c <= tmp_V_fu_577_p2;
            end
        end
    end
end

/// hashState assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_hashState
    if (ap_rst == 1'b1) begin
        hashState <= ap_const_lv4_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (hashState == ap_const_lv4_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_212_p3) & ~(ap_const_lv1_0 == tmp_59_nbreadreq_fu_220_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            hashState <= storemerge35_cast_cast_cast_fu_525_p3;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (hashState == ap_const_lv4_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            hashState <= ap_const_lv4_2;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (hashState_load_load_fu_297_p1 == ap_const_lv4_2))) begin
            hashState <= ap_const_lv4_3;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (hashState_load_load_fu_297_p1 == ap_const_lv4_3))) begin
            hashState <= ap_const_lv4_4;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (hashState_load_load_fu_297_p1 == ap_const_lv4_4))) begin
            hashState <= storemerge_cast_cast_cast_fu_461_p3;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            hashState <= ap_const_lv4_6;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (hashState_load_load_fu_297_p1 == ap_const_lv4_6))) begin
            hashState <= ap_const_lv4_7;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (hashState_load_load_fu_297_p1 == ap_const_lv4_7))) begin
            hashState <= ap_const_lv4_8;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (hashState_load_load_fu_297_p1 == ap_const_lv4_8))) begin
            hashState <= ap_const_lv4_9;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (hashState_load_load_fu_297_p1 == ap_const_lv4_9)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (hashState == ap_const_lv4_5) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & ~(tmp_222_fu_323_p2 == ap_const_lv1_0)))) begin
            hashState <= ap_const_lv4_0;
        end
    end
end

/// hashState_load_reg_1408 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_hashState_load_reg_1408
    if (ap_rst == 1'b1) begin
        hashState_load_reg_1408 <= ap_const_lv4_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            hashState_load_reg_1408 <= hashState;
        end
    end
end

/// length_load_reg_1412 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_length_load_reg_1412
    if (ap_rst == 1'b1) begin
        length_load_reg_1412 <= ap_const_lv64_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            length_load_reg_1412 <= length_r;
        end
    end
end

/// length_r assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_length_r
    if (ap_rst == 1'b1) begin
        length_r <= ap_const_lv64_0;
    end else begin
        if (ap_sig_bdd_179) begin
            if (ap_sig_bdd_122) begin
                length_r <= tmp_258_fu_497_p1;
            end else if ((hashState_load_load_fu_297_p1 == ap_const_lv4_4)) begin
                length_r <= tmp_220_fu_443_p2;
            end
        end
    end
end

/// reg_278 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_reg_278
    if (ap_rst == 1'b1) begin
        reg_278 <= ap_const_lv32_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (length_r == ap_const_lv64_8) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (length_r == ap_const_lv64_9) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (length_r == ap_const_lv64_A) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (length_r == ap_const_lv64_B) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (length_r == ap_const_lv64_C) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (hashState == ap_const_lv4_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))))) begin
            reg_278 <= {{resizedKey_V_V_dout[ap_const_lv32_3F : ap_const_lv32_20]}};
        end
    end
end

/// reg_282 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_reg_282
    if (ap_rst == 1'b1) begin
        reg_282 <= ap_const_lv32_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (length_r == ap_const_lv64_C) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (hashState == ap_const_lv4_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))))) begin
            reg_282 <= {{resizedKey_V_V_dout[ap_const_lv32_5F : ap_const_lv32_40]}};
        end
    end
end

/// temp_1_cast_reg_1494 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_temp_1_cast_reg_1494
    if (ap_rst == 1'b1) begin
        temp_1_cast_reg_1494 <= ap_const_lv16_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (length_r == ap_const_lv64_A) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            temp_1_cast_reg_1494 <= {{resizedKey_V_V_dout[ap_const_lv32_4F : ap_const_lv32_40]}};
        end
    end
end

/// temp_2_cast_reg_1484 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_temp_2_cast_reg_1484
    if (ap_rst == 1'b1) begin
        temp_2_cast_reg_1484 <= ap_const_lv8_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (length_r == ap_const_lv64_9) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            temp_2_cast_reg_1484 <= {{resizedKey_V_V_dout[ap_const_lv32_47 : ap_const_lv32_40]}};
        end
    end
end

/// temp_3_cast_reg_1469 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_temp_3_cast_reg_1469
    if (ap_rst == 1'b1) begin
        temp_3_cast_reg_1469 <= ap_const_lv24_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (length_r == ap_const_lv64_7) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            temp_3_cast_reg_1469 <= {{resizedKey_V_V_dout[ap_const_lv32_37 : ap_const_lv32_20]}};
        end
    end
end

/// temp_4_cast_reg_1459 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_temp_4_cast_reg_1459
    if (ap_rst == 1'b1) begin
        temp_4_cast_reg_1459 <= ap_const_lv16_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (length_r == ap_const_lv64_6) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            temp_4_cast_reg_1459 <= {{resizedKey_V_V_dout[ap_const_lv32_2F : ap_const_lv32_20]}};
        end
    end
end

/// temp_5_cast_reg_1449 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_temp_5_cast_reg_1449
    if (ap_rst == 1'b1) begin
        temp_5_cast_reg_1449 <= ap_const_lv8_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (length_r == ap_const_lv64_5) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            temp_5_cast_reg_1449 <= {{resizedKey_V_V_dout[ap_const_lv32_27 : ap_const_lv32_20]}};
        end
    end
end

/// temp_cast_reg_1504 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_temp_cast_reg_1504
    if (ap_rst == 1'b1) begin
        temp_cast_reg_1504 <= ap_const_lv24_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (length_r == ap_const_lv64_B) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            temp_cast_reg_1504 <= {{resizedKey_V_V_dout[ap_const_lv32_57 : ap_const_lv32_40]}};
        end
    end
end

/// tmp_222_reg_1416 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_222_reg_1416
    if (ap_rst == 1'b1) begin
        tmp_222_reg_1416 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (hashState == ap_const_lv4_5) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_222_reg_1416 <= tmp_222_fu_323_p2;
        end
    end
end

/// tmp_259_reg_1531 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_259_reg_1531
    if (ap_rst == 1'b1) begin
        tmp_259_reg_1531 <= ap_const_lv32_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (hashState == ap_const_lv4_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_212_p3) & ~(ap_const_lv1_0 == tmp_59_nbreadreq_fu_220_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_259_reg_1531 <= tmp_259_fu_513_p2;
        end
    end
end

/// tmp_368_reg_1518 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_368_reg_1518
    if (ap_rst == 1'b1) begin
        tmp_368_reg_1518 <= ap_const_lv32_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (hashState == ap_const_lv4_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_368_reg_1518 <= tmp_368_fu_487_p1;
        end
    end
end

/// tmp_372_reg_1509 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_372_reg_1509
    if (ap_rst == 1'b1) begin
        tmp_372_reg_1509 <= ap_const_lv32_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (length_r == ap_const_lv64_C) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_372_reg_1509 <= tmp_372_fu_433_p1;
        end
    end
end

/// tmp_373_reg_1499 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_373_reg_1499
    if (ap_rst == 1'b1) begin
        tmp_373_reg_1499 <= ap_const_lv32_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (length_r == ap_const_lv64_B) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_373_reg_1499 <= tmp_373_fu_419_p1;
        end
    end
end

/// tmp_374_reg_1489 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_374_reg_1489
    if (ap_rst == 1'b1) begin
        tmp_374_reg_1489 <= ap_const_lv32_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (length_r == ap_const_lv64_A) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_374_reg_1489 <= tmp_374_fu_405_p1;
        end
    end
end

/// tmp_375_reg_1479 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_375_reg_1479
    if (ap_rst == 1'b1) begin
        tmp_375_reg_1479 <= ap_const_lv32_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (length_r == ap_const_lv64_9) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_375_reg_1479 <= tmp_375_fu_391_p1;
        end
    end
end

/// tmp_376_reg_1474 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_376_reg_1474
    if (ap_rst == 1'b1) begin
        tmp_376_reg_1474 <= ap_const_lv32_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (length_r == ap_const_lv64_8) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_376_reg_1474 <= tmp_376_fu_387_p1;
        end
    end
end

/// tmp_377_reg_1464 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_377_reg_1464
    if (ap_rst == 1'b1) begin
        tmp_377_reg_1464 <= ap_const_lv32_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (length_r == ap_const_lv64_7) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_377_reg_1464 <= tmp_377_fu_373_p1;
        end
    end
end

/// tmp_378_reg_1454 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_378_reg_1454
    if (ap_rst == 1'b1) begin
        tmp_378_reg_1454 <= ap_const_lv32_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (length_r == ap_const_lv64_6) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_378_reg_1454 <= tmp_378_fu_359_p1;
        end
    end
end

/// tmp_379_reg_1444 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_379_reg_1444
    if (ap_rst == 1'b1) begin
        tmp_379_reg_1444 <= ap_const_lv32_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (length_r == ap_const_lv64_5) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_379_reg_1444 <= tmp_379_fu_345_p1;
        end
    end
end

/// tmp_380_reg_1439 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_380_reg_1439
    if (ap_rst == 1'b1) begin
        tmp_380_reg_1439 <= ap_const_lv32_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (length_r == ap_const_lv64_4) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_380_reg_1439 <= tmp_380_fu_341_p1;
        end
    end
end

/// tmp_381_reg_1434 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_381_reg_1434
    if (ap_rst == 1'b1) begin
        tmp_381_reg_1434 <= ap_const_lv24_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (length_r == ap_const_lv64_3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_381_reg_1434 <= tmp_381_fu_337_p1;
        end
    end
end

/// tmp_382_reg_1429 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_382_reg_1429
    if (ap_rst == 1'b1) begin
        tmp_382_reg_1429 <= ap_const_lv16_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (length_r == ap_const_lv64_2) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_382_reg_1429 <= tmp_382_fu_333_p1;
        end
    end
end

/// tmp_383_reg_1424 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_383_reg_1424
    if (ap_rst == 1'b1) begin
        tmp_383_reg_1424 <= ap_const_lv8_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (length_r == ap_const_lv64_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_383_reg_1424 <= tmp_383_fu_329_p1;
        end
    end
end

/// tmp_58_reg_1514 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_58_reg_1514
    if (ap_rst == 1'b1) begin
        tmp_58_reg_1514 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (hashState == ap_const_lv4_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_58_reg_1514 <= grp_nbreadreq_fu_198_p3;
        end
    end
end

/// tmp_59_reg_1527 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_59_reg_1527
    if (ap_rst == 1'b1) begin
        tmp_59_reg_1527 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (hashState == ap_const_lv4_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_212_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_59_reg_1527 <= tmp_59_nbreadreq_fu_220_p3;
        end
    end
end

/// tmp_60_reg_1420 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_60_reg_1420
    if (ap_rst == 1'b1) begin
        tmp_60_reg_1420 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_60_reg_1420 <= grp_nbreadreq_fu_198_p3;
        end
    end
end

/// tmp_reg_1523 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_reg_1523
    if (ap_rst == 1'b1) begin
        tmp_reg_1523 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (hashState == ap_const_lv4_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_reg_1523 <= tmp_nbreadreq_fu_212_p3;
        end
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_bdd_166 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_166)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or ap_sig_cseq_ST_st0_fsm1_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st0_fsm1_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or ap_sig_bdd_147 or ap_sig_bdd_166 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st0_fsm1_0 assign process. ///
always @ (ap_sig_bdd_34)
begin
    if (ap_sig_bdd_34) begin
        ap_sig_cseq_ST_st0_fsm1_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st0_fsm1_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm0_0 assign process. ///
always @ (ap_sig_bdd_23)
begin
    if (ap_sig_bdd_23) begin
        ap_sig_cseq_ST_st1_fsm0_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm0_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm1_1 assign process. ///
always @ (ap_sig_bdd_172)
begin
    if (ap_sig_bdd_172) begin
        ap_sig_cseq_ST_st2_fsm1_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm1_1 = ap_const_logic_0;
    end
end

/// hash2cc_V_V_din assign process. ///
always @ (hashState_load_reg_1408 or c or tmp_V_fu_577_p2 or ap_sig_bdd_337 or ap_sig_bdd_164)
begin
    if (ap_sig_bdd_337) begin
        if (ap_sig_bdd_164) begin
            hash2cc_V_V_din = c;
        end else if ((hashState_load_reg_1408 == ap_const_lv4_9)) begin
            hash2cc_V_V_din = tmp_V_fu_577_p2;
        end else begin
            hash2cc_V_V_din = 'bx;
        end
    end else begin
        hash2cc_V_V_din = 'bx;
    end
end

/// hash2cc_V_V_write assign process. ///
always @ (ap_done_reg or hashState_load_reg_1408 or tmp_222_reg_1416 or ap_sig_bdd_166 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    if ((((hashState_load_reg_1408 == ap_const_lv4_9) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_166)) | ((ap_const_lv4_5 == hashState_load_reg_1408) & ~(ap_const_lv1_0 == tmp_222_reg_1416) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_166)))) begin
        hash2cc_V_V_write = ap_const_logic_1;
    end else begin
        hash2cc_V_V_write = ap_const_logic_0;
    end
end

/// resizedInitValue_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or tmp_nbreadreq_fu_212_p3 or tmp_59_nbreadreq_fu_220_p3 or ap_sig_bdd_147 or ap_sig_bdd_166 or ap_sig_cseq_ST_st2_fsm1_1 or hashState)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (hashState == ap_const_lv4_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_212_p3) & ~(ap_const_lv1_0 == tmp_59_nbreadreq_fu_220_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
        resizedInitValue_V_read = ap_const_logic_1;
    end else begin
        resizedInitValue_V_read = ap_const_logic_0;
    end
end

/// resizedKeyLength_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or tmp_nbreadreq_fu_212_p3 or tmp_59_nbreadreq_fu_220_p3 or ap_sig_bdd_147 or ap_sig_bdd_166 or ap_sig_cseq_ST_st2_fsm1_1 or hashState)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (hashState == ap_const_lv4_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_212_p3) & ~(ap_const_lv1_0 == tmp_59_nbreadreq_fu_220_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
        resizedKeyLength_V_read = ap_const_logic_1;
    end else begin
        resizedKeyLength_V_read = ap_const_logic_0;
    end
end

/// resizedKey_V_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or tmp_222_fu_323_p2 or grp_nbreadreq_fu_198_p3 or ap_sig_bdd_147 or ap_sig_bdd_166 or ap_sig_cseq_ST_st2_fsm1_1 or hashState or length_r)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (length_r == ap_const_lv64_8) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (length_r == ap_const_lv64_9) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (length_r == ap_const_lv64_A) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (length_r == ap_const_lv64_B) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (length_r == ap_const_lv64_C) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (hashState == ap_const_lv4_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (length_r == ap_const_lv64_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (length_r == ap_const_lv64_2) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (length_r == ap_const_lv64_3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (length_r == ap_const_lv64_4) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (length_r == ap_const_lv64_5) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (length_r == ap_const_lv64_6) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (length_r == ap_const_lv64_7) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))))) begin
        resizedKey_V_V_read = ap_const_logic_1;
    end else begin
        resizedKey_V_V_read = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm0) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm0 or ap_sig_bdd_147 or ap_sig_bdd_166 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    case (ap_CS_fsm0)
        ap_ST_st1_fsm0_0 : 
        begin
            ap_NS_fsm0 = ap_ST_st1_fsm0_0;
        end
        default : 
        begin
            ap_NS_fsm0 = 'bx;
        end
    endcase
end

/// the next state (ap_NS_fsm1) of the state machine. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or ap_CS_fsm1 or ap_sig_bdd_147 or ap_sig_bdd_166 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    case (ap_CS_fsm1)
        ap_ST_st2_fsm1_1 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_166) & ~ap_sig_bdd_147)) begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end else if ((~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_166) & (~(ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ap_sig_bdd_147)))) begin
                ap_NS_fsm1 = ap_ST_st0_fsm1_0;
            end else begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end
        end
        ap_ST_st0_fsm1_0 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end else begin
                ap_NS_fsm1 = ap_ST_st0_fsm1_0;
            end
        end
        default : 
        begin
            ap_NS_fsm1 = 'bx;
        end
    endcase
end

assign ap_reg_ppstg_hashState_load_reg_1408_pp0_it0 = hashState_load_reg_1408;
assign ap_reg_ppstg_length_load_reg_1412_pp0_it0 = length_load_reg_1412;
assign ap_reg_ppstg_tmp_58_reg_1514_pp0_it0 = tmp_58_reg_1514;
assign ap_reg_ppstg_tmp_59_reg_1527_pp0_it0 = tmp_59_reg_1527;
assign ap_reg_ppstg_tmp_60_reg_1420_pp0_it0 = tmp_60_reg_1420;
assign ap_reg_ppstg_tmp_reg_1523_pp0_it0 = tmp_reg_1523;

/// ap_sig_bdd_122 assign process. ///
always @ (tmp_nbreadreq_fu_212_p3 or tmp_59_nbreadreq_fu_220_p3 or hashState)
begin
    ap_sig_bdd_122 = ((hashState == ap_const_lv4_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_212_p3) & ~(ap_const_lv1_0 == tmp_59_nbreadreq_fu_220_p3));
end

/// ap_sig_bdd_147 assign process. ///
always @ (ap_start or ap_done_reg or resizedKey_V_V_empty_n or tmp_222_fu_323_p2 or grp_nbreadreq_fu_198_p3 or resizedKeyLength_V_empty_n or tmp_nbreadreq_fu_212_p3 or tmp_59_nbreadreq_fu_220_p3 or resizedInitValue_V_empty_n or hashState or length_r)
begin
    ap_sig_bdd_147 = (((resizedKey_V_V_empty_n == ap_const_logic_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (length_r == ap_const_lv64_1)) | ((resizedKey_V_V_empty_n == ap_const_logic_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (length_r == ap_const_lv64_2)) | ((resizedKey_V_V_empty_n == ap_const_logic_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (length_r == ap_const_lv64_3)) | ((resizedKey_V_V_empty_n == ap_const_logic_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (length_r == ap_const_lv64_4)) | ((resizedKey_V_V_empty_n == ap_const_logic_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (length_r == ap_const_lv64_5)) | ((resizedKey_V_V_empty_n == ap_const_logic_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (length_r == ap_const_lv64_6)) | ((resizedKey_V_V_empty_n == ap_const_logic_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (length_r == ap_const_lv64_7)) | ((resizedKey_V_V_empty_n == ap_const_logic_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (length_r == ap_const_lv64_8)) | ((resizedKey_V_V_empty_n == ap_const_logic_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (length_r == ap_const_lv64_9)) | ((resizedKey_V_V_empty_n == ap_const_logic_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (length_r == ap_const_lv64_A)) | ((resizedKey_V_V_empty_n == ap_const_logic_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (length_r == ap_const_lv64_B)) | ((resizedKey_V_V_empty_n == ap_const_logic_0) & (hashState == ap_const_lv4_5) & (tmp_222_fu_323_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (length_r == ap_const_lv64_C)) | ((resizedKey_V_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_198_p3) & (hashState == ap_const_lv4_1)) | ((resizedKeyLength_V_empty_n == ap_const_logic_0) & (hashState == ap_const_lv4_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_212_p3) & ~(ap_const_lv1_0 == tmp_59_nbreadreq_fu_220_p3)) | ((hashState == ap_const_lv4_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_212_p3) & ~(ap_const_lv1_0 == tmp_59_nbreadreq_fu_220_p3) & (resizedInitValue_V_empty_n == ap_const_logic_0)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_164 assign process. ///
always @ (hashState_load_reg_1408 or tmp_222_reg_1416)
begin
    ap_sig_bdd_164 = ((ap_const_lv4_5 == hashState_load_reg_1408) & ~(ap_const_lv1_0 == tmp_222_reg_1416));
end

/// ap_sig_bdd_166 assign process. ///
always @ (hash2cc_V_V_full_n or hashState_load_reg_1408 or tmp_222_reg_1416)
begin
    ap_sig_bdd_166 = (((hash2cc_V_V_full_n == ap_const_logic_0) & (hashState_load_reg_1408 == ap_const_lv4_9)) | ((hash2cc_V_V_full_n == ap_const_logic_0) & (ap_const_lv4_5 == hashState_load_reg_1408) & ~(ap_const_lv1_0 == tmp_222_reg_1416)));
end

/// ap_sig_bdd_172 assign process. ///
always @ (ap_CS_fsm1)
begin
    ap_sig_bdd_172 = (ap_const_lv1_1 == ap_CS_fsm1[ap_const_lv32_1]);
end

/// ap_sig_bdd_179 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or ap_sig_bdd_147 or ap_sig_bdd_166 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    ap_sig_bdd_179 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_147 | (ap_sig_bdd_166 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))));
end

/// ap_sig_bdd_23 assign process. ///
always @ (ap_CS_fsm0)
begin
    ap_sig_bdd_23 = (ap_CS_fsm0[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_337 assign process. ///
always @ (ap_done_reg or ap_sig_bdd_166 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    ap_sig_bdd_337 = ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_166));
end

/// ap_sig_bdd_34 assign process. ///
always @ (ap_CS_fsm1)
begin
    ap_sig_bdd_34 = (ap_const_lv1_1 == ap_CS_fsm1[ap_const_lv32_0]);
end

/// ap_sig_bdd_387 assign process. ///
always @ (hashState_load_reg_1408 or tmp_222_reg_1416 or ap_reg_ppstg_length_load_reg_1412_pp0_it0 or ap_reg_ppstg_tmp_60_reg_1420_pp0_it0)
begin
    ap_sig_bdd_387 = ((ap_const_lv4_5 == hashState_load_reg_1408) & (ap_const_lv1_0 == tmp_222_reg_1416) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_1420_pp0_it0) & (ap_const_lv64_9 == ap_reg_ppstg_length_load_reg_1412_pp0_it0));
end

/// ap_sig_bdd_391 assign process. ///
always @ (hashState_load_reg_1408 or tmp_222_reg_1416 or ap_reg_ppstg_length_load_reg_1412_pp0_it0 or ap_reg_ppstg_tmp_60_reg_1420_pp0_it0)
begin
    ap_sig_bdd_391 = ((ap_const_lv4_5 == hashState_load_reg_1408) & (ap_const_lv1_0 == tmp_222_reg_1416) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_1420_pp0_it0) & (ap_const_lv64_A == ap_reg_ppstg_length_load_reg_1412_pp0_it0));
end

/// ap_sig_bdd_395 assign process. ///
always @ (hashState_load_reg_1408 or tmp_222_reg_1416 or ap_reg_ppstg_length_load_reg_1412_pp0_it0 or ap_reg_ppstg_tmp_60_reg_1420_pp0_it0)
begin
    ap_sig_bdd_395 = ((ap_const_lv4_5 == hashState_load_reg_1408) & (ap_const_lv1_0 == tmp_222_reg_1416) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_1420_pp0_it0) & (ap_const_lv64_B == ap_reg_ppstg_length_load_reg_1412_pp0_it0));
end

/// ap_sig_bdd_399 assign process. ///
always @ (hashState_load_reg_1408 or tmp_222_reg_1416 or ap_reg_ppstg_length_load_reg_1412_pp0_it0 or ap_reg_ppstg_tmp_60_reg_1420_pp0_it0)
begin
    ap_sig_bdd_399 = ((ap_const_lv4_5 == hashState_load_reg_1408) & (ap_const_lv1_0 == tmp_222_reg_1416) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_1420_pp0_it0) & (ap_const_lv64_C == ap_reg_ppstg_length_load_reg_1412_pp0_it0));
end

/// ap_sig_bdd_414 assign process. ///
always @ (ap_reg_ppstg_hashState_load_reg_1408_pp0_it0 or ap_reg_ppstg_tmp_58_reg_1514_pp0_it0)
begin
    ap_sig_bdd_414 = ((ap_const_lv4_1 == ap_reg_ppstg_hashState_load_reg_1408_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_58_reg_1514_pp0_it0));
end

/// ap_sig_bdd_422 assign process. ///
always @ (ap_reg_ppstg_hashState_load_reg_1408_pp0_it0 or ap_reg_ppstg_tmp_reg_1523_pp0_it0 or ap_reg_ppstg_tmp_59_reg_1527_pp0_it0)
begin
    ap_sig_bdd_422 = ((ap_const_lv4_0 == ap_reg_ppstg_hashState_load_reg_1408_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_1523_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_59_reg_1527_pp0_it0));
end

/// ap_sig_bdd_431 assign process. ///
always @ (hashState_load_reg_1408 or tmp_222_reg_1416 or ap_reg_ppstg_length_load_reg_1412_pp0_it0 or ap_reg_ppstg_tmp_60_reg_1420_pp0_it0)
begin
    ap_sig_bdd_431 = ((ap_const_lv4_5 == hashState_load_reg_1408) & (ap_const_lv1_0 == tmp_222_reg_1416) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_1420_pp0_it0) & (ap_const_lv64_5 == ap_reg_ppstg_length_load_reg_1412_pp0_it0));
end

/// ap_sig_bdd_435 assign process. ///
always @ (hashState_load_reg_1408 or tmp_222_reg_1416 or ap_reg_ppstg_length_load_reg_1412_pp0_it0 or ap_reg_ppstg_tmp_60_reg_1420_pp0_it0)
begin
    ap_sig_bdd_435 = ((ap_const_lv4_5 == hashState_load_reg_1408) & (ap_const_lv1_0 == tmp_222_reg_1416) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_1420_pp0_it0) & (ap_const_lv64_6 == ap_reg_ppstg_length_load_reg_1412_pp0_it0));
end

/// ap_sig_bdd_439 assign process. ///
always @ (hashState_load_reg_1408 or tmp_222_reg_1416 or ap_reg_ppstg_length_load_reg_1412_pp0_it0 or ap_reg_ppstg_tmp_60_reg_1420_pp0_it0)
begin
    ap_sig_bdd_439 = ((ap_const_lv4_5 == hashState_load_reg_1408) & (ap_const_lv1_0 == tmp_222_reg_1416) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_1420_pp0_it0) & (ap_const_lv64_7 == ap_reg_ppstg_length_load_reg_1412_pp0_it0));
end

/// ap_sig_bdd_443 assign process. ///
always @ (hashState_load_reg_1408 or tmp_222_reg_1416 or ap_reg_ppstg_length_load_reg_1412_pp0_it0 or ap_reg_ppstg_tmp_60_reg_1420_pp0_it0)
begin
    ap_sig_bdd_443 = ((ap_const_lv4_5 == hashState_load_reg_1408) & (ap_const_lv1_0 == tmp_222_reg_1416) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_1420_pp0_it0) & (ap_const_lv64_8 == ap_reg_ppstg_length_load_reg_1412_pp0_it0));
end

/// ap_sig_bdd_459 assign process. ///
always @ (hashState_load_reg_1408 or tmp_222_reg_1416 or ap_reg_ppstg_length_load_reg_1412_pp0_it0 or ap_reg_ppstg_tmp_60_reg_1420_pp0_it0)
begin
    ap_sig_bdd_459 = ((ap_const_lv4_5 == hashState_load_reg_1408) & (ap_const_lv1_0 == tmp_222_reg_1416) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_1420_pp0_it0) & (ap_const_lv64_1 == ap_reg_ppstg_length_load_reg_1412_pp0_it0));
end

/// ap_sig_bdd_463 assign process. ///
always @ (hashState_load_reg_1408 or tmp_222_reg_1416 or ap_reg_ppstg_length_load_reg_1412_pp0_it0 or ap_reg_ppstg_tmp_60_reg_1420_pp0_it0)
begin
    ap_sig_bdd_463 = ((ap_const_lv4_5 == hashState_load_reg_1408) & (ap_const_lv1_0 == tmp_222_reg_1416) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_1420_pp0_it0) & (ap_const_lv64_2 == ap_reg_ppstg_length_load_reg_1412_pp0_it0));
end

/// ap_sig_bdd_467 assign process. ///
always @ (hashState_load_reg_1408 or tmp_222_reg_1416 or ap_reg_ppstg_length_load_reg_1412_pp0_it0 or ap_reg_ppstg_tmp_60_reg_1420_pp0_it0)
begin
    ap_sig_bdd_467 = ((ap_const_lv4_5 == hashState_load_reg_1408) & (ap_const_lv1_0 == tmp_222_reg_1416) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_1420_pp0_it0) & (ap_const_lv64_3 == ap_reg_ppstg_length_load_reg_1412_pp0_it0));
end

/// ap_sig_bdd_471 assign process. ///
always @ (hashState_load_reg_1408 or tmp_222_reg_1416 or ap_reg_ppstg_length_load_reg_1412_pp0_it0 or ap_reg_ppstg_tmp_60_reg_1420_pp0_it0)
begin
    ap_sig_bdd_471 = ((ap_const_lv4_5 == hashState_load_reg_1408) & (ap_const_lv1_0 == tmp_222_reg_1416) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_1420_pp0_it0) & (ap_const_lv64_4 == ap_reg_ppstg_length_load_reg_1412_pp0_it0));
end
assign grp_fu_274_p2 = (c ^ b);
assign grp_fu_286_p2 = (reg_278 + b);
assign grp_nbreadreq_fu_198_p3 = resizedKey_V_V_empty_n;
assign hashState_load_load_fu_297_p1 = hashState;
assign storemerge35_cast_cast_cast_fu_525_p3 = ((tmp_260_fu_519_p2[0:0]===1'b1)? ap_const_lv4_1: ap_const_lv4_5);
assign storemerge_cast_cast_cast_fu_461_p3 = ((tmp_221_fu_455_p2[0:0]===1'b1)? ap_const_lv4_1: ap_const_lv4_5);
assign tmp1_fu_507_p2 = ($signed(resizedKeyLength_V_dout) + $signed(ap_const_lv32_DEADBEEF));
assign tmp_196_fu_1230_p4 = {{a[ap_const_lv32_1F : ap_const_lv32_1A]}};
assign tmp_197_fu_1240_p3 = {{tmp_356_fu_1226_p1}, {tmp_196_fu_1230_p4}};
assign tmp_198_fu_1248_p2 = (tmp_s_fu_1220_p2 ^ tmp_197_fu_1240_p3);
assign tmp_199_fu_1254_p2 = (c + a);
assign tmp_200_fu_1266_p2 = (c - tmp_198_fu_1248_p2);
assign tmp_201_fu_1276_p4 = {{tmp_198_fu_1248_p2[ap_const_lv32_1F : ap_const_lv32_18]}};
assign tmp_202_fu_1286_p3 = {{tmp_357_fu_1272_p1}, {tmp_201_fu_1276_p4}};
assign tmp_203_fu_1294_p2 = (tmp_202_fu_1286_p3 ^ tmp_200_fu_1266_p2);
assign tmp_204_fu_1306_p2 = (tmp_198_fu_1248_p2 + tmp_199_fu_1254_p2);
assign tmp_205_fu_1122_p2 = (a - c);
assign tmp_206_fu_1132_p4 = {{c[ap_const_lv32_1F : ap_const_lv32_10]}};
assign tmp_207_fu_1142_p3 = {{tmp_358_fu_1128_p1}, {tmp_206_fu_1132_p4}};
assign tmp_208_fu_1150_p2 = (tmp_205_fu_1122_p2 ^ tmp_207_fu_1142_p3);
assign tmp_209_fu_1156_p2 = (b + c);
assign tmp_210_fu_1168_p2 = (b - tmp_208_fu_1150_p2);
assign tmp_211_fu_1178_p4 = {{tmp_208_fu_1150_p2[ap_const_lv32_1F : ap_const_lv32_D]}};
assign tmp_212_fu_1188_p3 = {{tmp_359_fu_1174_p1}, {tmp_211_fu_1178_p4}};
assign tmp_213_fu_1196_p2 = (tmp_212_fu_1188_p3 ^ tmp_210_fu_1168_p2);
assign tmp_214_fu_1208_p2 = (tmp_208_fu_1150_p2 + tmp_209_fu_1156_p2);
assign tmp_215_fu_1070_p2 = (c - b);
assign tmp_216_fu_1080_p4 = {{b[ap_const_lv32_1F : ap_const_lv32_1C]}};
assign tmp_217_fu_1090_p3 = {{tmp_360_fu_1076_p1}, {tmp_216_fu_1080_p4}};
assign tmp_218_fu_1098_p2 = (tmp_215_fu_1070_p2 ^ tmp_217_fu_1090_p3);
assign tmp_219_fu_1110_p2 = (b + a);
assign tmp_220_fu_443_p2 = ($signed(ap_const_lv64_FFFFFFFFFFFFFFF4) + $signed(length_r));
assign tmp_221_fu_455_p2 = (tmp_220_fu_443_p2 > ap_const_lv64_C? 1'b1: 1'b0);
assign tmp_222_fu_323_p2 = (length_r == ap_const_lv64_0? 1'b1: 1'b0);
assign tmp_224_fu_754_p4 = {{b[ap_const_lv32_1F : ap_const_lv32_12]}};
assign tmp_225_fu_764_p3 = {{tmp_361_fu_750_p1}, {tmp_224_fu_754_p4}};
assign tmp_226_fu_772_p2 = (grp_fu_274_p2 - tmp_225_fu_764_p3);
assign tmp_227_fu_784_p2 = (a ^ tmp_226_fu_772_p2);
assign tmp_228_fu_794_p4 = {{tmp_226_fu_772_p2[ap_const_lv32_1F : ap_const_lv32_15]}};
assign tmp_229_fu_804_p3 = {{tmp_362_fu_790_p1}, {tmp_228_fu_794_p4}};
assign tmp_230_fu_812_p2 = (tmp_227_fu_784_p2 - tmp_229_fu_804_p3);
assign tmp_231_fu_670_p2 = (b ^ a);
assign tmp_232_fu_680_p4 = {{a[ap_const_lv32_1F : ap_const_lv32_7]}};
assign tmp_233_fu_690_p3 = {{tmp_363_fu_676_p1}, {tmp_232_fu_680_p4}};
assign tmp_234_fu_698_p2 = (tmp_231_fu_670_p2 - tmp_233_fu_690_p3);
assign tmp_235_fu_710_p2 = (c ^ tmp_234_fu_698_p2);
assign tmp_236_fu_720_p4 = {{tmp_234_fu_698_p2[ap_const_lv32_1F : ap_const_lv32_10]}};
assign tmp_237_fu_730_p3 = {{tmp_364_fu_716_p1}, {tmp_236_fu_720_p4}};
assign tmp_238_fu_738_p2 = (tmp_235_fu_710_p2 - tmp_237_fu_730_p3);
assign tmp_239_fu_590_p2 = (a ^ c);
assign tmp_240_fu_600_p4 = {{c[ap_const_lv32_1F : ap_const_lv32_1C]}};
assign tmp_241_fu_610_p3 = {{tmp_365_fu_596_p1}, {tmp_240_fu_600_p4}};
assign tmp_242_fu_618_p2 = (tmp_239_fu_590_p2 - tmp_241_fu_610_p3);
assign tmp_243_fu_630_p2 = (b ^ tmp_242_fu_618_p2);
assign tmp_244_fu_640_p4 = {{tmp_242_fu_618_p2[ap_const_lv32_1F : ap_const_lv32_12]}};
assign tmp_245_fu_650_p3 = {{tmp_366_fu_636_p1}, {tmp_244_fu_640_p4}};
assign tmp_246_fu_658_p2 = (tmp_243_fu_630_p2 - tmp_245_fu_650_p3);
assign tmp_248_fu_559_p4 = {{b[ap_const_lv32_1F : ap_const_lv32_8]}};
assign tmp_249_fu_569_p3 = {{tmp_367_fu_555_p1}, {tmp_248_fu_559_p4}};
assign tmp_250_fu_1318_p2 = (b + reg_278);
assign tmp_251_fu_1330_p2 = (c + reg_282);
assign tmp_252_fu_1336_p2 = (a + tmp_368_reg_1518);
assign tmp_253_fu_1341_p2 = (tmp_252_fu_1336_p2 - tmp_251_fu_1330_p2);
assign tmp_254_fu_1351_p4 = {{tmp_251_fu_1330_p2[ap_const_lv32_1F : ap_const_lv32_1C]}};
assign tmp_255_fu_1361_p3 = {{tmp_369_fu_1347_p1}, {tmp_254_fu_1351_p4}};
assign tmp_256_fu_1369_p2 = (tmp_255_fu_1361_p3 ^ tmp_253_fu_1341_p2);
assign tmp_257_fu_1381_p2 = (tmp_251_fu_1330_p2 + tmp_250_fu_1318_p2);
assign tmp_258_fu_497_p1 = resizedKeyLength_V_dout;
assign tmp_259_fu_513_p2 = (resizedInitValue_V_dout + tmp1_fu_507_p2);
assign tmp_260_fu_519_p2 = (resizedKeyLength_V_dout > ap_const_lv32_C? 1'b1: 1'b0);
assign tmp_261_fu_1047_p2 = (tmp_372_reg_1509 + a);
assign tmp_263_fu_1058_p2 = (reg_282 + c);
assign tmp_264_fu_1021_p2 = (tmp_373_reg_1499 + a);
assign tmp_266_fu_1035_p2 = (tmp_367_cast_fu_1032_p1 + c);
assign tmp_267_fu_995_p2 = (tmp_374_reg_1489 + a);
assign tmp_269_fu_1009_p2 = (tmp_371_cast_fu_1006_p1 + c);
assign tmp_270_fu_969_p2 = (tmp_375_reg_1479 + a);
assign tmp_272_fu_983_p2 = (tmp_375_cast_fu_980_p1 + c);
assign tmp_273_fu_958_p2 = (tmp_376_reg_1474 + a);
assign tmp_275_fu_932_p2 = (tmp_377_reg_1464 + a);
assign tmp_276_fu_946_p2 = (tmp_380_cast_fu_943_p1 + b);
assign tmp_277_fu_906_p2 = (tmp_378_reg_1454 + a);
assign tmp_278_fu_920_p2 = (tmp_383_cast_fu_917_p1 + b);
assign tmp_279_fu_880_p2 = (tmp_379_reg_1444 + a);
assign tmp_280_fu_894_p2 = (tmp_386_cast_fu_891_p1 + b);
assign tmp_281_fu_869_p2 = (tmp_380_reg_1439 + a);
assign tmp_282_fu_857_p2 = (tmp_389_cast_fu_854_p1 + a);
assign tmp_283_fu_842_p2 = (tmp_391_cast_fu_839_p1 + a);
assign tmp_284_fu_827_p2 = (tmp_393_cast_fu_824_p1 + a);
assign tmp_356_fu_1226_p1 = a[25:0];
assign tmp_357_fu_1272_p1 = tmp_198_fu_1248_p2[23:0];
assign tmp_358_fu_1128_p1 = c[15:0];
assign tmp_359_fu_1174_p1 = tmp_208_fu_1150_p2[12:0];
assign tmp_360_fu_1076_p1 = b[27:0];
assign tmp_361_fu_750_p1 = b[17:0];
assign tmp_362_fu_790_p1 = tmp_226_fu_772_p2[20:0];
assign tmp_363_fu_676_p1 = a[6:0];
assign tmp_364_fu_716_p1 = tmp_234_fu_698_p2[15:0];
assign tmp_365_fu_596_p1 = c[27:0];
assign tmp_366_fu_636_p1 = tmp_242_fu_618_p2[17:0];
assign tmp_367_cast_fu_1032_p1 = temp_cast_reg_1504;
assign tmp_367_fu_555_p1 = b[7:0];
assign tmp_368_fu_487_p1 = resizedKey_V_V_dout[31:0];
assign tmp_369_fu_1347_p1 = tmp_251_fu_1330_p2[27:0];
assign tmp_371_cast_fu_1006_p1 = temp_1_cast_reg_1494;
assign tmp_372_fu_433_p1 = resizedKey_V_V_dout[31:0];
assign tmp_373_fu_419_p1 = resizedKey_V_V_dout[31:0];
assign tmp_374_fu_405_p1 = resizedKey_V_V_dout[31:0];
assign tmp_375_cast_fu_980_p1 = temp_2_cast_reg_1484;
assign tmp_375_fu_391_p1 = resizedKey_V_V_dout[31:0];
assign tmp_376_fu_387_p1 = resizedKey_V_V_dout[31:0];
assign tmp_377_fu_373_p1 = resizedKey_V_V_dout[31:0];
assign tmp_378_fu_359_p1 = resizedKey_V_V_dout[31:0];
assign tmp_379_fu_345_p1 = resizedKey_V_V_dout[31:0];
assign tmp_380_cast_fu_943_p1 = temp_3_cast_reg_1469;
assign tmp_380_fu_341_p1 = resizedKey_V_V_dout[31:0];
assign tmp_381_fu_337_p1 = resizedKey_V_V_dout[23:0];
assign tmp_382_fu_333_p1 = resizedKey_V_V_dout[15:0];
assign tmp_383_cast_fu_917_p1 = temp_4_cast_reg_1459;
assign tmp_383_fu_329_p1 = resizedKey_V_V_dout[7:0];
assign tmp_386_cast_fu_891_p1 = temp_5_cast_reg_1449;
assign tmp_389_cast_fu_854_p1 = tmp_381_reg_1434;
assign tmp_391_cast_fu_839_p1 = tmp_382_reg_1429;
assign tmp_393_cast_fu_824_p1 = tmp_383_reg_1424;
assign tmp_59_nbreadreq_fu_220_p3 = resizedInitValue_V_empty_n;
assign tmp_V_fu_577_p2 = (grp_fu_274_p2 - tmp_249_fu_569_p3);
assign tmp_nbreadreq_fu_212_p3 = resizedKeyLength_V_empty_n;
assign tmp_s_fu_1220_p2 = (b - a);


endmodule //memcachedPipeline_bobj

