// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "06/19/2020 11:42:39"

// 
// Device: Altera EP4CGX30CF23C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module cpu (
	Alu,
	clk,
	memwe,
	memre,
	regwe,
	ad,
	ALudata,
	dataout,
	datout2,
	m0,
	m1,
	m2,
	m3,
	m4,
	pcvalue,
	regwirtedata,
	rg0,
	rg1,
	rg2,
	rg3,
	writeaddr,
	writedata);
output 	Alu;
input 	clk;
output 	memwe;
output 	memre;
output 	regwe;
output 	[7:0] ad;
output 	[7:0] ALudata;
output 	[7:0] dataout;
output 	[7:0] datout2;
output 	[7:0] m0;
output 	[7:0] m1;
output 	[7:0] m2;
output 	[7:0] m3;
output 	[7:0] m4;
output 	[7:0] pcvalue;
output 	[7:0] regwirtedata;
output 	[7:0] rg0;
output 	[7:0] rg1;
output 	[7:0] rg2;
output 	[7:0] rg3;
output 	[7:0] writeaddr;
output 	[7:0] writedata;

// Design Ports Information
// Alu	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memwe	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memre	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regwe	=>  Location: PIN_N13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ad[7]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ad[6]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ad[5]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ad[4]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ad[3]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ad[2]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ad[1]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ad[0]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALudata[7]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALudata[6]	=>  Location: PIN_M17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALudata[5]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALudata[4]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALudata[3]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALudata[2]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALudata[1]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALudata[0]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataout[7]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataout[6]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataout[5]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataout[4]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataout[3]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataout[2]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataout[1]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataout[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datout2[7]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datout2[6]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datout2[5]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datout2[4]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datout2[3]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datout2[2]	=>  Location: PIN_K13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datout2[1]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datout2[0]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0[7]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0[6]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0[5]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0[4]	=>  Location: PIN_P13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0[3]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0[2]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0[1]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0[0]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1[7]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1[6]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1[5]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1[4]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1[3]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1[2]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1[1]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1[0]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2[7]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2[6]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2[5]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2[3]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2[2]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2[1]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2[0]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3[7]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3[6]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3[5]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3[4]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3[3]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3[2]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3[1]	=>  Location: PIN_R19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3[0]	=>  Location: PIN_T16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m4[7]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m4[6]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m4[5]	=>  Location: PIN_W18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m4[4]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m4[3]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m4[2]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m4[1]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m4[0]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcvalue[7]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcvalue[6]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcvalue[5]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcvalue[4]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcvalue[3]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcvalue[2]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcvalue[1]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcvalue[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regwirtedata[7]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regwirtedata[6]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regwirtedata[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regwirtedata[4]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regwirtedata[3]	=>  Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regwirtedata[2]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regwirtedata[1]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regwirtedata[0]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rg0[7]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rg0[6]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rg0[5]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rg0[4]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rg0[3]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rg0[2]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rg0[1]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rg0[0]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rg1[7]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rg1[6]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rg1[5]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rg1[4]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rg1[3]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rg1[2]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rg1[1]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rg1[0]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rg2[7]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rg2[6]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rg2[5]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rg2[4]	=>  Location: PIN_M14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rg2[3]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rg2[2]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rg2[1]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rg2[0]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rg3[7]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rg3[6]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rg3[5]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rg3[4]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rg3[3]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rg3[2]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rg3[1]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rg3[0]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeaddr[7]	=>  Location: PIN_L20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeaddr[6]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeaddr[5]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeaddr[4]	=>  Location: PIN_M13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeaddr[3]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeaddr[2]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeaddr[1]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeaddr[0]	=>  Location: PIN_U18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[7]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[6]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[5]	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[4]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[3]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[2]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[1]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[0]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \MEM|Ram_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \MEM|Ram_rtl_0|auto_generated|ram_block1a7 ;
wire \MEM|Ram_rtl_0|auto_generated|ram_block1a5 ;
wire \MEM|Ram_rtl_0|auto_generated|ram_block1a4 ;
wire \MEM|Ram_rtl_0|auto_generated|ram_block1a3 ;
wire \MEM|Ram_rtl_0|auto_generated|ram_block1a2 ;
wire \MEM|Ram_rtl_0|auto_generated|ram_block1a1 ;
wire \MEM|DataOut[7]~reg0_q ;
wire \MEM|DataOut[6]~reg0_q ;
wire \MEM|DataOut[5]~reg0_q ;
wire \MEM|DataOut[4]~reg0_q ;
wire \MEM|DataOut[3]~reg0_q ;
wire \MEM|DataOut[2]~reg0_q ;
wire \MEM|DataOut[0]~reg0_q ;
wire \MEM|Equal0~0_combout ;
wire \MEM|Mux0~0_combout ;
wire \MEM|Mux0~1_combout ;
wire \MEM|Mux0~2_combout ;
wire \MEM|Mux0~6_combout ;
wire \MEM|Mux0~7_combout ;
wire \MEM|Mux0~8_combout ;
wire \MEM|Mux0~9_combout ;
wire \MEM|Mux0~10_combout ;
wire \MEM|Mux0~11_combout ;
wire \MEM|Mux0~13_combout ;
wire \REG1|DataOut1[6]~9_combout ;
wire \REG1|DataOut1[5]~10_combout ;
wire \inst|Add0~3_combout ;
wire \inst|Add0~4_combout ;
wire \REG1|DataOut1[2]~13_combout ;
wire \inst|Add0~6_combout ;
wire \REG1|DataOut1[0]~15_combout ;
wire \MEM|Ram_rtl_0_bypass[8]~feeder_combout ;
wire \MEM|Ram_rtl_0_bypass[17]~feeder_combout ;
wire \MEM|Ram_rtl_0_bypass[19]~feeder_combout ;
wire \MEM|Ram_rtl_0_bypass[20]~feeder_combout ;
wire \MEM|Ram_rtl_0_bypass[21]~feeder_combout ;
wire \MEM|Ram_rtl_0_bypass[24]~feeder_combout ;
wire \ad[7]~output_o ;
wire \ad[6]~output_o ;
wire \ad[5]~output_o ;
wire \ad[4]~output_o ;
wire \ad[3]~output_o ;
wire \ad[2]~output_o ;
wire \ad[1]~output_o ;
wire \ad[0]~output_o ;
wire \dataout[7]~output_o ;
wire \dataout[6]~output_o ;
wire \dataout[5]~output_o ;
wire \dataout[4]~output_o ;
wire \dataout[3]~output_o ;
wire \dataout[2]~output_o ;
wire \dataout[1]~output_o ;
wire \dataout[0]~output_o ;
wire \datout2[7]~output_o ;
wire \datout2[6]~output_o ;
wire \datout2[5]~output_o ;
wire \datout2[4]~output_o ;
wire \datout2[3]~output_o ;
wire \datout2[2]~output_o ;
wire \datout2[1]~output_o ;
wire \datout2[0]~output_o ;
wire \Alu~output_o ;
wire \memwe~output_o ;
wire \memre~output_o ;
wire \regwe~output_o ;
wire \ALudata[7]~output_o ;
wire \ALudata[6]~output_o ;
wire \ALudata[5]~output_o ;
wire \ALudata[4]~output_o ;
wire \ALudata[3]~output_o ;
wire \ALudata[2]~output_o ;
wire \ALudata[1]~output_o ;
wire \ALudata[0]~output_o ;
wire \m0[7]~output_o ;
wire \m0[6]~output_o ;
wire \m0[5]~output_o ;
wire \m0[4]~output_o ;
wire \m0[3]~output_o ;
wire \m0[2]~output_o ;
wire \m0[1]~output_o ;
wire \m0[0]~output_o ;
wire \m1[7]~output_o ;
wire \m1[6]~output_o ;
wire \m1[5]~output_o ;
wire \m1[4]~output_o ;
wire \m1[3]~output_o ;
wire \m1[2]~output_o ;
wire \m1[1]~output_o ;
wire \m1[0]~output_o ;
wire \m2[7]~output_o ;
wire \m2[6]~output_o ;
wire \m2[5]~output_o ;
wire \m2[4]~output_o ;
wire \m2[3]~output_o ;
wire \m2[2]~output_o ;
wire \m2[1]~output_o ;
wire \m2[0]~output_o ;
wire \m3[7]~output_o ;
wire \m3[6]~output_o ;
wire \m3[5]~output_o ;
wire \m3[4]~output_o ;
wire \m3[3]~output_o ;
wire \m3[2]~output_o ;
wire \m3[1]~output_o ;
wire \m3[0]~output_o ;
wire \m4[7]~output_o ;
wire \m4[6]~output_o ;
wire \m4[5]~output_o ;
wire \m4[4]~output_o ;
wire \m4[3]~output_o ;
wire \m4[2]~output_o ;
wire \m4[1]~output_o ;
wire \m4[0]~output_o ;
wire \pcvalue[7]~output_o ;
wire \pcvalue[6]~output_o ;
wire \pcvalue[5]~output_o ;
wire \pcvalue[4]~output_o ;
wire \pcvalue[3]~output_o ;
wire \pcvalue[2]~output_o ;
wire \pcvalue[1]~output_o ;
wire \pcvalue[0]~output_o ;
wire \regwirtedata[7]~output_o ;
wire \regwirtedata[6]~output_o ;
wire \regwirtedata[5]~output_o ;
wire \regwirtedata[4]~output_o ;
wire \regwirtedata[3]~output_o ;
wire \regwirtedata[2]~output_o ;
wire \regwirtedata[1]~output_o ;
wire \regwirtedata[0]~output_o ;
wire \rg0[7]~output_o ;
wire \rg0[6]~output_o ;
wire \rg0[5]~output_o ;
wire \rg0[4]~output_o ;
wire \rg0[3]~output_o ;
wire \rg0[2]~output_o ;
wire \rg0[1]~output_o ;
wire \rg0[0]~output_o ;
wire \rg1[7]~output_o ;
wire \rg1[6]~output_o ;
wire \rg1[5]~output_o ;
wire \rg1[4]~output_o ;
wire \rg1[3]~output_o ;
wire \rg1[2]~output_o ;
wire \rg1[1]~output_o ;
wire \rg1[0]~output_o ;
wire \rg2[7]~output_o ;
wire \rg2[6]~output_o ;
wire \rg2[5]~output_o ;
wire \rg2[4]~output_o ;
wire \rg2[3]~output_o ;
wire \rg2[2]~output_o ;
wire \rg2[1]~output_o ;
wire \rg2[0]~output_o ;
wire \rg3[7]~output_o ;
wire \rg3[6]~output_o ;
wire \rg3[5]~output_o ;
wire \rg3[4]~output_o ;
wire \rg3[3]~output_o ;
wire \rg3[2]~output_o ;
wire \rg3[1]~output_o ;
wire \rg3[0]~output_o ;
wire \writeaddr[7]~output_o ;
wire \writeaddr[6]~output_o ;
wire \writeaddr[5]~output_o ;
wire \writeaddr[4]~output_o ;
wire \writeaddr[3]~output_o ;
wire \writeaddr[2]~output_o ;
wire \writeaddr[1]~output_o ;
wire \writeaddr[0]~output_o ;
wire \writedata[7]~output_o ;
wire \writedata[6]~output_o ;
wire \writedata[5]~output_o ;
wire \writedata[4]~output_o ;
wire \writedata[3]~output_o ;
wire \writedata[2]~output_o ;
wire \writedata[1]~output_o ;
wire \writedata[0]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \inst4|PCOUT[0]~21_combout ;
wire \inst4|PCOUT[1]~8 ;
wire \inst4|PCOUT[2]~10 ;
wire \inst4|PCOUT[3]~11_combout ;
wire \inst4|PCOUT[3]~12 ;
wire \inst4|PCOUT[4]~13_combout ;
wire \inst4|PCOUT[4]~14 ;
wire \inst4|PCOUT[5]~15_combout ;
wire \inst4|PCOUT[5]~16 ;
wire \inst4|PCOUT[6]~17_combout ;
wire \inst4|PCOUT[6]~18 ;
wire \inst4|PCOUT[7]~19_combout ;
wire \inst1|Mux2~0_combout ;
wire \inst4|PCOUT[1]~7_combout ;
wire \inst1|Mux0~0_combout ;
wire \inst1|DataOut[7]~reg0_q ;
wire \inst1|DataOut[7]~enfeeder_combout ;
wire \inst1|DataOut[7]~en_q ;
wire \inst4|PCOUT[2]~9_combout ;
wire \inst1|Mux7_rtl_0|auto_generated|ram_block1a1 ;
wire \inst1|DataOut[6]~enfeeder_combout ;
wire \inst1|DataOut[6]~en_q ;
wire \inst1|Mux2~1_combout ;
wire \inst1|Mux2~2_combout ;
wire \inst1|DataOut[5]~reg0_q ;
wire \inst1|DataOut[5]~enfeeder_combout ;
wire \inst1|DataOut[5]~en_q ;
wire \inst1|DataOut[4]~enfeeder_combout ;
wire \inst1|DataOut[4]~en_q ;
wire \inst1|Mux7_rtl_0|auto_generated|ram_block1a2 ;
wire \inst1|DataOut[3]~enfeeder_combout ;
wire \inst1|DataOut[3]~en_q ;
wire \inst1|DataOut[2]~reg0feeder_combout ;
wire \inst1|DataOut[2]~reg0_q ;
wire \inst1|DataOut[2]~enfeeder_combout ;
wire \inst1|DataOut[2]~en_q ;
wire \inst1|Mux7_rtl_0|auto_generated|ram_block1a3 ;
wire \inst1|DataOut[1]~enfeeder_combout ;
wire \inst1|DataOut[1]~en_q ;
wire \inst1|Mux7_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \inst1|DataOut[0]~enfeeder_combout ;
wire \inst1|DataOut[0]~en_q ;
wire \inst1|DataOut[3]~13_combout ;
wire \REG1|Ram[1][7]~feeder_combout ;
wire \inst1|DataOut[1]~11_combout ;
wire \inst15|DATAOUT[1]~feeder_combout ;
wire \inst16|DATAOUT[1]~feeder_combout ;
wire \inst1|DataOut[0]~12_combout ;
wire \inst15|DATAOUT[0]~feeder_combout ;
wire \inst16|DATAOUT[0]~feeder_combout ;
wire \inst1|DataOut[5]~9_combout ;
wire \inst9|outinstruction[1]~feeder_combout ;
wire \inst1|DataOut[7]~8_combout ;
wire \inst9|outinstruction[3]~feeder_combout ;
wire \inst10|outinstruction[3]~feeder_combout ;
wire \inst2|Mux3~0_combout ;
wire \inst9|outinstruction[0]~0_combout ;
wire \inst1|DataOut[6]~10_combout ;
wire \inst10|outinstruction[2]~feeder_combout ;
wire \inst2|RegWrite~0_combout ;
wire \inst2|RegWrite~q ;
wire \REG1|Decoder0~1_combout ;
wire \REG1|Ram[1][7]~q ;
wire \inst1|DataOut[2]~14_combout ;
wire \REG1|Mux0~0_combout ;
wire \REG1|Mux0~1_combout ;
wire \REG1|DataOut1[7]~reg0_q ;
wire \REG1|DataOut2[7]~enfeeder_combout ;
wire \REG1|DataOut2[7]~en_q ;
wire \REG1|DataOut1[7]~8_combout ;
wire \inst9|ALUSrc~1_combout ;
wire \inst9|ALUSrc~0_combout ;
wire \inst9|ALUSrc~q ;
wire \inst|Add0~0_combout ;
wire \inst9|Mux2~0_combout ;
wire \inst|Add0~5_combout ;
wire \MEM|Mux0~4_combout ;
wire \inst10|Mux5~0_combout ;
wire \inst10|MemWrite~0_combout ;
wire \inst10|MemWrite~q ;
wire \MEM|Mux0~3_combout ;
wire \MEM|Mux0~5_combout ;
wire \REG1|Ram[1][1]~1_combout ;
wire \REG1|Ram[1][1]~q ;
wire \REG1|Mux14~0_combout ;
wire \REG1|Mux14~1_combout ;
wire \REG1|DataOut2[1]~reg0_q ;
wire \REG1|DataOut2[1]~14_combout ;
wire \REG1|DataOut2[7]~8_combout ;
wire \inst2|MemtoReg~q ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[0]~7_combout ;
wire \REG1|Ram[3][0]~feeder_combout ;
wire \REG1|Decoder0~3_combout ;
wire \REG1|Ram[3][0]~q ;
wire \REG1|Ram[0][0]~0_combout ;
wire \REG1|Decoder0~0_combout ;
wire \REG1|Ram[0][0]~q ;
wire \REG1|Mux15~0_combout ;
wire \REG1|Mux15~1_combout ;
wire \REG1|DataOut2[0]~reg0_q ;
wire \inst|Add0~7_combout ;
wire \inst|Add0~9_cout ;
wire \inst|Add0~10_combout ;
wire \inst|DATAOUT[0]~feeder_combout ;
wire \inst|Add0~11 ;
wire \inst|Add0~12_combout ;
wire \inst|Add0~14_combout ;
wire \REG1|DataOut2[6]~9_combout ;
wire \REG1|DataOut2[5]~10_combout ;
wire \REG1|Ram[0][4]~q ;
wire \REG1|Mux11~0_combout ;
wire \REG1|Mux11~1_combout ;
wire \REG1|DataOut2[4]~reg0_q ;
wire \REG1|DataOut2[4]~11_combout ;
wire \REG1|Decoder0~2_combout ;
wire \REG1|Ram[2][3]~q ;
wire \REG1|Ram[1][3]~feeder_combout ;
wire \REG1|Ram[1][3]~q ;
wire \REG1|Mux12~0_combout ;
wire \REG1|Mux12~1_combout ;
wire \REG1|DataOut2[3]~reg0_q ;
wire \REG1|DataOut2[3]~12_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[2]~5_combout ;
wire \REG1|Ram[1][2]~feeder_combout ;
wire \REG1|Ram[1][2]~q ;
wire \REG1|Ram[2][2]~feeder_combout ;
wire \REG1|Ram[2][2]~q ;
wire \REG1|Ram[0][2]~feeder_combout ;
wire \REG1|Ram[0][2]~q ;
wire \REG1|Mux13~0_combout ;
wire \REG1|Mux13~1_combout ;
wire \REG1|DataOut2[2]~reg0_q ;
wire \REG1|DataOut2[2]~13_combout ;
wire \REG1|DataOut2[0]~15_combout ;
wire \MEM|Ram_rtl_0|auto_generated|ram_block1a6 ;
wire \MEM|Mux0~12_combout ;
wire \MEM|Equal0~1_combout ;
wire \MEM|DataOut[0]~0_combout ;
wire \MEM|DataOut[1]~reg0_q ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[1]~6_combout ;
wire \REG1|Ram[3][1]~feeder_combout ;
wire \REG1|Ram[3][1]~q ;
wire \REG1|Ram[0][1]~feeder_combout ;
wire \REG1|Ram[0][1]~q ;
wire \REG1|Mux6~0_combout ;
wire \REG1|Mux6~1_combout ;
wire \REG1|DataOut1[1]~reg0_q ;
wire \REG1|DataOut1[1]~14_combout ;
wire \inst|Add0~13 ;
wire \inst|Add0~15 ;
wire \inst|Add0~16_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[3]~4_combout ;
wire \REG1|Ram[3][3]~feeder_combout ;
wire \REG1|Ram[3][3]~q ;
wire \REG1|Mux4~0_combout ;
wire \REG1|Mux4~1_combout ;
wire \REG1|DataOut1[3]~reg0_q ;
wire \REG1|DataOut1[3]~12_combout ;
wire \inst|Add0~17 ;
wire \inst|Add0~18_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[4]~3_combout ;
wire \REG1|Ram[1][4]~feeder_combout ;
wire \REG1|Ram[1][4]~q ;
wire \REG1|Ram[2][4]~q ;
wire \REG1|Mux3~0_combout ;
wire \REG1|Mux3~1_combout ;
wire \REG1|DataOut1[4]~reg0_q ;
wire \REG1|DataOut1[4]~11_combout ;
wire \inst|Add0~19 ;
wire \inst|Add0~20_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[5]~2_combout ;
wire \REG1|Ram[2][5]~q ;
wire \REG1|Ram[3][5]~feeder_combout ;
wire \REG1|Ram[3][5]~q ;
wire \REG1|Ram[0][5]~q ;
wire \REG1|Mux10~0_combout ;
wire \REG1|Mux10~1_combout ;
wire \REG1|DataOut2[5]~reg0_q ;
wire \inst|Add0~2_combout ;
wire \inst|Add0~21 ;
wire \inst|Add0~22_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[6]~1_combout ;
wire \REG1|Ram[3][6]~feeder_combout ;
wire \REG1|Ram[3][6]~q ;
wire \REG1|Ram[0][6]~q ;
wire \REG1|Mux9~0_combout ;
wire \REG1|Mux9~1_combout ;
wire \REG1|DataOut2[6]~reg0_q ;
wire \inst|Add0~1_combout ;
wire \inst|Add0~23 ;
wire \inst|Add0~24_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[7]~0_combout ;
wire \REG1|Ram[3][7]~feeder_combout ;
wire \REG1|Ram[3][7]~q ;
wire \REG1|Ram[0][7]~q ;
wire \REG1|Mux8~0_combout ;
wire \REG1|Ram[2][7]~q ;
wire \REG1|Mux8~1_combout ;
wire \REG1|DataOut2[7]~reg0_q ;
wire \REG1|Ram[1][6]~feeder_combout ;
wire \REG1|Ram[1][6]~q ;
wire \REG1|Ram[2][6]~q ;
wire \REG1|Mux1~0_combout ;
wire \REG1|Mux1~1_combout ;
wire \REG1|DataOut1[6]~reg0_q ;
wire \REG1|Ram[1][5]~feeder_combout ;
wire \REG1|Ram[1][5]~q ;
wire \REG1|Mux2~0_combout ;
wire \REG1|Mux2~1_combout ;
wire \REG1|DataOut1[5]~reg0_q ;
wire \REG1|Ram[3][2]~4_combout ;
wire \REG1|Ram[3][2]~q ;
wire \REG1|Mux5~0_combout ;
wire \REG1|Mux5~1_combout ;
wire \REG1|DataOut1[2]~reg0_q ;
wire \REG1|Mux7~0_combout ;
wire \REG1|Mux7~1_combout ;
wire \REG1|DataOut1[0]~reg0_q ;
wire \inst10|MemRead~q ;
wire \srcALU|LPM_MUX_component|auto_generated|result_node[7]~0_combout ;
wire \srcALU|LPM_MUX_component|auto_generated|result_node[6]~1_combout ;
wire \srcALU|LPM_MUX_component|auto_generated|result_node[5]~2_combout ;
wire \srcALU|LPM_MUX_component|auto_generated|result_node[4]~3_combout ;
wire \srcALU|LPM_MUX_component|auto_generated|result_node[3]~4_combout ;
wire \srcALU|LPM_MUX_component|auto_generated|result_node[2]~5_combout ;
wire \srcALU|LPM_MUX_component|auto_generated|result_node[1]~6_combout ;
wire \srcALU|LPM_MUX_component|auto_generated|result_node[0]~7_combout ;
wire \MEM|Ram[0][7]~feeder_combout ;
wire \MEM|Decoder0~0_combout ;
wire \MEM|Decoder0~1_combout ;
wire \MEM|Ram[0][7]~q ;
wire \MEM|Ram[0][6]~feeder_combout ;
wire \MEM|Ram[0][6]~q ;
wire \MEM|Ram[0][5]~feeder_combout ;
wire \MEM|Ram[0][5]~q ;
wire \MEM|Ram[0][4]~feeder_combout ;
wire \MEM|Ram[0][4]~q ;
wire \MEM|Ram[0][3]~feeder_combout ;
wire \MEM|Ram[0][3]~q ;
wire \MEM|Ram[0][2]~feeder_combout ;
wire \MEM|Ram[0][2]~q ;
wire \MEM|Ram[0][1]~feeder_combout ;
wire \MEM|Ram[0][1]~q ;
wire \MEM|Ram[0][0]~feeder_combout ;
wire \MEM|Ram[0][0]~q ;
wire \MEM|Decoder0~2_combout ;
wire \MEM|Decoder0~3_combout ;
wire \MEM|Ram[1][7]~q ;
wire \MEM|Ram[1][6]~feeder_combout ;
wire \MEM|Ram[1][6]~q ;
wire \MEM|Ram[1][5]~feeder_combout ;
wire \MEM|Ram[1][5]~q ;
wire \MEM|Ram[1][4]~feeder_combout ;
wire \MEM|Ram[1][4]~q ;
wire \MEM|Ram[1][3]~feeder_combout ;
wire \MEM|Ram[1][3]~q ;
wire \MEM|Ram[1][2]~feeder_combout ;
wire \MEM|Ram[1][2]~q ;
wire \MEM|Ram[1][1]~feeder_combout ;
wire \MEM|Ram[1][1]~q ;
wire \MEM|Ram[1][0]~feeder_combout ;
wire \MEM|Ram[1][0]~q ;
wire \MEM|Decoder0~4_combout ;
wire \MEM|Ram[2][7]~q ;
wire \MEM|Ram[2][6]~feeder_combout ;
wire \MEM|Ram[2][6]~q ;
wire \MEM|Ram[2][5]~feeder_combout ;
wire \MEM|Ram[2][5]~q ;
wire \MEM|Ram[2][4]~feeder_combout ;
wire \MEM|Ram[2][4]~q ;
wire \MEM|Ram[2][3]~feeder_combout ;
wire \MEM|Ram[2][3]~q ;
wire \MEM|Ram[2][2]~feeder_combout ;
wire \MEM|Ram[2][2]~q ;
wire \MEM|Ram[2][1]~feeder_combout ;
wire \MEM|Ram[2][1]~q ;
wire \MEM|Ram[2][0]~feeder_combout ;
wire \MEM|Ram[2][0]~q ;
wire \MEM|Ram[3][7]~feeder_combout ;
wire \MEM|Decoder0~5_combout ;
wire \MEM|Decoder0~6_combout ;
wire \MEM|Ram[3][7]~q ;
wire \MEM|Ram[3][6]~feeder_combout ;
wire \MEM|Ram[3][6]~q ;
wire \MEM|Ram[3][5]~feeder_combout ;
wire \MEM|Ram[3][5]~q ;
wire \MEM|Ram[3][4]~feeder_combout ;
wire \MEM|Ram[3][4]~q ;
wire \MEM|Ram[3][3]~feeder_combout ;
wire \MEM|Ram[3][3]~q ;
wire \MEM|Ram[3][2]~feeder_combout ;
wire \MEM|Ram[3][2]~q ;
wire \MEM|Ram[3][1]~feeder_combout ;
wire \MEM|Ram[3][1]~q ;
wire \MEM|Ram[3][0]~feeder_combout ;
wire \MEM|Ram[3][0]~q ;
wire \MEM|Ram[4][7]~feeder_combout ;
wire \MEM|Decoder0~7_combout ;
wire \MEM|Decoder0~8_combout ;
wire \MEM|Ram[4][7]~q ;
wire \MEM|Ram[4][6]~feeder_combout ;
wire \MEM|Ram[4][6]~q ;
wire \MEM|Ram[4][5]~feeder_combout ;
wire \MEM|Ram[4][5]~q ;
wire \MEM|Ram[4][4]~feeder_combout ;
wire \MEM|Ram[4][4]~q ;
wire \MEM|Ram[4][3]~feeder_combout ;
wire \MEM|Ram[4][3]~q ;
wire \MEM|Ram[4][2]~feeder_combout ;
wire \MEM|Ram[4][2]~q ;
wire \MEM|Ram[4][1]~feeder_combout ;
wire \MEM|Ram[4][1]~q ;
wire \MEM|Ram[4][0]~feeder_combout ;
wire \MEM|Ram[4][0]~q ;
wire \REG1|Ram[0][3]~feeder_combout ;
wire \REG1|Ram[0][3]~q ;
wire \REG1|Ram[1][0]~feeder_combout ;
wire \REG1|Ram[1][0]~q ;
wire \REG1|Ram[2][1]~2_combout ;
wire \REG1|Ram[2][1]~q ;
wire \REG1|Ram[2][0]~3_combout ;
wire \REG1|Ram[2][0]~q ;
wire \REG1|Ram[3][4]~feeder_combout ;
wire \REG1|Ram[3][4]~q ;
wire [0:24] \MEM|Ram_rtl_0_bypass ;
wire [7:0] \inst15|DATAOUT ;
wire [7:0] \inst13|DATAOUT ;
wire [7:0] \inst12|DATAOUT ;
wire [7:0] \inst11|DATAOUT ;
wire [3:0] \inst9|outinstruction ;
wire [1:0] \inst9|ALop ;
wire [7:0] \inst4|PCOUT ;
wire [3:0] \inst10|outinstruction ;
wire [7:0] \inst16|DATAOUT ;
wire [7:0] \inst|DATAOUT ;

wire [17:0] \inst1|Mux7_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [35:0] \MEM|Ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \inst1|Mux7_rtl_0|auto_generated|ram_block1a0~portadataout  = \inst1|Mux7_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst1|Mux7_rtl_0|auto_generated|ram_block1a1  = \inst1|Mux7_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst1|Mux7_rtl_0|auto_generated|ram_block1a2  = \inst1|Mux7_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst1|Mux7_rtl_0|auto_generated|ram_block1a3  = \inst1|Mux7_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];

assign \MEM|Ram_rtl_0|auto_generated|ram_block1a0~portbdataout  = \MEM|Ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \MEM|Ram_rtl_0|auto_generated|ram_block1a1  = \MEM|Ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \MEM|Ram_rtl_0|auto_generated|ram_block1a2  = \MEM|Ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \MEM|Ram_rtl_0|auto_generated|ram_block1a3  = \MEM|Ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \MEM|Ram_rtl_0|auto_generated|ram_block1a4  = \MEM|Ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \MEM|Ram_rtl_0|auto_generated|ram_block1a5  = \MEM|Ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \MEM|Ram_rtl_0|auto_generated|ram_block1a6  = \MEM|Ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \MEM|Ram_rtl_0|auto_generated|ram_block1a7  = \MEM|Ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

// Location: M9K_X74_Y40_N0
cycloneiv_ram_block \MEM|Ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\inst10|MemWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\inst11|DATAOUT [0],\inst11|DATAOUT [1],\inst11|DATAOUT [2],\inst11|DATAOUT [3],\inst11|DATAOUT [4],\inst11|DATAOUT [5],\inst11|DATAOUT [6],\inst11|DATAOUT [7]}),
	.portaaddr({\inst|DATAOUT [7],\inst|DATAOUT [6],\inst|DATAOUT [5],\inst|DATAOUT [4],\inst|DATAOUT [3],\inst|DATAOUT [2],\inst|DATAOUT [1],\inst|DATAOUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\inst|Add0~24_combout ,\inst|Add0~22_combout ,\inst|Add0~20_combout ,\inst|Add0~18_combout ,\inst|Add0~16_combout ,\inst|Add0~14_combout ,\inst|Add0~12_combout ,\inst|Add0~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|Ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|Ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \MEM|Ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \MEM|Ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "RAM:MEM|altsyncram:Ram_rtl_0|altsyncram_41h1:auto_generated|ALTSYNCRAM";
defparam \MEM|Ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \MEM|Ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \MEM|Ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \MEM|Ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \MEM|Ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \MEM|Ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \MEM|Ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \MEM|Ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \MEM|Ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \MEM|Ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \MEM|Ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \MEM|Ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \MEM|Ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \MEM|Ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|Ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \MEM|Ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \MEM|Ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \MEM|Ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \MEM|Ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \MEM|Ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \MEM|Ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \MEM|Ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \MEM|Ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \MEM|Ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \MEM|Ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \MEM|Ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|Ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \MEM|Ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X75_Y40_N13
dffeas \MEM|DataOut[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Mux0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM|DataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|DataOut[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|DataOut[7]~reg0 .is_wysiwyg = "true";
defparam \MEM|DataOut[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y40_N15
dffeas \MEM|DataOut[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Mux0~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM|DataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|DataOut[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|DataOut[6]~reg0 .is_wysiwyg = "true";
defparam \MEM|DataOut[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y40_N25
dffeas \MEM|DataOut[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Mux0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM|DataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|DataOut[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|DataOut[5]~reg0 .is_wysiwyg = "true";
defparam \MEM|DataOut[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y40_N17
dffeas \MEM|DataOut[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Mux0~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM|DataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|DataOut[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|DataOut[4]~reg0 .is_wysiwyg = "true";
defparam \MEM|DataOut[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y40_N7
dffeas \MEM|DataOut[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Mux0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM|DataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|DataOut[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|DataOut[3]~reg0 .is_wysiwyg = "true";
defparam \MEM|DataOut[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y40_N27
dffeas \MEM|DataOut[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Mux0~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM|DataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|DataOut[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|DataOut[2]~reg0 .is_wysiwyg = "true";
defparam \MEM|DataOut[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y40_N7
dffeas \MEM|DataOut[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Mux0~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM|DataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|DataOut[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|DataOut[0]~reg0 .is_wysiwyg = "true";
defparam \MEM|DataOut[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N10
cycloneiv_lcell_comb \MEM|Equal0~0 (
// Equation(s):
// \MEM|Equal0~0_combout  = (!\inst|DATAOUT [4] & (!\inst|DATAOUT [6] & (!\inst|DATAOUT [3] & !\inst|DATAOUT [5])))

	.dataa(\inst|DATAOUT [4]),
	.datab(\inst|DATAOUT [6]),
	.datac(\inst|DATAOUT [3]),
	.datad(\inst|DATAOUT [5]),
	.cin(gnd),
	.combout(\MEM|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Equal0~0 .lut_mask = 16'h0001;
defparam \MEM|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y40_N9
dffeas \MEM|Ram_rtl_0_bypass[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Ram_rtl_0_bypass[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \MEM|Ram_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y40_N25
dffeas \MEM|Ram_rtl_0_bypass[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|DATAOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \MEM|Ram_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y40_N31
dffeas \MEM|Ram_rtl_0_bypass[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|DATAOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \MEM|Ram_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y40_N5
dffeas \MEM|Ram_rtl_0_bypass[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|Add0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \MEM|Ram_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y40_N17
dffeas \MEM|Ram_rtl_0_bypass[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \MEM|Ram_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N4
cycloneiv_lcell_comb \MEM|Mux0~0 (
// Equation(s):
// \MEM|Mux0~0_combout  = (\MEM|Ram_rtl_0_bypass [1] & (\MEM|Ram_rtl_0_bypass [2] & (\MEM|Ram_rtl_0_bypass [3] $ (!\MEM|Ram_rtl_0_bypass [4])))) # (!\MEM|Ram_rtl_0_bypass [1] & (!\MEM|Ram_rtl_0_bypass [2] & (\MEM|Ram_rtl_0_bypass [3] $ 
// (!\MEM|Ram_rtl_0_bypass [4]))))

	.dataa(\MEM|Ram_rtl_0_bypass [1]),
	.datab(\MEM|Ram_rtl_0_bypass [3]),
	.datac(\MEM|Ram_rtl_0_bypass [4]),
	.datad(\MEM|Ram_rtl_0_bypass [2]),
	.cin(gnd),
	.combout(\MEM|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Mux0~0 .lut_mask = 16'h8241;
defparam \MEM|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y40_N27
dffeas \MEM|Ram_rtl_0_bypass[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|DATAOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \MEM|Ram_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y40_N25
dffeas \MEM|Ram_rtl_0_bypass[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Ram_rtl_0_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \MEM|Ram_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y40_N31
dffeas \MEM|Ram_rtl_0_bypass[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|DATAOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \MEM|Ram_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y40_N21
dffeas \MEM|Ram_rtl_0_bypass[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \MEM|Ram_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N30
cycloneiv_lcell_comb \MEM|Mux0~1 (
// Equation(s):
// \MEM|Mux0~1_combout  = \MEM|Ram_rtl_0_bypass [6] $ (\MEM|Ram_rtl_0_bypass [5])

	.dataa(\MEM|Ram_rtl_0_bypass [6]),
	.datab(gnd),
	.datac(\MEM|Ram_rtl_0_bypass [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Mux0~1 .lut_mask = 16'h5A5A;
defparam \MEM|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N26
cycloneiv_lcell_comb \MEM|Mux0~2 (
// Equation(s):
// \MEM|Mux0~2_combout  = (!\MEM|Mux0~1_combout  & (\MEM|Mux0~0_combout  & (\MEM|Ram_rtl_0_bypass [8] $ (!\MEM|Ram_rtl_0_bypass [7]))))

	.dataa(\MEM|Mux0~1_combout ),
	.datab(\MEM|Ram_rtl_0_bypass [8]),
	.datac(\MEM|Ram_rtl_0_bypass [7]),
	.datad(\MEM|Mux0~0_combout ),
	.cin(gnd),
	.combout(\MEM|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Mux0~2 .lut_mask = 16'h4100;
defparam \MEM|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y40_N23
dffeas \MEM|Ram_rtl_0_bypass[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|DATAOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \MEM|Ram_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y40_N11
dffeas \MEM|Ram_rtl_0_bypass[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|DATAOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \MEM|Ram_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N12
cycloneiv_lcell_comb \MEM|Mux0~6 (
// Equation(s):
// \MEM|Mux0~6_combout  = (\MEM|Mux0~5_combout  & (\MEM|Ram_rtl_0_bypass [17])) # (!\MEM|Mux0~5_combout  & ((\MEM|Ram_rtl_0|auto_generated|ram_block1a0~portbdataout )))

	.dataa(gnd),
	.datab(\MEM|Mux0~5_combout ),
	.datac(\MEM|Ram_rtl_0_bypass [17]),
	.datad(\MEM|Ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\MEM|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Mux0~6 .lut_mask = 16'hF3C0;
defparam \MEM|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y40_N29
dffeas \MEM|Ram_rtl_0_bypass[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst11|DATAOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \MEM|Ram_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N14
cycloneiv_lcell_comb \MEM|Mux0~7 (
// Equation(s):
// \MEM|Mux0~7_combout  = (\MEM|Mux0~5_combout  & ((\MEM|Ram_rtl_0_bypass [18]))) # (!\MEM|Mux0~5_combout  & (\MEM|Ram_rtl_0|auto_generated|ram_block1a1 ))

	.dataa(gnd),
	.datab(\MEM|Mux0~5_combout ),
	.datac(\MEM|Ram_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\MEM|Ram_rtl_0_bypass [18]),
	.cin(gnd),
	.combout(\MEM|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Mux0~7 .lut_mask = 16'hFC30;
defparam \MEM|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y40_N5
dffeas \MEM|Ram_rtl_0_bypass[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Ram_rtl_0_bypass[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \MEM|Ram_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N24
cycloneiv_lcell_comb \MEM|Mux0~8 (
// Equation(s):
// \MEM|Mux0~8_combout  = (\MEM|Mux0~5_combout  & (\MEM|Ram_rtl_0_bypass [19])) # (!\MEM|Mux0~5_combout  & ((\MEM|Ram_rtl_0|auto_generated|ram_block1a2 )))

	.dataa(gnd),
	.datab(\MEM|Mux0~5_combout ),
	.datac(\MEM|Ram_rtl_0_bypass [19]),
	.datad(\MEM|Ram_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\MEM|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Mux0~8 .lut_mask = 16'hF3C0;
defparam \MEM|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y40_N31
dffeas \MEM|Ram_rtl_0_bypass[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Ram_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \MEM|Ram_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N16
cycloneiv_lcell_comb \MEM|Mux0~9 (
// Equation(s):
// \MEM|Mux0~9_combout  = (\MEM|Mux0~5_combout  & (\MEM|Ram_rtl_0_bypass [20])) # (!\MEM|Mux0~5_combout  & ((\MEM|Ram_rtl_0|auto_generated|ram_block1a3 )))

	.dataa(gnd),
	.datab(\MEM|Mux0~5_combout ),
	.datac(\MEM|Ram_rtl_0_bypass [20]),
	.datad(\MEM|Ram_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\MEM|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Mux0~9 .lut_mask = 16'hF3C0;
defparam \MEM|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y40_N15
dffeas \MEM|Ram_rtl_0_bypass[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Ram_rtl_0_bypass[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \MEM|Ram_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N6
cycloneiv_lcell_comb \MEM|Mux0~10 (
// Equation(s):
// \MEM|Mux0~10_combout  = (\MEM|Mux0~5_combout  & (\MEM|Ram_rtl_0_bypass [21])) # (!\MEM|Mux0~5_combout  & ((\MEM|Ram_rtl_0|auto_generated|ram_block1a4 )))

	.dataa(gnd),
	.datab(\MEM|Mux0~5_combout ),
	.datac(\MEM|Ram_rtl_0_bypass [21]),
	.datad(\MEM|Ram_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\MEM|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Mux0~10 .lut_mask = 16'hF3C0;
defparam \MEM|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y40_N5
dffeas \MEM|Ram_rtl_0_bypass[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst11|DATAOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \MEM|Ram_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N26
cycloneiv_lcell_comb \MEM|Mux0~11 (
// Equation(s):
// \MEM|Mux0~11_combout  = (\MEM|Mux0~5_combout  & (\MEM|Ram_rtl_0_bypass [22])) # (!\MEM|Mux0~5_combout  & ((\MEM|Ram_rtl_0|auto_generated|ram_block1a5 )))

	.dataa(gnd),
	.datab(\MEM|Mux0~5_combout ),
	.datac(\MEM|Ram_rtl_0_bypass [22]),
	.datad(\MEM|Ram_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\MEM|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Mux0~11 .lut_mask = 16'hF3C0;
defparam \MEM|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y40_N29
dffeas \MEM|Ram_rtl_0_bypass[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Ram_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \MEM|Ram_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N6
cycloneiv_lcell_comb \MEM|Mux0~13 (
// Equation(s):
// \MEM|Mux0~13_combout  = (\MEM|Mux0~5_combout  & (\MEM|Ram_rtl_0_bypass [24])) # (!\MEM|Mux0~5_combout  & ((\MEM|Ram_rtl_0|auto_generated|ram_block1a7 )))

	.dataa(gnd),
	.datab(\MEM|Ram_rtl_0_bypass [24]),
	.datac(\MEM|Mux0~5_combout ),
	.datad(\MEM|Ram_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\MEM|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Mux0~13 .lut_mask = 16'hCFC0;
defparam \MEM|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N18
cycloneiv_lcell_comb \REG1|DataOut1[6]~9 (
// Equation(s):
// \REG1|DataOut1[6]~9_combout  = (\REG1|DataOut1[6]~reg0_q ) # (!\REG1|DataOut2[7]~en_q )

	.dataa(\REG1|DataOut1[6]~reg0_q ),
	.datab(\REG1|DataOut2[7]~en_q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG1|DataOut1[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|DataOut1[6]~9 .lut_mask = 16'hBBBB;
defparam \REG1|DataOut1[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N12
cycloneiv_lcell_comb \REG1|DataOut1[5]~10 (
// Equation(s):
// \REG1|DataOut1[5]~10_combout  = (\REG1|DataOut1[5]~reg0_q ) # (!\REG1|DataOut2[7]~en_q )

	.dataa(gnd),
	.datab(\REG1|DataOut2[7]~en_q ),
	.datac(gnd),
	.datad(\REG1|DataOut1[5]~reg0_q ),
	.cin(gnd),
	.combout(\REG1|DataOut1[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|DataOut1[5]~10 .lut_mask = 16'hFF33;
defparam \REG1|DataOut1[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N10
cycloneiv_lcell_comb \inst|Add0~3 (
// Equation(s):
// \inst|Add0~3_combout  = \inst9|ALop [0] $ (((!\inst9|ALUSrc~q  & ((\REG1|DataOut2[4]~reg0_q ) # (!\REG1|DataOut2[7]~en_q )))))

	.dataa(\inst9|ALop [0]),
	.datab(\REG1|DataOut2[7]~en_q ),
	.datac(\REG1|DataOut2[4]~reg0_q ),
	.datad(\inst9|ALUSrc~q ),
	.cin(gnd),
	.combout(\inst|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~3 .lut_mask = 16'hAA59;
defparam \inst|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N12
cycloneiv_lcell_comb \inst|Add0~4 (
// Equation(s):
// \inst|Add0~4_combout  = \inst9|ALop [0] $ (((!\inst9|ALUSrc~q  & ((\REG1|DataOut2[3]~reg0_q ) # (!\REG1|DataOut2[7]~en_q )))))

	.dataa(\inst9|ALop [0]),
	.datab(\REG1|DataOut2[7]~en_q ),
	.datac(\REG1|DataOut2[3]~reg0_q ),
	.datad(\inst9|ALUSrc~q ),
	.cin(gnd),
	.combout(\inst|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~4 .lut_mask = 16'hAA59;
defparam \inst|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N6
cycloneiv_lcell_comb \REG1|DataOut1[2]~13 (
// Equation(s):
// \REG1|DataOut1[2]~13_combout  = (\REG1|DataOut1[2]~reg0_q ) # (!\REG1|DataOut2[7]~en_q )

	.dataa(\REG1|DataOut1[2]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG1|DataOut2[7]~en_q ),
	.cin(gnd),
	.combout(\REG1|DataOut1[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|DataOut1[2]~13 .lut_mask = 16'hAAFF;
defparam \REG1|DataOut1[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y42_N24
cycloneiv_lcell_comb \inst|Add0~6 (
// Equation(s):
// \inst|Add0~6_combout  = \inst9|ALop [0] $ (((!\inst9|ALUSrc~q  & ((\REG1|DataOut2[1]~reg0_q ) # (!\REG1|DataOut2[7]~en_q )))))

	.dataa(\REG1|DataOut2[7]~en_q ),
	.datab(\inst9|ALUSrc~q ),
	.datac(\inst9|ALop [0]),
	.datad(\REG1|DataOut2[1]~reg0_q ),
	.cin(gnd),
	.combout(\inst|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~6 .lut_mask = 16'hC3E1;
defparam \inst|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N0
cycloneiv_lcell_comb \REG1|DataOut1[0]~15 (
// Equation(s):
// \REG1|DataOut1[0]~15_combout  = (\REG1|DataOut1[0]~reg0_q ) # (!\REG1|DataOut2[7]~en_q )

	.dataa(\REG1|DataOut1[0]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG1|DataOut2[7]~en_q ),
	.cin(gnd),
	.combout(\REG1|DataOut1[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|DataOut1[0]~15 .lut_mask = 16'hAAFF;
defparam \REG1|DataOut1[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N24
cycloneiv_lcell_comb \MEM|Ram_rtl_0_bypass[8]~feeder (
// Equation(s):
// \MEM|Ram_rtl_0_bypass[8]~feeder_combout  = \inst|Add0~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|Add0~16_combout ),
	.cin(gnd),
	.combout(\MEM|Ram_rtl_0_bypass[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Ram_rtl_0_bypass[8]~feeder .lut_mask = 16'hFF00;
defparam \MEM|Ram_rtl_0_bypass[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N8
cycloneiv_lcell_comb \MEM|Ram_rtl_0_bypass[17]~feeder (
// Equation(s):
// \MEM|Ram_rtl_0_bypass[17]~feeder_combout  = \inst11|DATAOUT [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|DATAOUT [7]),
	.cin(gnd),
	.combout(\MEM|Ram_rtl_0_bypass[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Ram_rtl_0_bypass[17]~feeder .lut_mask = 16'hFF00;
defparam \MEM|Ram_rtl_0_bypass[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N4
cycloneiv_lcell_comb \MEM|Ram_rtl_0_bypass[19]~feeder (
// Equation(s):
// \MEM|Ram_rtl_0_bypass[19]~feeder_combout  = \inst11|DATAOUT [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|DATAOUT [5]),
	.cin(gnd),
	.combout(\MEM|Ram_rtl_0_bypass[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Ram_rtl_0_bypass[19]~feeder .lut_mask = 16'hFF00;
defparam \MEM|Ram_rtl_0_bypass[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N30
cycloneiv_lcell_comb \MEM|Ram_rtl_0_bypass[20]~feeder (
// Equation(s):
// \MEM|Ram_rtl_0_bypass[20]~feeder_combout  = \inst11|DATAOUT [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|DATAOUT [4]),
	.cin(gnd),
	.combout(\MEM|Ram_rtl_0_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Ram_rtl_0_bypass[20]~feeder .lut_mask = 16'hFF00;
defparam \MEM|Ram_rtl_0_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N14
cycloneiv_lcell_comb \MEM|Ram_rtl_0_bypass[21]~feeder (
// Equation(s):
// \MEM|Ram_rtl_0_bypass[21]~feeder_combout  = \inst11|DATAOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|DATAOUT [3]),
	.cin(gnd),
	.combout(\MEM|Ram_rtl_0_bypass[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Ram_rtl_0_bypass[21]~feeder .lut_mask = 16'hFF00;
defparam \MEM|Ram_rtl_0_bypass[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N28
cycloneiv_lcell_comb \MEM|Ram_rtl_0_bypass[24]~feeder (
// Equation(s):
// \MEM|Ram_rtl_0_bypass[24]~feeder_combout  = \inst11|DATAOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|DATAOUT [0]),
	.cin(gnd),
	.combout(\MEM|Ram_rtl_0_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Ram_rtl_0_bypass[24]~feeder .lut_mask = 16'hFF00;
defparam \MEM|Ram_rtl_0_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X81_Y46_N2
cycloneiv_io_obuf \ad[7]~output (
	.i(\inst1|DataOut[7]~reg0_q ),
	.oe(\inst1|DataOut[7]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ad[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ad[7]~output .bus_hold = "false";
defparam \ad[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y46_N9
cycloneiv_io_obuf \ad[6]~output (
	.i(\inst1|Mux7_rtl_0|auto_generated|ram_block1a1 ),
	.oe(\inst1|DataOut[6]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ad[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ad[6]~output .bus_hold = "false";
defparam \ad[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y43_N2
cycloneiv_io_obuf \ad[5]~output (
	.i(\inst1|DataOut[5]~reg0_q ),
	.oe(\inst1|DataOut[5]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ad[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ad[5]~output .bus_hold = "false";
defparam \ad[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y61_N9
cycloneiv_io_obuf \ad[4]~output (
	.i(!\inst1|DataOut[4]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ad[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ad[4]~output .bus_hold = "false";
defparam \ad[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X81_Y42_N2
cycloneiv_io_obuf \ad[3]~output (
	.i(\inst1|Mux7_rtl_0|auto_generated|ram_block1a2 ),
	.oe(\inst1|DataOut[3]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ad[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ad[3]~output .bus_hold = "false";
defparam \ad[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y47_N2
cycloneiv_io_obuf \ad[2]~output (
	.i(\inst1|DataOut[2]~reg0_q ),
	.oe(\inst1|DataOut[2]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ad[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ad[2]~output .bus_hold = "false";
defparam \ad[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y46_N16
cycloneiv_io_obuf \ad[1]~output (
	.i(\inst1|Mux7_rtl_0|auto_generated|ram_block1a3 ),
	.oe(\inst1|DataOut[1]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ad[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ad[1]~output .bus_hold = "false";
defparam \ad[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y42_N9
cycloneiv_io_obuf \ad[0]~output (
	.i(\inst1|Mux7_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.oe(\inst1|DataOut[0]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ad[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ad[0]~output .bus_hold = "false";
defparam \ad[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y64_N9
cycloneiv_io_obuf \dataout[7]~output (
	.i(\REG1|DataOut2[7]~reg0_q ),
	.oe(\REG1|DataOut2[7]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataout[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataout[7]~output .bus_hold = "false";
defparam \dataout[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y59_N9
cycloneiv_io_obuf \dataout[6]~output (
	.i(\REG1|DataOut2[6]~reg0_q ),
	.oe(\REG1|DataOut2[7]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataout[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataout[6]~output .bus_hold = "false";
defparam \dataout[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y61_N16
cycloneiv_io_obuf \dataout[5]~output (
	.i(\REG1|DataOut2[5]~reg0_q ),
	.oe(\REG1|DataOut2[7]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataout[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataout[5]~output .bus_hold = "false";
defparam \dataout[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y55_N2
cycloneiv_io_obuf \dataout[4]~output (
	.i(\REG1|DataOut2[4]~reg0_q ),
	.oe(\REG1|DataOut2[7]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataout[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataout[4]~output .bus_hold = "false";
defparam \dataout[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y52_N9
cycloneiv_io_obuf \dataout[3]~output (
	.i(\REG1|DataOut2[3]~reg0_q ),
	.oe(\REG1|DataOut2[7]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataout[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataout[3]~output .bus_hold = "false";
defparam \dataout[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y49_N9
cycloneiv_io_obuf \dataout[2]~output (
	.i(\REG1|DataOut2[2]~reg0_q ),
	.oe(\REG1|DataOut2[7]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataout[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataout[2]~output .bus_hold = "false";
defparam \dataout[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y49_N2
cycloneiv_io_obuf \dataout[1]~output (
	.i(\REG1|DataOut2[1]~reg0_q ),
	.oe(\REG1|DataOut2[7]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataout[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataout[1]~output .bus_hold = "false";
defparam \dataout[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y52_N2
cycloneiv_io_obuf \dataout[0]~output (
	.i(\REG1|DataOut2[0]~reg0_q ),
	.oe(\REG1|DataOut2[7]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataout[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataout[0]~output .bus_hold = "false";
defparam \dataout[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y63_N2
cycloneiv_io_obuf \datout2[7]~output (
	.i(\REG1|DataOut1[7]~reg0_q ),
	.oe(\REG1|DataOut2[7]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\datout2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \datout2[7]~output .bus_hold = "false";
defparam \datout2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y58_N2
cycloneiv_io_obuf \datout2[6]~output (
	.i(\REG1|DataOut1[6]~reg0_q ),
	.oe(\REG1|DataOut2[7]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\datout2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \datout2[6]~output .bus_hold = "false";
defparam \datout2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y58_N9
cycloneiv_io_obuf \datout2[5]~output (
	.i(\REG1|DataOut1[5]~reg0_q ),
	.oe(\REG1|DataOut2[7]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\datout2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \datout2[5]~output .bus_hold = "false";
defparam \datout2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y64_N23
cycloneiv_io_obuf \datout2[4]~output (
	.i(\REG1|DataOut1[4]~reg0_q ),
	.oe(\REG1|DataOut2[7]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\datout2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \datout2[4]~output .bus_hold = "false";
defparam \datout2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y61_N2
cycloneiv_io_obuf \datout2[3]~output (
	.i(\REG1|DataOut1[3]~reg0_q ),
	.oe(\REG1|DataOut2[7]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\datout2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \datout2[3]~output .bus_hold = "false";
defparam \datout2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y64_N16
cycloneiv_io_obuf \datout2[2]~output (
	.i(\REG1|DataOut1[2]~reg0_q ),
	.oe(\REG1|DataOut2[7]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\datout2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \datout2[2]~output .bus_hold = "false";
defparam \datout2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y59_N16
cycloneiv_io_obuf \datout2[1]~output (
	.i(\REG1|DataOut1[1]~reg0_q ),
	.oe(\REG1|DataOut2[7]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\datout2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \datout2[1]~output .bus_hold = "false";
defparam \datout2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y59_N2
cycloneiv_io_obuf \datout2[0]~output (
	.i(\REG1|DataOut1[0]~reg0_q ),
	.oe(\REG1|DataOut2[7]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\datout2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \datout2[0]~output .bus_hold = "false";
defparam \datout2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y64_N2
cycloneiv_io_obuf \Alu~output (
	.i(\inst9|ALUSrc~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu~output .bus_hold = "false";
defparam \Alu~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y52_N16
cycloneiv_io_obuf \memwe~output (
	.i(\inst10|MemWrite~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memwe~output_o ),
	.obar());
// synopsys translate_off
defparam \memwe~output .bus_hold = "false";
defparam \memwe~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y56_N9
cycloneiv_io_obuf \memre~output (
	.i(\inst10|MemRead~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memre~output_o ),
	.obar());
// synopsys translate_off
defparam \memre~output .bus_hold = "false";
defparam \memre~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y14_N9
cycloneiv_io_obuf \regwe~output (
	.i(\inst2|RegWrite~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regwe~output_o ),
	.obar());
// synopsys translate_off
defparam \regwe~output .bus_hold = "false";
defparam \regwe~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y67_N16
cycloneiv_io_obuf \ALudata[7]~output (
	.i(\srcALU|LPM_MUX_component|auto_generated|result_node[7]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALudata[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALudata[7]~output .bus_hold = "false";
defparam \ALudata[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y17_N2
cycloneiv_io_obuf \ALudata[6]~output (
	.i(\srcALU|LPM_MUX_component|auto_generated|result_node[6]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALudata[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALudata[6]~output .bus_hold = "false";
defparam \ALudata[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y67_N23
cycloneiv_io_obuf \ALudata[5]~output (
	.i(\srcALU|LPM_MUX_component|auto_generated|result_node[5]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALudata[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALudata[5]~output .bus_hold = "false";
defparam \ALudata[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y16_N2
cycloneiv_io_obuf \ALudata[4]~output (
	.i(\srcALU|LPM_MUX_component|auto_generated|result_node[4]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALudata[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALudata[4]~output .bus_hold = "false";
defparam \ALudata[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y20_N2
cycloneiv_io_obuf \ALudata[3]~output (
	.i(\srcALU|LPM_MUX_component|auto_generated|result_node[3]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALudata[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALudata[3]~output .bus_hold = "false";
defparam \ALudata[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y16_N9
cycloneiv_io_obuf \ALudata[2]~output (
	.i(\srcALU|LPM_MUX_component|auto_generated|result_node[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALudata[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALudata[2]~output .bus_hold = "false";
defparam \ALudata[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y17_N9
cycloneiv_io_obuf \ALudata[1]~output (
	.i(\srcALU|LPM_MUX_component|auto_generated|result_node[1]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALudata[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALudata[1]~output .bus_hold = "false";
defparam \ALudata[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y65_N2
cycloneiv_io_obuf \ALudata[0]~output (
	.i(\srcALU|LPM_MUX_component|auto_generated|result_node[0]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALudata[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALudata[0]~output .bus_hold = "false";
defparam \ALudata[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y6_N2
cycloneiv_io_obuf \m0[7]~output (
	.i(\MEM|Ram[0][7]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \m0[7]~output .bus_hold = "false";
defparam \m0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y7_N2
cycloneiv_io_obuf \m0[6]~output (
	.i(\MEM|Ram[0][6]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \m0[6]~output .bus_hold = "false";
defparam \m0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y4_N16
cycloneiv_io_obuf \m0[5]~output (
	.i(\MEM|Ram[0][5]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \m0[5]~output .bus_hold = "false";
defparam \m0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y6_N9
cycloneiv_io_obuf \m0[4]~output (
	.i(\MEM|Ram[0][4]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \m0[4]~output .bus_hold = "false";
defparam \m0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y9_N9
cycloneiv_io_obuf \m0[3]~output (
	.i(\MEM|Ram[0][3]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \m0[3]~output .bus_hold = "false";
defparam \m0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y9_N2
cycloneiv_io_obuf \m0[2]~output (
	.i(\MEM|Ram[0][2]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \m0[2]~output .bus_hold = "false";
defparam \m0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y5_N2
cycloneiv_io_obuf \m0[1]~output (
	.i(\MEM|Ram[0][1]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \m0[1]~output .bus_hold = "false";
defparam \m0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneiv_io_obuf \m0[0]~output (
	.i(\MEM|Ram[0][0]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \m0[0]~output .bus_hold = "false";
defparam \m0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y4_N9
cycloneiv_io_obuf \m1[7]~output (
	.i(\MEM|Ram[1][7]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \m1[7]~output .bus_hold = "false";
defparam \m1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y2_N23
cycloneiv_io_obuf \m1[6]~output (
	.i(\MEM|Ram[1][6]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \m1[6]~output .bus_hold = "false";
defparam \m1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneiv_io_obuf \m1[5]~output (
	.i(\MEM|Ram[1][5]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \m1[5]~output .bus_hold = "false";
defparam \m1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y2_N16
cycloneiv_io_obuf \m1[4]~output (
	.i(\MEM|Ram[1][4]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \m1[4]~output .bus_hold = "false";
defparam \m1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneiv_io_obuf \m1[3]~output (
	.i(\MEM|Ram[1][3]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \m1[3]~output .bus_hold = "false";
defparam \m1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneiv_io_obuf \m1[2]~output (
	.i(\MEM|Ram[1][2]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \m1[2]~output .bus_hold = "false";
defparam \m1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cycloneiv_io_obuf \m1[1]~output (
	.i(\MEM|Ram[1][1]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \m1[1]~output .bus_hold = "false";
defparam \m1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y2_N2
cycloneiv_io_obuf \m1[0]~output (
	.i(\MEM|Ram[1][0]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \m1[0]~output .bus_hold = "false";
defparam \m1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y4_N23
cycloneiv_io_obuf \m2[7]~output (
	.i(\MEM|Ram[2][7]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \m2[7]~output .bus_hold = "false";
defparam \m2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N9
cycloneiv_io_obuf \m2[6]~output (
	.i(\MEM|Ram[2][6]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \m2[6]~output .bus_hold = "false";
defparam \m2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y4_N2
cycloneiv_io_obuf \m2[5]~output (
	.i(\MEM|Ram[2][5]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \m2[5]~output .bus_hold = "false";
defparam \m2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneiv_io_obuf \m2[4]~output (
	.i(\MEM|Ram[2][4]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \m2[4]~output .bus_hold = "false";
defparam \m2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N9
cycloneiv_io_obuf \m2[3]~output (
	.i(\MEM|Ram[2][3]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \m2[3]~output .bus_hold = "false";
defparam \m2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N23
cycloneiv_io_obuf \m2[2]~output (
	.i(\MEM|Ram[2][2]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \m2[2]~output .bus_hold = "false";
defparam \m2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneiv_io_obuf \m2[1]~output (
	.i(\MEM|Ram[2][1]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \m2[1]~output .bus_hold = "false";
defparam \m2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y2_N9
cycloneiv_io_obuf \m2[0]~output (
	.i(\MEM|Ram[2][0]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \m2[0]~output .bus_hold = "false";
defparam \m2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N2
cycloneiv_io_obuf \m3[7]~output (
	.i(\MEM|Ram[3][7]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m3[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \m3[7]~output .bus_hold = "false";
defparam \m3[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneiv_io_obuf \m3[6]~output (
	.i(\MEM|Ram[3][6]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \m3[6]~output .bus_hold = "false";
defparam \m3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y6_N16
cycloneiv_io_obuf \m3[5]~output (
	.i(\MEM|Ram[3][5]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \m3[5]~output .bus_hold = "false";
defparam \m3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N2
cycloneiv_io_obuf \m3[4]~output (
	.i(\MEM|Ram[3][4]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \m3[4]~output .bus_hold = "false";
defparam \m3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y8_N9
cycloneiv_io_obuf \m3[3]~output (
	.i(\MEM|Ram[3][3]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \m3[3]~output .bus_hold = "false";
defparam \m3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneiv_io_obuf \m3[2]~output (
	.i(\MEM|Ram[3][2]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \m3[2]~output .bus_hold = "false";
defparam \m3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y8_N2
cycloneiv_io_obuf \m3[1]~output (
	.i(\MEM|Ram[3][1]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \m3[1]~output .bus_hold = "false";
defparam \m3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N9
cycloneiv_io_obuf \m3[0]~output (
	.i(\MEM|Ram[3][0]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \m3[0]~output .bus_hold = "false";
defparam \m3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cycloneiv_io_obuf \m4[7]~output (
	.i(\MEM|Ram[4][7]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m4[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \m4[7]~output .bus_hold = "false";
defparam \m4[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneiv_io_obuf \m4[6]~output (
	.i(\MEM|Ram[4][6]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \m4[6]~output .bus_hold = "false";
defparam \m4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N16
cycloneiv_io_obuf \m4[5]~output (
	.i(\MEM|Ram[4][5]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \m4[5]~output .bus_hold = "false";
defparam \m4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N2
cycloneiv_io_obuf \m4[4]~output (
	.i(\MEM|Ram[4][4]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \m4[4]~output .bus_hold = "false";
defparam \m4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N9
cycloneiv_io_obuf \m4[3]~output (
	.i(\MEM|Ram[4][3]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \m4[3]~output .bus_hold = "false";
defparam \m4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y3_N2
cycloneiv_io_obuf \m4[2]~output (
	.i(\MEM|Ram[4][2]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \m4[2]~output .bus_hold = "false";
defparam \m4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N16
cycloneiv_io_obuf \m4[1]~output (
	.i(\MEM|Ram[4][1]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \m4[1]~output .bus_hold = "false";
defparam \m4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N16
cycloneiv_io_obuf \m4[0]~output (
	.i(\MEM|Ram[4][0]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \m4[0]~output .bus_hold = "false";
defparam \m4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y67_N23
cycloneiv_io_obuf \pcvalue[7]~output (
	.i(\inst4|PCOUT [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pcvalue[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pcvalue[7]~output .bus_hold = "false";
defparam \pcvalue[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y62_N2
cycloneiv_io_obuf \pcvalue[6]~output (
	.i(\inst4|PCOUT [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pcvalue[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pcvalue[6]~output .bus_hold = "false";
defparam \pcvalue[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y67_N23
cycloneiv_io_obuf \pcvalue[5]~output (
	.i(\inst4|PCOUT [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pcvalue[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pcvalue[5]~output .bus_hold = "false";
defparam \pcvalue[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y65_N23
cycloneiv_io_obuf \pcvalue[4]~output (
	.i(\inst4|PCOUT [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pcvalue[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pcvalue[4]~output .bus_hold = "false";
defparam \pcvalue[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y67_N23
cycloneiv_io_obuf \pcvalue[3]~output (
	.i(\inst4|PCOUT [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pcvalue[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pcvalue[3]~output .bus_hold = "false";
defparam \pcvalue[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y65_N16
cycloneiv_io_obuf \pcvalue[2]~output (
	.i(\inst4|PCOUT [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pcvalue[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pcvalue[2]~output .bus_hold = "false";
defparam \pcvalue[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y62_N16
cycloneiv_io_obuf \pcvalue[1]~output (
	.i(\inst4|PCOUT [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pcvalue[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pcvalue[1]~output .bus_hold = "false";
defparam \pcvalue[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y65_N9
cycloneiv_io_obuf \pcvalue[0]~output (
	.i(\inst4|PCOUT [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pcvalue[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pcvalue[0]~output .bus_hold = "false";
defparam \pcvalue[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y41_N2
cycloneiv_io_obuf \regwirtedata[7]~output (
	.i(\inst3|LPM_MUX_component|auto_generated|result_node[7]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regwirtedata[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \regwirtedata[7]~output .bus_hold = "false";
defparam \regwirtedata[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y49_N16
cycloneiv_io_obuf \regwirtedata[6]~output (
	.i(\inst3|LPM_MUX_component|auto_generated|result_node[6]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regwirtedata[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \regwirtedata[6]~output .bus_hold = "false";
defparam \regwirtedata[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y44_N2
cycloneiv_io_obuf \regwirtedata[5]~output (
	.i(\inst3|LPM_MUX_component|auto_generated|result_node[5]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regwirtedata[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \regwirtedata[5]~output .bus_hold = "false";
defparam \regwirtedata[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y44_N9
cycloneiv_io_obuf \regwirtedata[4]~output (
	.i(\inst3|LPM_MUX_component|auto_generated|result_node[4]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regwirtedata[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \regwirtedata[4]~output .bus_hold = "false";
defparam \regwirtedata[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y26_N9
cycloneiv_io_obuf \regwirtedata[3]~output (
	.i(\inst3|LPM_MUX_component|auto_generated|result_node[3]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regwirtedata[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \regwirtedata[3]~output .bus_hold = "false";
defparam \regwirtedata[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y39_N2
cycloneiv_io_obuf \regwirtedata[2]~output (
	.i(\inst3|LPM_MUX_component|auto_generated|result_node[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regwirtedata[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \regwirtedata[2]~output .bus_hold = "false";
defparam \regwirtedata[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y26_N2
cycloneiv_io_obuf \regwirtedata[1]~output (
	.i(\inst3|LPM_MUX_component|auto_generated|result_node[1]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regwirtedata[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \regwirtedata[1]~output .bus_hold = "false";
defparam \regwirtedata[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y47_N9
cycloneiv_io_obuf \regwirtedata[0]~output (
	.i(\inst3|LPM_MUX_component|auto_generated|result_node[0]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regwirtedata[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \regwirtedata[0]~output .bus_hold = "false";
defparam \regwirtedata[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y67_N16
cycloneiv_io_obuf \rg0[7]~output (
	.i(\REG1|Ram[0][7]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rg0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \rg0[7]~output .bus_hold = "false";
defparam \rg0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y67_N16
cycloneiv_io_obuf \rg0[6]~output (
	.i(\REG1|Ram[0][6]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rg0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \rg0[6]~output .bus_hold = "false";
defparam \rg0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y14_N2
cycloneiv_io_obuf \rg0[5]~output (
	.i(\REG1|Ram[0][5]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rg0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \rg0[5]~output .bus_hold = "false";
defparam \rg0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y67_N9
cycloneiv_io_obuf \rg0[4]~output (
	.i(\REG1|Ram[0][4]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rg0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \rg0[4]~output .bus_hold = "false";
defparam \rg0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y67_N9
cycloneiv_io_obuf \rg0[3]~output (
	.i(\REG1|Ram[0][3]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rg0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rg0[3]~output .bus_hold = "false";
defparam \rg0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y56_N2
cycloneiv_io_obuf \rg0[2]~output (
	.i(\REG1|Ram[0][2]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rg0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rg0[2]~output .bus_hold = "false";
defparam \rg0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y67_N9
cycloneiv_io_obuf \rg0[1]~output (
	.i(\REG1|Ram[0][1]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rg0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rg0[1]~output .bus_hold = "false";
defparam \rg0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y67_N16
cycloneiv_io_obuf \rg0[0]~output (
	.i(!\REG1|Ram[0][0]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rg0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rg0[0]~output .bus_hold = "false";
defparam \rg0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y67_N2
cycloneiv_io_obuf \rg1[7]~output (
	.i(\REG1|Ram[1][7]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rg1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \rg1[7]~output .bus_hold = "false";
defparam \rg1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y67_N2
cycloneiv_io_obuf \rg1[6]~output (
	.i(\REG1|Ram[1][6]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rg1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \rg1[6]~output .bus_hold = "false";
defparam \rg1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y25_N2
cycloneiv_io_obuf \rg1[5]~output (
	.i(\REG1|Ram[1][5]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rg1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \rg1[5]~output .bus_hold = "false";
defparam \rg1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y25_N16
cycloneiv_io_obuf \rg1[4]~output (
	.i(\REG1|Ram[1][4]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rg1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \rg1[4]~output .bus_hold = "false";
defparam \rg1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y67_N9
cycloneiv_io_obuf \rg1[3]~output (
	.i(\REG1|Ram[1][3]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rg1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rg1[3]~output .bus_hold = "false";
defparam \rg1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y53_N2
cycloneiv_io_obuf \rg1[2]~output (
	.i(\REG1|Ram[1][2]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rg1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rg1[2]~output .bus_hold = "false";
defparam \rg1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y67_N9
cycloneiv_io_obuf \rg1[1]~output (
	.i(!\REG1|Ram[1][1]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rg1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rg1[1]~output .bus_hold = "false";
defparam \rg1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y25_N9
cycloneiv_io_obuf \rg1[0]~output (
	.i(\REG1|Ram[1][0]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rg1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rg1[0]~output .bus_hold = "false";
defparam \rg1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y67_N2
cycloneiv_io_obuf \rg2[7]~output (
	.i(\REG1|Ram[2][7]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rg2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \rg2[7]~output .bus_hold = "false";
defparam \rg2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y67_N2
cycloneiv_io_obuf \rg2[6]~output (
	.i(\REG1|Ram[2][6]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rg2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \rg2[6]~output .bus_hold = "false";
defparam \rg2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y50_N9
cycloneiv_io_obuf \rg2[5]~output (
	.i(\REG1|Ram[2][5]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rg2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \rg2[5]~output .bus_hold = "false";
defparam \rg2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y14_N16
cycloneiv_io_obuf \rg2[4]~output (
	.i(\REG1|Ram[2][4]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rg2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \rg2[4]~output .bus_hold = "false";
defparam \rg2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y67_N2
cycloneiv_io_obuf \rg2[3]~output (
	.i(\REG1|Ram[2][3]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rg2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rg2[3]~output .bus_hold = "false";
defparam \rg2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y50_N2
cycloneiv_io_obuf \rg2[2]~output (
	.i(\REG1|Ram[2][2]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rg2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rg2[2]~output .bus_hold = "false";
defparam \rg2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y67_N9
cycloneiv_io_obuf \rg2[1]~output (
	.i(!\REG1|Ram[2][1]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rg2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rg2[1]~output .bus_hold = "false";
defparam \rg2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y67_N2
cycloneiv_io_obuf \rg2[0]~output (
	.i(!\REG1|Ram[2][0]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rg2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rg2[0]~output .bus_hold = "false";
defparam \rg2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y67_N2
cycloneiv_io_obuf \rg3[7]~output (
	.i(\REG1|Ram[3][7]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rg3[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \rg3[7]~output .bus_hold = "false";
defparam \rg3[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y53_N9
cycloneiv_io_obuf \rg3[6]~output (
	.i(\REG1|Ram[3][6]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rg3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \rg3[6]~output .bus_hold = "false";
defparam \rg3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y67_N16
cycloneiv_io_obuf \rg3[5]~output (
	.i(\REG1|Ram[3][5]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rg3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \rg3[5]~output .bus_hold = "false";
defparam \rg3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y21_N9
cycloneiv_io_obuf \rg3[4]~output (
	.i(\REG1|Ram[3][4]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rg3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \rg3[4]~output .bus_hold = "false";
defparam \rg3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y67_N2
cycloneiv_io_obuf \rg3[3]~output (
	.i(\REG1|Ram[3][3]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rg3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rg3[3]~output .bus_hold = "false";
defparam \rg3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y62_N9
cycloneiv_io_obuf \rg3[2]~output (
	.i(!\REG1|Ram[3][2]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rg3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rg3[2]~output .bus_hold = "false";
defparam \rg3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y19_N9
cycloneiv_io_obuf \rg3[1]~output (
	.i(\REG1|Ram[3][1]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rg3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rg3[1]~output .bus_hold = "false";
defparam \rg3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y67_N9
cycloneiv_io_obuf \rg3[0]~output (
	.i(\REG1|Ram[3][0]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rg3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rg3[0]~output .bus_hold = "false";
defparam \rg3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y39_N9
cycloneiv_io_obuf \writeaddr[7]~output (
	.i(\inst|DATAOUT [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writeaddr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \writeaddr[7]~output .bus_hold = "false";
defparam \writeaddr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y23_N9
cycloneiv_io_obuf \writeaddr[6]~output (
	.i(\inst|DATAOUT [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writeaddr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \writeaddr[6]~output .bus_hold = "false";
defparam \writeaddr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y55_N9
cycloneiv_io_obuf \writeaddr[5]~output (
	.i(\inst|DATAOUT [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writeaddr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \writeaddr[5]~output .bus_hold = "false";
defparam \writeaddr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y20_N9
cycloneiv_io_obuf \writeaddr[4]~output (
	.i(\inst|DATAOUT [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writeaddr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \writeaddr[4]~output .bus_hold = "false";
defparam \writeaddr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y21_N2
cycloneiv_io_obuf \writeaddr[3]~output (
	.i(\inst|DATAOUT [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writeaddr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \writeaddr[3]~output .bus_hold = "false";
defparam \writeaddr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y19_N2
cycloneiv_io_obuf \writeaddr[2]~output (
	.i(\inst|DATAOUT [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writeaddr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \writeaddr[2]~output .bus_hold = "false";
defparam \writeaddr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y11_N2
cycloneiv_io_obuf \writeaddr[1]~output (
	.i(\inst|DATAOUT [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writeaddr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \writeaddr[1]~output .bus_hold = "false";
defparam \writeaddr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y3_N9
cycloneiv_io_obuf \writeaddr[0]~output (
	.i(\inst|DATAOUT [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writeaddr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \writeaddr[0]~output .bus_hold = "false";
defparam \writeaddr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y7_N9
cycloneiv_io_obuf \writedata[7]~output (
	.i(\inst11|DATAOUT [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writedata[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \writedata[7]~output .bus_hold = "false";
defparam \writedata[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y12_N2
cycloneiv_io_obuf \writedata[6]~output (
	.i(\inst11|DATAOUT [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writedata[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \writedata[6]~output .bus_hold = "false";
defparam \writedata[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y12_N9
cycloneiv_io_obuf \writedata[5]~output (
	.i(\inst11|DATAOUT [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writedata[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \writedata[5]~output .bus_hold = "false";
defparam \writedata[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y10_N9
cycloneiv_io_obuf \writedata[4]~output (
	.i(\inst11|DATAOUT [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writedata[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \writedata[4]~output .bus_hold = "false";
defparam \writedata[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y10_N2
cycloneiv_io_obuf \writedata[3]~output (
	.i(\inst11|DATAOUT [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writedata[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \writedata[3]~output .bus_hold = "false";
defparam \writedata[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y10_N16
cycloneiv_io_obuf \writedata[2]~output (
	.i(\inst11|DATAOUT [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writedata[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \writedata[2]~output .bus_hold = "false";
defparam \writedata[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y11_N23
cycloneiv_io_obuf \writedata[1]~output (
	.i(\inst11|DATAOUT [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writedata[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \writedata[1]~output .bus_hold = "false";
defparam \writedata[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y7_N16
cycloneiv_io_obuf \writedata[0]~output (
	.i(\inst11|DATAOUT [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writedata[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \writedata[0]~output .bus_hold = "false";
defparam \writedata[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N15
cycloneiv_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G29
cycloneiv_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N0
cycloneiv_lcell_comb \inst4|PCOUT[0]~21 (
// Equation(s):
// \inst4|PCOUT[0]~21_combout  = !\inst4|PCOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|PCOUT [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|PCOUT[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|PCOUT[0]~21 .lut_mask = 16'h0F0F;
defparam \inst4|PCOUT[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y43_N1
dffeas \inst4|PCOUT[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|PCOUT[0]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|PCOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|PCOUT[0] .is_wysiwyg = "true";
defparam \inst4|PCOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N10
cycloneiv_lcell_comb \inst4|PCOUT[1]~7 (
// Equation(s):
// \inst4|PCOUT[1]~7_combout  = (\inst4|PCOUT [1] & (\inst4|PCOUT [0] $ (VCC))) # (!\inst4|PCOUT [1] & (\inst4|PCOUT [0] & VCC))
// \inst4|PCOUT[1]~8  = CARRY((\inst4|PCOUT [1] & \inst4|PCOUT [0]))

	.dataa(\inst4|PCOUT [1]),
	.datab(\inst4|PCOUT [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|PCOUT[1]~7_combout ),
	.cout(\inst4|PCOUT[1]~8 ));
// synopsys translate_off
defparam \inst4|PCOUT[1]~7 .lut_mask = 16'h6688;
defparam \inst4|PCOUT[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N12
cycloneiv_lcell_comb \inst4|PCOUT[2]~9 (
// Equation(s):
// \inst4|PCOUT[2]~9_combout  = (\inst4|PCOUT [2] & (!\inst4|PCOUT[1]~8 )) # (!\inst4|PCOUT [2] & ((\inst4|PCOUT[1]~8 ) # (GND)))
// \inst4|PCOUT[2]~10  = CARRY((!\inst4|PCOUT[1]~8 ) # (!\inst4|PCOUT [2]))

	.dataa(\inst4|PCOUT [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|PCOUT[1]~8 ),
	.combout(\inst4|PCOUT[2]~9_combout ),
	.cout(\inst4|PCOUT[2]~10 ));
// synopsys translate_off
defparam \inst4|PCOUT[2]~9 .lut_mask = 16'h5A5F;
defparam \inst4|PCOUT[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N14
cycloneiv_lcell_comb \inst4|PCOUT[3]~11 (
// Equation(s):
// \inst4|PCOUT[3]~11_combout  = (\inst4|PCOUT [3] & (\inst4|PCOUT[2]~10  $ (GND))) # (!\inst4|PCOUT [3] & (!\inst4|PCOUT[2]~10  & VCC))
// \inst4|PCOUT[3]~12  = CARRY((\inst4|PCOUT [3] & !\inst4|PCOUT[2]~10 ))

	.dataa(gnd),
	.datab(\inst4|PCOUT [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|PCOUT[2]~10 ),
	.combout(\inst4|PCOUT[3]~11_combout ),
	.cout(\inst4|PCOUT[3]~12 ));
// synopsys translate_off
defparam \inst4|PCOUT[3]~11 .lut_mask = 16'hC30C;
defparam \inst4|PCOUT[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y43_N15
dffeas \inst4|PCOUT[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|PCOUT[3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|PCOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|PCOUT[3] .is_wysiwyg = "true";
defparam \inst4|PCOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N16
cycloneiv_lcell_comb \inst4|PCOUT[4]~13 (
// Equation(s):
// \inst4|PCOUT[4]~13_combout  = (\inst4|PCOUT [4] & (!\inst4|PCOUT[3]~12 )) # (!\inst4|PCOUT [4] & ((\inst4|PCOUT[3]~12 ) # (GND)))
// \inst4|PCOUT[4]~14  = CARRY((!\inst4|PCOUT[3]~12 ) # (!\inst4|PCOUT [4]))

	.dataa(gnd),
	.datab(\inst4|PCOUT [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|PCOUT[3]~12 ),
	.combout(\inst4|PCOUT[4]~13_combout ),
	.cout(\inst4|PCOUT[4]~14 ));
// synopsys translate_off
defparam \inst4|PCOUT[4]~13 .lut_mask = 16'h3C3F;
defparam \inst4|PCOUT[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y43_N17
dffeas \inst4|PCOUT[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|PCOUT[4]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|PCOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|PCOUT[4] .is_wysiwyg = "true";
defparam \inst4|PCOUT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N18
cycloneiv_lcell_comb \inst4|PCOUT[5]~15 (
// Equation(s):
// \inst4|PCOUT[5]~15_combout  = (\inst4|PCOUT [5] & (\inst4|PCOUT[4]~14  $ (GND))) # (!\inst4|PCOUT [5] & (!\inst4|PCOUT[4]~14  & VCC))
// \inst4|PCOUT[5]~16  = CARRY((\inst4|PCOUT [5] & !\inst4|PCOUT[4]~14 ))

	.dataa(gnd),
	.datab(\inst4|PCOUT [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|PCOUT[4]~14 ),
	.combout(\inst4|PCOUT[5]~15_combout ),
	.cout(\inst4|PCOUT[5]~16 ));
// synopsys translate_off
defparam \inst4|PCOUT[5]~15 .lut_mask = 16'hC30C;
defparam \inst4|PCOUT[5]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y43_N19
dffeas \inst4|PCOUT[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|PCOUT[5]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|PCOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|PCOUT[5] .is_wysiwyg = "true";
defparam \inst4|PCOUT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N20
cycloneiv_lcell_comb \inst4|PCOUT[6]~17 (
// Equation(s):
// \inst4|PCOUT[6]~17_combout  = (\inst4|PCOUT [6] & (!\inst4|PCOUT[5]~16 )) # (!\inst4|PCOUT [6] & ((\inst4|PCOUT[5]~16 ) # (GND)))
// \inst4|PCOUT[6]~18  = CARRY((!\inst4|PCOUT[5]~16 ) # (!\inst4|PCOUT [6]))

	.dataa(gnd),
	.datab(\inst4|PCOUT [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|PCOUT[5]~16 ),
	.combout(\inst4|PCOUT[6]~17_combout ),
	.cout(\inst4|PCOUT[6]~18 ));
// synopsys translate_off
defparam \inst4|PCOUT[6]~17 .lut_mask = 16'h3C3F;
defparam \inst4|PCOUT[6]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y43_N21
dffeas \inst4|PCOUT[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|PCOUT[6]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|PCOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|PCOUT[6] .is_wysiwyg = "true";
defparam \inst4|PCOUT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N22
cycloneiv_lcell_comb \inst4|PCOUT[7]~19 (
// Equation(s):
// \inst4|PCOUT[7]~19_combout  = \inst4|PCOUT [7] $ (!\inst4|PCOUT[6]~18 )

	.dataa(\inst4|PCOUT [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst4|PCOUT[6]~18 ),
	.combout(\inst4|PCOUT[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|PCOUT[7]~19 .lut_mask = 16'hA5A5;
defparam \inst4|PCOUT[7]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y43_N23
dffeas \inst4|PCOUT[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|PCOUT[7]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|PCOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|PCOUT[7] .is_wysiwyg = "true";
defparam \inst4|PCOUT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N24
cycloneiv_lcell_comb \inst1|Mux2~0 (
// Equation(s):
// \inst1|Mux2~0_combout  = (!\inst4|PCOUT [5] & (!\inst4|PCOUT [4] & (!\inst4|PCOUT [7] & !\inst4|PCOUT [6])))

	.dataa(\inst4|PCOUT [5]),
	.datab(\inst4|PCOUT [4]),
	.datac(\inst4|PCOUT [7]),
	.datad(\inst4|PCOUT [6]),
	.cin(gnd),
	.combout(\inst1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux2~0 .lut_mask = 16'h0001;
defparam \inst1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y43_N11
dffeas \inst4|PCOUT[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|PCOUT[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|PCOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|PCOUT[1] .is_wysiwyg = "true";
defparam \inst4|PCOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N30
cycloneiv_lcell_comb \inst1|Mux0~0 (
// Equation(s):
// \inst1|Mux0~0_combout  = (\inst4|PCOUT [2] & (\inst1|Mux2~0_combout  & (!\inst4|PCOUT [3] & !\inst4|PCOUT [1])))

	.dataa(\inst4|PCOUT [2]),
	.datab(\inst1|Mux2~0_combout ),
	.datac(\inst4|PCOUT [3]),
	.datad(\inst4|PCOUT [1]),
	.cin(gnd),
	.combout(\inst1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux0~0 .lut_mask = 16'h0008;
defparam \inst1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y43_N31
dffeas \inst1|DataOut[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|DataOut[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|DataOut[7]~reg0 .is_wysiwyg = "true";
defparam \inst1|DataOut[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y42_N12
cycloneiv_lcell_comb \inst1|DataOut[7]~enfeeder (
// Equation(s):
// \inst1|DataOut[7]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|DataOut[7]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|DataOut[7]~enfeeder .lut_mask = 16'hFFFF;
defparam \inst1|DataOut[7]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y42_N13
dffeas \inst1|DataOut[7]~en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|DataOut[7]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|DataOut[7]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|DataOut[7]~en .is_wysiwyg = "true";
defparam \inst1|DataOut[7]~en .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y43_N13
dffeas \inst4|PCOUT[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|PCOUT[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|PCOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|PCOUT[2] .is_wysiwyg = "true";
defparam \inst4|PCOUT[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X74_Y42_N0
cycloneiv_ram_block \inst1|Mux7_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\inst4|PCOUT [7],\inst4|PCOUT [6],\inst4|PCOUT [5],\inst4|PCOUT [4],\inst4|PCOUT [3],\inst4|PCOUT [2],\inst4|PCOUT [1],\inst4|PCOUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|Mux7_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|Mux7_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst1|Mux7_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst1|Mux7_rtl_0|auto_generated|ram_block1a0 .init_file = "cpu.cpu0.rtl.mif";
defparam \inst1|Mux7_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst1|Mux7_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "ROM:inst1|altsyncram:Mux7_rtl_0|altsyncram_tsu:auto_generated|ALTSYNCRAM";
defparam \inst1|Mux7_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst1|Mux7_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst1|Mux7_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst1|Mux7_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst1|Mux7_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst1|Mux7_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst1|Mux7_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \inst1|Mux7_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst1|Mux7_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst1|Mux7_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst1|Mux7_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst1|Mux7_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 4;
defparam \inst1|Mux7_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|Mux7_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst1|Mux7_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst1|Mux7_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \inst1|Mux7_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst1|Mux7_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|Mux7_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|Mux7_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0002C00080002C000A0001C0006;
// synopsys translate_on

// Location: LCCOMB_X78_Y42_N28
cycloneiv_lcell_comb \inst1|DataOut[6]~enfeeder (
// Equation(s):
// \inst1|DataOut[6]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|DataOut[6]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|DataOut[6]~enfeeder .lut_mask = 16'hFFFF;
defparam \inst1|DataOut[6]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y42_N29
dffeas \inst1|DataOut[6]~en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|DataOut[6]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|DataOut[6]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|DataOut[6]~en .is_wysiwyg = "true";
defparam \inst1|DataOut[6]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N2
cycloneiv_lcell_comb \inst1|Mux2~1 (
// Equation(s):
// \inst1|Mux2~1_combout  = (\inst1|Mux2~0_combout  & (!\inst4|PCOUT [3] & !\inst4|PCOUT [0]))

	.dataa(gnd),
	.datab(\inst1|Mux2~0_combout ),
	.datac(\inst4|PCOUT [3]),
	.datad(\inst4|PCOUT [0]),
	.cin(gnd),
	.combout(\inst1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux2~1 .lut_mask = 16'h000C;
defparam \inst1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N8
cycloneiv_lcell_comb \inst1|Mux2~2 (
// Equation(s):
// \inst1|Mux2~2_combout  = (\inst4|PCOUT [2] & (\inst1|Mux2~1_combout  & \inst4|PCOUT [1]))

	.dataa(\inst4|PCOUT [2]),
	.datab(\inst1|Mux2~1_combout ),
	.datac(gnd),
	.datad(\inst4|PCOUT [1]),
	.cin(gnd),
	.combout(\inst1|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux2~2 .lut_mask = 16'h8800;
defparam \inst1|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y43_N9
dffeas \inst1|DataOut[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|Mux2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|DataOut[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|DataOut[5]~reg0 .is_wysiwyg = "true";
defparam \inst1|DataOut[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y43_N0
cycloneiv_lcell_comb \inst1|DataOut[5]~enfeeder (
// Equation(s):
// \inst1|DataOut[5]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|DataOut[5]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|DataOut[5]~enfeeder .lut_mask = 16'hFFFF;
defparam \inst1|DataOut[5]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y43_N1
dffeas \inst1|DataOut[5]~en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|DataOut[5]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|DataOut[5]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|DataOut[5]~en .is_wysiwyg = "true";
defparam \inst1|DataOut[5]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y42_N0
cycloneiv_lcell_comb \inst1|DataOut[4]~enfeeder (
// Equation(s):
// \inst1|DataOut[4]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|DataOut[4]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|DataOut[4]~enfeeder .lut_mask = 16'hFFFF;
defparam \inst1|DataOut[4]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y42_N1
dffeas \inst1|DataOut[4]~en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|DataOut[4]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|DataOut[4]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|DataOut[4]~en .is_wysiwyg = "true";
defparam \inst1|DataOut[4]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N30
cycloneiv_lcell_comb \inst1|DataOut[3]~enfeeder (
// Equation(s):
// \inst1|DataOut[3]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|DataOut[3]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|DataOut[3]~enfeeder .lut_mask = 16'hFFFF;
defparam \inst1|DataOut[3]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y42_N31
dffeas \inst1|DataOut[3]~en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|DataOut[3]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|DataOut[3]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|DataOut[3]~en .is_wysiwyg = "true";
defparam \inst1|DataOut[3]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N6
cycloneiv_lcell_comb \inst1|DataOut[2]~reg0feeder (
// Equation(s):
// \inst1|DataOut[2]~reg0feeder_combout  = \inst1|Mux2~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|Mux2~1_combout ),
	.cin(gnd),
	.combout(\inst1|DataOut[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|DataOut[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \inst1|DataOut[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y43_N7
dffeas \inst1|DataOut[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|DataOut[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|DataOut[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|DataOut[2]~reg0 .is_wysiwyg = "true";
defparam \inst1|DataOut[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N4
cycloneiv_lcell_comb \inst1|DataOut[2]~enfeeder (
// Equation(s):
// \inst1|DataOut[2]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|DataOut[2]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|DataOut[2]~enfeeder .lut_mask = 16'hFFFF;
defparam \inst1|DataOut[2]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y43_N5
dffeas \inst1|DataOut[2]~en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|DataOut[2]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|DataOut[2]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|DataOut[2]~en .is_wysiwyg = "true";
defparam \inst1|DataOut[2]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N28
cycloneiv_lcell_comb \inst1|DataOut[1]~enfeeder (
// Equation(s):
// \inst1|DataOut[1]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|DataOut[1]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|DataOut[1]~enfeeder .lut_mask = 16'hFFFF;
defparam \inst1|DataOut[1]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y42_N29
dffeas \inst1|DataOut[1]~en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|DataOut[1]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|DataOut[1]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|DataOut[1]~en .is_wysiwyg = "true";
defparam \inst1|DataOut[1]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N22
cycloneiv_lcell_comb \inst1|DataOut[0]~enfeeder (
// Equation(s):
// \inst1|DataOut[0]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|DataOut[0]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|DataOut[0]~enfeeder .lut_mask = 16'hFFFF;
defparam \inst1|DataOut[0]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y42_N23
dffeas \inst1|DataOut[0]~en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|DataOut[0]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|DataOut[0]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|DataOut[0]~en .is_wysiwyg = "true";
defparam \inst1|DataOut[0]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N22
cycloneiv_lcell_comb \inst1|DataOut[3]~13 (
// Equation(s):
// \inst1|DataOut[3]~13_combout  = (\inst1|Mux7_rtl_0|auto_generated|ram_block1a2 ) # (!\inst1|DataOut[3]~en_q )

	.dataa(\inst1|DataOut[3]~en_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|Mux7_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\inst1|DataOut[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|DataOut[3]~13 .lut_mask = 16'hFF55;
defparam \inst1|DataOut[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N16
cycloneiv_lcell_comb \REG1|Ram[1][7]~feeder (
// Equation(s):
// \REG1|Ram[1][7]~feeder_combout  = \inst3|LPM_MUX_component|auto_generated|result_node[7]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[7]~0_combout ),
	.cin(gnd),
	.combout(\REG1|Ram[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Ram[1][7]~feeder .lut_mask = 16'hFF00;
defparam \REG1|Ram[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N6
cycloneiv_lcell_comb \inst1|DataOut[1]~11 (
// Equation(s):
// \inst1|DataOut[1]~11_combout  = (\inst1|Mux7_rtl_0|auto_generated|ram_block1a3 ) # (!\inst1|DataOut[1]~en_q )

	.dataa(gnd),
	.datab(\inst1|DataOut[1]~en_q ),
	.datac(gnd),
	.datad(\inst1|Mux7_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\inst1|DataOut[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|DataOut[1]~11 .lut_mask = 16'hFF33;
defparam \inst1|DataOut[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y42_N7
dffeas \inst13|DATAOUT[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|DataOut[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|DATAOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|DATAOUT[1] .is_wysiwyg = "true";
defparam \inst13|DATAOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N14
cycloneiv_lcell_comb \inst15|DATAOUT[1]~feeder (
// Equation(s):
// \inst15|DATAOUT[1]~feeder_combout  = \inst13|DATAOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst13|DATAOUT [1]),
	.cin(gnd),
	.combout(\inst15|DATAOUT[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|DATAOUT[1]~feeder .lut_mask = 16'hFF00;
defparam \inst15|DATAOUT[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y42_N15
dffeas \inst15|DATAOUT[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst15|DATAOUT[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|DATAOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|DATAOUT[1] .is_wysiwyg = "true";
defparam \inst15|DATAOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N0
cycloneiv_lcell_comb \inst16|DATAOUT[1]~feeder (
// Equation(s):
// \inst16|DATAOUT[1]~feeder_combout  = \inst15|DATAOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|DATAOUT [1]),
	.cin(gnd),
	.combout(\inst16|DATAOUT[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|DATAOUT[1]~feeder .lut_mask = 16'hFF00;
defparam \inst16|DATAOUT[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y42_N1
dffeas \inst16|DATAOUT[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst16|DATAOUT[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|DATAOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|DATAOUT[1] .is_wysiwyg = "true";
defparam \inst16|DATAOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N16
cycloneiv_lcell_comb \inst1|DataOut[0]~12 (
// Equation(s):
// \inst1|DataOut[0]~12_combout  = (\inst1|Mux7_rtl_0|auto_generated|ram_block1a0~portadataout ) # (!\inst1|DataOut[0]~en_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|DataOut[0]~en_q ),
	.datad(\inst1|Mux7_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\inst1|DataOut[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|DataOut[0]~12 .lut_mask = 16'hFF0F;
defparam \inst1|DataOut[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y42_N17
dffeas \inst13|DATAOUT[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|DataOut[0]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|DATAOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|DATAOUT[0] .is_wysiwyg = "true";
defparam \inst13|DATAOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N24
cycloneiv_lcell_comb \inst15|DATAOUT[0]~feeder (
// Equation(s):
// \inst15|DATAOUT[0]~feeder_combout  = \inst13|DATAOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst13|DATAOUT [0]),
	.cin(gnd),
	.combout(\inst15|DATAOUT[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|DATAOUT[0]~feeder .lut_mask = 16'hFF00;
defparam \inst15|DATAOUT[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y42_N25
dffeas \inst15|DATAOUT[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst15|DATAOUT[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|DATAOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|DATAOUT[0] .is_wysiwyg = "true";
defparam \inst15|DATAOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N26
cycloneiv_lcell_comb \inst16|DATAOUT[0]~feeder (
// Equation(s):
// \inst16|DATAOUT[0]~feeder_combout  = \inst15|DATAOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|DATAOUT [0]),
	.cin(gnd),
	.combout(\inst16|DATAOUT[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|DATAOUT[0]~feeder .lut_mask = 16'hFF00;
defparam \inst16|DATAOUT[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y42_N27
dffeas \inst16|DATAOUT[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst16|DATAOUT[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|DATAOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|DATAOUT[0] .is_wysiwyg = "true";
defparam \inst16|DATAOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y43_N30
cycloneiv_lcell_comb \inst1|DataOut[5]~9 (
// Equation(s):
// \inst1|DataOut[5]~9_combout  = (\inst1|DataOut[5]~reg0_q ) # (!\inst1|DataOut[5]~en_q )

	.dataa(\inst1|DataOut[5]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|DataOut[5]~en_q ),
	.cin(gnd),
	.combout(\inst1|DataOut[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|DataOut[5]~9 .lut_mask = 16'hAAFF;
defparam \inst1|DataOut[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y40_N12
cycloneiv_lcell_comb \inst9|outinstruction[1]~feeder (
// Equation(s):
// \inst9|outinstruction[1]~feeder_combout  = \inst1|DataOut[5]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|DataOut[5]~9_combout ),
	.cin(gnd),
	.combout(\inst9|outinstruction[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|outinstruction[1]~feeder .lut_mask = 16'hFF00;
defparam \inst9|outinstruction[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y40_N13
dffeas \inst9|outinstruction[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst9|outinstruction[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|outinstruction [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|outinstruction[1] .is_wysiwyg = "true";
defparam \inst9|outinstruction[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y40_N25
dffeas \inst10|outinstruction[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst9|outinstruction [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|outinstruction [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|outinstruction[1] .is_wysiwyg = "true";
defparam \inst10|outinstruction[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y42_N26
cycloneiv_lcell_comb \inst1|DataOut[7]~8 (
// Equation(s):
// \inst1|DataOut[7]~8_combout  = (\inst1|DataOut[7]~reg0_q ) # (!\inst1|DataOut[7]~en_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|DataOut[7]~reg0_q ),
	.datad(\inst1|DataOut[7]~en_q ),
	.cin(gnd),
	.combout(\inst1|DataOut[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|DataOut[7]~8 .lut_mask = 16'hF0FF;
defparam \inst1|DataOut[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y42_N20
cycloneiv_lcell_comb \inst9|outinstruction[3]~feeder (
// Equation(s):
// \inst9|outinstruction[3]~feeder_combout  = \inst1|DataOut[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|DataOut[7]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst9|outinstruction[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|outinstruction[3]~feeder .lut_mask = 16'hF0F0;
defparam \inst9|outinstruction[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y42_N21
dffeas \inst9|outinstruction[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst9|outinstruction[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|outinstruction [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|outinstruction[3] .is_wysiwyg = "true";
defparam \inst9|outinstruction[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y42_N4
cycloneiv_lcell_comb \inst10|outinstruction[3]~feeder (
// Equation(s):
// \inst10|outinstruction[3]~feeder_combout  = \inst9|outinstruction [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst9|outinstruction [3]),
	.cin(gnd),
	.combout(\inst10|outinstruction[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|outinstruction[3]~feeder .lut_mask = 16'hFF00;
defparam \inst10|outinstruction[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y42_N5
dffeas \inst10|outinstruction[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst10|outinstruction[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|outinstruction [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|outinstruction[3] .is_wysiwyg = "true";
defparam \inst10|outinstruction[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N16
cycloneiv_lcell_comb \inst2|Mux3~0 (
// Equation(s):
// \inst2|Mux3~0_combout  = (\inst10|outinstruction [1]) # (\inst10|outinstruction [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst10|outinstruction [1]),
	.datad(\inst10|outinstruction [3]),
	.cin(gnd),
	.combout(\inst2|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux3~0 .lut_mask = 16'hFFF0;
defparam \inst2|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y42_N18
cycloneiv_lcell_comb \inst9|outinstruction[0]~0 (
// Equation(s):
// \inst9|outinstruction[0]~0_combout  = !\inst1|DataOut[4]~en_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|DataOut[4]~en_q ),
	.cin(gnd),
	.combout(\inst9|outinstruction[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|outinstruction[0]~0 .lut_mask = 16'h00FF;
defparam \inst9|outinstruction[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y42_N19
dffeas \inst9|outinstruction[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst9|outinstruction[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|outinstruction [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|outinstruction[0] .is_wysiwyg = "true";
defparam \inst9|outinstruction[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y42_N7
dffeas \inst10|outinstruction[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst9|outinstruction [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|outinstruction [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|outinstruction[0] .is_wysiwyg = "true";
defparam \inst10|outinstruction[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y42_N6
cycloneiv_lcell_comb \inst1|DataOut[6]~10 (
// Equation(s):
// \inst1|DataOut[6]~10_combout  = (\inst1|Mux7_rtl_0|auto_generated|ram_block1a1 ) # (!\inst1|DataOut[6]~en_q )

	.dataa(gnd),
	.datab(\inst1|DataOut[6]~en_q ),
	.datac(gnd),
	.datad(\inst1|Mux7_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\inst1|DataOut[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|DataOut[6]~10 .lut_mask = 16'hFF33;
defparam \inst1|DataOut[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y42_N7
dffeas \inst9|outinstruction[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|DataOut[6]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|outinstruction [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|outinstruction[2] .is_wysiwyg = "true";
defparam \inst9|outinstruction[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N20
cycloneiv_lcell_comb \inst10|outinstruction[2]~feeder (
// Equation(s):
// \inst10|outinstruction[2]~feeder_combout  = \inst9|outinstruction [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst9|outinstruction [2]),
	.cin(gnd),
	.combout(\inst10|outinstruction[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|outinstruction[2]~feeder .lut_mask = 16'hFF00;
defparam \inst10|outinstruction[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y42_N21
dffeas \inst10|outinstruction[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst10|outinstruction[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|outinstruction [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|outinstruction[2] .is_wysiwyg = "true";
defparam \inst10|outinstruction[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N6
cycloneiv_lcell_comb \inst2|RegWrite~0 (
// Equation(s):
// \inst2|RegWrite~0_combout  = (!\inst10|outinstruction [0] & (((!\inst10|outinstruction [3] & !\inst10|outinstruction [2])) # (!\inst10|outinstruction [1])))

	.dataa(\inst10|outinstruction [3]),
	.datab(\inst10|outinstruction [1]),
	.datac(\inst10|outinstruction [0]),
	.datad(\inst10|outinstruction [2]),
	.cin(gnd),
	.combout(\inst2|RegWrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|RegWrite~0 .lut_mask = 16'h0307;
defparam \inst2|RegWrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y42_N17
dffeas \inst2|RegWrite (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|RegWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|RegWrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|RegWrite .is_wysiwyg = "true";
defparam \inst2|RegWrite .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N14
cycloneiv_lcell_comb \REG1|Decoder0~1 (
// Equation(s):
// \REG1|Decoder0~1_combout  = (!\inst16|DATAOUT [1] & (\inst16|DATAOUT [0] & \inst2|RegWrite~q ))

	.dataa(gnd),
	.datab(\inst16|DATAOUT [1]),
	.datac(\inst16|DATAOUT [0]),
	.datad(\inst2|RegWrite~q ),
	.cin(gnd),
	.combout(\REG1|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Decoder0~1 .lut_mask = 16'h3000;
defparam \REG1|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y42_N17
dffeas \REG1|Ram[1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG1|Ram[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Ram[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Ram[1][7] .is_wysiwyg = "true";
defparam \REG1|Ram[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N28
cycloneiv_lcell_comb \inst1|DataOut[2]~14 (
// Equation(s):
// \inst1|DataOut[2]~14_combout  = (\inst1|DataOut[2]~reg0_q ) # (!\inst1|DataOut[2]~en_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|DataOut[2]~en_q ),
	.datad(\inst1|DataOut[2]~reg0_q ),
	.cin(gnd),
	.combout(\inst1|DataOut[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|DataOut[2]~14 .lut_mask = 16'hFF0F;
defparam \inst1|DataOut[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N0
cycloneiv_lcell_comb \REG1|Mux0~0 (
// Equation(s):
// \REG1|Mux0~0_combout  = (\inst1|DataOut[2]~14_combout  & (((\REG1|Ram[1][7]~q ) # (\inst1|DataOut[3]~13_combout )))) # (!\inst1|DataOut[2]~14_combout  & (\REG1|Ram[0][7]~q  & ((!\inst1|DataOut[3]~13_combout ))))

	.dataa(\REG1|Ram[0][7]~q ),
	.datab(\REG1|Ram[1][7]~q ),
	.datac(\inst1|DataOut[2]~14_combout ),
	.datad(\inst1|DataOut[3]~13_combout ),
	.cin(gnd),
	.combout(\REG1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Mux0~0 .lut_mask = 16'hF0CA;
defparam \REG1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N12
cycloneiv_lcell_comb \REG1|Mux0~1 (
// Equation(s):
// \REG1|Mux0~1_combout  = (\inst1|DataOut[3]~13_combout  & ((\REG1|Mux0~0_combout  & ((\REG1|Ram[3][7]~q ))) # (!\REG1|Mux0~0_combout  & (\REG1|Ram[2][7]~q )))) # (!\inst1|DataOut[3]~13_combout  & (((\REG1|Mux0~0_combout ))))

	.dataa(\REG1|Ram[2][7]~q ),
	.datab(\REG1|Ram[3][7]~q ),
	.datac(\inst1|DataOut[3]~13_combout ),
	.datad(\REG1|Mux0~0_combout ),
	.cin(gnd),
	.combout(\REG1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Mux0~1 .lut_mask = 16'hCFA0;
defparam \REG1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y42_N13
dffeas \REG1|DataOut1[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG1|Mux0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DataOut1[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DataOut1[7]~reg0 .is_wysiwyg = "true";
defparam \REG1|DataOut1[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y42_N10
cycloneiv_lcell_comb \REG1|DataOut2[7]~enfeeder (
// Equation(s):
// \REG1|DataOut2[7]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG1|DataOut2[7]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|DataOut2[7]~enfeeder .lut_mask = 16'hFFFF;
defparam \REG1|DataOut2[7]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y42_N11
dffeas \REG1|DataOut2[7]~en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG1|DataOut2[7]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DataOut2[7]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DataOut2[7]~en .is_wysiwyg = "true";
defparam \REG1|DataOut2[7]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N18
cycloneiv_lcell_comb \REG1|DataOut1[7]~8 (
// Equation(s):
// \REG1|DataOut1[7]~8_combout  = (\REG1|DataOut1[7]~reg0_q ) # (!\REG1|DataOut2[7]~en_q )

	.dataa(gnd),
	.datab(\REG1|DataOut1[7]~reg0_q ),
	.datac(gnd),
	.datad(\REG1|DataOut2[7]~en_q ),
	.cin(gnd),
	.combout(\REG1|DataOut1[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|DataOut1[7]~8 .lut_mask = 16'hCCFF;
defparam \REG1|DataOut1[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y42_N8
cycloneiv_lcell_comb \inst9|ALUSrc~1 (
// Equation(s):
// \inst9|ALUSrc~1_combout  = !\inst1|DataOut[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|DataOut[7]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst9|ALUSrc~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|ALUSrc~1 .lut_mask = 16'h0F0F;
defparam \inst9|ALUSrc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y42_N14
cycloneiv_lcell_comb \inst9|ALUSrc~0 (
// Equation(s):
// \inst9|ALUSrc~0_combout  = (\inst1|DataOut[4]~en_q  & (((!\inst1|DataOut[7]~8_combout  & !\inst1|DataOut[6]~10_combout )) # (!\inst1|DataOut[5]~9_combout )))

	.dataa(\inst1|DataOut[7]~8_combout ),
	.datab(\inst1|DataOut[4]~en_q ),
	.datac(\inst1|DataOut[5]~9_combout ),
	.datad(\inst1|DataOut[6]~10_combout ),
	.cin(gnd),
	.combout(\inst9|ALUSrc~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|ALUSrc~0 .lut_mask = 16'h0C4C;
defparam \inst9|ALUSrc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y42_N9
dffeas \inst9|ALUSrc (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst9|ALUSrc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst9|ALUSrc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|ALUSrc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|ALUSrc .is_wysiwyg = "true";
defparam \inst9|ALUSrc .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N6
cycloneiv_lcell_comb \inst|Add0~0 (
// Equation(s):
// \inst|Add0~0_combout  = \inst9|ALop [0] $ (((!\inst9|ALUSrc~q  & ((\REG1|DataOut2[7]~reg0_q ) # (!\REG1|DataOut2[7]~en_q )))))

	.dataa(\inst9|ALop [0]),
	.datab(\REG1|DataOut2[7]~en_q ),
	.datac(\REG1|DataOut2[7]~reg0_q ),
	.datad(\inst9|ALUSrc~q ),
	.cin(gnd),
	.combout(\inst|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~0 .lut_mask = 16'hAA59;
defparam \inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y42_N30
cycloneiv_lcell_comb \inst9|Mux2~0 (
// Equation(s):
// \inst9|Mux2~0_combout  = (\inst1|DataOut[7]~en_q  & (\inst1|DataOut[7]~reg0_q  & ((\inst1|Mux7_rtl_0|auto_generated|ram_block1a1 ) # (!\inst1|DataOut[6]~en_q )))) # (!\inst1|DataOut[7]~en_q  & (((\inst1|Mux7_rtl_0|auto_generated|ram_block1a1 )) # 
// (!\inst1|DataOut[6]~en_q )))

	.dataa(\inst1|DataOut[7]~en_q ),
	.datab(\inst1|DataOut[6]~en_q ),
	.datac(\inst1|DataOut[7]~reg0_q ),
	.datad(\inst1|Mux7_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\inst9|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Mux2~0 .lut_mask = 16'hF531;
defparam \inst9|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y42_N31
dffeas \inst9|ALop[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst9|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst9|ALUSrc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|ALop [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|ALop[0] .is_wysiwyg = "true";
defparam \inst9|ALop[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y42_N22
cycloneiv_lcell_comb \inst|Add0~5 (
// Equation(s):
// \inst|Add0~5_combout  = \inst9|ALop [0] $ (((!\inst9|ALUSrc~q  & ((\REG1|DataOut2[2]~reg0_q ) # (!\REG1|DataOut2[7]~en_q )))))

	.dataa(\REG1|DataOut2[2]~reg0_q ),
	.datab(\inst9|ALUSrc~q ),
	.datac(\inst9|ALop [0]),
	.datad(\REG1|DataOut2[7]~en_q ),
	.cin(gnd),
	.combout(\inst|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~5 .lut_mask = 16'hD2C3;
defparam \inst|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y40_N29
dffeas \MEM|Ram_rtl_0_bypass[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \MEM|Ram_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y40_N21
dffeas \MEM|Ram_rtl_0_bypass[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|DATAOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \MEM|Ram_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y40_N19
dffeas \MEM|Ram_rtl_0_bypass[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|Add0~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \MEM|Ram_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N20
cycloneiv_lcell_comb \MEM|Mux0~4 (
// Equation(s):
// \MEM|Mux0~4_combout  = (\MEM|Ram_rtl_0_bypass [15] & (\MEM|Ram_rtl_0_bypass [16] & (\MEM|Ram_rtl_0_bypass [14] $ (!\MEM|Ram_rtl_0_bypass [13])))) # (!\MEM|Ram_rtl_0_bypass [15] & (!\MEM|Ram_rtl_0_bypass [16] & (\MEM|Ram_rtl_0_bypass [14] $ 
// (!\MEM|Ram_rtl_0_bypass [13]))))

	.dataa(\MEM|Ram_rtl_0_bypass [15]),
	.datab(\MEM|Ram_rtl_0_bypass [14]),
	.datac(\MEM|Ram_rtl_0_bypass [13]),
	.datad(\MEM|Ram_rtl_0_bypass [16]),
	.cin(gnd),
	.combout(\MEM|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Mux0~4 .lut_mask = 16'h8241;
defparam \MEM|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y40_N18
cycloneiv_lcell_comb \inst10|Mux5~0 (
// Equation(s):
// \inst10|Mux5~0_combout  = (\inst9|outinstruction [2] & (!\inst9|outinstruction [1] & !\inst9|outinstruction [3]))

	.dataa(\inst9|outinstruction [2]),
	.datab(gnd),
	.datac(\inst9|outinstruction [1]),
	.datad(\inst9|outinstruction [3]),
	.cin(gnd),
	.combout(\inst10|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux5~0 .lut_mask = 16'h000A;
defparam \inst10|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y40_N8
cycloneiv_lcell_comb \inst10|MemWrite~0 (
// Equation(s):
// \inst10|MemWrite~0_combout  = (!\inst9|outinstruction [0] & (((!\inst9|outinstruction [2] & !\inst9|outinstruction [3])) # (!\inst9|outinstruction [1])))

	.dataa(\inst9|outinstruction [2]),
	.datab(\inst9|outinstruction [1]),
	.datac(\inst9|outinstruction [0]),
	.datad(\inst9|outinstruction [3]),
	.cin(gnd),
	.combout(\inst10|MemWrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|MemWrite~0 .lut_mask = 16'h0307;
defparam \inst10|MemWrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y40_N19
dffeas \inst10|MemWrite (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst10|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|MemWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|MemWrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|MemWrite .is_wysiwyg = "true";
defparam \inst10|MemWrite .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y40_N9
dffeas \MEM|Ram_rtl_0_bypass[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst10|MemWrite~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \MEM|Ram_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y40_N15
dffeas \MEM|Ram_rtl_0_bypass[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|Add0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \MEM|Ram_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y40_N29
dffeas \MEM|Ram_rtl_0_bypass[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|DATAOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \MEM|Ram_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y40_N27
dffeas \MEM|Ram_rtl_0_bypass[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \MEM|Ram_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N28
cycloneiv_lcell_comb \MEM|Mux0~3 (
// Equation(s):
// \MEM|Mux0~3_combout  = (\MEM|Ram_rtl_0_bypass [11] & (\MEM|Ram_rtl_0_bypass [12] & (\MEM|Ram_rtl_0_bypass [10] $ (!\MEM|Ram_rtl_0_bypass [9])))) # (!\MEM|Ram_rtl_0_bypass [11] & (!\MEM|Ram_rtl_0_bypass [12] & (\MEM|Ram_rtl_0_bypass [10] $ 
// (!\MEM|Ram_rtl_0_bypass [9]))))

	.dataa(\MEM|Ram_rtl_0_bypass [11]),
	.datab(\MEM|Ram_rtl_0_bypass [10]),
	.datac(\MEM|Ram_rtl_0_bypass [9]),
	.datad(\MEM|Ram_rtl_0_bypass [12]),
	.cin(gnd),
	.combout(\MEM|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Mux0~3 .lut_mask = 16'h8241;
defparam \MEM|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N8
cycloneiv_lcell_comb \MEM|Mux0~5 (
// Equation(s):
// \MEM|Mux0~5_combout  = (\MEM|Mux0~2_combout  & (\MEM|Mux0~4_combout  & (\MEM|Ram_rtl_0_bypass [0] & \MEM|Mux0~3_combout )))

	.dataa(\MEM|Mux0~2_combout ),
	.datab(\MEM|Mux0~4_combout ),
	.datac(\MEM|Ram_rtl_0_bypass [0]),
	.datad(\MEM|Mux0~3_combout ),
	.cin(gnd),
	.combout(\MEM|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Mux0~5 .lut_mask = 16'h8000;
defparam \MEM|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N6
cycloneiv_lcell_comb \REG1|Ram[1][1]~1 (
// Equation(s):
// \REG1|Ram[1][1]~1_combout  = !\inst3|LPM_MUX_component|auto_generated|result_node[1]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[1]~6_combout ),
	.cin(gnd),
	.combout(\REG1|Ram[1][1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Ram[1][1]~1 .lut_mask = 16'h00FF;
defparam \REG1|Ram[1][1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y42_N7
dffeas \REG1|Ram[1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG1|Ram[1][1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Ram[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Ram[1][1] .is_wysiwyg = "true";
defparam \REG1|Ram[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N28
cycloneiv_lcell_comb \REG1|Mux14~0 (
// Equation(s):
// \REG1|Mux14~0_combout  = (\inst1|DataOut[1]~11_combout  & (((\inst1|DataOut[0]~12_combout )))) # (!\inst1|DataOut[1]~11_combout  & ((\inst1|DataOut[0]~12_combout  & ((!\REG1|Ram[1][1]~q ))) # (!\inst1|DataOut[0]~12_combout  & (\REG1|Ram[0][1]~q ))))

	.dataa(\REG1|Ram[0][1]~q ),
	.datab(\REG1|Ram[1][1]~q ),
	.datac(\inst1|DataOut[1]~11_combout ),
	.datad(\inst1|DataOut[0]~12_combout ),
	.cin(gnd),
	.combout(\REG1|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Mux14~0 .lut_mask = 16'hF30A;
defparam \REG1|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N20
cycloneiv_lcell_comb \REG1|Mux14~1 (
// Equation(s):
// \REG1|Mux14~1_combout  = (\inst1|DataOut[1]~11_combout  & ((\REG1|Mux14~0_combout  & ((\REG1|Ram[3][1]~q ))) # (!\REG1|Mux14~0_combout  & (!\REG1|Ram[2][1]~q )))) # (!\inst1|DataOut[1]~11_combout  & (((\REG1|Mux14~0_combout ))))

	.dataa(\REG1|Ram[2][1]~q ),
	.datab(\REG1|Ram[3][1]~q ),
	.datac(\inst1|DataOut[1]~11_combout ),
	.datad(\REG1|Mux14~0_combout ),
	.cin(gnd),
	.combout(\REG1|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Mux14~1 .lut_mask = 16'hCF50;
defparam \REG1|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y42_N21
dffeas \REG1|DataOut2[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG1|Mux14~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DataOut2[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DataOut2[1]~reg0 .is_wysiwyg = "true";
defparam \REG1|DataOut2[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N30
cycloneiv_lcell_comb \REG1|DataOut2[1]~14 (
// Equation(s):
// \REG1|DataOut2[1]~14_combout  = (\REG1|DataOut2[1]~reg0_q ) # (!\REG1|DataOut2[7]~en_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\REG1|DataOut2[7]~en_q ),
	.datad(\REG1|DataOut2[1]~reg0_q ),
	.cin(gnd),
	.combout(\REG1|DataOut2[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|DataOut2[1]~14 .lut_mask = 16'hFF0F;
defparam \REG1|DataOut2[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y40_N31
dffeas \inst11|DATAOUT[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG1|DataOut2[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|DATAOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|DATAOUT[1] .is_wysiwyg = "true";
defparam \inst11|DATAOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y40_N9
dffeas \MEM|Ram_rtl_0_bypass[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst11|DATAOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \MEM|Ram_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N24
cycloneiv_lcell_comb \REG1|DataOut2[7]~8 (
// Equation(s):
// \REG1|DataOut2[7]~8_combout  = (\REG1|DataOut2[7]~reg0_q ) # (!\REG1|DataOut2[7]~en_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\REG1|DataOut2[7]~reg0_q ),
	.datad(\REG1|DataOut2[7]~en_q ),
	.cin(gnd),
	.combout(\REG1|DataOut2[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|DataOut2[7]~8 .lut_mask = 16'hF0FF;
defparam \REG1|DataOut2[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y40_N25
dffeas \inst11|DATAOUT[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG1|DataOut2[7]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|DATAOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|DATAOUT[7] .is_wysiwyg = "true";
defparam \inst11|DATAOUT[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y40_N11
dffeas \inst12|DATAOUT[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|DATAOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|DATAOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|DATAOUT[0] .is_wysiwyg = "true";
defparam \inst12|DATAOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y40_N23
dffeas \inst2|MemtoReg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst10|outinstruction [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|RegWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|MemtoReg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|MemtoReg .is_wysiwyg = "true";
defparam \inst2|MemtoReg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y40_N10
cycloneiv_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[0]~7 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[0]~7_combout  = (\inst2|MemtoReg~q  & (\MEM|DataOut[0]~reg0_q )) # (!\inst2|MemtoReg~q  & ((\inst12|DATAOUT [0])))

	.dataa(\MEM|DataOut[0]~reg0_q ),
	.datab(gnd),
	.datac(\inst12|DATAOUT [0]),
	.datad(\inst2|MemtoReg~q ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[0]~7 .lut_mask = 16'hAAF0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N16
cycloneiv_lcell_comb \REG1|Ram[3][0]~feeder (
// Equation(s):
// \REG1|Ram[3][0]~feeder_combout  = \inst3|LPM_MUX_component|auto_generated|result_node[0]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[0]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG1|Ram[3][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Ram[3][0]~feeder .lut_mask = 16'hF0F0;
defparam \REG1|Ram[3][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N18
cycloneiv_lcell_comb \REG1|Decoder0~3 (
// Equation(s):
// \REG1|Decoder0~3_combout  = (\inst16|DATAOUT [1] & (\inst16|DATAOUT [0] & \inst2|RegWrite~q ))

	.dataa(gnd),
	.datab(\inst16|DATAOUT [1]),
	.datac(\inst16|DATAOUT [0]),
	.datad(\inst2|RegWrite~q ),
	.cin(gnd),
	.combout(\REG1|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Decoder0~3 .lut_mask = 16'hC000;
defparam \REG1|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y42_N17
dffeas \REG1|Ram[3][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG1|Ram[3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Ram[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Ram[3][0] .is_wysiwyg = "true";
defparam \REG1|Ram[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N26
cycloneiv_lcell_comb \REG1|Ram[0][0]~0 (
// Equation(s):
// \REG1|Ram[0][0]~0_combout  = !\inst3|LPM_MUX_component|auto_generated|result_node[0]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[0]~7_combout ),
	.cin(gnd),
	.combout(\REG1|Ram[0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Ram[0][0]~0 .lut_mask = 16'h00FF;
defparam \REG1|Ram[0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N12
cycloneiv_lcell_comb \REG1|Decoder0~0 (
// Equation(s):
// \REG1|Decoder0~0_combout  = (!\inst16|DATAOUT [1] & (!\inst16|DATAOUT [0] & \inst2|RegWrite~q ))

	.dataa(gnd),
	.datab(\inst16|DATAOUT [1]),
	.datac(\inst16|DATAOUT [0]),
	.datad(\inst2|RegWrite~q ),
	.cin(gnd),
	.combout(\REG1|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Decoder0~0 .lut_mask = 16'h0300;
defparam \REG1|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y42_N27
dffeas \REG1|Ram[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG1|Ram[0][0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Ram[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Ram[0][0] .is_wysiwyg = "true";
defparam \REG1|Ram[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N0
cycloneiv_lcell_comb \REG1|Mux15~0 (
// Equation(s):
// \REG1|Mux15~0_combout  = (\inst1|DataOut[1]~11_combout  & (((\inst1|DataOut[0]~12_combout )) # (!\REG1|Ram[2][0]~q ))) # (!\inst1|DataOut[1]~11_combout  & (((!\inst1|DataOut[0]~12_combout  & !\REG1|Ram[0][0]~q ))))

	.dataa(\REG1|Ram[2][0]~q ),
	.datab(\inst1|DataOut[1]~11_combout ),
	.datac(\inst1|DataOut[0]~12_combout ),
	.datad(\REG1|Ram[0][0]~q ),
	.cin(gnd),
	.combout(\REG1|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Mux15~0 .lut_mask = 16'hC4C7;
defparam \REG1|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N6
cycloneiv_lcell_comb \REG1|Mux15~1 (
// Equation(s):
// \REG1|Mux15~1_combout  = (\inst1|DataOut[0]~12_combout  & ((\REG1|Mux15~0_combout  & ((\REG1|Ram[3][0]~q ))) # (!\REG1|Mux15~0_combout  & (\REG1|Ram[1][0]~q )))) # (!\inst1|DataOut[0]~12_combout  & (((\REG1|Mux15~0_combout ))))

	.dataa(\REG1|Ram[1][0]~q ),
	.datab(\REG1|Ram[3][0]~q ),
	.datac(\inst1|DataOut[0]~12_combout ),
	.datad(\REG1|Mux15~0_combout ),
	.cin(gnd),
	.combout(\REG1|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Mux15~1 .lut_mask = 16'hCFA0;
defparam \REG1|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y42_N7
dffeas \REG1|DataOut2[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG1|Mux15~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DataOut2[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DataOut2[0]~reg0 .is_wysiwyg = "true";
defparam \REG1|DataOut2[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y42_N2
cycloneiv_lcell_comb \inst|Add0~7 (
// Equation(s):
// \inst|Add0~7_combout  = \inst9|ALop [0] $ (((!\inst9|ALUSrc~q  & ((\REG1|DataOut2[0]~reg0_q ) # (!\REG1|DataOut2[7]~en_q )))))

	.dataa(\inst9|ALop [0]),
	.datab(\REG1|DataOut2[0]~reg0_q ),
	.datac(\inst9|ALUSrc~q ),
	.datad(\REG1|DataOut2[7]~en_q ),
	.cin(gnd),
	.combout(\inst|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~7 .lut_mask = 16'hA6A5;
defparam \inst|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N14
cycloneiv_lcell_comb \inst|Add0~9 (
// Equation(s):
// \inst|Add0~9_cout  = CARRY(\inst9|ALop [0])

	.dataa(\inst9|ALop [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|Add0~9_cout ));
// synopsys translate_off
defparam \inst|Add0~9 .lut_mask = 16'h00AA;
defparam \inst|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N16
cycloneiv_lcell_comb \inst|Add0~10 (
// Equation(s):
// \inst|Add0~10_combout  = (\REG1|DataOut1[0]~15_combout  & ((\inst|Add0~7_combout  & (\inst|Add0~9_cout  & VCC)) # (!\inst|Add0~7_combout  & (!\inst|Add0~9_cout )))) # (!\REG1|DataOut1[0]~15_combout  & ((\inst|Add0~7_combout  & (!\inst|Add0~9_cout )) # 
// (!\inst|Add0~7_combout  & ((\inst|Add0~9_cout ) # (GND)))))
// \inst|Add0~11  = CARRY((\REG1|DataOut1[0]~15_combout  & (!\inst|Add0~7_combout  & !\inst|Add0~9_cout )) # (!\REG1|DataOut1[0]~15_combout  & ((!\inst|Add0~9_cout ) # (!\inst|Add0~7_combout ))))

	.dataa(\REG1|DataOut1[0]~15_combout ),
	.datab(\inst|Add0~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~9_cout ),
	.combout(\inst|Add0~10_combout ),
	.cout(\inst|Add0~11 ));
// synopsys translate_off
defparam \inst|Add0~10 .lut_mask = 16'h9617;
defparam \inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X78_Y40_N14
cycloneiv_lcell_comb \inst|DATAOUT[0]~feeder (
// Equation(s):
// \inst|DATAOUT[0]~feeder_combout  = \inst|Add0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|Add0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|DATAOUT[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|DATAOUT[0]~feeder .lut_mask = 16'hF0F0;
defparam \inst|DATAOUT[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y40_N15
dffeas \inst|DATAOUT[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|DATAOUT[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|DATAOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|DATAOUT[0] .is_wysiwyg = "true";
defparam \inst|DATAOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N18
cycloneiv_lcell_comb \inst|Add0~12 (
// Equation(s):
// \inst|Add0~12_combout  = ((\inst|Add0~6_combout  $ (\REG1|DataOut1[1]~14_combout  $ (!\inst|Add0~11 )))) # (GND)
// \inst|Add0~13  = CARRY((\inst|Add0~6_combout  & ((\REG1|DataOut1[1]~14_combout ) # (!\inst|Add0~11 ))) # (!\inst|Add0~6_combout  & (\REG1|DataOut1[1]~14_combout  & !\inst|Add0~11 )))

	.dataa(\inst|Add0~6_combout ),
	.datab(\REG1|DataOut1[1]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~11 ),
	.combout(\inst|Add0~12_combout ),
	.cout(\inst|Add0~13 ));
// synopsys translate_off
defparam \inst|Add0~12 .lut_mask = 16'h698E;
defparam \inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y40_N9
dffeas \inst|DATAOUT[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|Add0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|DATAOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|DATAOUT[1] .is_wysiwyg = "true";
defparam \inst|DATAOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N20
cycloneiv_lcell_comb \inst|Add0~14 (
// Equation(s):
// \inst|Add0~14_combout  = (\REG1|DataOut1[2]~13_combout  & ((\inst|Add0~5_combout  & (\inst|Add0~13  & VCC)) # (!\inst|Add0~5_combout  & (!\inst|Add0~13 )))) # (!\REG1|DataOut1[2]~13_combout  & ((\inst|Add0~5_combout  & (!\inst|Add0~13 )) # 
// (!\inst|Add0~5_combout  & ((\inst|Add0~13 ) # (GND)))))
// \inst|Add0~15  = CARRY((\REG1|DataOut1[2]~13_combout  & (!\inst|Add0~5_combout  & !\inst|Add0~13 )) # (!\REG1|DataOut1[2]~13_combout  & ((!\inst|Add0~13 ) # (!\inst|Add0~5_combout ))))

	.dataa(\REG1|DataOut1[2]~13_combout ),
	.datab(\inst|Add0~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~13 ),
	.combout(\inst|Add0~14_combout ),
	.cout(\inst|Add0~15 ));
// synopsys translate_off
defparam \inst|Add0~14 .lut_mask = 16'h9617;
defparam \inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X78_Y40_N21
dffeas \inst|DATAOUT[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|Add0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|DATAOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|DATAOUT[2] .is_wysiwyg = "true";
defparam \inst|DATAOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N26
cycloneiv_lcell_comb \REG1|DataOut2[6]~9 (
// Equation(s):
// \REG1|DataOut2[6]~9_combout  = (\REG1|DataOut2[6]~reg0_q ) # (!\REG1|DataOut2[7]~en_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\REG1|DataOut2[6]~reg0_q ),
	.datad(\REG1|DataOut2[7]~en_q ),
	.cin(gnd),
	.combout(\REG1|DataOut2[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|DataOut2[6]~9 .lut_mask = 16'hF0FF;
defparam \REG1|DataOut2[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y40_N27
dffeas \inst11|DATAOUT[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG1|DataOut2[6]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|DATAOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|DATAOUT[6] .is_wysiwyg = "true";
defparam \inst11|DATAOUT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N2
cycloneiv_lcell_comb \REG1|DataOut2[5]~10 (
// Equation(s):
// \REG1|DataOut2[5]~10_combout  = (\REG1|DataOut2[5]~reg0_q ) # (!\REG1|DataOut2[7]~en_q )

	.dataa(\REG1|DataOut2[5]~reg0_q ),
	.datab(gnd),
	.datac(\REG1|DataOut2[7]~en_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG1|DataOut2[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|DataOut2[5]~10 .lut_mask = 16'hAFAF;
defparam \REG1|DataOut2[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y40_N3
dffeas \inst11|DATAOUT[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG1|DataOut2[5]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|DATAOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|DATAOUT[5] .is_wysiwyg = "true";
defparam \inst11|DATAOUT[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y42_N5
dffeas \REG1|Ram[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|LPM_MUX_component|auto_generated|result_node[4]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Ram[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Ram[0][4] .is_wysiwyg = "true";
defparam \REG1|Ram[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N4
cycloneiv_lcell_comb \REG1|Mux11~0 (
// Equation(s):
// \REG1|Mux11~0_combout  = (\inst1|DataOut[0]~12_combout  & (((\inst1|DataOut[1]~11_combout )))) # (!\inst1|DataOut[0]~12_combout  & ((\inst1|DataOut[1]~11_combout  & (\REG1|Ram[2][4]~q )) # (!\inst1|DataOut[1]~11_combout  & ((\REG1|Ram[0][4]~q )))))

	.dataa(\REG1|Ram[2][4]~q ),
	.datab(\inst1|DataOut[0]~12_combout ),
	.datac(\REG1|Ram[0][4]~q ),
	.datad(\inst1|DataOut[1]~11_combout ),
	.cin(gnd),
	.combout(\REG1|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Mux11~0 .lut_mask = 16'hEE30;
defparam \REG1|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N14
cycloneiv_lcell_comb \REG1|Mux11~1 (
// Equation(s):
// \REG1|Mux11~1_combout  = (\REG1|Mux11~0_combout  & ((\REG1|Ram[3][4]~q ) # ((!\inst1|DataOut[0]~12_combout )))) # (!\REG1|Mux11~0_combout  & (((\REG1|Ram[1][4]~q  & \inst1|DataOut[0]~12_combout ))))

	.dataa(\REG1|Ram[3][4]~q ),
	.datab(\REG1|Ram[1][4]~q ),
	.datac(\REG1|Mux11~0_combout ),
	.datad(\inst1|DataOut[0]~12_combout ),
	.cin(gnd),
	.combout(\REG1|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Mux11~1 .lut_mask = 16'hACF0;
defparam \REG1|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y42_N15
dffeas \REG1|DataOut2[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG1|Mux11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DataOut2[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DataOut2[4]~reg0 .is_wysiwyg = "true";
defparam \REG1|DataOut2[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N10
cycloneiv_lcell_comb \REG1|DataOut2[4]~11 (
// Equation(s):
// \REG1|DataOut2[4]~11_combout  = (\REG1|DataOut2[4]~reg0_q ) # (!\REG1|DataOut2[7]~en_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\REG1|DataOut2[4]~reg0_q ),
	.datad(\REG1|DataOut2[7]~en_q ),
	.cin(gnd),
	.combout(\REG1|DataOut2[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|DataOut2[4]~11 .lut_mask = 16'hF0FF;
defparam \REG1|DataOut2[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y40_N11
dffeas \inst11|DATAOUT[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG1|DataOut2[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|DATAOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|DATAOUT[4] .is_wysiwyg = "true";
defparam \inst11|DATAOUT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N4
cycloneiv_lcell_comb \REG1|Decoder0~2 (
// Equation(s):
// \REG1|Decoder0~2_combout  = (\inst16|DATAOUT [1] & (!\inst16|DATAOUT [0] & \inst2|RegWrite~q ))

	.dataa(gnd),
	.datab(\inst16|DATAOUT [1]),
	.datac(\inst16|DATAOUT [0]),
	.datad(\inst2|RegWrite~q ),
	.cin(gnd),
	.combout(\REG1|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Decoder0~2 .lut_mask = 16'h0C00;
defparam \REG1|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y42_N23
dffeas \REG1|Ram[2][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|LPM_MUX_component|auto_generated|result_node[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Ram[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Ram[2][3] .is_wysiwyg = "true";
defparam \REG1|Ram[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N14
cycloneiv_lcell_comb \REG1|Ram[1][3]~feeder (
// Equation(s):
// \REG1|Ram[1][3]~feeder_combout  = \inst3|LPM_MUX_component|auto_generated|result_node[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG1|Ram[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Ram[1][3]~feeder .lut_mask = 16'hF0F0;
defparam \REG1|Ram[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y42_N15
dffeas \REG1|Ram[1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG1|Ram[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Ram[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Ram[1][3] .is_wysiwyg = "true";
defparam \REG1|Ram[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N2
cycloneiv_lcell_comb \REG1|Mux12~0 (
// Equation(s):
// \REG1|Mux12~0_combout  = (\inst1|DataOut[0]~12_combout  & (((\REG1|Ram[1][3]~q ) # (\inst1|DataOut[1]~11_combout )))) # (!\inst1|DataOut[0]~12_combout  & (\REG1|Ram[0][3]~q  & ((!\inst1|DataOut[1]~11_combout ))))

	.dataa(\REG1|Ram[0][3]~q ),
	.datab(\inst1|DataOut[0]~12_combout ),
	.datac(\REG1|Ram[1][3]~q ),
	.datad(\inst1|DataOut[1]~11_combout ),
	.cin(gnd),
	.combout(\REG1|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Mux12~0 .lut_mask = 16'hCCE2;
defparam \REG1|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N20
cycloneiv_lcell_comb \REG1|Mux12~1 (
// Equation(s):
// \REG1|Mux12~1_combout  = (\inst1|DataOut[1]~11_combout  & ((\REG1|Mux12~0_combout  & ((\REG1|Ram[3][3]~q ))) # (!\REG1|Mux12~0_combout  & (\REG1|Ram[2][3]~q )))) # (!\inst1|DataOut[1]~11_combout  & (((\REG1|Mux12~0_combout ))))

	.dataa(\inst1|DataOut[1]~11_combout ),
	.datab(\REG1|Ram[2][3]~q ),
	.datac(\REG1|Ram[3][3]~q ),
	.datad(\REG1|Mux12~0_combout ),
	.cin(gnd),
	.combout(\REG1|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Mux12~1 .lut_mask = 16'hF588;
defparam \REG1|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y42_N21
dffeas \REG1|DataOut2[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG1|Mux12~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DataOut2[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DataOut2[3]~reg0 .is_wysiwyg = "true";
defparam \REG1|DataOut2[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N12
cycloneiv_lcell_comb \REG1|DataOut2[3]~12 (
// Equation(s):
// \REG1|DataOut2[3]~12_combout  = (\REG1|DataOut2[3]~reg0_q ) # (!\REG1|DataOut2[7]~en_q )

	.dataa(\REG1|DataOut2[7]~en_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG1|DataOut2[3]~reg0_q ),
	.cin(gnd),
	.combout(\REG1|DataOut2[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|DataOut2[3]~12 .lut_mask = 16'hFF55;
defparam \REG1|DataOut2[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y40_N13
dffeas \inst11|DATAOUT[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG1|DataOut2[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|DATAOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|DATAOUT[3] .is_wysiwyg = "true";
defparam \inst11|DATAOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y40_N19
dffeas \inst12|DATAOUT[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|DATAOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|DATAOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|DATAOUT[2] .is_wysiwyg = "true";
defparam \inst12|DATAOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N4
cycloneiv_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[2]~5 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[2]~5_combout  = (\inst2|MemtoReg~q  & (\MEM|DataOut[2]~reg0_q )) # (!\inst2|MemtoReg~q  & ((\inst12|DATAOUT [2])))

	.dataa(\MEM|DataOut[2]~reg0_q ),
	.datab(\inst12|DATAOUT [2]),
	.datac(gnd),
	.datad(\inst2|MemtoReg~q ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[2]~5 .lut_mask = 16'hAACC;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N4
cycloneiv_lcell_comb \REG1|Ram[1][2]~feeder (
// Equation(s):
// \REG1|Ram[1][2]~feeder_combout  = \inst3|LPM_MUX_component|auto_generated|result_node[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[2]~5_combout ),
	.cin(gnd),
	.combout(\REG1|Ram[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Ram[1][2]~feeder .lut_mask = 16'hFF00;
defparam \REG1|Ram[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y42_N5
dffeas \REG1|Ram[1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG1|Ram[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Ram[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Ram[1][2] .is_wysiwyg = "true";
defparam \REG1|Ram[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N2
cycloneiv_lcell_comb \REG1|Ram[2][2]~feeder (
// Equation(s):
// \REG1|Ram[2][2]~feeder_combout  = \inst3|LPM_MUX_component|auto_generated|result_node[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG1|Ram[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Ram[2][2]~feeder .lut_mask = 16'hF0F0;
defparam \REG1|Ram[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y42_N3
dffeas \REG1|Ram[2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG1|Ram[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Ram[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Ram[2][2] .is_wysiwyg = "true";
defparam \REG1|Ram[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N10
cycloneiv_lcell_comb \REG1|Ram[0][2]~feeder (
// Equation(s):
// \REG1|Ram[0][2]~feeder_combout  = \inst3|LPM_MUX_component|auto_generated|result_node[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[2]~5_combout ),
	.cin(gnd),
	.combout(\REG1|Ram[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Ram[0][2]~feeder .lut_mask = 16'hFF00;
defparam \REG1|Ram[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y42_N11
dffeas \REG1|Ram[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG1|Ram[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Ram[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Ram[0][2] .is_wysiwyg = "true";
defparam \REG1|Ram[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N10
cycloneiv_lcell_comb \REG1|Mux13~0 (
// Equation(s):
// \REG1|Mux13~0_combout  = (\inst1|DataOut[0]~12_combout  & (((\inst1|DataOut[1]~11_combout )))) # (!\inst1|DataOut[0]~12_combout  & ((\inst1|DataOut[1]~11_combout  & (\REG1|Ram[2][2]~q )) # (!\inst1|DataOut[1]~11_combout  & ((\REG1|Ram[0][2]~q )))))

	.dataa(\inst1|DataOut[0]~12_combout ),
	.datab(\REG1|Ram[2][2]~q ),
	.datac(\inst1|DataOut[1]~11_combout ),
	.datad(\REG1|Ram[0][2]~q ),
	.cin(gnd),
	.combout(\REG1|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Mux13~0 .lut_mask = 16'hE5E0;
defparam \REG1|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N28
cycloneiv_lcell_comb \REG1|Mux13~1 (
// Equation(s):
// \REG1|Mux13~1_combout  = (\inst1|DataOut[0]~12_combout  & ((\REG1|Mux13~0_combout  & (!\REG1|Ram[3][2]~q )) # (!\REG1|Mux13~0_combout  & ((\REG1|Ram[1][2]~q ))))) # (!\inst1|DataOut[0]~12_combout  & (((\REG1|Mux13~0_combout ))))

	.dataa(\REG1|Ram[3][2]~q ),
	.datab(\REG1|Ram[1][2]~q ),
	.datac(\inst1|DataOut[0]~12_combout ),
	.datad(\REG1|Mux13~0_combout ),
	.cin(gnd),
	.combout(\REG1|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Mux13~1 .lut_mask = 16'h5FC0;
defparam \REG1|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y42_N29
dffeas \REG1|DataOut2[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG1|Mux13~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DataOut2[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DataOut2[2]~reg0 .is_wysiwyg = "true";
defparam \REG1|DataOut2[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N20
cycloneiv_lcell_comb \REG1|DataOut2[2]~13 (
// Equation(s):
// \REG1|DataOut2[2]~13_combout  = (\REG1|DataOut2[2]~reg0_q ) # (!\REG1|DataOut2[7]~en_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\REG1|DataOut2[2]~reg0_q ),
	.datad(\REG1|DataOut2[7]~en_q ),
	.cin(gnd),
	.combout(\REG1|DataOut2[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|DataOut2[2]~13 .lut_mask = 16'hF0FF;
defparam \REG1|DataOut2[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y40_N21
dffeas \inst11|DATAOUT[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG1|DataOut2[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|DATAOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|DATAOUT[2] .is_wysiwyg = "true";
defparam \inst11|DATAOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N2
cycloneiv_lcell_comb \REG1|DataOut2[0]~15 (
// Equation(s):
// \REG1|DataOut2[0]~15_combout  = (\REG1|DataOut2[0]~reg0_q ) # (!\REG1|DataOut2[7]~en_q )

	.dataa(\REG1|DataOut2[0]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG1|DataOut2[7]~en_q ),
	.cin(gnd),
	.combout(\REG1|DataOut2[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|DataOut2[0]~15 .lut_mask = 16'hAAFF;
defparam \REG1|DataOut2[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y40_N3
dffeas \inst11|DATAOUT[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG1|DataOut2[0]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|DATAOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|DATAOUT[0] .is_wysiwyg = "true";
defparam \inst11|DATAOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N20
cycloneiv_lcell_comb \MEM|Mux0~12 (
// Equation(s):
// \MEM|Mux0~12_combout  = (\MEM|Mux0~5_combout  & (\MEM|Ram_rtl_0_bypass [23])) # (!\MEM|Mux0~5_combout  & ((\MEM|Ram_rtl_0|auto_generated|ram_block1a6 )))

	.dataa(gnd),
	.datab(\MEM|Mux0~5_combout ),
	.datac(\MEM|Ram_rtl_0_bypass [23]),
	.datad(\MEM|Ram_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\MEM|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Mux0~12 .lut_mask = 16'hF3C0;
defparam \MEM|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y40_N20
cycloneiv_lcell_comb \MEM|Equal0~1 (
// Equation(s):
// \MEM|Equal0~1_combout  = (!\inst|DATAOUT [0] & (!\inst|DATAOUT [2] & !\inst|DATAOUT [1]))

	.dataa(gnd),
	.datab(\inst|DATAOUT [0]),
	.datac(\inst|DATAOUT [2]),
	.datad(\inst|DATAOUT [1]),
	.cin(gnd),
	.combout(\MEM|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Equal0~1 .lut_mask = 16'h0003;
defparam \MEM|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y40_N22
cycloneiv_lcell_comb \MEM|DataOut[0]~0 (
// Equation(s):
// \MEM|DataOut[0]~0_combout  = ((\MEM|Equal0~0_combout  & (!\inst|DATAOUT [7] & \MEM|Equal0~1_combout ))) # (!\inst10|MemWrite~q )

	.dataa(\MEM|Equal0~0_combout ),
	.datab(\inst10|MemWrite~q ),
	.datac(\inst|DATAOUT [7]),
	.datad(\MEM|Equal0~1_combout ),
	.cin(gnd),
	.combout(\MEM|DataOut[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|DataOut[0]~0 .lut_mask = 16'h3B33;
defparam \MEM|DataOut[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y40_N21
dffeas \MEM|DataOut[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Mux0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM|DataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|DataOut[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|DataOut[1]~reg0 .is_wysiwyg = "true";
defparam \MEM|DataOut[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y40_N31
dffeas \inst12|DATAOUT[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|DATAOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|DATAOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|DATAOUT[1] .is_wysiwyg = "true";
defparam \inst12|DATAOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y40_N30
cycloneiv_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[1]~6 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[1]~6_combout  = (\inst2|MemtoReg~q  & (\MEM|DataOut[1]~reg0_q )) # (!\inst2|MemtoReg~q  & ((\inst12|DATAOUT [1])))

	.dataa(gnd),
	.datab(\MEM|DataOut[1]~reg0_q ),
	.datac(\inst12|DATAOUT [1]),
	.datad(\inst2|MemtoReg~q ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[1]~6 .lut_mask = 16'hCCF0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N22
cycloneiv_lcell_comb \REG1|Ram[3][1]~feeder (
// Equation(s):
// \REG1|Ram[3][1]~feeder_combout  = \inst3|LPM_MUX_component|auto_generated|result_node[1]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[1]~6_combout ),
	.cin(gnd),
	.combout(\REG1|Ram[3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Ram[3][1]~feeder .lut_mask = 16'hFF00;
defparam \REG1|Ram[3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y42_N23
dffeas \REG1|Ram[3][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG1|Ram[3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Ram[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Ram[3][1] .is_wysiwyg = "true";
defparam \REG1|Ram[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N12
cycloneiv_lcell_comb \REG1|Ram[0][1]~feeder (
// Equation(s):
// \REG1|Ram[0][1]~feeder_combout  = \inst3|LPM_MUX_component|auto_generated|result_node[1]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[1]~6_combout ),
	.cin(gnd),
	.combout(\REG1|Ram[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Ram[0][1]~feeder .lut_mask = 16'hFF00;
defparam \REG1|Ram[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y42_N13
dffeas \REG1|Ram[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG1|Ram[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Ram[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Ram[0][1] .is_wysiwyg = "true";
defparam \REG1|Ram[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N0
cycloneiv_lcell_comb \REG1|Mux6~0 (
// Equation(s):
// \REG1|Mux6~0_combout  = (\inst1|DataOut[2]~14_combout  & (((\inst1|DataOut[3]~13_combout )) # (!\REG1|Ram[1][1]~q ))) # (!\inst1|DataOut[2]~14_combout  & (((!\inst1|DataOut[3]~13_combout  & \REG1|Ram[0][1]~q ))))

	.dataa(\inst1|DataOut[2]~14_combout ),
	.datab(\REG1|Ram[1][1]~q ),
	.datac(\inst1|DataOut[3]~13_combout ),
	.datad(\REG1|Ram[0][1]~q ),
	.cin(gnd),
	.combout(\REG1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Mux6~0 .lut_mask = 16'hA7A2;
defparam \REG1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N8
cycloneiv_lcell_comb \REG1|Mux6~1 (
// Equation(s):
// \REG1|Mux6~1_combout  = (\inst1|DataOut[3]~13_combout  & ((\REG1|Mux6~0_combout  & ((\REG1|Ram[3][1]~q ))) # (!\REG1|Mux6~0_combout  & (!\REG1|Ram[2][1]~q )))) # (!\inst1|DataOut[3]~13_combout  & (((\REG1|Mux6~0_combout ))))

	.dataa(\REG1|Ram[2][1]~q ),
	.datab(\REG1|Ram[3][1]~q ),
	.datac(\inst1|DataOut[3]~13_combout ),
	.datad(\REG1|Mux6~0_combout ),
	.cin(gnd),
	.combout(\REG1|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Mux6~1 .lut_mask = 16'hCF50;
defparam \REG1|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y42_N9
dffeas \REG1|DataOut1[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG1|Mux6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DataOut1[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DataOut1[1]~reg0 .is_wysiwyg = "true";
defparam \REG1|DataOut1[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N8
cycloneiv_lcell_comb \REG1|DataOut1[1]~14 (
// Equation(s):
// \REG1|DataOut1[1]~14_combout  = (\REG1|DataOut1[1]~reg0_q ) # (!\REG1|DataOut2[7]~en_q )

	.dataa(gnd),
	.datab(\REG1|DataOut1[1]~reg0_q ),
	.datac(gnd),
	.datad(\REG1|DataOut2[7]~en_q ),
	.cin(gnd),
	.combout(\REG1|DataOut1[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|DataOut1[1]~14 .lut_mask = 16'hCCFF;
defparam \REG1|DataOut1[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N22
cycloneiv_lcell_comb \inst|Add0~16 (
// Equation(s):
// \inst|Add0~16_combout  = ((\inst|Add0~4_combout  $ (\REG1|DataOut1[3]~12_combout  $ (!\inst|Add0~15 )))) # (GND)
// \inst|Add0~17  = CARRY((\inst|Add0~4_combout  & ((\REG1|DataOut1[3]~12_combout ) # (!\inst|Add0~15 ))) # (!\inst|Add0~4_combout  & (\REG1|DataOut1[3]~12_combout  & !\inst|Add0~15 )))

	.dataa(\inst|Add0~4_combout ),
	.datab(\REG1|DataOut1[3]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~15 ),
	.combout(\inst|Add0~16_combout ),
	.cout(\inst|Add0~17 ));
// synopsys translate_off
defparam \inst|Add0~16 .lut_mask = 16'h698E;
defparam \inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y40_N11
dffeas \inst|DATAOUT[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|Add0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|DATAOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|DATAOUT[3] .is_wysiwyg = "true";
defparam \inst|DATAOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y40_N17
dffeas \inst12|DATAOUT[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|DATAOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|DATAOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|DATAOUT[3] .is_wysiwyg = "true";
defparam \inst12|DATAOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N16
cycloneiv_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[3]~4 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[3]~4_combout  = (\inst2|MemtoReg~q  & (\MEM|DataOut[3]~reg0_q )) # (!\inst2|MemtoReg~q  & ((\inst12|DATAOUT [3])))

	.dataa(\MEM|DataOut[3]~reg0_q ),
	.datab(gnd),
	.datac(\inst12|DATAOUT [3]),
	.datad(\inst2|MemtoReg~q ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[3]~4 .lut_mask = 16'hAAF0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N26
cycloneiv_lcell_comb \REG1|Ram[3][3]~feeder (
// Equation(s):
// \REG1|Ram[3][3]~feeder_combout  = \inst3|LPM_MUX_component|auto_generated|result_node[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG1|Ram[3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Ram[3][3]~feeder .lut_mask = 16'hF0F0;
defparam \REG1|Ram[3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y42_N27
dffeas \REG1|Ram[3][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG1|Ram[3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Ram[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Ram[3][3] .is_wysiwyg = "true";
defparam \REG1|Ram[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N18
cycloneiv_lcell_comb \REG1|Mux4~0 (
// Equation(s):
// \REG1|Mux4~0_combout  = (\inst1|DataOut[2]~14_combout  & (((\REG1|Ram[1][3]~q ) # (\inst1|DataOut[3]~13_combout )))) # (!\inst1|DataOut[2]~14_combout  & (\REG1|Ram[0][3]~q  & ((!\inst1|DataOut[3]~13_combout ))))

	.dataa(\REG1|Ram[0][3]~q ),
	.datab(\inst1|DataOut[2]~14_combout ),
	.datac(\REG1|Ram[1][3]~q ),
	.datad(\inst1|DataOut[3]~13_combout ),
	.cin(gnd),
	.combout(\REG1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Mux4~0 .lut_mask = 16'hCCE2;
defparam \REG1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N2
cycloneiv_lcell_comb \REG1|Mux4~1 (
// Equation(s):
// \REG1|Mux4~1_combout  = (\inst1|DataOut[3]~13_combout  & ((\REG1|Mux4~0_combout  & ((\REG1|Ram[3][3]~q ))) # (!\REG1|Mux4~0_combout  & (\REG1|Ram[2][3]~q )))) # (!\inst1|DataOut[3]~13_combout  & (((\REG1|Mux4~0_combout ))))

	.dataa(\REG1|Ram[2][3]~q ),
	.datab(\REG1|Ram[3][3]~q ),
	.datac(\inst1|DataOut[3]~13_combout ),
	.datad(\REG1|Mux4~0_combout ),
	.cin(gnd),
	.combout(\REG1|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Mux4~1 .lut_mask = 16'hCFA0;
defparam \REG1|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y42_N3
dffeas \REG1|DataOut1[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG1|Mux4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DataOut1[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DataOut1[3]~reg0 .is_wysiwyg = "true";
defparam \REG1|DataOut1[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N2
cycloneiv_lcell_comb \REG1|DataOut1[3]~12 (
// Equation(s):
// \REG1|DataOut1[3]~12_combout  = (\REG1|DataOut1[3]~reg0_q ) # (!\REG1|DataOut2[7]~en_q )

	.dataa(gnd),
	.datab(\REG1|DataOut1[3]~reg0_q ),
	.datac(gnd),
	.datad(\REG1|DataOut2[7]~en_q ),
	.cin(gnd),
	.combout(\REG1|DataOut1[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|DataOut1[3]~12 .lut_mask = 16'hCCFF;
defparam \REG1|DataOut1[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N24
cycloneiv_lcell_comb \inst|Add0~18 (
// Equation(s):
// \inst|Add0~18_combout  = (\inst|Add0~3_combout  & ((\REG1|DataOut1[4]~11_combout  & (\inst|Add0~17  & VCC)) # (!\REG1|DataOut1[4]~11_combout  & (!\inst|Add0~17 )))) # (!\inst|Add0~3_combout  & ((\REG1|DataOut1[4]~11_combout  & (!\inst|Add0~17 )) # 
// (!\REG1|DataOut1[4]~11_combout  & ((\inst|Add0~17 ) # (GND)))))
// \inst|Add0~19  = CARRY((\inst|Add0~3_combout  & (!\REG1|DataOut1[4]~11_combout  & !\inst|Add0~17 )) # (!\inst|Add0~3_combout  & ((!\inst|Add0~17 ) # (!\REG1|DataOut1[4]~11_combout ))))

	.dataa(\inst|Add0~3_combout ),
	.datab(\REG1|DataOut1[4]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~17 ),
	.combout(\inst|Add0~18_combout ),
	.cout(\inst|Add0~19 ));
// synopsys translate_off
defparam \inst|Add0~18 .lut_mask = 16'h9617;
defparam \inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y40_N7
dffeas \inst|DATAOUT[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|Add0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|DATAOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|DATAOUT[4] .is_wysiwyg = "true";
defparam \inst|DATAOUT[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y40_N3
dffeas \inst12|DATAOUT[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|DATAOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|DATAOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|DATAOUT[4] .is_wysiwyg = "true";
defparam \inst12|DATAOUT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N2
cycloneiv_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[4]~3 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[4]~3_combout  = (\inst2|MemtoReg~q  & (\MEM|DataOut[4]~reg0_q )) # (!\inst2|MemtoReg~q  & ((\inst12|DATAOUT [4])))

	.dataa(\MEM|DataOut[4]~reg0_q ),
	.datab(gnd),
	.datac(\inst12|DATAOUT [4]),
	.datad(\inst2|MemtoReg~q ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[4]~3 .lut_mask = 16'hAAF0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N24
cycloneiv_lcell_comb \REG1|Ram[1][4]~feeder (
// Equation(s):
// \REG1|Ram[1][4]~feeder_combout  = \inst3|LPM_MUX_component|auto_generated|result_node[4]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[4]~3_combout ),
	.cin(gnd),
	.combout(\REG1|Ram[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Ram[1][4]~feeder .lut_mask = 16'hFF00;
defparam \REG1|Ram[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y42_N25
dffeas \REG1|Ram[1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG1|Ram[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Ram[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Ram[1][4] .is_wysiwyg = "true";
defparam \REG1|Ram[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y42_N25
dffeas \REG1|Ram[2][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|LPM_MUX_component|auto_generated|result_node[4]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Ram[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Ram[2][4] .is_wysiwyg = "true";
defparam \REG1|Ram[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N24
cycloneiv_lcell_comb \REG1|Mux3~0 (
// Equation(s):
// \REG1|Mux3~0_combout  = (\inst1|DataOut[3]~13_combout  & ((\inst1|DataOut[2]~14_combout ) # ((\REG1|Ram[2][4]~q )))) # (!\inst1|DataOut[3]~13_combout  & (!\inst1|DataOut[2]~14_combout  & ((\REG1|Ram[0][4]~q ))))

	.dataa(\inst1|DataOut[3]~13_combout ),
	.datab(\inst1|DataOut[2]~14_combout ),
	.datac(\REG1|Ram[2][4]~q ),
	.datad(\REG1|Ram[0][4]~q ),
	.cin(gnd),
	.combout(\REG1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Mux3~0 .lut_mask = 16'hB9A8;
defparam \REG1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N16
cycloneiv_lcell_comb \REG1|Mux3~1 (
// Equation(s):
// \REG1|Mux3~1_combout  = (\inst1|DataOut[2]~14_combout  & ((\REG1|Mux3~0_combout  & (\REG1|Ram[3][4]~q )) # (!\REG1|Mux3~0_combout  & ((\REG1|Ram[1][4]~q ))))) # (!\inst1|DataOut[2]~14_combout  & (((\REG1|Mux3~0_combout ))))

	.dataa(\REG1|Ram[3][4]~q ),
	.datab(\REG1|Ram[1][4]~q ),
	.datac(\inst1|DataOut[2]~14_combout ),
	.datad(\REG1|Mux3~0_combout ),
	.cin(gnd),
	.combout(\REG1|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Mux3~1 .lut_mask = 16'hAFC0;
defparam \REG1|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y42_N17
dffeas \REG1|DataOut1[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG1|Mux3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DataOut1[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DataOut1[4]~reg0 .is_wysiwyg = "true";
defparam \REG1|DataOut1[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N6
cycloneiv_lcell_comb \REG1|DataOut1[4]~11 (
// Equation(s):
// \REG1|DataOut1[4]~11_combout  = (\REG1|DataOut1[4]~reg0_q ) # (!\REG1|DataOut2[7]~en_q )

	.dataa(gnd),
	.datab(\REG1|DataOut2[7]~en_q ),
	.datac(gnd),
	.datad(\REG1|DataOut1[4]~reg0_q ),
	.cin(gnd),
	.combout(\REG1|DataOut1[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|DataOut1[4]~11 .lut_mask = 16'hFF33;
defparam \REG1|DataOut1[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N26
cycloneiv_lcell_comb \inst|Add0~20 (
// Equation(s):
// \inst|Add0~20_combout  = ((\REG1|DataOut1[5]~10_combout  $ (\inst|Add0~2_combout  $ (!\inst|Add0~19 )))) # (GND)
// \inst|Add0~21  = CARRY((\REG1|DataOut1[5]~10_combout  & ((\inst|Add0~2_combout ) # (!\inst|Add0~19 ))) # (!\REG1|DataOut1[5]~10_combout  & (\inst|Add0~2_combout  & !\inst|Add0~19 )))

	.dataa(\REG1|DataOut1[5]~10_combout ),
	.datab(\inst|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~19 ),
	.combout(\inst|Add0~20_combout ),
	.cout(\inst|Add0~21 ));
// synopsys translate_off
defparam \inst|Add0~20 .lut_mask = 16'h698E;
defparam \inst|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y40_N3
dffeas \inst|DATAOUT[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|Add0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|DATAOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|DATAOUT[5] .is_wysiwyg = "true";
defparam \inst|DATAOUT[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y40_N5
dffeas \inst12|DATAOUT[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|DATAOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|DATAOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|DATAOUT[5] .is_wysiwyg = "true";
defparam \inst12|DATAOUT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N4
cycloneiv_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[5]~2 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[5]~2_combout  = (\inst2|MemtoReg~q  & (\MEM|DataOut[5]~reg0_q )) # (!\inst2|MemtoReg~q  & ((\inst12|DATAOUT [5])))

	.dataa(\MEM|DataOut[5]~reg0_q ),
	.datab(gnd),
	.datac(\inst12|DATAOUT [5]),
	.datad(\inst2|MemtoReg~q ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[5]~2 .lut_mask = 16'hAAF0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y42_N19
dffeas \REG1|Ram[2][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|LPM_MUX_component|auto_generated|result_node[5]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Ram[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Ram[2][5] .is_wysiwyg = "true";
defparam \REG1|Ram[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y42_N28
cycloneiv_lcell_comb \REG1|Ram[3][5]~feeder (
// Equation(s):
// \REG1|Ram[3][5]~feeder_combout  = \inst3|LPM_MUX_component|auto_generated|result_node[5]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[5]~2_combout ),
	.cin(gnd),
	.combout(\REG1|Ram[3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Ram[3][5]~feeder .lut_mask = 16'hFF00;
defparam \REG1|Ram[3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y42_N29
dffeas \REG1|Ram[3][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG1|Ram[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Ram[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Ram[3][5] .is_wysiwyg = "true";
defparam \REG1|Ram[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y42_N19
dffeas \REG1|Ram[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|LPM_MUX_component|auto_generated|result_node[5]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Ram[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Ram[0][5] .is_wysiwyg = "true";
defparam \REG1|Ram[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N18
cycloneiv_lcell_comb \REG1|Mux10~0 (
// Equation(s):
// \REG1|Mux10~0_combout  = (\inst1|DataOut[0]~12_combout  & ((\REG1|Ram[1][5]~q ) # ((\inst1|DataOut[1]~11_combout )))) # (!\inst1|DataOut[0]~12_combout  & (((\REG1|Ram[0][5]~q  & !\inst1|DataOut[1]~11_combout ))))

	.dataa(\REG1|Ram[1][5]~q ),
	.datab(\inst1|DataOut[0]~12_combout ),
	.datac(\REG1|Ram[0][5]~q ),
	.datad(\inst1|DataOut[1]~11_combout ),
	.cin(gnd),
	.combout(\REG1|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Mux10~0 .lut_mask = 16'hCCB8;
defparam \REG1|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N8
cycloneiv_lcell_comb \REG1|Mux10~1 (
// Equation(s):
// \REG1|Mux10~1_combout  = (\inst1|DataOut[1]~11_combout  & ((\REG1|Mux10~0_combout  & ((\REG1|Ram[3][5]~q ))) # (!\REG1|Mux10~0_combout  & (\REG1|Ram[2][5]~q )))) # (!\inst1|DataOut[1]~11_combout  & (((\REG1|Mux10~0_combout ))))

	.dataa(\inst1|DataOut[1]~11_combout ),
	.datab(\REG1|Ram[2][5]~q ),
	.datac(\REG1|Ram[3][5]~q ),
	.datad(\REG1|Mux10~0_combout ),
	.cin(gnd),
	.combout(\REG1|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Mux10~1 .lut_mask = 16'hF588;
defparam \REG1|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y42_N9
dffeas \REG1|DataOut2[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG1|Mux10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DataOut2[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DataOut2[5]~reg0 .is_wysiwyg = "true";
defparam \REG1|DataOut2[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y42_N16
cycloneiv_lcell_comb \inst|Add0~2 (
// Equation(s):
// \inst|Add0~2_combout  = \inst9|ALop [0] $ (((!\inst9|ALUSrc~q  & ((\REG1|DataOut2[5]~reg0_q ) # (!\REG1|DataOut2[7]~en_q )))))

	.dataa(\REG1|DataOut2[7]~en_q ),
	.datab(\inst9|ALUSrc~q ),
	.datac(\inst9|ALop [0]),
	.datad(\REG1|DataOut2[5]~reg0_q ),
	.cin(gnd),
	.combout(\inst|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~2 .lut_mask = 16'hC3E1;
defparam \inst|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N28
cycloneiv_lcell_comb \inst|Add0~22 (
// Equation(s):
// \inst|Add0~22_combout  = (\REG1|DataOut1[6]~9_combout  & ((\inst|Add0~1_combout  & (\inst|Add0~21  & VCC)) # (!\inst|Add0~1_combout  & (!\inst|Add0~21 )))) # (!\REG1|DataOut1[6]~9_combout  & ((\inst|Add0~1_combout  & (!\inst|Add0~21 )) # 
// (!\inst|Add0~1_combout  & ((\inst|Add0~21 ) # (GND)))))
// \inst|Add0~23  = CARRY((\REG1|DataOut1[6]~9_combout  & (!\inst|Add0~1_combout  & !\inst|Add0~21 )) # (!\REG1|DataOut1[6]~9_combout  & ((!\inst|Add0~21 ) # (!\inst|Add0~1_combout ))))

	.dataa(\REG1|DataOut1[6]~9_combout ),
	.datab(\inst|Add0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~21 ),
	.combout(\inst|Add0~22_combout ),
	.cout(\inst|Add0~23 ));
// synopsys translate_off
defparam \inst|Add0~22 .lut_mask = 16'h9617;
defparam \inst|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y40_N13
dffeas \inst|DATAOUT[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|Add0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|DATAOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|DATAOUT[6] .is_wysiwyg = "true";
defparam \inst|DATAOUT[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y40_N15
dffeas \inst12|DATAOUT[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|DATAOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|DATAOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|DATAOUT[6] .is_wysiwyg = "true";
defparam \inst12|DATAOUT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N14
cycloneiv_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[6]~1 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[6]~1_combout  = (\inst2|MemtoReg~q  & (\MEM|DataOut[6]~reg0_q )) # (!\inst2|MemtoReg~q  & ((\inst12|DATAOUT [6])))

	.dataa(\MEM|DataOut[6]~reg0_q ),
	.datab(gnd),
	.datac(\inst12|DATAOUT [6]),
	.datad(\inst2|MemtoReg~q ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[6]~1 .lut_mask = 16'hAAF0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N2
cycloneiv_lcell_comb \REG1|Ram[3][6]~feeder (
// Equation(s):
// \REG1|Ram[3][6]~feeder_combout  = \inst3|LPM_MUX_component|auto_generated|result_node[6]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[6]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG1|Ram[3][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Ram[3][6]~feeder .lut_mask = 16'hF0F0;
defparam \REG1|Ram[3][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y42_N3
dffeas \REG1|Ram[3][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG1|Ram[3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Ram[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Ram[3][6] .is_wysiwyg = "true";
defparam \REG1|Ram[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y42_N25
dffeas \REG1|Ram[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|LPM_MUX_component|auto_generated|result_node[6]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Ram[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Ram[0][6] .is_wysiwyg = "true";
defparam \REG1|Ram[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N24
cycloneiv_lcell_comb \REG1|Mux9~0 (
// Equation(s):
// \REG1|Mux9~0_combout  = (\inst1|DataOut[0]~12_combout  & (((\inst1|DataOut[1]~11_combout )))) # (!\inst1|DataOut[0]~12_combout  & ((\inst1|DataOut[1]~11_combout  & (\REG1|Ram[2][6]~q )) # (!\inst1|DataOut[1]~11_combout  & ((\REG1|Ram[0][6]~q )))))

	.dataa(\REG1|Ram[2][6]~q ),
	.datab(\inst1|DataOut[0]~12_combout ),
	.datac(\REG1|Ram[0][6]~q ),
	.datad(\inst1|DataOut[1]~11_combout ),
	.cin(gnd),
	.combout(\REG1|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Mux9~0 .lut_mask = 16'hEE30;
defparam \REG1|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N26
cycloneiv_lcell_comb \REG1|Mux9~1 (
// Equation(s):
// \REG1|Mux9~1_combout  = (\inst1|DataOut[0]~12_combout  & ((\REG1|Mux9~0_combout  & ((\REG1|Ram[3][6]~q ))) # (!\REG1|Mux9~0_combout  & (\REG1|Ram[1][6]~q )))) # (!\inst1|DataOut[0]~12_combout  & (((\REG1|Mux9~0_combout ))))

	.dataa(\REG1|Ram[1][6]~q ),
	.datab(\inst1|DataOut[0]~12_combout ),
	.datac(\REG1|Ram[3][6]~q ),
	.datad(\REG1|Mux9~0_combout ),
	.cin(gnd),
	.combout(\REG1|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Mux9~1 .lut_mask = 16'hF388;
defparam \REG1|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y42_N27
dffeas \REG1|DataOut2[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG1|Mux9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DataOut2[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DataOut2[6]~reg0 .is_wysiwyg = "true";
defparam \REG1|DataOut2[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N0
cycloneiv_lcell_comb \inst|Add0~1 (
// Equation(s):
// \inst|Add0~1_combout  = \inst9|ALop [0] $ (((!\inst9|ALUSrc~q  & ((\REG1|DataOut2[6]~reg0_q ) # (!\REG1|DataOut2[7]~en_q )))))

	.dataa(\inst9|ALop [0]),
	.datab(\REG1|DataOut2[7]~en_q ),
	.datac(\REG1|DataOut2[6]~reg0_q ),
	.datad(\inst9|ALUSrc~q ),
	.cin(gnd),
	.combout(\inst|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~1 .lut_mask = 16'hAA59;
defparam \inst|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N30
cycloneiv_lcell_comb \inst|Add0~24 (
// Equation(s):
// \inst|Add0~24_combout  = \REG1|DataOut1[7]~8_combout  $ (\inst|Add0~23  $ (!\inst|Add0~0_combout ))

	.dataa(gnd),
	.datab(\REG1|DataOut1[7]~8_combout ),
	.datac(gnd),
	.datad(\inst|Add0~0_combout ),
	.cin(\inst|Add0~23 ),
	.combout(\inst|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~24 .lut_mask = 16'h3CC3;
defparam \inst|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y40_N1
dffeas \inst|DATAOUT[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|Add0~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|DATAOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|DATAOUT[7] .is_wysiwyg = "true";
defparam \inst|DATAOUT[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y40_N13
dffeas \inst12|DATAOUT[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|DATAOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|DATAOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|DATAOUT[7] .is_wysiwyg = "true";
defparam \inst12|DATAOUT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N12
cycloneiv_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[7]~0 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[7]~0_combout  = (\inst2|MemtoReg~q  & (\MEM|DataOut[7]~reg0_q )) # (!\inst2|MemtoReg~q  & ((\inst12|DATAOUT [7])))

	.dataa(\MEM|DataOut[7]~reg0_q ),
	.datab(gnd),
	.datac(\inst12|DATAOUT [7]),
	.datad(\inst2|MemtoReg~q ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[7]~0 .lut_mask = 16'hAAF0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N8
cycloneiv_lcell_comb \REG1|Ram[3][7]~feeder (
// Equation(s):
// \REG1|Ram[3][7]~feeder_combout  = \inst3|LPM_MUX_component|auto_generated|result_node[7]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[7]~0_combout ),
	.cin(gnd),
	.combout(\REG1|Ram[3][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Ram[3][7]~feeder .lut_mask = 16'hFF00;
defparam \REG1|Ram[3][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y42_N9
dffeas \REG1|Ram[3][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG1|Ram[3][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Ram[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Ram[3][7] .is_wysiwyg = "true";
defparam \REG1|Ram[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y42_N31
dffeas \REG1|Ram[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|LPM_MUX_component|auto_generated|result_node[7]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Ram[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Ram[0][7] .is_wysiwyg = "true";
defparam \REG1|Ram[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N30
cycloneiv_lcell_comb \REG1|Mux8~0 (
// Equation(s):
// \REG1|Mux8~0_combout  = (\inst1|DataOut[0]~12_combout  & ((\REG1|Ram[1][7]~q ) # ((\inst1|DataOut[1]~11_combout )))) # (!\inst1|DataOut[0]~12_combout  & (((\REG1|Ram[0][7]~q  & !\inst1|DataOut[1]~11_combout ))))

	.dataa(\REG1|Ram[1][7]~q ),
	.datab(\inst1|DataOut[0]~12_combout ),
	.datac(\REG1|Ram[0][7]~q ),
	.datad(\inst1|DataOut[1]~11_combout ),
	.cin(gnd),
	.combout(\REG1|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Mux8~0 .lut_mask = 16'hCCB8;
defparam \REG1|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y42_N7
dffeas \REG1|Ram[2][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|LPM_MUX_component|auto_generated|result_node[7]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Ram[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Ram[2][7] .is_wysiwyg = "true";
defparam \REG1|Ram[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N28
cycloneiv_lcell_comb \REG1|Mux8~1 (
// Equation(s):
// \REG1|Mux8~1_combout  = (\inst1|DataOut[1]~11_combout  & ((\REG1|Mux8~0_combout  & (\REG1|Ram[3][7]~q )) # (!\REG1|Mux8~0_combout  & ((\REG1|Ram[2][7]~q ))))) # (!\inst1|DataOut[1]~11_combout  & (((\REG1|Mux8~0_combout ))))

	.dataa(\inst1|DataOut[1]~11_combout ),
	.datab(\REG1|Ram[3][7]~q ),
	.datac(\REG1|Mux8~0_combout ),
	.datad(\REG1|Ram[2][7]~q ),
	.cin(gnd),
	.combout(\REG1|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Mux8~1 .lut_mask = 16'hDAD0;
defparam \REG1|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y42_N29
dffeas \REG1|DataOut2[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG1|Mux8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DataOut2[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DataOut2[7]~reg0 .is_wysiwyg = "true";
defparam \REG1|DataOut2[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N22
cycloneiv_lcell_comb \REG1|Ram[1][6]~feeder (
// Equation(s):
// \REG1|Ram[1][6]~feeder_combout  = \inst3|LPM_MUX_component|auto_generated|result_node[6]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[6]~1_combout ),
	.cin(gnd),
	.combout(\REG1|Ram[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Ram[1][6]~feeder .lut_mask = 16'hFF00;
defparam \REG1|Ram[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y42_N23
dffeas \REG1|Ram[1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG1|Ram[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Ram[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Ram[1][6] .is_wysiwyg = "true";
defparam \REG1|Ram[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y42_N13
dffeas \REG1|Ram[2][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|LPM_MUX_component|auto_generated|result_node[6]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Ram[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Ram[2][6] .is_wysiwyg = "true";
defparam \REG1|Ram[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N12
cycloneiv_lcell_comb \REG1|Mux1~0 (
// Equation(s):
// \REG1|Mux1~0_combout  = (\inst1|DataOut[3]~13_combout  & ((\inst1|DataOut[2]~14_combout ) # ((\REG1|Ram[2][6]~q )))) # (!\inst1|DataOut[3]~13_combout  & (!\inst1|DataOut[2]~14_combout  & ((\REG1|Ram[0][6]~q ))))

	.dataa(\inst1|DataOut[3]~13_combout ),
	.datab(\inst1|DataOut[2]~14_combout ),
	.datac(\REG1|Ram[2][6]~q ),
	.datad(\REG1|Ram[0][6]~q ),
	.cin(gnd),
	.combout(\REG1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Mux1~0 .lut_mask = 16'hB9A8;
defparam \REG1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N26
cycloneiv_lcell_comb \REG1|Mux1~1 (
// Equation(s):
// \REG1|Mux1~1_combout  = (\inst1|DataOut[2]~14_combout  & ((\REG1|Mux1~0_combout  & (\REG1|Ram[3][6]~q )) # (!\REG1|Mux1~0_combout  & ((\REG1|Ram[1][6]~q ))))) # (!\inst1|DataOut[2]~14_combout  & (((\REG1|Mux1~0_combout ))))

	.dataa(\inst1|DataOut[2]~14_combout ),
	.datab(\REG1|Ram[3][6]~q ),
	.datac(\REG1|Ram[1][6]~q ),
	.datad(\REG1|Mux1~0_combout ),
	.cin(gnd),
	.combout(\REG1|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Mux1~1 .lut_mask = 16'hDDA0;
defparam \REG1|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y42_N27
dffeas \REG1|DataOut1[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG1|Mux1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DataOut1[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DataOut1[6]~reg0 .is_wysiwyg = "true";
defparam \REG1|DataOut1[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N24
cycloneiv_lcell_comb \REG1|Ram[1][5]~feeder (
// Equation(s):
// \REG1|Ram[1][5]~feeder_combout  = \inst3|LPM_MUX_component|auto_generated|result_node[5]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[5]~2_combout ),
	.cin(gnd),
	.combout(\REG1|Ram[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Ram[1][5]~feeder .lut_mask = 16'hFF00;
defparam \REG1|Ram[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y42_N25
dffeas \REG1|Ram[1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG1|Ram[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Ram[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Ram[1][5] .is_wysiwyg = "true";
defparam \REG1|Ram[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y42_N0
cycloneiv_lcell_comb \REG1|Mux2~0 (
// Equation(s):
// \REG1|Mux2~0_combout  = (\inst1|DataOut[2]~14_combout  & (((\REG1|Ram[1][5]~q ) # (\inst1|DataOut[3]~13_combout )))) # (!\inst1|DataOut[2]~14_combout  & (\REG1|Ram[0][5]~q  & ((!\inst1|DataOut[3]~13_combout ))))

	.dataa(\REG1|Ram[0][5]~q ),
	.datab(\REG1|Ram[1][5]~q ),
	.datac(\inst1|DataOut[2]~14_combout ),
	.datad(\inst1|DataOut[3]~13_combout ),
	.cin(gnd),
	.combout(\REG1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Mux2~0 .lut_mask = 16'hF0CA;
defparam \REG1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y42_N30
cycloneiv_lcell_comb \REG1|Mux2~1 (
// Equation(s):
// \REG1|Mux2~1_combout  = (\inst1|DataOut[3]~13_combout  & ((\REG1|Mux2~0_combout  & ((\REG1|Ram[3][5]~q ))) # (!\REG1|Mux2~0_combout  & (\REG1|Ram[2][5]~q )))) # (!\inst1|DataOut[3]~13_combout  & (((\REG1|Mux2~0_combout ))))

	.dataa(\REG1|Ram[2][5]~q ),
	.datab(\REG1|Ram[3][5]~q ),
	.datac(\inst1|DataOut[3]~13_combout ),
	.datad(\REG1|Mux2~0_combout ),
	.cin(gnd),
	.combout(\REG1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Mux2~1 .lut_mask = 16'hCFA0;
defparam \REG1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y42_N31
dffeas \REG1|DataOut1[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG1|Mux2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DataOut1[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DataOut1[5]~reg0 .is_wysiwyg = "true";
defparam \REG1|DataOut1[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N12
cycloneiv_lcell_comb \REG1|Ram[3][2]~4 (
// Equation(s):
// \REG1|Ram[3][2]~4_combout  = !\inst3|LPM_MUX_component|auto_generated|result_node[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[2]~5_combout ),
	.cin(gnd),
	.combout(\REG1|Ram[3][2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Ram[3][2]~4 .lut_mask = 16'h00FF;
defparam \REG1|Ram[3][2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y42_N13
dffeas \REG1|Ram[3][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG1|Ram[3][2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Ram[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Ram[3][2] .is_wysiwyg = "true";
defparam \REG1|Ram[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N10
cycloneiv_lcell_comb \REG1|Mux5~0 (
// Equation(s):
// \REG1|Mux5~0_combout  = (\inst1|DataOut[2]~14_combout  & (((\inst1|DataOut[3]~13_combout )))) # (!\inst1|DataOut[2]~14_combout  & ((\inst1|DataOut[3]~13_combout  & (\REG1|Ram[2][2]~q )) # (!\inst1|DataOut[3]~13_combout  & ((\REG1|Ram[0][2]~q )))))

	.dataa(\REG1|Ram[2][2]~q ),
	.datab(\REG1|Ram[0][2]~q ),
	.datac(\inst1|DataOut[2]~14_combout ),
	.datad(\inst1|DataOut[3]~13_combout ),
	.cin(gnd),
	.combout(\REG1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Mux5~0 .lut_mask = 16'hFA0C;
defparam \REG1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N22
cycloneiv_lcell_comb \REG1|Mux5~1 (
// Equation(s):
// \REG1|Mux5~1_combout  = (\inst1|DataOut[2]~14_combout  & ((\REG1|Mux5~0_combout  & (!\REG1|Ram[3][2]~q )) # (!\REG1|Mux5~0_combout  & ((\REG1|Ram[1][2]~q ))))) # (!\inst1|DataOut[2]~14_combout  & (((\REG1|Mux5~0_combout ))))

	.dataa(\inst1|DataOut[2]~14_combout ),
	.datab(\REG1|Ram[3][2]~q ),
	.datac(\REG1|Ram[1][2]~q ),
	.datad(\REG1|Mux5~0_combout ),
	.cin(gnd),
	.combout(\REG1|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Mux5~1 .lut_mask = 16'h77A0;
defparam \REG1|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y42_N23
dffeas \REG1|DataOut1[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG1|Mux5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DataOut1[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DataOut1[2]~reg0 .is_wysiwyg = "true";
defparam \REG1|DataOut1[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N10
cycloneiv_lcell_comb \REG1|Mux7~0 (
// Equation(s):
// \REG1|Mux7~0_combout  = (\inst1|DataOut[2]~14_combout  & (((\inst1|DataOut[3]~13_combout )))) # (!\inst1|DataOut[2]~14_combout  & ((\inst1|DataOut[3]~13_combout  & (!\REG1|Ram[2][0]~q )) # (!\inst1|DataOut[3]~13_combout  & ((!\REG1|Ram[0][0]~q )))))

	.dataa(\REG1|Ram[2][0]~q ),
	.datab(\inst1|DataOut[2]~14_combout ),
	.datac(\inst1|DataOut[3]~13_combout ),
	.datad(\REG1|Ram[0][0]~q ),
	.cin(gnd),
	.combout(\REG1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Mux7~0 .lut_mask = 16'hD0D3;
defparam \REG1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N14
cycloneiv_lcell_comb \REG1|Mux7~1 (
// Equation(s):
// \REG1|Mux7~1_combout  = (\inst1|DataOut[2]~14_combout  & ((\REG1|Mux7~0_combout  & ((\REG1|Ram[3][0]~q ))) # (!\REG1|Mux7~0_combout  & (\REG1|Ram[1][0]~q )))) # (!\inst1|DataOut[2]~14_combout  & (((\REG1|Mux7~0_combout ))))

	.dataa(\REG1|Ram[1][0]~q ),
	.datab(\REG1|Ram[3][0]~q ),
	.datac(\inst1|DataOut[2]~14_combout ),
	.datad(\REG1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\REG1|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Mux7~1 .lut_mask = 16'hCFA0;
defparam \REG1|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y42_N15
dffeas \REG1|DataOut1[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG1|Mux7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DataOut1[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DataOut1[0]~reg0 .is_wysiwyg = "true";
defparam \REG1|DataOut1[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y40_N17
dffeas \inst10|MemRead (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst9|outinstruction [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|MemWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|MemRead~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|MemRead .is_wysiwyg = "true";
defparam \inst10|MemRead .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y63_N0
cycloneiv_lcell_comb \srcALU|LPM_MUX_component|auto_generated|result_node[7]~0 (
// Equation(s):
// \srcALU|LPM_MUX_component|auto_generated|result_node[7]~0_combout  = (!\inst9|ALUSrc~q  & ((\REG1|DataOut2[7]~reg0_q ) # (!\REG1|DataOut2[7]~en_q )))

	.dataa(gnd),
	.datab(\REG1|DataOut2[7]~en_q ),
	.datac(\REG1|DataOut2[7]~reg0_q ),
	.datad(\inst9|ALUSrc~q ),
	.cin(gnd),
	.combout(\srcALU|LPM_MUX_component|auto_generated|result_node[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \srcALU|LPM_MUX_component|auto_generated|result_node[7]~0 .lut_mask = 16'h00F3;
defparam \srcALU|LPM_MUX_component|auto_generated|result_node[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N4
cycloneiv_lcell_comb \srcALU|LPM_MUX_component|auto_generated|result_node[6]~1 (
// Equation(s):
// \srcALU|LPM_MUX_component|auto_generated|result_node[6]~1_combout  = (!\inst9|ALUSrc~q  & ((\REG1|DataOut2[6]~reg0_q ) # (!\REG1|DataOut2[7]~en_q )))

	.dataa(gnd),
	.datab(\REG1|DataOut2[7]~en_q ),
	.datac(\REG1|DataOut2[6]~reg0_q ),
	.datad(\inst9|ALUSrc~q ),
	.cin(gnd),
	.combout(\srcALU|LPM_MUX_component|auto_generated|result_node[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \srcALU|LPM_MUX_component|auto_generated|result_node[6]~1 .lut_mask = 16'h00F3;
defparam \srcALU|LPM_MUX_component|auto_generated|result_node[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y61_N28
cycloneiv_lcell_comb \srcALU|LPM_MUX_component|auto_generated|result_node[5]~2 (
// Equation(s):
// \srcALU|LPM_MUX_component|auto_generated|result_node[5]~2_combout  = (!\inst9|ALUSrc~q  & ((\REG1|DataOut2[5]~reg0_q ) # (!\REG1|DataOut2[7]~en_q )))

	.dataa(\REG1|DataOut2[5]~reg0_q ),
	.datab(gnd),
	.datac(\inst9|ALUSrc~q ),
	.datad(\REG1|DataOut2[7]~en_q ),
	.cin(gnd),
	.combout(\srcALU|LPM_MUX_component|auto_generated|result_node[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \srcALU|LPM_MUX_component|auto_generated|result_node[5]~2 .lut_mask = 16'h0A0F;
defparam \srcALU|LPM_MUX_component|auto_generated|result_node[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N30
cycloneiv_lcell_comb \srcALU|LPM_MUX_component|auto_generated|result_node[4]~3 (
// Equation(s):
// \srcALU|LPM_MUX_component|auto_generated|result_node[4]~3_combout  = (!\inst9|ALUSrc~q  & ((\REG1|DataOut2[4]~reg0_q ) # (!\REG1|DataOut2[7]~en_q )))

	.dataa(gnd),
	.datab(\REG1|DataOut2[7]~en_q ),
	.datac(\REG1|DataOut2[4]~reg0_q ),
	.datad(\inst9|ALUSrc~q ),
	.cin(gnd),
	.combout(\srcALU|LPM_MUX_component|auto_generated|result_node[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \srcALU|LPM_MUX_component|auto_generated|result_node[4]~3 .lut_mask = 16'h00F3;
defparam \srcALU|LPM_MUX_component|auto_generated|result_node[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N20
cycloneiv_lcell_comb \srcALU|LPM_MUX_component|auto_generated|result_node[3]~4 (
// Equation(s):
// \srcALU|LPM_MUX_component|auto_generated|result_node[3]~4_combout  = (!\inst9|ALUSrc~q  & ((\REG1|DataOut2[3]~reg0_q ) # (!\REG1|DataOut2[7]~en_q )))

	.dataa(gnd),
	.datab(\REG1|DataOut2[7]~en_q ),
	.datac(\REG1|DataOut2[3]~reg0_q ),
	.datad(\inst9|ALUSrc~q ),
	.cin(gnd),
	.combout(\srcALU|LPM_MUX_component|auto_generated|result_node[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \srcALU|LPM_MUX_component|auto_generated|result_node[3]~4 .lut_mask = 16'h00F3;
defparam \srcALU|LPM_MUX_component|auto_generated|result_node[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N22
cycloneiv_lcell_comb \srcALU|LPM_MUX_component|auto_generated|result_node[2]~5 (
// Equation(s):
// \srcALU|LPM_MUX_component|auto_generated|result_node[2]~5_combout  = (!\inst9|ALUSrc~q  & ((\REG1|DataOut2[2]~reg0_q ) # (!\REG1|DataOut2[7]~en_q )))

	.dataa(gnd),
	.datab(\REG1|DataOut2[7]~en_q ),
	.datac(\REG1|DataOut2[2]~reg0_q ),
	.datad(\inst9|ALUSrc~q ),
	.cin(gnd),
	.combout(\srcALU|LPM_MUX_component|auto_generated|result_node[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \srcALU|LPM_MUX_component|auto_generated|result_node[2]~5 .lut_mask = 16'h00F3;
defparam \srcALU|LPM_MUX_component|auto_generated|result_node[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N24
cycloneiv_lcell_comb \srcALU|LPM_MUX_component|auto_generated|result_node[1]~6 (
// Equation(s):
// \srcALU|LPM_MUX_component|auto_generated|result_node[1]~6_combout  = (!\inst9|ALUSrc~q  & ((\REG1|DataOut2[1]~reg0_q ) # (!\REG1|DataOut2[7]~en_q )))

	.dataa(gnd),
	.datab(\REG1|DataOut2[7]~en_q ),
	.datac(\REG1|DataOut2[1]~reg0_q ),
	.datad(\inst9|ALUSrc~q ),
	.cin(gnd),
	.combout(\srcALU|LPM_MUX_component|auto_generated|result_node[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \srcALU|LPM_MUX_component|auto_generated|result_node[1]~6 .lut_mask = 16'h00F3;
defparam \srcALU|LPM_MUX_component|auto_generated|result_node[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y52_N28
cycloneiv_lcell_comb \srcALU|LPM_MUX_component|auto_generated|result_node[0]~7 (
// Equation(s):
// \srcALU|LPM_MUX_component|auto_generated|result_node[0]~7_combout  = (!\inst9|ALUSrc~q  & ((\REG1|DataOut2[0]~reg0_q ) # (!\REG1|DataOut2[7]~en_q )))

	.dataa(gnd),
	.datab(\REG1|DataOut2[7]~en_q ),
	.datac(\REG1|DataOut2[0]~reg0_q ),
	.datad(\inst9|ALUSrc~q ),
	.cin(gnd),
	.combout(\srcALU|LPM_MUX_component|auto_generated|result_node[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \srcALU|LPM_MUX_component|auto_generated|result_node[0]~7 .lut_mask = 16'h00F3;
defparam \srcALU|LPM_MUX_component|auto_generated|result_node[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y8_N20
cycloneiv_lcell_comb \MEM|Ram[0][7]~feeder (
// Equation(s):
// \MEM|Ram[0][7]~feeder_combout  = \inst11|DATAOUT [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst11|DATAOUT [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|Ram[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Ram[0][7]~feeder .lut_mask = 16'hF0F0;
defparam \MEM|Ram[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y40_N26
cycloneiv_lcell_comb \MEM|Decoder0~0 (
// Equation(s):
// \MEM|Decoder0~0_combout  = (!\inst|DATAOUT [1] & (!\inst|DATAOUT [7] & \inst10|MemWrite~q ))

	.dataa(\inst|DATAOUT [1]),
	.datab(gnd),
	.datac(\inst|DATAOUT [7]),
	.datad(\inst10|MemWrite~q ),
	.cin(gnd),
	.combout(\MEM|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Decoder0~0 .lut_mask = 16'h0500;
defparam \MEM|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y40_N28
cycloneiv_lcell_comb \MEM|Decoder0~1 (
// Equation(s):
// \MEM|Decoder0~1_combout  = (\MEM|Equal0~0_combout  & (!\inst|DATAOUT [0] & (\MEM|Decoder0~0_combout  & !\inst|DATAOUT [2])))

	.dataa(\MEM|Equal0~0_combout ),
	.datab(\inst|DATAOUT [0]),
	.datac(\MEM|Decoder0~0_combout ),
	.datad(\inst|DATAOUT [2]),
	.cin(gnd),
	.combout(\MEM|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Decoder0~1 .lut_mask = 16'h0020;
defparam \MEM|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y8_N21
dffeas \MEM|Ram[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Ram[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram[0][7] .is_wysiwyg = "true";
defparam \MEM|Ram[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y8_N30
cycloneiv_lcell_comb \MEM|Ram[0][6]~feeder (
// Equation(s):
// \MEM|Ram[0][6]~feeder_combout  = \inst11|DATAOUT [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|DATAOUT [6]),
	.cin(gnd),
	.combout(\MEM|Ram[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Ram[0][6]~feeder .lut_mask = 16'hFF00;
defparam \MEM|Ram[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y8_N31
dffeas \MEM|Ram[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Ram[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram[0][6] .is_wysiwyg = "true";
defparam \MEM|Ram[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y8_N16
cycloneiv_lcell_comb \MEM|Ram[0][5]~feeder (
// Equation(s):
// \MEM|Ram[0][5]~feeder_combout  = \inst11|DATAOUT [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst11|DATAOUT [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|Ram[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Ram[0][5]~feeder .lut_mask = 16'hF0F0;
defparam \MEM|Ram[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y8_N17
dffeas \MEM|Ram[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Ram[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram[0][5] .is_wysiwyg = "true";
defparam \MEM|Ram[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y8_N6
cycloneiv_lcell_comb \MEM|Ram[0][4]~feeder (
// Equation(s):
// \MEM|Ram[0][4]~feeder_combout  = \inst11|DATAOUT [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|DATAOUT [4]),
	.cin(gnd),
	.combout(\MEM|Ram[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Ram[0][4]~feeder .lut_mask = 16'hFF00;
defparam \MEM|Ram[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y8_N7
dffeas \MEM|Ram[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Ram[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram[0][4] .is_wysiwyg = "true";
defparam \MEM|Ram[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y8_N0
cycloneiv_lcell_comb \MEM|Ram[0][3]~feeder (
// Equation(s):
// \MEM|Ram[0][3]~feeder_combout  = \inst11|DATAOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|DATAOUT [3]),
	.cin(gnd),
	.combout(\MEM|Ram[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Ram[0][3]~feeder .lut_mask = 16'hFF00;
defparam \MEM|Ram[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y8_N1
dffeas \MEM|Ram[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Ram[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram[0][3] .is_wysiwyg = "true";
defparam \MEM|Ram[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y8_N22
cycloneiv_lcell_comb \MEM|Ram[0][2]~feeder (
// Equation(s):
// \MEM|Ram[0][2]~feeder_combout  = \inst11|DATAOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst11|DATAOUT [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|Ram[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Ram[0][2]~feeder .lut_mask = 16'hF0F0;
defparam \MEM|Ram[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y8_N23
dffeas \MEM|Ram[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Ram[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram[0][2] .is_wysiwyg = "true";
defparam \MEM|Ram[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y8_N28
cycloneiv_lcell_comb \MEM|Ram[0][1]~feeder (
// Equation(s):
// \MEM|Ram[0][1]~feeder_combout  = \inst11|DATAOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst11|DATAOUT [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|Ram[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Ram[0][1]~feeder .lut_mask = 16'hF0F0;
defparam \MEM|Ram[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y8_N29
dffeas \MEM|Ram[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Ram[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram[0][1] .is_wysiwyg = "true";
defparam \MEM|Ram[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y8_N10
cycloneiv_lcell_comb \MEM|Ram[0][0]~feeder (
// Equation(s):
// \MEM|Ram[0][0]~feeder_combout  = \inst11|DATAOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|DATAOUT [0]),
	.cin(gnd),
	.combout(\MEM|Ram[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Ram[0][0]~feeder .lut_mask = 16'hFF00;
defparam \MEM|Ram[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y8_N11
dffeas \MEM|Ram[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Ram[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram[0][0] .is_wysiwyg = "true";
defparam \MEM|Ram[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y40_N4
cycloneiv_lcell_comb \MEM|Decoder0~2 (
// Equation(s):
// \MEM|Decoder0~2_combout  = (\MEM|Equal0~0_combout  & (!\inst|DATAOUT [2] & (!\inst|DATAOUT [7] & \inst10|MemWrite~q )))

	.dataa(\MEM|Equal0~0_combout ),
	.datab(\inst|DATAOUT [2]),
	.datac(\inst|DATAOUT [7]),
	.datad(\inst10|MemWrite~q ),
	.cin(gnd),
	.combout(\MEM|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Decoder0~2 .lut_mask = 16'h0200;
defparam \MEM|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y8_N20
cycloneiv_lcell_comb \MEM|Decoder0~3 (
// Equation(s):
// \MEM|Decoder0~3_combout  = (!\inst|DATAOUT [1] & (\inst|DATAOUT [0] & \MEM|Decoder0~2_combout ))

	.dataa(\inst|DATAOUT [1]),
	.datab(\inst|DATAOUT [0]),
	.datac(gnd),
	.datad(\MEM|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\MEM|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Decoder0~3 .lut_mask = 16'h4400;
defparam \MEM|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y8_N21
dffeas \MEM|Ram[1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst11|DATAOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MEM|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram[1][7] .is_wysiwyg = "true";
defparam \MEM|Ram[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y8_N6
cycloneiv_lcell_comb \MEM|Ram[1][6]~feeder (
// Equation(s):
// \MEM|Ram[1][6]~feeder_combout  = \inst11|DATAOUT [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|DATAOUT [6]),
	.cin(gnd),
	.combout(\MEM|Ram[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Ram[1][6]~feeder .lut_mask = 16'hFF00;
defparam \MEM|Ram[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y8_N7
dffeas \MEM|Ram[1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Ram[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram[1][6] .is_wysiwyg = "true";
defparam \MEM|Ram[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y8_N8
cycloneiv_lcell_comb \MEM|Ram[1][5]~feeder (
// Equation(s):
// \MEM|Ram[1][5]~feeder_combout  = \inst11|DATAOUT [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|DATAOUT [5]),
	.cin(gnd),
	.combout(\MEM|Ram[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Ram[1][5]~feeder .lut_mask = 16'hFF00;
defparam \MEM|Ram[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y8_N9
dffeas \MEM|Ram[1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Ram[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram[1][5] .is_wysiwyg = "true";
defparam \MEM|Ram[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y8_N18
cycloneiv_lcell_comb \MEM|Ram[1][4]~feeder (
// Equation(s):
// \MEM|Ram[1][4]~feeder_combout  = \inst11|DATAOUT [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst11|DATAOUT [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|Ram[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Ram[1][4]~feeder .lut_mask = 16'hF0F0;
defparam \MEM|Ram[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y8_N19
dffeas \MEM|Ram[1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Ram[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram[1][4] .is_wysiwyg = "true";
defparam \MEM|Ram[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y8_N0
cycloneiv_lcell_comb \MEM|Ram[1][3]~feeder (
// Equation(s):
// \MEM|Ram[1][3]~feeder_combout  = \inst11|DATAOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|DATAOUT [3]),
	.cin(gnd),
	.combout(\MEM|Ram[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Ram[1][3]~feeder .lut_mask = 16'hFF00;
defparam \MEM|Ram[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y8_N1
dffeas \MEM|Ram[1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Ram[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram[1][3] .is_wysiwyg = "true";
defparam \MEM|Ram[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y8_N14
cycloneiv_lcell_comb \MEM|Ram[1][2]~feeder (
// Equation(s):
// \MEM|Ram[1][2]~feeder_combout  = \inst11|DATAOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst11|DATAOUT [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|Ram[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Ram[1][2]~feeder .lut_mask = 16'hF0F0;
defparam \MEM|Ram[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y8_N15
dffeas \MEM|Ram[1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Ram[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram[1][2] .is_wysiwyg = "true";
defparam \MEM|Ram[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y8_N28
cycloneiv_lcell_comb \MEM|Ram[1][1]~feeder (
// Equation(s):
// \MEM|Ram[1][1]~feeder_combout  = \inst11|DATAOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|DATAOUT [1]),
	.cin(gnd),
	.combout(\MEM|Ram[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Ram[1][1]~feeder .lut_mask = 16'hFF00;
defparam \MEM|Ram[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y8_N29
dffeas \MEM|Ram[1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Ram[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram[1][1] .is_wysiwyg = "true";
defparam \MEM|Ram[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y8_N26
cycloneiv_lcell_comb \MEM|Ram[1][0]~feeder (
// Equation(s):
// \MEM|Ram[1][0]~feeder_combout  = \inst11|DATAOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|DATAOUT [0]),
	.cin(gnd),
	.combout(\MEM|Ram[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Ram[1][0]~feeder .lut_mask = 16'hFF00;
defparam \MEM|Ram[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y8_N27
dffeas \MEM|Ram[1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Ram[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram[1][0] .is_wysiwyg = "true";
defparam \MEM|Ram[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y8_N16
cycloneiv_lcell_comb \MEM|Decoder0~4 (
// Equation(s):
// \MEM|Decoder0~4_combout  = (\inst|DATAOUT [1] & (!\inst|DATAOUT [0] & \MEM|Decoder0~2_combout ))

	.dataa(\inst|DATAOUT [1]),
	.datab(\inst|DATAOUT [0]),
	.datac(gnd),
	.datad(\MEM|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\MEM|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Decoder0~4 .lut_mask = 16'h2200;
defparam \MEM|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y8_N17
dffeas \MEM|Ram[2][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst11|DATAOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MEM|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram[2][7] .is_wysiwyg = "true";
defparam \MEM|Ram[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y8_N22
cycloneiv_lcell_comb \MEM|Ram[2][6]~feeder (
// Equation(s):
// \MEM|Ram[2][6]~feeder_combout  = \inst11|DATAOUT [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|DATAOUT [6]),
	.cin(gnd),
	.combout(\MEM|Ram[2][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Ram[2][6]~feeder .lut_mask = 16'hFF00;
defparam \MEM|Ram[2][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y8_N23
dffeas \MEM|Ram[2][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Ram[2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram[2][6] .is_wysiwyg = "true";
defparam \MEM|Ram[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y8_N4
cycloneiv_lcell_comb \MEM|Ram[2][5]~feeder (
// Equation(s):
// \MEM|Ram[2][5]~feeder_combout  = \inst11|DATAOUT [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|DATAOUT [5]),
	.cin(gnd),
	.combout(\MEM|Ram[2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Ram[2][5]~feeder .lut_mask = 16'hFF00;
defparam \MEM|Ram[2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y8_N5
dffeas \MEM|Ram[2][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Ram[2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram[2][5] .is_wysiwyg = "true";
defparam \MEM|Ram[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y8_N30
cycloneiv_lcell_comb \MEM|Ram[2][4]~feeder (
// Equation(s):
// \MEM|Ram[2][4]~feeder_combout  = \inst11|DATAOUT [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst11|DATAOUT [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|Ram[2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Ram[2][4]~feeder .lut_mask = 16'hF0F0;
defparam \MEM|Ram[2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y8_N31
dffeas \MEM|Ram[2][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Ram[2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram[2][4] .is_wysiwyg = "true";
defparam \MEM|Ram[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y8_N24
cycloneiv_lcell_comb \MEM|Ram[2][3]~feeder (
// Equation(s):
// \MEM|Ram[2][3]~feeder_combout  = \inst11|DATAOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|DATAOUT [3]),
	.cin(gnd),
	.combout(\MEM|Ram[2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Ram[2][3]~feeder .lut_mask = 16'hFF00;
defparam \MEM|Ram[2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y8_N25
dffeas \MEM|Ram[2][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Ram[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram[2][3] .is_wysiwyg = "true";
defparam \MEM|Ram[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y8_N2
cycloneiv_lcell_comb \MEM|Ram[2][2]~feeder (
// Equation(s):
// \MEM|Ram[2][2]~feeder_combout  = \inst11|DATAOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst11|DATAOUT [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|Ram[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Ram[2][2]~feeder .lut_mask = 16'hF0F0;
defparam \MEM|Ram[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y8_N3
dffeas \MEM|Ram[2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Ram[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram[2][2] .is_wysiwyg = "true";
defparam \MEM|Ram[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y8_N12
cycloneiv_lcell_comb \MEM|Ram[2][1]~feeder (
// Equation(s):
// \MEM|Ram[2][1]~feeder_combout  = \inst11|DATAOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|DATAOUT [1]),
	.cin(gnd),
	.combout(\MEM|Ram[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Ram[2][1]~feeder .lut_mask = 16'hFF00;
defparam \MEM|Ram[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y8_N13
dffeas \MEM|Ram[2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Ram[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram[2][1] .is_wysiwyg = "true";
defparam \MEM|Ram[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y8_N10
cycloneiv_lcell_comb \MEM|Ram[2][0]~feeder (
// Equation(s):
// \MEM|Ram[2][0]~feeder_combout  = \inst11|DATAOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|DATAOUT [0]),
	.cin(gnd),
	.combout(\MEM|Ram[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Ram[2][0]~feeder .lut_mask = 16'hFF00;
defparam \MEM|Ram[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y8_N11
dffeas \MEM|Ram[2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Ram[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram[2][0] .is_wysiwyg = "true";
defparam \MEM|Ram[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N0
cycloneiv_lcell_comb \MEM|Ram[3][7]~feeder (
// Equation(s):
// \MEM|Ram[3][7]~feeder_combout  = \inst11|DATAOUT [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|DATAOUT [7]),
	.cin(gnd),
	.combout(\MEM|Ram[3][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Ram[3][7]~feeder .lut_mask = 16'hFF00;
defparam \MEM|Ram[3][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y40_N0
cycloneiv_lcell_comb \MEM|Decoder0~5 (
// Equation(s):
// \MEM|Decoder0~5_combout  = (\inst|DATAOUT [1] & (\inst|DATAOUT [0] & \inst10|MemWrite~q ))

	.dataa(\inst|DATAOUT [1]),
	.datab(gnd),
	.datac(\inst|DATAOUT [0]),
	.datad(\inst10|MemWrite~q ),
	.cin(gnd),
	.combout(\MEM|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Decoder0~5 .lut_mask = 16'hA000;
defparam \MEM|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y40_N2
cycloneiv_lcell_comb \MEM|Decoder0~6 (
// Equation(s):
// \MEM|Decoder0~6_combout  = (\MEM|Equal0~0_combout  & (!\inst|DATAOUT [2] & (!\inst|DATAOUT [7] & \MEM|Decoder0~5_combout )))

	.dataa(\MEM|Equal0~0_combout ),
	.datab(\inst|DATAOUT [2]),
	.datac(\inst|DATAOUT [7]),
	.datad(\MEM|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\MEM|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Decoder0~6 .lut_mask = 16'h0200;
defparam \MEM|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y8_N1
dffeas \MEM|Ram[3][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Ram[3][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram[3][7] .is_wysiwyg = "true";
defparam \MEM|Ram[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N14
cycloneiv_lcell_comb \MEM|Ram[3][6]~feeder (
// Equation(s):
// \MEM|Ram[3][6]~feeder_combout  = \inst11|DATAOUT [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|DATAOUT [6]),
	.cin(gnd),
	.combout(\MEM|Ram[3][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Ram[3][6]~feeder .lut_mask = 16'hFF00;
defparam \MEM|Ram[3][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y8_N15
dffeas \MEM|Ram[3][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Ram[3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram[3][6] .is_wysiwyg = "true";
defparam \MEM|Ram[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N28
cycloneiv_lcell_comb \MEM|Ram[3][5]~feeder (
// Equation(s):
// \MEM|Ram[3][5]~feeder_combout  = \inst11|DATAOUT [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|DATAOUT [5]),
	.cin(gnd),
	.combout(\MEM|Ram[3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Ram[3][5]~feeder .lut_mask = 16'hFF00;
defparam \MEM|Ram[3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y8_N29
dffeas \MEM|Ram[3][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Ram[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram[3][5] .is_wysiwyg = "true";
defparam \MEM|Ram[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N2
cycloneiv_lcell_comb \MEM|Ram[3][4]~feeder (
// Equation(s):
// \MEM|Ram[3][4]~feeder_combout  = \inst11|DATAOUT [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|DATAOUT [4]),
	.cin(gnd),
	.combout(\MEM|Ram[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Ram[3][4]~feeder .lut_mask = 16'hFF00;
defparam \MEM|Ram[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y8_N3
dffeas \MEM|Ram[3][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Ram[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram[3][4] .is_wysiwyg = "true";
defparam \MEM|Ram[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N4
cycloneiv_lcell_comb \MEM|Ram[3][3]~feeder (
// Equation(s):
// \MEM|Ram[3][3]~feeder_combout  = \inst11|DATAOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst11|DATAOUT [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|Ram[3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Ram[3][3]~feeder .lut_mask = 16'hF0F0;
defparam \MEM|Ram[3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y8_N5
dffeas \MEM|Ram[3][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Ram[3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram[3][3] .is_wysiwyg = "true";
defparam \MEM|Ram[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N10
cycloneiv_lcell_comb \MEM|Ram[3][2]~feeder (
// Equation(s):
// \MEM|Ram[3][2]~feeder_combout  = \inst11|DATAOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|DATAOUT [2]),
	.cin(gnd),
	.combout(\MEM|Ram[3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Ram[3][2]~feeder .lut_mask = 16'hFF00;
defparam \MEM|Ram[3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y8_N11
dffeas \MEM|Ram[3][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Ram[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram[3][2] .is_wysiwyg = "true";
defparam \MEM|Ram[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N12
cycloneiv_lcell_comb \MEM|Ram[3][1]~feeder (
// Equation(s):
// \MEM|Ram[3][1]~feeder_combout  = \inst11|DATAOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst11|DATAOUT [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|Ram[3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Ram[3][1]~feeder .lut_mask = 16'hF0F0;
defparam \MEM|Ram[3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y8_N13
dffeas \MEM|Ram[3][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Ram[3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram[3][1] .is_wysiwyg = "true";
defparam \MEM|Ram[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N18
cycloneiv_lcell_comb \MEM|Ram[3][0]~feeder (
// Equation(s):
// \MEM|Ram[3][0]~feeder_combout  = \inst11|DATAOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|DATAOUT [0]),
	.cin(gnd),
	.combout(\MEM|Ram[3][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Ram[3][0]~feeder .lut_mask = 16'hFF00;
defparam \MEM|Ram[3][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y8_N19
dffeas \MEM|Ram[3][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Ram[3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram[3][0] .is_wysiwyg = "true";
defparam \MEM|Ram[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N16
cycloneiv_lcell_comb \MEM|Ram[4][7]~feeder (
// Equation(s):
// \MEM|Ram[4][7]~feeder_combout  = \inst11|DATAOUT [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|DATAOUT [7]),
	.cin(gnd),
	.combout(\MEM|Ram[4][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Ram[4][7]~feeder .lut_mask = 16'hFF00;
defparam \MEM|Ram[4][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y40_N16
cycloneiv_lcell_comb \MEM|Decoder0~7 (
// Equation(s):
// \MEM|Decoder0~7_combout  = (!\inst|DATAOUT [1] & (!\inst|DATAOUT [0] & \inst|DATAOUT [2]))

	.dataa(\inst|DATAOUT [1]),
	.datab(\inst|DATAOUT [0]),
	.datac(gnd),
	.datad(\inst|DATAOUT [2]),
	.cin(gnd),
	.combout(\MEM|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Decoder0~7 .lut_mask = 16'h1100;
defparam \MEM|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y40_N6
cycloneiv_lcell_comb \MEM|Decoder0~8 (
// Equation(s):
// \MEM|Decoder0~8_combout  = (\MEM|Equal0~0_combout  & (\inst10|MemWrite~q  & (!\inst|DATAOUT [7] & \MEM|Decoder0~7_combout )))

	.dataa(\MEM|Equal0~0_combout ),
	.datab(\inst10|MemWrite~q ),
	.datac(\inst|DATAOUT [7]),
	.datad(\MEM|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\MEM|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Decoder0~8 .lut_mask = 16'h0800;
defparam \MEM|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y8_N17
dffeas \MEM|Ram[4][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Ram[4][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram[4][7] .is_wysiwyg = "true";
defparam \MEM|Ram[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N26
cycloneiv_lcell_comb \MEM|Ram[4][6]~feeder (
// Equation(s):
// \MEM|Ram[4][6]~feeder_combout  = \inst11|DATAOUT [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|DATAOUT [6]),
	.cin(gnd),
	.combout(\MEM|Ram[4][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Ram[4][6]~feeder .lut_mask = 16'hFF00;
defparam \MEM|Ram[4][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y8_N27
dffeas \MEM|Ram[4][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Ram[4][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram[4][6] .is_wysiwyg = "true";
defparam \MEM|Ram[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N20
cycloneiv_lcell_comb \MEM|Ram[4][5]~feeder (
// Equation(s):
// \MEM|Ram[4][5]~feeder_combout  = \inst11|DATAOUT [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|DATAOUT [5]),
	.cin(gnd),
	.combout(\MEM|Ram[4][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Ram[4][5]~feeder .lut_mask = 16'hFF00;
defparam \MEM|Ram[4][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y8_N21
dffeas \MEM|Ram[4][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Ram[4][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram[4][5] .is_wysiwyg = "true";
defparam \MEM|Ram[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N22
cycloneiv_lcell_comb \MEM|Ram[4][4]~feeder (
// Equation(s):
// \MEM|Ram[4][4]~feeder_combout  = \inst11|DATAOUT [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|DATAOUT [4]),
	.cin(gnd),
	.combout(\MEM|Ram[4][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Ram[4][4]~feeder .lut_mask = 16'hFF00;
defparam \MEM|Ram[4][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y8_N23
dffeas \MEM|Ram[4][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Ram[4][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram[4][4] .is_wysiwyg = "true";
defparam \MEM|Ram[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N8
cycloneiv_lcell_comb \MEM|Ram[4][3]~feeder (
// Equation(s):
// \MEM|Ram[4][3]~feeder_combout  = \inst11|DATAOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst11|DATAOUT [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|Ram[4][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Ram[4][3]~feeder .lut_mask = 16'hF0F0;
defparam \MEM|Ram[4][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y8_N9
dffeas \MEM|Ram[4][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Ram[4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram[4][3] .is_wysiwyg = "true";
defparam \MEM|Ram[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N6
cycloneiv_lcell_comb \MEM|Ram[4][2]~feeder (
// Equation(s):
// \MEM|Ram[4][2]~feeder_combout  = \inst11|DATAOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|DATAOUT [2]),
	.cin(gnd),
	.combout(\MEM|Ram[4][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Ram[4][2]~feeder .lut_mask = 16'hFF00;
defparam \MEM|Ram[4][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y8_N7
dffeas \MEM|Ram[4][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Ram[4][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram[4][2] .is_wysiwyg = "true";
defparam \MEM|Ram[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N24
cycloneiv_lcell_comb \MEM|Ram[4][1]~feeder (
// Equation(s):
// \MEM|Ram[4][1]~feeder_combout  = \inst11|DATAOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst11|DATAOUT [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|Ram[4][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Ram[4][1]~feeder .lut_mask = 16'hF0F0;
defparam \MEM|Ram[4][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y8_N25
dffeas \MEM|Ram[4][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Ram[4][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram[4][1] .is_wysiwyg = "true";
defparam \MEM|Ram[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N30
cycloneiv_lcell_comb \MEM|Ram[4][0]~feeder (
// Equation(s):
// \MEM|Ram[4][0]~feeder_combout  = \inst11|DATAOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|DATAOUT [0]),
	.cin(gnd),
	.combout(\MEM|Ram[4][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Ram[4][0]~feeder .lut_mask = 16'hFF00;
defparam \MEM|Ram[4][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y8_N31
dffeas \MEM|Ram[4][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|Ram[4][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|Ram[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|Ram[4][0] .is_wysiwyg = "true";
defparam \MEM|Ram[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N8
cycloneiv_lcell_comb \REG1|Ram[0][3]~feeder (
// Equation(s):
// \REG1|Ram[0][3]~feeder_combout  = \inst3|LPM_MUX_component|auto_generated|result_node[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG1|Ram[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Ram[0][3]~feeder .lut_mask = 16'hF0F0;
defparam \REG1|Ram[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y42_N9
dffeas \REG1|Ram[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG1|Ram[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Ram[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Ram[0][3] .is_wysiwyg = "true";
defparam \REG1|Ram[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N28
cycloneiv_lcell_comb \REG1|Ram[1][0]~feeder (
// Equation(s):
// \REG1|Ram[1][0]~feeder_combout  = \inst3|LPM_MUX_component|auto_generated|result_node[0]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[0]~7_combout ),
	.cin(gnd),
	.combout(\REG1|Ram[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Ram[1][0]~feeder .lut_mask = 16'hFF00;
defparam \REG1|Ram[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y42_N29
dffeas \REG1|Ram[1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG1|Ram[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Ram[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Ram[1][0] .is_wysiwyg = "true";
defparam \REG1|Ram[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N4
cycloneiv_lcell_comb \REG1|Ram[2][1]~2 (
// Equation(s):
// \REG1|Ram[2][1]~2_combout  = !\inst3|LPM_MUX_component|auto_generated|result_node[1]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[1]~6_combout ),
	.cin(gnd),
	.combout(\REG1|Ram[2][1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Ram[2][1]~2 .lut_mask = 16'h00FF;
defparam \REG1|Ram[2][1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y42_N5
dffeas \REG1|Ram[2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG1|Ram[2][1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Ram[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Ram[2][1] .is_wysiwyg = "true";
defparam \REG1|Ram[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N30
cycloneiv_lcell_comb \REG1|Ram[2][0]~3 (
// Equation(s):
// \REG1|Ram[2][0]~3_combout  = !\inst3|LPM_MUX_component|auto_generated|result_node[0]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[0]~7_combout ),
	.cin(gnd),
	.combout(\REG1|Ram[2][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Ram[2][0]~3 .lut_mask = 16'h00FF;
defparam \REG1|Ram[2][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y42_N31
dffeas \REG1|Ram[2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG1|Ram[2][0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Ram[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Ram[2][0] .is_wysiwyg = "true";
defparam \REG1|Ram[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N4
cycloneiv_lcell_comb \REG1|Ram[3][4]~feeder (
// Equation(s):
// \REG1|Ram[3][4]~feeder_combout  = \inst3|LPM_MUX_component|auto_generated|result_node[4]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[4]~3_combout ),
	.cin(gnd),
	.combout(\REG1|Ram[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Ram[3][4]~feeder .lut_mask = 16'hFF00;
defparam \REG1|Ram[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y42_N5
dffeas \REG1|Ram[3][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG1|Ram[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Ram[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Ram[3][4] .is_wysiwyg = "true";
defparam \REG1|Ram[3][4] .power_up = "low";
// synopsys translate_on

assign Alu = \Alu~output_o ;

assign memwe = \memwe~output_o ;

assign memre = \memre~output_o ;

assign regwe = \regwe~output_o ;

assign ad[7] = \ad[7]~output_o ;

assign ad[6] = \ad[6]~output_o ;

assign ad[5] = \ad[5]~output_o ;

assign ad[4] = \ad[4]~output_o ;

assign ad[3] = \ad[3]~output_o ;

assign ad[2] = \ad[2]~output_o ;

assign ad[1] = \ad[1]~output_o ;

assign ad[0] = \ad[0]~output_o ;

assign ALudata[7] = \ALudata[7]~output_o ;

assign ALudata[6] = \ALudata[6]~output_o ;

assign ALudata[5] = \ALudata[5]~output_o ;

assign ALudata[4] = \ALudata[4]~output_o ;

assign ALudata[3] = \ALudata[3]~output_o ;

assign ALudata[2] = \ALudata[2]~output_o ;

assign ALudata[1] = \ALudata[1]~output_o ;

assign ALudata[0] = \ALudata[0]~output_o ;

assign dataout[7] = \dataout[7]~output_o ;

assign dataout[6] = \dataout[6]~output_o ;

assign dataout[5] = \dataout[5]~output_o ;

assign dataout[4] = \dataout[4]~output_o ;

assign dataout[3] = \dataout[3]~output_o ;

assign dataout[2] = \dataout[2]~output_o ;

assign dataout[1] = \dataout[1]~output_o ;

assign dataout[0] = \dataout[0]~output_o ;

assign datout2[7] = \datout2[7]~output_o ;

assign datout2[6] = \datout2[6]~output_o ;

assign datout2[5] = \datout2[5]~output_o ;

assign datout2[4] = \datout2[4]~output_o ;

assign datout2[3] = \datout2[3]~output_o ;

assign datout2[2] = \datout2[2]~output_o ;

assign datout2[1] = \datout2[1]~output_o ;

assign datout2[0] = \datout2[0]~output_o ;

assign m0[7] = \m0[7]~output_o ;

assign m0[6] = \m0[6]~output_o ;

assign m0[5] = \m0[5]~output_o ;

assign m0[4] = \m0[4]~output_o ;

assign m0[3] = \m0[3]~output_o ;

assign m0[2] = \m0[2]~output_o ;

assign m0[1] = \m0[1]~output_o ;

assign m0[0] = \m0[0]~output_o ;

assign m1[7] = \m1[7]~output_o ;

assign m1[6] = \m1[6]~output_o ;

assign m1[5] = \m1[5]~output_o ;

assign m1[4] = \m1[4]~output_o ;

assign m1[3] = \m1[3]~output_o ;

assign m1[2] = \m1[2]~output_o ;

assign m1[1] = \m1[1]~output_o ;

assign m1[0] = \m1[0]~output_o ;

assign m2[7] = \m2[7]~output_o ;

assign m2[6] = \m2[6]~output_o ;

assign m2[5] = \m2[5]~output_o ;

assign m2[4] = \m2[4]~output_o ;

assign m2[3] = \m2[3]~output_o ;

assign m2[2] = \m2[2]~output_o ;

assign m2[1] = \m2[1]~output_o ;

assign m2[0] = \m2[0]~output_o ;

assign m3[7] = \m3[7]~output_o ;

assign m3[6] = \m3[6]~output_o ;

assign m3[5] = \m3[5]~output_o ;

assign m3[4] = \m3[4]~output_o ;

assign m3[3] = \m3[3]~output_o ;

assign m3[2] = \m3[2]~output_o ;

assign m3[1] = \m3[1]~output_o ;

assign m3[0] = \m3[0]~output_o ;

assign m4[7] = \m4[7]~output_o ;

assign m4[6] = \m4[6]~output_o ;

assign m4[5] = \m4[5]~output_o ;

assign m4[4] = \m4[4]~output_o ;

assign m4[3] = \m4[3]~output_o ;

assign m4[2] = \m4[2]~output_o ;

assign m4[1] = \m4[1]~output_o ;

assign m4[0] = \m4[0]~output_o ;

assign pcvalue[7] = \pcvalue[7]~output_o ;

assign pcvalue[6] = \pcvalue[6]~output_o ;

assign pcvalue[5] = \pcvalue[5]~output_o ;

assign pcvalue[4] = \pcvalue[4]~output_o ;

assign pcvalue[3] = \pcvalue[3]~output_o ;

assign pcvalue[2] = \pcvalue[2]~output_o ;

assign pcvalue[1] = \pcvalue[1]~output_o ;

assign pcvalue[0] = \pcvalue[0]~output_o ;

assign regwirtedata[7] = \regwirtedata[7]~output_o ;

assign regwirtedata[6] = \regwirtedata[6]~output_o ;

assign regwirtedata[5] = \regwirtedata[5]~output_o ;

assign regwirtedata[4] = \regwirtedata[4]~output_o ;

assign regwirtedata[3] = \regwirtedata[3]~output_o ;

assign regwirtedata[2] = \regwirtedata[2]~output_o ;

assign regwirtedata[1] = \regwirtedata[1]~output_o ;

assign regwirtedata[0] = \regwirtedata[0]~output_o ;

assign rg0[7] = \rg0[7]~output_o ;

assign rg0[6] = \rg0[6]~output_o ;

assign rg0[5] = \rg0[5]~output_o ;

assign rg0[4] = \rg0[4]~output_o ;

assign rg0[3] = \rg0[3]~output_o ;

assign rg0[2] = \rg0[2]~output_o ;

assign rg0[1] = \rg0[1]~output_o ;

assign rg0[0] = \rg0[0]~output_o ;

assign rg1[7] = \rg1[7]~output_o ;

assign rg1[6] = \rg1[6]~output_o ;

assign rg1[5] = \rg1[5]~output_o ;

assign rg1[4] = \rg1[4]~output_o ;

assign rg1[3] = \rg1[3]~output_o ;

assign rg1[2] = \rg1[2]~output_o ;

assign rg1[1] = \rg1[1]~output_o ;

assign rg1[0] = \rg1[0]~output_o ;

assign rg2[7] = \rg2[7]~output_o ;

assign rg2[6] = \rg2[6]~output_o ;

assign rg2[5] = \rg2[5]~output_o ;

assign rg2[4] = \rg2[4]~output_o ;

assign rg2[3] = \rg2[3]~output_o ;

assign rg2[2] = \rg2[2]~output_o ;

assign rg2[1] = \rg2[1]~output_o ;

assign rg2[0] = \rg2[0]~output_o ;

assign rg3[7] = \rg3[7]~output_o ;

assign rg3[6] = \rg3[6]~output_o ;

assign rg3[5] = \rg3[5]~output_o ;

assign rg3[4] = \rg3[4]~output_o ;

assign rg3[3] = \rg3[3]~output_o ;

assign rg3[2] = \rg3[2]~output_o ;

assign rg3[1] = \rg3[1]~output_o ;

assign rg3[0] = \rg3[0]~output_o ;

assign writeaddr[7] = \writeaddr[7]~output_o ;

assign writeaddr[6] = \writeaddr[6]~output_o ;

assign writeaddr[5] = \writeaddr[5]~output_o ;

assign writeaddr[4] = \writeaddr[4]~output_o ;

assign writeaddr[3] = \writeaddr[3]~output_o ;

assign writeaddr[2] = \writeaddr[2]~output_o ;

assign writeaddr[1] = \writeaddr[1]~output_o ;

assign writeaddr[0] = \writeaddr[0]~output_o ;

assign writedata[7] = \writedata[7]~output_o ;

assign writedata[6] = \writedata[6]~output_o ;

assign writedata[5] = \writedata[5]~output_o ;

assign writedata[4] = \writedata[4]~output_o ;

assign writedata[3] = \writedata[3]~output_o ;

assign writedata[2] = \writedata[2]~output_o ;

assign writedata[1] = \writedata[1]~output_o ;

assign writedata[0] = \writedata[0]~output_o ;

endmodule
