
*** Running vivado
    with args -log design_1_PC_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_PC_0_1.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_PC_0_1.tcl -notrace
Command: synth_design -top design_1_PC_0_1 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5948 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 314.141 ; gain = 79.777
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_PC_0_1' [d:/VivadoProjects/Memory/memory/memory.srcs/sources_1/bd/design_1/ip/design_1_PC_0_1/synth/design_1_PC_0_1.vhd:65]
INFO: [Synth 8-3491] module 'PC' declared at 'd:/VivadoProjects/Memory/memory/memory.srcs/sources_1/bd/design_1/ipshared/6e5c/CounterForAddress.vhd:5' bound to instance 'U0' of component 'PC' [d:/VivadoProjects/Memory/memory/memory.srcs/sources_1/bd/design_1/ip/design_1_PC_0_1/synth/design_1_PC_0_1.vhd:84]
INFO: [Synth 8-638] synthesizing module 'PC' [d:/VivadoProjects/Memory/memory/memory.srcs/sources_1/bd/design_1/ipshared/6e5c/CounterForAddress.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'PC' (1#1) [d:/VivadoProjects/Memory/memory/memory.srcs/sources_1/bd/design_1/ipshared/6e5c/CounterForAddress.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'design_1_PC_0_1' (2#1) [d:/VivadoProjects/Memory/memory/memory.srcs/sources_1/bd/design_1/ip/design_1_PC_0_1/synth/design_1_PC_0_1.vhd:65]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 354.465 ; gain = 120.102
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 354.465 ; gain = 120.102
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 607.086 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 607.086 ; gain = 372.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 607.086 ; gain = 372.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 607.086 ; gain = 372.723
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element saddress_reg was removed.  [d:/VivadoProjects/Memory/memory/memory.srcs/sources_1/bd/design_1/ipshared/6e5c/CounterForAddress.vhd:23]
WARNING: [Synth 8-327] inferring latch for variable 'prescaler_reg' [d:/VivadoProjects/Memory/memory/memory.srcs/sources_1/bd/design_1/ipshared/6e5c/CounterForAddress.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 607.086 ; gain = 372.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element U0/saddress_reg was removed.  [d:/VivadoProjects/Memory/memory/memory.srcs/sources_1/bd/design_1/ipshared/6e5c/CounterForAddress.vhd:23]
INFO: [Synth 8-3917] design design_1_PC_0_1 has port ena driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/plusOp_inferred /\U0/saddress_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/plusOp_inferred /\U0/saddress_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/plusOp_inferred /\U0/saddress_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/plusOp_inferred /\U0/saddress_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/plusOp_inferred /\U0/saddress_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/plusOp_inferred /\U0/saddress_reg[5] )
INFO: [Synth 8-3332] Sequential element (U0/prescaler_reg[22]) is unused and will be removed from module design_1_PC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/prescaler_reg[21]) is unused and will be removed from module design_1_PC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/prescaler_reg[20]) is unused and will be removed from module design_1_PC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/prescaler_reg[19]) is unused and will be removed from module design_1_PC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/prescaler_reg[18]) is unused and will be removed from module design_1_PC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/prescaler_reg[17]) is unused and will be removed from module design_1_PC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/prescaler_reg[16]) is unused and will be removed from module design_1_PC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/prescaler_reg[15]) is unused and will be removed from module design_1_PC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/prescaler_reg[14]) is unused and will be removed from module design_1_PC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/prescaler_reg[13]) is unused and will be removed from module design_1_PC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/prescaler_reg[12]) is unused and will be removed from module design_1_PC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/prescaler_reg[11]) is unused and will be removed from module design_1_PC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/prescaler_reg[10]) is unused and will be removed from module design_1_PC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/prescaler_reg[9]) is unused and will be removed from module design_1_PC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/prescaler_reg[8]) is unused and will be removed from module design_1_PC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/prescaler_reg[7]) is unused and will be removed from module design_1_PC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/prescaler_reg[6]) is unused and will be removed from module design_1_PC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/prescaler_reg[5]) is unused and will be removed from module design_1_PC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/prescaler_reg[4]) is unused and will be removed from module design_1_PC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/prescaler_reg[3]) is unused and will be removed from module design_1_PC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/prescaler_reg[2]) is unused and will be removed from module design_1_PC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/prescaler_reg[1]) is unused and will be removed from module design_1_PC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/prescaler_reg[0]) is unused and will be removed from module design_1_PC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/saddress_reg[5]) is unused and will be removed from module design_1_PC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/saddress_reg[4]) is unused and will be removed from module design_1_PC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/saddress_reg[3]) is unused and will be removed from module design_1_PC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/saddress_reg[2]) is unused and will be removed from module design_1_PC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/saddress_reg[1]) is unused and will be removed from module design_1_PC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/saddress_reg[0]) is unused and will be removed from module design_1_PC_0_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 607.086 ; gain = 372.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 607.086 ; gain = 372.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 607.086 ; gain = 372.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 614.910 ; gain = 380.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 614.910 ; gain = 380.547
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 614.910 ; gain = 380.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 614.910 ; gain = 380.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 614.910 ; gain = 380.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 614.910 ; gain = 380.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 614.910 ; gain = 380.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 614.910 ; gain = 380.547
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 614.910 ; gain = 127.926
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 614.910 ; gain = 380.547
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

49 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 632.512 ; gain = 398.773
INFO: [Common 17-1381] The checkpoint 'D:/VivadoProjects/Memory/memory/memory.runs/design_1_PC_0_1_synth_1/design_1_PC_0_1.dcp' has been generated.
