Some inspirations have been taken from [this repository](https://github.com/tmeissner/lfd111x_building_a_risc-v-cpu_core) of [T. Meissner](https://github.com/tmeissner) to implement the core in VHDL.
<br>
My Makerchip Playground: https://makerchip.com/sandbox/05yf0hlzN/0Z4h7Dg
