Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d46cadc2240541a29aeebd060f2ffbff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot adder_tb_behav xil_defaultlib.adder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <sum> does not exist in entity <fullAdder>.  Please compare the definition of block <fullAdder> to its component declaration and its instantion to detect the mismatch. [C:/Users/horku/Documents/School/EECE/COEN 4710/computer_hardware_projects/Project 2/32 bit adder/32 bit adder.srcs/sources_1/new/32 bit adder.vhd:30]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit adder_tb in library work failed.
