============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:46:50 pm
  Module:                 dsc_serial_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                  Leakage    Dynamic     Total   
         Instance          Cells Power(nW)  Power(nW)  Power(nW) 
-----------------------------------------------------------------
dsc_serial_mul_synth         440 13369.696 788927.208 802296.904 
  TOP                        440 13369.696 762205.870 775575.566 
    stoch2bin                154  6059.545 296057.239 302116.784 
      inc_add_23_27_1         30  1424.531  17920.959  19345.490 
    genblk1[4].genblk1.sng    57  1466.314  83490.690  84957.004 
      ctr                     33  1305.033  71877.459  73182.492 
    genblk1[0].genblk1.sng    56  1446.561  92739.544  94186.105 
      ctr                     32  1285.280  81360.965  82646.245 
    genblk1[1].genblk1.sng    56  1446.561  93973.966  95420.526 
      ctr                     32  1285.280  82398.829  83684.108 
    genblk1[2].genblk1.sng    56  1446.561  93576.183  95022.743 
      ctr                     32  1285.280  82131.452  83416.731 
    genblk1[3].genblk1.sng    56  1446.561  91817.152  93263.713 
      ctr                     32  1285.280  80757.592  82042.871 

