{"Source Block": ["hdl/library/xilinx/util_adxcvr/util_adxcvr_xch.v@188:199@HdlStmAssign", "    (up_es_sel == 8'hff)) ? up_es_enb : 1'b0;\n\n  assign up_rx_enb_s = ((up_rx_sel == XCVR_ID) ||\n    (up_rx_sel == 8'hff)) ? up_rx_enb : 1'b0;\n\n  assign up_tx_enb_s = ((up_tx_sel == XCVR_ID) ||\n    (up_tx_sel == 8'hff)) ? up_tx_enb : 1'b0;\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 1'b0) begin\n      up_es_rdata_int <= 15'd0;\n      up_es_ready_int <= 1'd0;\n"], "Clone Blocks": [["hdl/library/xilinx/util_adxcvr/util_adxcvr_xch.v@185:196", "  assign up_tx_ready = up_tx_ready_int;\n\n  assign up_es_enb_s = ((up_es_sel == XCVR_ID) ||\n    (up_es_sel == 8'hff)) ? up_es_enb : 1'b0;\n\n  assign up_rx_enb_s = ((up_rx_sel == XCVR_ID) ||\n    (up_rx_sel == 8'hff)) ? up_rx_enb : 1'b0;\n\n  assign up_tx_enb_s = ((up_tx_sel == XCVR_ID) ||\n    (up_tx_sel == 8'hff)) ? up_tx_enb : 1'b0;\n\n  always @(negedge up_rstn or posedge up_clk) begin\n"]], "Diff Content": {"Delete": [[193, "  assign up_tx_enb_s = ((up_tx_sel == XCVR_ID) ||\n"], [194, "    (up_tx_sel == 8'hff)) ? up_tx_enb : 1'b0;\n"]], "Add": []}}