<!-- set: ai sw=1 ts=1 sta et -->
<!-- A diagram for the iCE40 PLB "Logic Cell" is shown in;
      http://www.latticesemi.com/~/media/LatticeSemi/Documents/DataSheets/iCE/iCE40LPHXFamilyDataSheet.pdf
      Architecture iCE40 LP/HX Family Data Sheet
       * Figure 2-2. PLB Block Diagram

     It is 8 x (SB_CARRY + SB_LUT4 + FF)
  -->
<pb_type name="BLK_TL-PLB" xmlns:xi="http://www.w3.org/2001/XInclude">
 <!-- LUT inputs -->
 <input  name="lutff_0/in"       num_pins="4"/>
 <input  name="lutff_1/in"       num_pins="4"/>
 <input  name="lutff_2/in"       num_pins="4"/>
 <input  name="lutff_3/in"       num_pins="4"/>
 <input  name="lutff_4/in"       num_pins="4"/>
 <input  name="lutff_5/in"       num_pins="4"/>
 <input  name="lutff_6/in"       num_pins="4"/>
 <input  name="lutff_7/in"       num_pins="4"/>

 <!-- D flip-flop controls -->
 <clock  name="lutff_global/clk" num_pins="1"/>
 <input  name="lutff_global/cen" num_pins="1"/>
 <input  name="lutff_global/s_r" num_pins="1"/>

 <!-- D flip-flop outputs -->
 <output name="lutff_0/out"      num_pins="1"/>
 <output name="lutff_1/out"      num_pins="1"/>
 <output name="lutff_2/out"      num_pins="1"/>
 <output name="lutff_3/out"      num_pins="1"/>
 <output name="lutff_4/out"      num_pins="1"/>
 <output name="lutff_5/out"      num_pins="1"/>
 <output name="lutff_6/out"      num_pins="1"/>
 <output name="lutff_7/out"      num_pins="1"/>

 <!-- Fast Carry chain -->
 <input  name="FCIN"   num_pins="1"/>
 <output name="FCOUT"  num_pins="1"/>

 <!-- A BLK_IG-PLB contains the same 'cell' repeated 8 times. -->
 <xi:include href="../../../../cells/plb/plb.pb_type.xml"/>

 <interconnect>
  <!-- LUT inputs -->
  <direct name="lutff_0/in"       input="BLK_TL-PLB.lutff_0/in"       output="BLK_IG-PLB.I0"     />
  <direct name="lutff_1/in"       input="BLK_TL-PLB.lutff_1/in"       output="BLK_IG-PLB.I1"     />
  <direct name="lutff_2/in"       input="BLK_TL-PLB.lutff_2/in"       output="BLK_IG-PLB.I2"     />
  <direct name="lutff_3/in"       input="BLK_TL-PLB.lutff_3/in"       output="BLK_IG-PLB.I3"     />
  <direct name="lutff_4/in"       input="BLK_TL-PLB.lutff_4/in"       output="BLK_IG-PLB.I4"     />
  <direct name="lutff_5/in"       input="BLK_TL-PLB.lutff_5/in"       output="BLK_IG-PLB.I5"     />
  <direct name="lutff_6/in"       input="BLK_TL-PLB.lutff_6/in"       output="BLK_IG-PLB.I6"     />
  <direct name="lutff_7/in"       input="BLK_TL-PLB.lutff_7/in"       output="BLK_IG-PLB.I7"     />

  <!-- D flip-flop controls -->
  <direct name="lutff_global/clk" input="BLK_TL-PLB.lutff_global/clk" output="BLK_IG-PLB.CLK"    />
  <direct name="lutff_global/s_r" input="BLK_TL-PLB.lutff_global/s_r" output="BLK_IG-PLB.SR"     />
  <direct name="lutff_global/cen" input="BLK_TL-PLB.lutff_global/cen" output="BLK_IG-PLB.EN"     />

  <!-- D flip-flop outputs -->
  <direct name="lutff_0/out"      input="BLK_IG-PLB.O0"         output="BLK_TL-PLB.lutff_0/out"  />
  <direct name="lutff_1/out"      input="BLK_IG-PLB.O1"         output="BLK_TL-PLB.lutff_1/out"  />
  <direct name="lutff_2/out"      input="BLK_IG-PLB.O2"         output="BLK_TL-PLB.lutff_2/out"  />
  <direct name="lutff_3/out"      input="BLK_IG-PLB.O3"         output="BLK_TL-PLB.lutff_3/out"  />
  <direct name="lutff_4/out"      input="BLK_IG-PLB.O4"         output="BLK_TL-PLB.lutff_4/out"  />
  <direct name="lutff_5/out"      input="BLK_IG-PLB.O5"         output="BLK_TL-PLB.lutff_5/out"  />
  <direct name="lutff_6/out"      input="BLK_IG-PLB.O6"         output="BLK_TL-PLB.lutff_6/out"  />
  <direct name="lutff_7/out"      input="BLK_IG-PLB.O7"         output="BLK_TL-PLB.lutff_7/out"  />

  <!-- Fast Carry chain
  <direct name="FCIN"  input="BLK_TL-PLB.FCIN"        output="BLK_IG-PLB.FCIN" />
  <direct name="FCOUT" input="BLK_IG-PLB.FCOUT" output="BLK_TL-PLB.FCOUT"      />
       -->
  <direct name="FCIN"  input="BLK_TL-PLB.FCIN"        output="BLK_IG-PLB.FCIN" >
   <pack_pattern name="CARRYCHAIN" in_port="BLK_TL-PLB.FCIN" out_port="BLK_IG-PLB.FCIN" />
  </direct>
  <direct name="FCOUT" input="BLK_IG-PLB.FCOUT" output="BLK_TL-PLB.FCOUT"      >
   <pack_pattern name="CARRYCHAIN" in_port="BLK_IG-PLB.FCOUT" out_port="BLK_TL-PLB.FCOUT" />
  </direct>

 </interconnect>
 <pinlocations pattern="custom">
  <loc side="right" xoffset="0" yoffset="0">
   BLK_TL-PLB.lutff_0/in
   BLK_TL-PLB.lutff_1/in
   BLK_TL-PLB.lutff_2/in
   BLK_TL-PLB.lutff_3/in
   BLK_TL-PLB.lutff_4/in
   BLK_TL-PLB.lutff_5/in
   BLK_TL-PLB.lutff_6/in
   BLK_TL-PLB.lutff_7/in

   BLK_TL-PLB.lutff_global/clk
   BLK_TL-PLB.lutff_global/cen
   BLK_TL-PLB.lutff_global/s_r
   BLK_TL-PLB.lutff_0/out
   BLK_TL-PLB.lutff_1/out
   BLK_TL-PLB.lutff_2/out
   BLK_TL-PLB.lutff_3/out
   BLK_TL-PLB.lutff_4/out
   BLK_TL-PLB.lutff_5/out
   BLK_TL-PLB.lutff_6/out
   BLK_TL-PLB.lutff_7/out
  </loc>
  <loc side="top" xoffset="0" yoffset="0">
   BLK_TL-PLB.FCIN
  </loc>
  <loc side="bottom" xoffset="0" yoffset="0">
   BLK_TL-PLB.FCOUT
  </loc>
 </pinlocations>

 <switchblock_locations pattern="external_full_internal_straight"/>

 <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
  <!-- Carry chain doesn't connect to the interconnect -->
  <fc_override fc_type="frac" fc_val="0.0" port_name="FCOUT" />
  <fc_override fc_type="frac" fc_val="0.0" port_name="FCIN"  />
 </fc>
 <metadata>
  <meta name="hlc_tile">logic_tile</meta>
 </metadata>
</pb_type>
