INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/new/translation_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'translation_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/new/v2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'v2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/mejn.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mejn'
