// Seed: 46925285
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
  final $display(1);
  wire id_4;
  module_2 modCall_1 ();
endmodule
module module_1 (
    output supply1 id_0,
    output tri id_1,
    input uwire id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
module module_2;
  logic [7:0] id_2;
  final $display(id_2);
  wire id_3;
  wire id_4;
endmodule
module module_3 (
    output wand  id_0,
    input  tri1  id_1,
    input  wand  id_2,
    output uwire id_3,
    output tri1  id_4,
    output uwire id_5,
    output tri   id_6
);
  supply0 id_8;
  id_9(
      .id_0(id_6),
      .id_1(id_5),
      .id_2(1),
      .id_3((id_2) == id_0),
      .id_4(1),
      .id_5(id_4 || 1),
      .id_6(1),
      .id_7(1),
      .id_8(id_8),
      .id_9(id_1),
      .id_10(id_1 - id_2),
      .id_11(id_2),
      .id_12(id_4),
      .id_13(),
      .id_14(id_0),
      .id_15(1),
      .id_16(~1),
      .id_17(id_8 < 1),
      .id_18(1),
      .id_19(1),
      .id_20(1),
      .id_21(1)
  );
  assign id_4 = 1;
  reg id_10;
  module_2 modCall_1 ();
  final begin : LABEL_0
    id_5 = id_8;
    id_10 <= 1;
    id_10 <= #1 1;
    #1;
  end
  logic [7:0] id_11;
  initial id_11[1] = 1;
  wire id_12;
endmodule
