library verilog;
use verilog.vl_types.all;
entity elevator is
    port(
        ifloor          : in     vl_logic_vector(2 downto 0);
        ireq            : in     vl_logic_vector(2 downto 0);
        icomplete       : in     vl_logic;
        irst            : in     vl_logic;
        iclk            : in     vl_logic;
        oup             : out    vl_logic;
        odown           : out    vl_logic;
        otrigger        : out    vl_logic
    );
end elevator;
