INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE 440/project6/project6/project6.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/ECE 440/project6/project6/project6.srcs/sources_1/new/ALC_dbug.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/ECE 440/project6/project6/project6.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE 440/project6/project6/project6.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
