// Seed: 1614560021
module module_0 (
    input wor id_0
);
  union packed {
    union packed {logic id_2;} id_3;
    id_4  id_5;
    logic id_6;
  } id_7 = |id_7;
endmodule
module module_1 #(
    parameter id_5 = 32'd92,
    parameter id_8 = 32'd81
) (
    output uwire id_0,
    input wire id_1,
    output wire id_2[-1 : 1],
    output tri id_3,
    input wor id_4,
    input supply0 _id_5,
    output tri0 id_6
);
  logic _id_8 = id_4;
  module_0 modCall_1 (id_1);
  wire [id_8  .  id_5 : 1] id_9;
  logic id_10;
  ;
endmodule
