{
    "name": null, 
    "sim_quantum": 0, 
    "system": {
        "kernel": "", 
        "mmap_using_noreserve": true, 
        "kernel_addr_check": true, 
        "membus": {
            "point_of_coherency": true, 
            "system": "system", 
            "response_latency": 2, 
            "cxx_class": "CoherentXBar", 
            "max_routing_table_size": 512, 
            "forward_latency": 4, 
            "clk_domain": "system.clk_domain", 
            "max_outstanding_snoops": 512, 
            "point_of_unification": true, 
            "width": 16, 
            "eventq_index": 0, 
            "default_p_state": "UNDEFINED", 
            "p_state_clk_gate_max": 1000000000000, 
            "master": {
                "peer": [
                    "system.mem_ctrls0.port", 
                    "system.mem_ctrls1.port"
                ], 
                "is_source": "True", 
                "role": "GEM5 REQUESTER"
            }, 
            "type": "CoherentXBar", 
            "frontend_latency": 3, 
            "slave": {
                "peer": [
                    "system.system_port", 
                    "system.l2.mem_side", 
                    "system.cpu02.icache.mem_side", 
                    "system.cpu02.dcache.mem_side", 
                    "system.cpu02.itb.walker.port", 
                    "system.cpu02.dtb.walker.port", 
                    "system.cpu03.icache.mem_side", 
                    "system.cpu03.dcache.mem_side", 
                    "system.cpu03.itb.walker.port", 
                    "system.cpu03.dtb.walker.port", 
                    "system.cpu04.icache.mem_side", 
                    "system.cpu04.dcache.mem_side", 
                    "system.cpu04.itb.walker.port", 
                    "system.cpu04.dtb.walker.port", 
                    "system.cpu05.icache.mem_side", 
                    "system.cpu05.dcache.mem_side", 
                    "system.cpu05.itb.walker.port", 
                    "system.cpu05.dtb.walker.port", 
                    "system.cpu06.icache.mem_side", 
                    "system.cpu06.dcache.mem_side", 
                    "system.cpu06.itb.walker.port", 
                    "system.cpu06.dtb.walker.port", 
                    "system.cpu07.icache.mem_side", 
                    "system.cpu07.dcache.mem_side", 
                    "system.cpu07.itb.walker.port", 
                    "system.cpu07.dtb.walker.port", 
                    "system.cpu08.icache.mem_side", 
                    "system.cpu08.dcache.mem_side", 
                    "system.cpu08.itb.walker.port", 
                    "system.cpu08.dtb.walker.port", 
                    "system.cpu09.icache.mem_side", 
                    "system.cpu09.dcache.mem_side", 
                    "system.cpu09.itb.walker.port", 
                    "system.cpu09.dtb.walker.port", 
                    "system.cpu10.icache.mem_side", 
                    "system.cpu10.dcache.mem_side", 
                    "system.cpu10.itb.walker.port", 
                    "system.cpu10.dtb.walker.port", 
                    "system.cpu11.icache.mem_side", 
                    "system.cpu11.dcache.mem_side", 
                    "system.cpu11.itb.walker.port", 
                    "system.cpu11.dtb.walker.port", 
                    "system.cpu12.icache.mem_side", 
                    "system.cpu12.dcache.mem_side", 
                    "system.cpu12.itb.walker.port", 
                    "system.cpu12.dtb.walker.port", 
                    "system.cpu13.icache.mem_side", 
                    "system.cpu13.dcache.mem_side", 
                    "system.cpu13.itb.walker.port", 
                    "system.cpu13.dtb.walker.port", 
                    "system.cpu14.icache.mem_side", 
                    "system.cpu14.dcache.mem_side", 
                    "system.cpu14.itb.walker.port", 
                    "system.cpu14.dtb.walker.port", 
                    "system.cpu15.icache.mem_side", 
                    "system.cpu15.dcache.mem_side", 
                    "system.cpu15.itb.walker.port", 
                    "system.cpu15.dtb.walker.port", 
                    "system.cpu16.icache.mem_side", 
                    "system.cpu16.dcache.mem_side", 
                    "system.cpu16.itb.walker.port", 
                    "system.cpu16.dtb.walker.port", 
                    "system.cpu17.icache.mem_side", 
                    "system.cpu17.dcache.mem_side", 
                    "system.cpu17.itb.walker.port", 
                    "system.cpu17.dtb.walker.port"
                ], 
                "is_source": "False", 
                "role": "GEM5 RESPONDER"
            }, 
            "p_state_clk_gate_min": 1000, 
            "snoop_filter": {
                "name": "snoop_filter", 
                "system": "system", 
                "max_capacity": 8388608, 
                "eventq_index": 0, 
                "cxx_class": "SnoopFilter", 
                "path": "system.membus.snoop_filter", 
                "type": "SnoopFilter", 
                "lookup_latency": 1
            }, 
            "power_model": [], 
            "path": "system.membus", 
            "snoop_response_latency": 4, 
            "name": "membus", 
            "p_state_clk_gate_bins": 20, 
            "use_default_range": false
        }, 
        "redirect_paths": [
            {
                "app_path": "/proc", 
                "name": "redirect_paths0", 
                "host_paths": [
                    "/users/yangzhou/gem5/sgx_nic/m5out/DerivO3CPU_acl-fw.dpi-queue.nat-tcp-v4.lpm_4MB/fs/proc"
                ], 
                "eventq_index": 0, 
                "cxx_class": "RedirectPath", 
                "path": "system.redirect_paths0", 
                "type": "RedirectPath"
            }, 
            {
                "app_path": "/sys", 
                "name": "redirect_paths1", 
                "host_paths": [
                    "/users/yangzhou/gem5/sgx_nic/m5out/DerivO3CPU_acl-fw.dpi-queue.nat-tcp-v4.lpm_4MB/fs/sys"
                ], 
                "eventq_index": 0, 
                "cxx_class": "RedirectPath", 
                "path": "system.redirect_paths1", 
                "type": "RedirectPath"
            }, 
            {
                "app_path": "/tmp", 
                "name": "redirect_paths2", 
                "host_paths": [
                    "/users/yangzhou/gem5/sgx_nic/m5out/DerivO3CPU_acl-fw.dpi-queue.nat-tcp-v4.lpm_4MB/fs/tmp"
                ], 
                "eventq_index": 0, 
                "cxx_class": "RedirectPath", 
                "path": "system.redirect_paths2", 
                "type": "RedirectPath"
            }, 
            {
                "app_path": "/lib", 
                "name": "redirect_paths3", 
                "host_paths": [
                    "/usr/aarch64-linux-gnu/lib"
                ], 
                "eventq_index": 0, 
                "cxx_class": "RedirectPath", 
                "path": "system.redirect_paths3", 
                "type": "RedirectPath"
            }
        ], 
        "symbolfile": "", 
        "readfile": "", 
        "thermal_model": null, 
        "cxx_class": "System", 
        "load_offset": 0, 
        "work_begin_exit_count": 0, 
        "work_end_ckpt_count": 0, 
        "memories": [
            "system.mem_ctrls0", 
            "system.mem_ctrls1"
        ], 
        "work_begin_ckpt_count": 0, 
        "clk_domain": {
            "name": "clk_domain", 
            "clock": [
                1000
            ], 
            "init_perf_level": 0, 
            "voltage_domain": "system.voltage_domain", 
            "eventq_index": 0, 
            "cxx_class": "SrcClockDomain", 
            "path": "system.clk_domain", 
            "type": "SrcClockDomain", 
            "domain_id": -1
        }, 
        "mem_ranges": [
            "0:274877906944"
        ], 
        "eventq_index": 0, 
        "work_begin_cpu_id_exit": -1, 
        "m5ops_base": 0, 
        "dvfs_handler": {
            "enable": false, 
            "name": "dvfs_handler", 
            "sys_clk_domain": "system.clk_domain", 
            "transition_latency": 100000000, 
            "eventq_index": 0, 
            "cxx_class": "DVFSHandler", 
            "domains": [], 
            "path": "system.dvfs_handler", 
            "type": "DVFSHandler"
        }, 
        "work_end_exit_count": 0, 
        "type": "System", 
        "kernel_extras_addrs": [], 
        "voltage_domain": {
            "name": "voltage_domain", 
            "eventq_index": 0, 
            "voltage": [
                1.0
            ], 
            "cxx_class": "VoltageDomain", 
            "path": "system.voltage_domain", 
            "type": "VoltageDomain"
        }, 
        "cache_line_size": 128, 
        "boot_osflags": "a", 
        "work_cpus_ckpt_count": 0, 
        "thermal_components": [], 
        "path": "system", 
        "cpu_clk_domain": {
            "name": "cpu_clk_domain", 
            "clock": [
                417
            ], 
            "init_perf_level": 0, 
            "voltage_domain": "system.cpu_voltage_domain", 
            "eventq_index": 0, 
            "cxx_class": "SrcClockDomain", 
            "path": "system.cpu_clk_domain", 
            "type": "SrcClockDomain", 
            "domain_id": -1
        }, 
        "tol2bus": {
            "point_of_coherency": false, 
            "system": "system", 
            "response_latency": 1, 
            "cxx_class": "CoherentXBar", 
            "max_routing_table_size": 512, 
            "forward_latency": 0, 
            "clk_domain": "system.cpu_clk_domain", 
            "max_outstanding_snoops": 512, 
            "point_of_unification": true, 
            "width": 32, 
            "eventq_index": 0, 
            "default_p_state": "UNDEFINED", 
            "p_state_clk_gate_max": 1000000000000, 
            "master": {
                "peer": [
                    "system.l2.cpu_side"
                ], 
                "is_source": "True", 
                "role": "GEM5 REQUESTER"
            }, 
            "type": "CoherentXBar", 
            "frontend_latency": 1, 
            "slave": {
                "peer": [
                    "system.cpu00.icache.mem_side", 
                    "system.cpu00.dcache.mem_side", 
                    "system.cpu00.itb.walker.port", 
                    "system.cpu00.dtb.walker.port", 
                    "system.cpu01.icache.mem_side", 
                    "system.cpu01.dcache.mem_side", 
                    "system.cpu01.itb.walker.port", 
                    "system.cpu01.dtb.walker.port", 
                    "system.cpu18.icache.mem_side", 
                    "system.cpu18.dcache.mem_side", 
                    "system.cpu18.itb.walker.port", 
                    "system.cpu18.dtb.walker.port", 
                    "system.cpu19.icache.mem_side", 
                    "system.cpu19.dcache.mem_side", 
                    "system.cpu19.itb.walker.port", 
                    "system.cpu19.dtb.walker.port"
                ], 
                "is_source": "False", 
                "role": "GEM5 RESPONDER"
            }, 
            "p_state_clk_gate_min": 1000, 
            "snoop_filter": {
                "name": "snoop_filter", 
                "system": "system", 
                "max_capacity": 8388608, 
                "eventq_index": 0, 
                "cxx_class": "SnoopFilter", 
                "path": "system.tol2bus.snoop_filter", 
                "type": "SnoopFilter", 
                "lookup_latency": 0
            }, 
            "power_model": [], 
            "path": "system.tol2bus", 
            "snoop_response_latency": 1, 
            "name": "tol2bus", 
            "p_state_clk_gate_bins": 20, 
            "use_default_range": false
        }, 
        "switch_cpus": [
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.switch_cpus00.itb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu_clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.switch_cpus00.itb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.switch_cpus00.itb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.switch_cpus00.itb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.switch_cpus00.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "cpu_id": 0, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu00.workload"
                ], 
                "name": "switch_cpus00", 
                "SSITSize": 1024, 
                "activity": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.switch_cpus00.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "syscallRetryLatency": 10000, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "p_state_clk_gate_max": 1000000000000, 
                "p_state_clk_gate_min": 1000, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus00.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus00.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus00.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus00.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus00.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus00.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus00.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus00.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus00.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus00.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMultAcc", 
                                    "opLat": 5, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus00.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMisc", 
                                    "opLat": 3, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus00.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList3", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus00.fuPool.FUList3.opList3", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList4", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus00.fuPool.FUList3.opList4", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus00.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus00.fuPool.FUList4.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus00.fuPool.FUList4.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus00.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus00.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus00.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus00.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus00.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus00.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus00.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus00.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus00.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus00.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus00.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdDiv", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus00.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus00.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus00.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus00.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus00.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus00.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus00.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus00.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus00.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus00.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList20", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus00.fuPool.FUList5.opList20", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceAdd", 
                                    "opLat": 1, 
                                    "name": "opList21", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus00.fuPool.FUList5.opList21", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceAlu", 
                                    "opLat": 1, 
                                    "name": "opList22", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus00.fuPool.FUList5.opList22", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceCmp", 
                                    "opLat": 1, 
                                    "name": "opList23", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus00.fuPool.FUList5.opList23", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatReduceAdd", 
                                    "opLat": 1, 
                                    "name": "opList24", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus00.fuPool.FUList5.opList24", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatReduceCmp", 
                                    "opLat": 1, 
                                    "name": "opList25", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus00.fuPool.FUList5.opList25", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus00.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "SimdPredAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus00.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus00.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus00.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus00.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus00.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus00.fuPool.FUList8.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus00.fuPool.FUList8.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus00.fuPool.FUList8.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList3", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus00.fuPool.FUList8.opList3", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus00.fuPool.FUList8", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus00.fuPool.FUList9.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList9", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus00.fuPool.FUList9", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.switch_cpus00.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "path": "system.switch_cpus00", 
                "numRobs": 1, 
                "switched_out": true, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "wait_for_remote_gdb": false, 
                "cacheStorePorts": 200, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "indirectBranchPred": {
                        "indirectSets": 256, 
                        "indirectWays": 2, 
                        "name": "indirectBranchPred", 
                        "numThreads": 1, 
                        "indirectHashTargets": true, 
                        "instShiftAmt": 2, 
                        "indirectHashGHR": true, 
                        "indirectTagSize": 16, 
                        "eventq_index": 0, 
                        "cxx_class": "SimpleIndirectPredictor", 
                        "indirectGHRBits": 13, 
                        "path": "system.switch_cpus00.branchPred.indirectBranchPred", 
                        "type": "SimpleIndirectPredictor", 
                        "indirectPathLength": 3
                    }, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.switch_cpus00.branchPred", 
                    "localPredictorSize": 2048, 
                    "localHistoryTableSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    "system.cpu00.isa"
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "numPhysVecRegs": 256, 
                "interrupts": [], 
                "numPhysVecPredRegs": 32, 
                "cacheLoadPorts": 200, 
                "smtCommitPolicy": "RoundRobin", 
                "power_gating_on_idle": false, 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.switch_cpus00.dtb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu_clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.switch_cpus00.dtb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.switch_cpus00.dtb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.switch_cpus00.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.switch_cpus00.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "pwr_gating_latency": 300, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "p_state_clk_gate_bins": 20, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.switch_cpus01.itb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu_clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.switch_cpus01.itb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.switch_cpus01.itb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.switch_cpus01.itb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.switch_cpus01.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "cpu_id": 1, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu01.workload"
                ], 
                "name": "switch_cpus01", 
                "SSITSize": 1024, 
                "activity": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.switch_cpus01.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "syscallRetryLatency": 10000, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "p_state_clk_gate_max": 1000000000000, 
                "p_state_clk_gate_min": 1000, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus01.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus01.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus01.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus01.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus01.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus01.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus01.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus01.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus01.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus01.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMultAcc", 
                                    "opLat": 5, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus01.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMisc", 
                                    "opLat": 3, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus01.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList3", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus01.fuPool.FUList3.opList3", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList4", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus01.fuPool.FUList3.opList4", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus01.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus01.fuPool.FUList4.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus01.fuPool.FUList4.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus01.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus01.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus01.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus01.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus01.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus01.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus01.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus01.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus01.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus01.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus01.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdDiv", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus01.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus01.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus01.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus01.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus01.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus01.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus01.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus01.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus01.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus01.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList20", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus01.fuPool.FUList5.opList20", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceAdd", 
                                    "opLat": 1, 
                                    "name": "opList21", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus01.fuPool.FUList5.opList21", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceAlu", 
                                    "opLat": 1, 
                                    "name": "opList22", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus01.fuPool.FUList5.opList22", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceCmp", 
                                    "opLat": 1, 
                                    "name": "opList23", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus01.fuPool.FUList5.opList23", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatReduceAdd", 
                                    "opLat": 1, 
                                    "name": "opList24", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus01.fuPool.FUList5.opList24", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatReduceCmp", 
                                    "opLat": 1, 
                                    "name": "opList25", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus01.fuPool.FUList5.opList25", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus01.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "SimdPredAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus01.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus01.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus01.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus01.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus01.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus01.fuPool.FUList8.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus01.fuPool.FUList8.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus01.fuPool.FUList8.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList3", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus01.fuPool.FUList8.opList3", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus01.fuPool.FUList8", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus01.fuPool.FUList9.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList9", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus01.fuPool.FUList9", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.switch_cpus01.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "path": "system.switch_cpus01", 
                "numRobs": 1, 
                "switched_out": true, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "wait_for_remote_gdb": false, 
                "cacheStorePorts": 200, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "indirectBranchPred": {
                        "indirectSets": 256, 
                        "indirectWays": 2, 
                        "name": "indirectBranchPred", 
                        "numThreads": 1, 
                        "indirectHashTargets": true, 
                        "instShiftAmt": 2, 
                        "indirectHashGHR": true, 
                        "indirectTagSize": 16, 
                        "eventq_index": 0, 
                        "cxx_class": "SimpleIndirectPredictor", 
                        "indirectGHRBits": 13, 
                        "path": "system.switch_cpus01.branchPred.indirectBranchPred", 
                        "type": "SimpleIndirectPredictor", 
                        "indirectPathLength": 3
                    }, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.switch_cpus01.branchPred", 
                    "localPredictorSize": 2048, 
                    "localHistoryTableSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    "system.cpu01.isa"
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "numPhysVecRegs": 256, 
                "interrupts": [], 
                "numPhysVecPredRegs": 32, 
                "cacheLoadPorts": 200, 
                "smtCommitPolicy": "RoundRobin", 
                "power_gating_on_idle": false, 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.switch_cpus01.dtb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu_clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.switch_cpus01.dtb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.switch_cpus01.dtb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.switch_cpus01.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.switch_cpus01.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "pwr_gating_latency": 300, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "p_state_clk_gate_bins": 20, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.switch_cpus02.itb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.switch_cpus02.itb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.switch_cpus02.itb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.switch_cpus02.itb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.switch_cpus02.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "cpu_id": 2, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu01.workload"
                ], 
                "name": "switch_cpus02", 
                "SSITSize": 1024, 
                "activity": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.switch_cpus02.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "syscallRetryLatency": 10000, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "p_state_clk_gate_max": 1000000000000, 
                "p_state_clk_gate_min": 1000, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus02.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus02.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus02.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus02.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus02.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus02.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus02.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus02.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus02.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus02.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMultAcc", 
                                    "opLat": 5, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus02.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMisc", 
                                    "opLat": 3, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus02.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList3", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus02.fuPool.FUList3.opList3", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList4", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus02.fuPool.FUList3.opList4", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus02.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus02.fuPool.FUList4.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus02.fuPool.FUList4.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus02.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus02.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus02.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus02.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus02.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus02.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus02.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus02.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus02.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus02.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus02.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdDiv", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus02.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus02.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus02.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus02.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus02.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus02.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus02.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus02.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus02.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus02.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList20", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus02.fuPool.FUList5.opList20", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceAdd", 
                                    "opLat": 1, 
                                    "name": "opList21", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus02.fuPool.FUList5.opList21", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceAlu", 
                                    "opLat": 1, 
                                    "name": "opList22", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus02.fuPool.FUList5.opList22", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceCmp", 
                                    "opLat": 1, 
                                    "name": "opList23", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus02.fuPool.FUList5.opList23", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatReduceAdd", 
                                    "opLat": 1, 
                                    "name": "opList24", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus02.fuPool.FUList5.opList24", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatReduceCmp", 
                                    "opLat": 1, 
                                    "name": "opList25", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus02.fuPool.FUList5.opList25", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus02.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "SimdPredAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus02.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus02.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus02.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus02.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus02.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus02.fuPool.FUList8.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus02.fuPool.FUList8.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus02.fuPool.FUList8.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList3", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus02.fuPool.FUList8.opList3", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus02.fuPool.FUList8", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus02.fuPool.FUList9.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList9", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus02.fuPool.FUList9", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.switch_cpus02.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "path": "system.switch_cpus02", 
                "numRobs": 1, 
                "switched_out": true, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "wait_for_remote_gdb": false, 
                "cacheStorePorts": 200, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "indirectBranchPred": {
                        "indirectSets": 256, 
                        "indirectWays": 2, 
                        "name": "indirectBranchPred", 
                        "numThreads": 1, 
                        "indirectHashTargets": true, 
                        "instShiftAmt": 2, 
                        "indirectHashGHR": true, 
                        "indirectTagSize": 16, 
                        "eventq_index": 0, 
                        "cxx_class": "SimpleIndirectPredictor", 
                        "indirectGHRBits": 13, 
                        "path": "system.switch_cpus02.branchPred.indirectBranchPred", 
                        "type": "SimpleIndirectPredictor", 
                        "indirectPathLength": 3
                    }, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.switch_cpus02.branchPred", 
                    "localPredictorSize": 2048, 
                    "localHistoryTableSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    "system.cpu02.isa"
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "numPhysVecRegs": 256, 
                "interrupts": [], 
                "numPhysVecPredRegs": 32, 
                "cacheLoadPorts": 200, 
                "smtCommitPolicy": "RoundRobin", 
                "power_gating_on_idle": false, 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.switch_cpus02.dtb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.switch_cpus02.dtb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.switch_cpus02.dtb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.switch_cpus02.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.switch_cpus02.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "pwr_gating_latency": 300, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu02.clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "p_state_clk_gate_bins": 20, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.switch_cpus03.itb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.switch_cpus03.itb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.switch_cpus03.itb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.switch_cpus03.itb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.switch_cpus03.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "cpu_id": 3, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu01.workload"
                ], 
                "name": "switch_cpus03", 
                "SSITSize": 1024, 
                "activity": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.switch_cpus03.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "syscallRetryLatency": 10000, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "p_state_clk_gate_max": 1000000000000, 
                "p_state_clk_gate_min": 1000, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus03.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus03.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus03.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus03.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus03.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus03.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus03.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus03.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus03.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus03.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMultAcc", 
                                    "opLat": 5, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus03.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMisc", 
                                    "opLat": 3, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus03.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList3", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus03.fuPool.FUList3.opList3", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList4", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus03.fuPool.FUList3.opList4", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus03.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus03.fuPool.FUList4.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus03.fuPool.FUList4.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus03.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus03.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus03.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus03.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus03.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus03.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus03.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus03.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus03.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus03.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus03.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdDiv", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus03.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus03.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus03.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus03.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus03.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus03.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus03.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus03.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus03.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus03.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList20", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus03.fuPool.FUList5.opList20", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceAdd", 
                                    "opLat": 1, 
                                    "name": "opList21", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus03.fuPool.FUList5.opList21", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceAlu", 
                                    "opLat": 1, 
                                    "name": "opList22", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus03.fuPool.FUList5.opList22", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceCmp", 
                                    "opLat": 1, 
                                    "name": "opList23", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus03.fuPool.FUList5.opList23", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatReduceAdd", 
                                    "opLat": 1, 
                                    "name": "opList24", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus03.fuPool.FUList5.opList24", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatReduceCmp", 
                                    "opLat": 1, 
                                    "name": "opList25", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus03.fuPool.FUList5.opList25", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus03.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "SimdPredAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus03.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus03.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus03.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus03.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus03.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus03.fuPool.FUList8.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus03.fuPool.FUList8.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus03.fuPool.FUList8.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList3", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus03.fuPool.FUList8.opList3", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus03.fuPool.FUList8", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus03.fuPool.FUList9.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList9", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus03.fuPool.FUList9", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.switch_cpus03.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "path": "system.switch_cpus03", 
                "numRobs": 1, 
                "switched_out": true, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "wait_for_remote_gdb": false, 
                "cacheStorePorts": 200, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "indirectBranchPred": {
                        "indirectSets": 256, 
                        "indirectWays": 2, 
                        "name": "indirectBranchPred", 
                        "numThreads": 1, 
                        "indirectHashTargets": true, 
                        "instShiftAmt": 2, 
                        "indirectHashGHR": true, 
                        "indirectTagSize": 16, 
                        "eventq_index": 0, 
                        "cxx_class": "SimpleIndirectPredictor", 
                        "indirectGHRBits": 13, 
                        "path": "system.switch_cpus03.branchPred.indirectBranchPred", 
                        "type": "SimpleIndirectPredictor", 
                        "indirectPathLength": 3
                    }, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.switch_cpus03.branchPred", 
                    "localPredictorSize": 2048, 
                    "localHistoryTableSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    "system.cpu03.isa"
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "numPhysVecRegs": 256, 
                "interrupts": [], 
                "numPhysVecPredRegs": 32, 
                "cacheLoadPorts": 200, 
                "smtCommitPolicy": "RoundRobin", 
                "power_gating_on_idle": false, 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.switch_cpus03.dtb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.switch_cpus03.dtb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.switch_cpus03.dtb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.switch_cpus03.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.switch_cpus03.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "pwr_gating_latency": 300, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu02.clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "p_state_clk_gate_bins": 20, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.switch_cpus04.itb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.switch_cpus04.itb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.switch_cpus04.itb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.switch_cpus04.itb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.switch_cpus04.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "cpu_id": 4, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu01.workload"
                ], 
                "name": "switch_cpus04", 
                "SSITSize": 1024, 
                "activity": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.switch_cpus04.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "syscallRetryLatency": 10000, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "p_state_clk_gate_max": 1000000000000, 
                "p_state_clk_gate_min": 1000, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus04.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus04.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus04.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus04.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus04.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus04.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus04.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus04.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus04.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus04.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMultAcc", 
                                    "opLat": 5, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus04.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMisc", 
                                    "opLat": 3, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus04.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList3", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus04.fuPool.FUList3.opList3", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList4", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus04.fuPool.FUList3.opList4", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus04.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus04.fuPool.FUList4.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus04.fuPool.FUList4.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus04.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus04.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus04.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus04.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus04.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus04.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus04.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus04.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus04.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus04.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus04.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdDiv", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus04.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus04.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus04.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus04.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus04.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus04.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus04.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus04.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus04.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus04.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList20", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus04.fuPool.FUList5.opList20", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceAdd", 
                                    "opLat": 1, 
                                    "name": "opList21", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus04.fuPool.FUList5.opList21", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceAlu", 
                                    "opLat": 1, 
                                    "name": "opList22", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus04.fuPool.FUList5.opList22", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceCmp", 
                                    "opLat": 1, 
                                    "name": "opList23", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus04.fuPool.FUList5.opList23", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatReduceAdd", 
                                    "opLat": 1, 
                                    "name": "opList24", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus04.fuPool.FUList5.opList24", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatReduceCmp", 
                                    "opLat": 1, 
                                    "name": "opList25", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus04.fuPool.FUList5.opList25", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus04.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "SimdPredAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus04.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus04.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus04.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus04.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus04.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus04.fuPool.FUList8.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus04.fuPool.FUList8.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus04.fuPool.FUList8.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList3", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus04.fuPool.FUList8.opList3", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus04.fuPool.FUList8", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus04.fuPool.FUList9.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList9", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus04.fuPool.FUList9", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.switch_cpus04.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "path": "system.switch_cpus04", 
                "numRobs": 1, 
                "switched_out": true, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "wait_for_remote_gdb": false, 
                "cacheStorePorts": 200, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "indirectBranchPred": {
                        "indirectSets": 256, 
                        "indirectWays": 2, 
                        "name": "indirectBranchPred", 
                        "numThreads": 1, 
                        "indirectHashTargets": true, 
                        "instShiftAmt": 2, 
                        "indirectHashGHR": true, 
                        "indirectTagSize": 16, 
                        "eventq_index": 0, 
                        "cxx_class": "SimpleIndirectPredictor", 
                        "indirectGHRBits": 13, 
                        "path": "system.switch_cpus04.branchPred.indirectBranchPred", 
                        "type": "SimpleIndirectPredictor", 
                        "indirectPathLength": 3
                    }, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.switch_cpus04.branchPred", 
                    "localPredictorSize": 2048, 
                    "localHistoryTableSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    "system.cpu04.isa"
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "numPhysVecRegs": 256, 
                "interrupts": [], 
                "numPhysVecPredRegs": 32, 
                "cacheLoadPorts": 200, 
                "smtCommitPolicy": "RoundRobin", 
                "power_gating_on_idle": false, 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.switch_cpus04.dtb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.switch_cpus04.dtb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.switch_cpus04.dtb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.switch_cpus04.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.switch_cpus04.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "pwr_gating_latency": 300, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu02.clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "p_state_clk_gate_bins": 20, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.switch_cpus05.itb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.switch_cpus05.itb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.switch_cpus05.itb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.switch_cpus05.itb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.switch_cpus05.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "cpu_id": 5, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu01.workload"
                ], 
                "name": "switch_cpus05", 
                "SSITSize": 1024, 
                "activity": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.switch_cpus05.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "syscallRetryLatency": 10000, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "p_state_clk_gate_max": 1000000000000, 
                "p_state_clk_gate_min": 1000, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus05.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus05.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus05.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus05.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus05.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus05.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus05.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus05.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus05.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus05.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMultAcc", 
                                    "opLat": 5, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus05.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMisc", 
                                    "opLat": 3, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus05.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList3", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus05.fuPool.FUList3.opList3", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList4", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus05.fuPool.FUList3.opList4", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus05.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus05.fuPool.FUList4.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus05.fuPool.FUList4.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus05.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus05.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus05.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus05.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus05.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus05.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus05.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus05.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus05.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus05.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus05.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdDiv", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus05.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus05.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus05.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus05.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus05.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus05.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus05.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus05.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus05.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus05.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList20", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus05.fuPool.FUList5.opList20", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceAdd", 
                                    "opLat": 1, 
                                    "name": "opList21", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus05.fuPool.FUList5.opList21", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceAlu", 
                                    "opLat": 1, 
                                    "name": "opList22", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus05.fuPool.FUList5.opList22", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceCmp", 
                                    "opLat": 1, 
                                    "name": "opList23", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus05.fuPool.FUList5.opList23", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatReduceAdd", 
                                    "opLat": 1, 
                                    "name": "opList24", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus05.fuPool.FUList5.opList24", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatReduceCmp", 
                                    "opLat": 1, 
                                    "name": "opList25", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus05.fuPool.FUList5.opList25", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus05.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "SimdPredAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus05.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus05.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus05.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus05.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus05.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus05.fuPool.FUList8.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus05.fuPool.FUList8.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus05.fuPool.FUList8.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList3", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus05.fuPool.FUList8.opList3", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus05.fuPool.FUList8", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus05.fuPool.FUList9.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList9", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus05.fuPool.FUList9", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.switch_cpus05.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "path": "system.switch_cpus05", 
                "numRobs": 1, 
                "switched_out": true, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "wait_for_remote_gdb": false, 
                "cacheStorePorts": 200, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "indirectBranchPred": {
                        "indirectSets": 256, 
                        "indirectWays": 2, 
                        "name": "indirectBranchPred", 
                        "numThreads": 1, 
                        "indirectHashTargets": true, 
                        "instShiftAmt": 2, 
                        "indirectHashGHR": true, 
                        "indirectTagSize": 16, 
                        "eventq_index": 0, 
                        "cxx_class": "SimpleIndirectPredictor", 
                        "indirectGHRBits": 13, 
                        "path": "system.switch_cpus05.branchPred.indirectBranchPred", 
                        "type": "SimpleIndirectPredictor", 
                        "indirectPathLength": 3
                    }, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.switch_cpus05.branchPred", 
                    "localPredictorSize": 2048, 
                    "localHistoryTableSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    "system.cpu05.isa"
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "numPhysVecRegs": 256, 
                "interrupts": [], 
                "numPhysVecPredRegs": 32, 
                "cacheLoadPorts": 200, 
                "smtCommitPolicy": "RoundRobin", 
                "power_gating_on_idle": false, 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.switch_cpus05.dtb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.switch_cpus05.dtb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.switch_cpus05.dtb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.switch_cpus05.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.switch_cpus05.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "pwr_gating_latency": 300, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu02.clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "p_state_clk_gate_bins": 20, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.switch_cpus06.itb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.switch_cpus06.itb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.switch_cpus06.itb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.switch_cpus06.itb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.switch_cpus06.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "cpu_id": 6, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu01.workload"
                ], 
                "name": "switch_cpus06", 
                "SSITSize": 1024, 
                "activity": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.switch_cpus06.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "syscallRetryLatency": 10000, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "p_state_clk_gate_max": 1000000000000, 
                "p_state_clk_gate_min": 1000, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus06.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus06.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus06.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus06.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus06.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus06.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus06.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus06.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus06.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus06.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMultAcc", 
                                    "opLat": 5, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus06.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMisc", 
                                    "opLat": 3, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus06.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList3", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus06.fuPool.FUList3.opList3", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList4", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus06.fuPool.FUList3.opList4", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus06.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus06.fuPool.FUList4.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus06.fuPool.FUList4.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus06.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus06.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus06.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus06.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus06.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus06.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus06.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus06.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus06.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus06.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus06.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdDiv", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus06.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus06.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus06.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus06.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus06.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus06.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus06.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus06.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus06.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus06.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList20", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus06.fuPool.FUList5.opList20", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceAdd", 
                                    "opLat": 1, 
                                    "name": "opList21", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus06.fuPool.FUList5.opList21", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceAlu", 
                                    "opLat": 1, 
                                    "name": "opList22", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus06.fuPool.FUList5.opList22", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceCmp", 
                                    "opLat": 1, 
                                    "name": "opList23", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus06.fuPool.FUList5.opList23", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatReduceAdd", 
                                    "opLat": 1, 
                                    "name": "opList24", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus06.fuPool.FUList5.opList24", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatReduceCmp", 
                                    "opLat": 1, 
                                    "name": "opList25", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus06.fuPool.FUList5.opList25", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus06.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "SimdPredAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus06.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus06.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus06.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus06.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus06.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus06.fuPool.FUList8.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus06.fuPool.FUList8.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus06.fuPool.FUList8.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList3", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus06.fuPool.FUList8.opList3", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus06.fuPool.FUList8", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus06.fuPool.FUList9.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList9", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus06.fuPool.FUList9", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.switch_cpus06.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "path": "system.switch_cpus06", 
                "numRobs": 1, 
                "switched_out": true, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "wait_for_remote_gdb": false, 
                "cacheStorePorts": 200, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "indirectBranchPred": {
                        "indirectSets": 256, 
                        "indirectWays": 2, 
                        "name": "indirectBranchPred", 
                        "numThreads": 1, 
                        "indirectHashTargets": true, 
                        "instShiftAmt": 2, 
                        "indirectHashGHR": true, 
                        "indirectTagSize": 16, 
                        "eventq_index": 0, 
                        "cxx_class": "SimpleIndirectPredictor", 
                        "indirectGHRBits": 13, 
                        "path": "system.switch_cpus06.branchPred.indirectBranchPred", 
                        "type": "SimpleIndirectPredictor", 
                        "indirectPathLength": 3
                    }, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.switch_cpus06.branchPred", 
                    "localPredictorSize": 2048, 
                    "localHistoryTableSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    "system.cpu06.isa"
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "numPhysVecRegs": 256, 
                "interrupts": [], 
                "numPhysVecPredRegs": 32, 
                "cacheLoadPorts": 200, 
                "smtCommitPolicy": "RoundRobin", 
                "power_gating_on_idle": false, 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.switch_cpus06.dtb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.switch_cpus06.dtb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.switch_cpus06.dtb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.switch_cpus06.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.switch_cpus06.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "pwr_gating_latency": 300, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu02.clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "p_state_clk_gate_bins": 20, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.switch_cpus07.itb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.switch_cpus07.itb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.switch_cpus07.itb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.switch_cpus07.itb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.switch_cpus07.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "cpu_id": 7, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu01.workload"
                ], 
                "name": "switch_cpus07", 
                "SSITSize": 1024, 
                "activity": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.switch_cpus07.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "syscallRetryLatency": 10000, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "p_state_clk_gate_max": 1000000000000, 
                "p_state_clk_gate_min": 1000, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus07.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus07.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus07.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus07.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus07.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus07.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus07.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus07.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus07.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus07.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMultAcc", 
                                    "opLat": 5, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus07.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMisc", 
                                    "opLat": 3, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus07.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList3", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus07.fuPool.FUList3.opList3", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList4", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus07.fuPool.FUList3.opList4", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus07.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus07.fuPool.FUList4.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus07.fuPool.FUList4.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus07.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus07.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus07.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus07.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus07.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus07.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus07.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus07.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus07.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus07.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus07.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdDiv", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus07.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus07.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus07.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus07.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus07.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus07.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus07.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus07.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus07.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus07.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList20", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus07.fuPool.FUList5.opList20", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceAdd", 
                                    "opLat": 1, 
                                    "name": "opList21", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus07.fuPool.FUList5.opList21", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceAlu", 
                                    "opLat": 1, 
                                    "name": "opList22", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus07.fuPool.FUList5.opList22", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceCmp", 
                                    "opLat": 1, 
                                    "name": "opList23", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus07.fuPool.FUList5.opList23", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatReduceAdd", 
                                    "opLat": 1, 
                                    "name": "opList24", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus07.fuPool.FUList5.opList24", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatReduceCmp", 
                                    "opLat": 1, 
                                    "name": "opList25", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus07.fuPool.FUList5.opList25", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus07.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "SimdPredAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus07.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus07.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus07.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus07.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus07.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus07.fuPool.FUList8.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus07.fuPool.FUList8.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus07.fuPool.FUList8.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList3", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus07.fuPool.FUList8.opList3", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus07.fuPool.FUList8", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus07.fuPool.FUList9.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList9", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus07.fuPool.FUList9", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.switch_cpus07.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "path": "system.switch_cpus07", 
                "numRobs": 1, 
                "switched_out": true, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "wait_for_remote_gdb": false, 
                "cacheStorePorts": 200, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "indirectBranchPred": {
                        "indirectSets": 256, 
                        "indirectWays": 2, 
                        "name": "indirectBranchPred", 
                        "numThreads": 1, 
                        "indirectHashTargets": true, 
                        "instShiftAmt": 2, 
                        "indirectHashGHR": true, 
                        "indirectTagSize": 16, 
                        "eventq_index": 0, 
                        "cxx_class": "SimpleIndirectPredictor", 
                        "indirectGHRBits": 13, 
                        "path": "system.switch_cpus07.branchPred.indirectBranchPred", 
                        "type": "SimpleIndirectPredictor", 
                        "indirectPathLength": 3
                    }, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.switch_cpus07.branchPred", 
                    "localPredictorSize": 2048, 
                    "localHistoryTableSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    "system.cpu07.isa"
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "numPhysVecRegs": 256, 
                "interrupts": [], 
                "numPhysVecPredRegs": 32, 
                "cacheLoadPorts": 200, 
                "smtCommitPolicy": "RoundRobin", 
                "power_gating_on_idle": false, 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.switch_cpus07.dtb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.switch_cpus07.dtb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.switch_cpus07.dtb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.switch_cpus07.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.switch_cpus07.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "pwr_gating_latency": 300, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu02.clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "p_state_clk_gate_bins": 20, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.switch_cpus08.itb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.switch_cpus08.itb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.switch_cpus08.itb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.switch_cpus08.itb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.switch_cpus08.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "cpu_id": 8, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu01.workload"
                ], 
                "name": "switch_cpus08", 
                "SSITSize": 1024, 
                "activity": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.switch_cpus08.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "syscallRetryLatency": 10000, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "p_state_clk_gate_max": 1000000000000, 
                "p_state_clk_gate_min": 1000, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus08.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus08.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus08.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus08.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus08.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus08.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus08.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus08.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus08.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus08.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMultAcc", 
                                    "opLat": 5, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus08.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMisc", 
                                    "opLat": 3, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus08.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList3", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus08.fuPool.FUList3.opList3", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList4", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus08.fuPool.FUList3.opList4", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus08.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus08.fuPool.FUList4.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus08.fuPool.FUList4.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus08.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus08.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus08.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus08.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus08.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus08.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus08.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus08.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus08.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus08.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus08.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdDiv", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus08.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus08.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus08.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus08.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus08.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus08.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus08.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus08.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus08.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus08.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList20", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus08.fuPool.FUList5.opList20", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceAdd", 
                                    "opLat": 1, 
                                    "name": "opList21", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus08.fuPool.FUList5.opList21", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceAlu", 
                                    "opLat": 1, 
                                    "name": "opList22", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus08.fuPool.FUList5.opList22", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceCmp", 
                                    "opLat": 1, 
                                    "name": "opList23", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus08.fuPool.FUList5.opList23", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatReduceAdd", 
                                    "opLat": 1, 
                                    "name": "opList24", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus08.fuPool.FUList5.opList24", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatReduceCmp", 
                                    "opLat": 1, 
                                    "name": "opList25", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus08.fuPool.FUList5.opList25", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus08.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "SimdPredAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus08.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus08.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus08.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus08.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus08.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus08.fuPool.FUList8.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus08.fuPool.FUList8.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus08.fuPool.FUList8.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList3", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus08.fuPool.FUList8.opList3", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus08.fuPool.FUList8", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus08.fuPool.FUList9.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList9", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus08.fuPool.FUList9", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.switch_cpus08.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "path": "system.switch_cpus08", 
                "numRobs": 1, 
                "switched_out": true, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "wait_for_remote_gdb": false, 
                "cacheStorePorts": 200, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "indirectBranchPred": {
                        "indirectSets": 256, 
                        "indirectWays": 2, 
                        "name": "indirectBranchPred", 
                        "numThreads": 1, 
                        "indirectHashTargets": true, 
                        "instShiftAmt": 2, 
                        "indirectHashGHR": true, 
                        "indirectTagSize": 16, 
                        "eventq_index": 0, 
                        "cxx_class": "SimpleIndirectPredictor", 
                        "indirectGHRBits": 13, 
                        "path": "system.switch_cpus08.branchPred.indirectBranchPred", 
                        "type": "SimpleIndirectPredictor", 
                        "indirectPathLength": 3
                    }, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.switch_cpus08.branchPred", 
                    "localPredictorSize": 2048, 
                    "localHistoryTableSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    "system.cpu08.isa"
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "numPhysVecRegs": 256, 
                "interrupts": [], 
                "numPhysVecPredRegs": 32, 
                "cacheLoadPorts": 200, 
                "smtCommitPolicy": "RoundRobin", 
                "power_gating_on_idle": false, 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.switch_cpus08.dtb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.switch_cpus08.dtb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.switch_cpus08.dtb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.switch_cpus08.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.switch_cpus08.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "pwr_gating_latency": 300, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu02.clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "p_state_clk_gate_bins": 20, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.switch_cpus09.itb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.switch_cpus09.itb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.switch_cpus09.itb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.switch_cpus09.itb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.switch_cpus09.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "cpu_id": 9, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu01.workload"
                ], 
                "name": "switch_cpus09", 
                "SSITSize": 1024, 
                "activity": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.switch_cpus09.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "syscallRetryLatency": 10000, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "p_state_clk_gate_max": 1000000000000, 
                "p_state_clk_gate_min": 1000, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus09.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus09.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus09.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus09.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus09.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus09.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus09.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus09.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus09.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus09.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMultAcc", 
                                    "opLat": 5, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus09.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMisc", 
                                    "opLat": 3, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus09.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList3", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus09.fuPool.FUList3.opList3", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList4", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus09.fuPool.FUList3.opList4", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus09.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus09.fuPool.FUList4.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus09.fuPool.FUList4.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus09.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus09.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus09.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus09.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus09.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus09.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus09.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus09.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus09.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus09.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus09.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdDiv", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus09.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus09.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus09.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus09.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus09.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus09.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus09.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus09.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus09.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus09.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList20", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus09.fuPool.FUList5.opList20", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceAdd", 
                                    "opLat": 1, 
                                    "name": "opList21", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus09.fuPool.FUList5.opList21", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceAlu", 
                                    "opLat": 1, 
                                    "name": "opList22", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus09.fuPool.FUList5.opList22", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceCmp", 
                                    "opLat": 1, 
                                    "name": "opList23", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus09.fuPool.FUList5.opList23", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatReduceAdd", 
                                    "opLat": 1, 
                                    "name": "opList24", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus09.fuPool.FUList5.opList24", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatReduceCmp", 
                                    "opLat": 1, 
                                    "name": "opList25", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus09.fuPool.FUList5.opList25", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus09.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "SimdPredAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus09.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus09.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus09.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus09.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus09.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus09.fuPool.FUList8.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus09.fuPool.FUList8.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus09.fuPool.FUList8.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList3", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus09.fuPool.FUList8.opList3", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus09.fuPool.FUList8", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus09.fuPool.FUList9.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList9", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus09.fuPool.FUList9", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.switch_cpus09.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "path": "system.switch_cpus09", 
                "numRobs": 1, 
                "switched_out": true, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "wait_for_remote_gdb": false, 
                "cacheStorePorts": 200, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "indirectBranchPred": {
                        "indirectSets": 256, 
                        "indirectWays": 2, 
                        "name": "indirectBranchPred", 
                        "numThreads": 1, 
                        "indirectHashTargets": true, 
                        "instShiftAmt": 2, 
                        "indirectHashGHR": true, 
                        "indirectTagSize": 16, 
                        "eventq_index": 0, 
                        "cxx_class": "SimpleIndirectPredictor", 
                        "indirectGHRBits": 13, 
                        "path": "system.switch_cpus09.branchPred.indirectBranchPred", 
                        "type": "SimpleIndirectPredictor", 
                        "indirectPathLength": 3
                    }, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.switch_cpus09.branchPred", 
                    "localPredictorSize": 2048, 
                    "localHistoryTableSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    "system.cpu09.isa"
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "numPhysVecRegs": 256, 
                "interrupts": [], 
                "numPhysVecPredRegs": 32, 
                "cacheLoadPorts": 200, 
                "smtCommitPolicy": "RoundRobin", 
                "power_gating_on_idle": false, 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.switch_cpus09.dtb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.switch_cpus09.dtb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.switch_cpus09.dtb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.switch_cpus09.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.switch_cpus09.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "pwr_gating_latency": 300, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu02.clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "p_state_clk_gate_bins": 20, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.switch_cpus10.itb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.switch_cpus10.itb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.switch_cpus10.itb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.switch_cpus10.itb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.switch_cpus10.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "cpu_id": 10, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu01.workload"
                ], 
                "name": "switch_cpus10", 
                "SSITSize": 1024, 
                "activity": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.switch_cpus10.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "syscallRetryLatency": 10000, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "p_state_clk_gate_max": 1000000000000, 
                "p_state_clk_gate_min": 1000, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus10.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus10.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus10.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus10.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus10.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus10.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus10.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus10.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus10.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus10.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMultAcc", 
                                    "opLat": 5, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus10.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMisc", 
                                    "opLat": 3, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus10.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList3", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus10.fuPool.FUList3.opList3", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList4", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus10.fuPool.FUList3.opList4", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus10.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus10.fuPool.FUList4.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus10.fuPool.FUList4.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus10.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus10.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus10.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus10.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus10.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus10.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus10.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus10.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus10.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus10.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus10.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdDiv", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus10.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus10.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus10.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus10.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus10.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus10.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus10.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus10.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus10.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus10.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList20", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus10.fuPool.FUList5.opList20", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceAdd", 
                                    "opLat": 1, 
                                    "name": "opList21", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus10.fuPool.FUList5.opList21", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceAlu", 
                                    "opLat": 1, 
                                    "name": "opList22", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus10.fuPool.FUList5.opList22", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceCmp", 
                                    "opLat": 1, 
                                    "name": "opList23", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus10.fuPool.FUList5.opList23", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatReduceAdd", 
                                    "opLat": 1, 
                                    "name": "opList24", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus10.fuPool.FUList5.opList24", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatReduceCmp", 
                                    "opLat": 1, 
                                    "name": "opList25", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus10.fuPool.FUList5.opList25", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus10.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "SimdPredAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus10.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus10.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus10.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus10.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus10.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus10.fuPool.FUList8.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus10.fuPool.FUList8.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus10.fuPool.FUList8.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList3", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus10.fuPool.FUList8.opList3", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus10.fuPool.FUList8", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus10.fuPool.FUList9.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList9", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus10.fuPool.FUList9", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.switch_cpus10.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "path": "system.switch_cpus10", 
                "numRobs": 1, 
                "switched_out": true, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "wait_for_remote_gdb": false, 
                "cacheStorePorts": 200, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "indirectBranchPred": {
                        "indirectSets": 256, 
                        "indirectWays": 2, 
                        "name": "indirectBranchPred", 
                        "numThreads": 1, 
                        "indirectHashTargets": true, 
                        "instShiftAmt": 2, 
                        "indirectHashGHR": true, 
                        "indirectTagSize": 16, 
                        "eventq_index": 0, 
                        "cxx_class": "SimpleIndirectPredictor", 
                        "indirectGHRBits": 13, 
                        "path": "system.switch_cpus10.branchPred.indirectBranchPred", 
                        "type": "SimpleIndirectPredictor", 
                        "indirectPathLength": 3
                    }, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.switch_cpus10.branchPred", 
                    "localPredictorSize": 2048, 
                    "localHistoryTableSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    "system.cpu10.isa"
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "numPhysVecRegs": 256, 
                "interrupts": [], 
                "numPhysVecPredRegs": 32, 
                "cacheLoadPorts": 200, 
                "smtCommitPolicy": "RoundRobin", 
                "power_gating_on_idle": false, 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.switch_cpus10.dtb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.switch_cpus10.dtb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.switch_cpus10.dtb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.switch_cpus10.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.switch_cpus10.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "pwr_gating_latency": 300, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu02.clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "p_state_clk_gate_bins": 20, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.switch_cpus11.itb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.switch_cpus11.itb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.switch_cpus11.itb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.switch_cpus11.itb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.switch_cpus11.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "cpu_id": 11, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu01.workload"
                ], 
                "name": "switch_cpus11", 
                "SSITSize": 1024, 
                "activity": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.switch_cpus11.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "syscallRetryLatency": 10000, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "p_state_clk_gate_max": 1000000000000, 
                "p_state_clk_gate_min": 1000, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus11.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus11.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus11.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus11.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus11.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus11.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus11.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus11.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus11.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus11.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMultAcc", 
                                    "opLat": 5, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus11.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMisc", 
                                    "opLat": 3, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus11.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList3", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus11.fuPool.FUList3.opList3", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList4", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus11.fuPool.FUList3.opList4", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus11.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus11.fuPool.FUList4.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus11.fuPool.FUList4.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus11.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus11.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus11.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus11.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus11.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus11.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus11.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus11.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus11.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus11.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus11.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdDiv", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus11.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus11.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus11.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus11.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus11.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus11.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus11.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus11.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus11.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus11.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList20", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus11.fuPool.FUList5.opList20", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceAdd", 
                                    "opLat": 1, 
                                    "name": "opList21", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus11.fuPool.FUList5.opList21", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceAlu", 
                                    "opLat": 1, 
                                    "name": "opList22", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus11.fuPool.FUList5.opList22", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceCmp", 
                                    "opLat": 1, 
                                    "name": "opList23", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus11.fuPool.FUList5.opList23", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatReduceAdd", 
                                    "opLat": 1, 
                                    "name": "opList24", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus11.fuPool.FUList5.opList24", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatReduceCmp", 
                                    "opLat": 1, 
                                    "name": "opList25", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus11.fuPool.FUList5.opList25", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus11.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "SimdPredAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus11.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus11.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus11.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus11.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus11.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus11.fuPool.FUList8.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus11.fuPool.FUList8.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus11.fuPool.FUList8.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList3", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus11.fuPool.FUList8.opList3", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus11.fuPool.FUList8", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus11.fuPool.FUList9.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList9", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus11.fuPool.FUList9", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.switch_cpus11.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "path": "system.switch_cpus11", 
                "numRobs": 1, 
                "switched_out": true, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "wait_for_remote_gdb": false, 
                "cacheStorePorts": 200, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "indirectBranchPred": {
                        "indirectSets": 256, 
                        "indirectWays": 2, 
                        "name": "indirectBranchPred", 
                        "numThreads": 1, 
                        "indirectHashTargets": true, 
                        "instShiftAmt": 2, 
                        "indirectHashGHR": true, 
                        "indirectTagSize": 16, 
                        "eventq_index": 0, 
                        "cxx_class": "SimpleIndirectPredictor", 
                        "indirectGHRBits": 13, 
                        "path": "system.switch_cpus11.branchPred.indirectBranchPred", 
                        "type": "SimpleIndirectPredictor", 
                        "indirectPathLength": 3
                    }, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.switch_cpus11.branchPred", 
                    "localPredictorSize": 2048, 
                    "localHistoryTableSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    "system.cpu11.isa"
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "numPhysVecRegs": 256, 
                "interrupts": [], 
                "numPhysVecPredRegs": 32, 
                "cacheLoadPorts": 200, 
                "smtCommitPolicy": "RoundRobin", 
                "power_gating_on_idle": false, 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.switch_cpus11.dtb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.switch_cpus11.dtb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.switch_cpus11.dtb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.switch_cpus11.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.switch_cpus11.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "pwr_gating_latency": 300, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu02.clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "p_state_clk_gate_bins": 20, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.switch_cpus12.itb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.switch_cpus12.itb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.switch_cpus12.itb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.switch_cpus12.itb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.switch_cpus12.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "cpu_id": 12, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu01.workload"
                ], 
                "name": "switch_cpus12", 
                "SSITSize": 1024, 
                "activity": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.switch_cpus12.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "syscallRetryLatency": 10000, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "p_state_clk_gate_max": 1000000000000, 
                "p_state_clk_gate_min": 1000, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus12.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus12.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus12.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus12.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus12.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus12.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus12.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus12.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus12.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus12.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMultAcc", 
                                    "opLat": 5, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus12.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMisc", 
                                    "opLat": 3, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus12.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList3", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus12.fuPool.FUList3.opList3", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList4", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus12.fuPool.FUList3.opList4", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus12.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus12.fuPool.FUList4.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus12.fuPool.FUList4.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus12.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus12.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus12.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus12.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus12.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus12.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus12.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus12.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus12.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus12.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus12.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdDiv", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus12.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus12.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus12.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus12.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus12.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus12.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus12.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus12.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus12.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus12.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList20", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus12.fuPool.FUList5.opList20", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceAdd", 
                                    "opLat": 1, 
                                    "name": "opList21", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus12.fuPool.FUList5.opList21", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceAlu", 
                                    "opLat": 1, 
                                    "name": "opList22", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus12.fuPool.FUList5.opList22", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceCmp", 
                                    "opLat": 1, 
                                    "name": "opList23", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus12.fuPool.FUList5.opList23", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatReduceAdd", 
                                    "opLat": 1, 
                                    "name": "opList24", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus12.fuPool.FUList5.opList24", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatReduceCmp", 
                                    "opLat": 1, 
                                    "name": "opList25", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus12.fuPool.FUList5.opList25", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus12.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "SimdPredAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus12.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus12.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus12.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus12.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus12.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus12.fuPool.FUList8.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus12.fuPool.FUList8.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus12.fuPool.FUList8.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList3", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus12.fuPool.FUList8.opList3", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus12.fuPool.FUList8", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus12.fuPool.FUList9.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList9", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus12.fuPool.FUList9", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.switch_cpus12.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "path": "system.switch_cpus12", 
                "numRobs": 1, 
                "switched_out": true, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "wait_for_remote_gdb": false, 
                "cacheStorePorts": 200, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "indirectBranchPred": {
                        "indirectSets": 256, 
                        "indirectWays": 2, 
                        "name": "indirectBranchPred", 
                        "numThreads": 1, 
                        "indirectHashTargets": true, 
                        "instShiftAmt": 2, 
                        "indirectHashGHR": true, 
                        "indirectTagSize": 16, 
                        "eventq_index": 0, 
                        "cxx_class": "SimpleIndirectPredictor", 
                        "indirectGHRBits": 13, 
                        "path": "system.switch_cpus12.branchPred.indirectBranchPred", 
                        "type": "SimpleIndirectPredictor", 
                        "indirectPathLength": 3
                    }, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.switch_cpus12.branchPred", 
                    "localPredictorSize": 2048, 
                    "localHistoryTableSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    "system.cpu12.isa"
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "numPhysVecRegs": 256, 
                "interrupts": [], 
                "numPhysVecPredRegs": 32, 
                "cacheLoadPorts": 200, 
                "smtCommitPolicy": "RoundRobin", 
                "power_gating_on_idle": false, 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.switch_cpus12.dtb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.switch_cpus12.dtb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.switch_cpus12.dtb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.switch_cpus12.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.switch_cpus12.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "pwr_gating_latency": 300, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu02.clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "p_state_clk_gate_bins": 20, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.switch_cpus13.itb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.switch_cpus13.itb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.switch_cpus13.itb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.switch_cpus13.itb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.switch_cpus13.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "cpu_id": 13, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu01.workload"
                ], 
                "name": "switch_cpus13", 
                "SSITSize": 1024, 
                "activity": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.switch_cpus13.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "syscallRetryLatency": 10000, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "p_state_clk_gate_max": 1000000000000, 
                "p_state_clk_gate_min": 1000, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus13.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus13.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus13.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus13.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus13.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus13.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus13.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus13.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus13.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus13.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMultAcc", 
                                    "opLat": 5, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus13.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMisc", 
                                    "opLat": 3, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus13.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList3", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus13.fuPool.FUList3.opList3", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList4", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus13.fuPool.FUList3.opList4", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus13.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus13.fuPool.FUList4.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus13.fuPool.FUList4.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus13.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus13.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus13.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus13.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus13.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus13.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus13.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus13.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus13.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus13.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus13.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdDiv", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus13.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus13.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus13.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus13.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus13.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus13.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus13.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus13.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus13.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus13.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList20", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus13.fuPool.FUList5.opList20", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceAdd", 
                                    "opLat": 1, 
                                    "name": "opList21", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus13.fuPool.FUList5.opList21", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceAlu", 
                                    "opLat": 1, 
                                    "name": "opList22", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus13.fuPool.FUList5.opList22", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceCmp", 
                                    "opLat": 1, 
                                    "name": "opList23", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus13.fuPool.FUList5.opList23", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatReduceAdd", 
                                    "opLat": 1, 
                                    "name": "opList24", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus13.fuPool.FUList5.opList24", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatReduceCmp", 
                                    "opLat": 1, 
                                    "name": "opList25", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus13.fuPool.FUList5.opList25", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus13.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "SimdPredAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus13.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus13.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus13.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus13.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus13.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus13.fuPool.FUList8.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus13.fuPool.FUList8.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus13.fuPool.FUList8.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList3", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus13.fuPool.FUList8.opList3", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus13.fuPool.FUList8", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus13.fuPool.FUList9.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList9", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus13.fuPool.FUList9", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.switch_cpus13.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "path": "system.switch_cpus13", 
                "numRobs": 1, 
                "switched_out": true, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "wait_for_remote_gdb": false, 
                "cacheStorePorts": 200, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "indirectBranchPred": {
                        "indirectSets": 256, 
                        "indirectWays": 2, 
                        "name": "indirectBranchPred", 
                        "numThreads": 1, 
                        "indirectHashTargets": true, 
                        "instShiftAmt": 2, 
                        "indirectHashGHR": true, 
                        "indirectTagSize": 16, 
                        "eventq_index": 0, 
                        "cxx_class": "SimpleIndirectPredictor", 
                        "indirectGHRBits": 13, 
                        "path": "system.switch_cpus13.branchPred.indirectBranchPred", 
                        "type": "SimpleIndirectPredictor", 
                        "indirectPathLength": 3
                    }, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.switch_cpus13.branchPred", 
                    "localPredictorSize": 2048, 
                    "localHistoryTableSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    "system.cpu13.isa"
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "numPhysVecRegs": 256, 
                "interrupts": [], 
                "numPhysVecPredRegs": 32, 
                "cacheLoadPorts": 200, 
                "smtCommitPolicy": "RoundRobin", 
                "power_gating_on_idle": false, 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.switch_cpus13.dtb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.switch_cpus13.dtb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.switch_cpus13.dtb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.switch_cpus13.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.switch_cpus13.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "pwr_gating_latency": 300, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu02.clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "p_state_clk_gate_bins": 20, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.switch_cpus14.itb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.switch_cpus14.itb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.switch_cpus14.itb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.switch_cpus14.itb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.switch_cpus14.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "cpu_id": 14, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu01.workload"
                ], 
                "name": "switch_cpus14", 
                "SSITSize": 1024, 
                "activity": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.switch_cpus14.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "syscallRetryLatency": 10000, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "p_state_clk_gate_max": 1000000000000, 
                "p_state_clk_gate_min": 1000, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus14.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus14.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus14.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus14.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus14.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus14.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus14.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus14.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus14.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus14.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMultAcc", 
                                    "opLat": 5, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus14.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMisc", 
                                    "opLat": 3, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus14.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList3", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus14.fuPool.FUList3.opList3", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList4", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus14.fuPool.FUList3.opList4", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus14.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus14.fuPool.FUList4.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus14.fuPool.FUList4.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus14.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus14.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus14.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus14.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus14.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus14.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus14.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus14.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus14.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus14.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus14.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdDiv", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus14.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus14.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus14.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus14.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus14.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus14.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus14.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus14.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus14.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus14.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList20", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus14.fuPool.FUList5.opList20", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceAdd", 
                                    "opLat": 1, 
                                    "name": "opList21", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus14.fuPool.FUList5.opList21", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceAlu", 
                                    "opLat": 1, 
                                    "name": "opList22", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus14.fuPool.FUList5.opList22", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceCmp", 
                                    "opLat": 1, 
                                    "name": "opList23", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus14.fuPool.FUList5.opList23", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatReduceAdd", 
                                    "opLat": 1, 
                                    "name": "opList24", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus14.fuPool.FUList5.opList24", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatReduceCmp", 
                                    "opLat": 1, 
                                    "name": "opList25", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus14.fuPool.FUList5.opList25", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus14.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "SimdPredAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus14.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus14.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus14.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus14.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus14.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus14.fuPool.FUList8.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus14.fuPool.FUList8.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus14.fuPool.FUList8.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList3", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus14.fuPool.FUList8.opList3", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus14.fuPool.FUList8", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus14.fuPool.FUList9.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList9", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus14.fuPool.FUList9", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.switch_cpus14.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "path": "system.switch_cpus14", 
                "numRobs": 1, 
                "switched_out": true, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "wait_for_remote_gdb": false, 
                "cacheStorePorts": 200, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "indirectBranchPred": {
                        "indirectSets": 256, 
                        "indirectWays": 2, 
                        "name": "indirectBranchPred", 
                        "numThreads": 1, 
                        "indirectHashTargets": true, 
                        "instShiftAmt": 2, 
                        "indirectHashGHR": true, 
                        "indirectTagSize": 16, 
                        "eventq_index": 0, 
                        "cxx_class": "SimpleIndirectPredictor", 
                        "indirectGHRBits": 13, 
                        "path": "system.switch_cpus14.branchPred.indirectBranchPred", 
                        "type": "SimpleIndirectPredictor", 
                        "indirectPathLength": 3
                    }, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.switch_cpus14.branchPred", 
                    "localPredictorSize": 2048, 
                    "localHistoryTableSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    "system.cpu14.isa"
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "numPhysVecRegs": 256, 
                "interrupts": [], 
                "numPhysVecPredRegs": 32, 
                "cacheLoadPorts": 200, 
                "smtCommitPolicy": "RoundRobin", 
                "power_gating_on_idle": false, 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.switch_cpus14.dtb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.switch_cpus14.dtb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.switch_cpus14.dtb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.switch_cpus14.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.switch_cpus14.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "pwr_gating_latency": 300, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu02.clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "p_state_clk_gate_bins": 20, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.switch_cpus15.itb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.switch_cpus15.itb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.switch_cpus15.itb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.switch_cpus15.itb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.switch_cpus15.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "cpu_id": 15, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu01.workload"
                ], 
                "name": "switch_cpus15", 
                "SSITSize": 1024, 
                "activity": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.switch_cpus15.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "syscallRetryLatency": 10000, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "p_state_clk_gate_max": 1000000000000, 
                "p_state_clk_gate_min": 1000, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus15.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus15.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus15.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus15.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus15.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus15.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus15.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus15.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus15.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus15.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMultAcc", 
                                    "opLat": 5, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus15.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMisc", 
                                    "opLat": 3, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus15.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList3", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus15.fuPool.FUList3.opList3", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList4", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus15.fuPool.FUList3.opList4", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus15.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus15.fuPool.FUList4.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus15.fuPool.FUList4.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus15.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus15.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus15.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus15.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus15.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus15.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus15.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus15.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus15.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus15.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus15.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdDiv", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus15.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus15.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus15.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus15.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus15.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus15.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus15.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus15.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus15.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus15.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList20", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus15.fuPool.FUList5.opList20", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceAdd", 
                                    "opLat": 1, 
                                    "name": "opList21", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus15.fuPool.FUList5.opList21", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceAlu", 
                                    "opLat": 1, 
                                    "name": "opList22", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus15.fuPool.FUList5.opList22", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceCmp", 
                                    "opLat": 1, 
                                    "name": "opList23", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus15.fuPool.FUList5.opList23", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatReduceAdd", 
                                    "opLat": 1, 
                                    "name": "opList24", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus15.fuPool.FUList5.opList24", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatReduceCmp", 
                                    "opLat": 1, 
                                    "name": "opList25", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus15.fuPool.FUList5.opList25", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus15.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "SimdPredAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus15.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus15.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus15.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus15.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus15.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus15.fuPool.FUList8.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus15.fuPool.FUList8.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus15.fuPool.FUList8.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList3", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus15.fuPool.FUList8.opList3", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus15.fuPool.FUList8", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus15.fuPool.FUList9.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList9", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus15.fuPool.FUList9", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.switch_cpus15.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "path": "system.switch_cpus15", 
                "numRobs": 1, 
                "switched_out": true, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "wait_for_remote_gdb": false, 
                "cacheStorePorts": 200, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "indirectBranchPred": {
                        "indirectSets": 256, 
                        "indirectWays": 2, 
                        "name": "indirectBranchPred", 
                        "numThreads": 1, 
                        "indirectHashTargets": true, 
                        "instShiftAmt": 2, 
                        "indirectHashGHR": true, 
                        "indirectTagSize": 16, 
                        "eventq_index": 0, 
                        "cxx_class": "SimpleIndirectPredictor", 
                        "indirectGHRBits": 13, 
                        "path": "system.switch_cpus15.branchPred.indirectBranchPred", 
                        "type": "SimpleIndirectPredictor", 
                        "indirectPathLength": 3
                    }, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.switch_cpus15.branchPred", 
                    "localPredictorSize": 2048, 
                    "localHistoryTableSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    "system.cpu15.isa"
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "numPhysVecRegs": 256, 
                "interrupts": [], 
                "numPhysVecPredRegs": 32, 
                "cacheLoadPorts": 200, 
                "smtCommitPolicy": "RoundRobin", 
                "power_gating_on_idle": false, 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.switch_cpus15.dtb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.switch_cpus15.dtb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.switch_cpus15.dtb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.switch_cpus15.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.switch_cpus15.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "pwr_gating_latency": 300, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu02.clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "p_state_clk_gate_bins": 20, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.switch_cpus16.itb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.switch_cpus16.itb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.switch_cpus16.itb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.switch_cpus16.itb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.switch_cpus16.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "cpu_id": 16, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu01.workload"
                ], 
                "name": "switch_cpus16", 
                "SSITSize": 1024, 
                "activity": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.switch_cpus16.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "syscallRetryLatency": 10000, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "p_state_clk_gate_max": 1000000000000, 
                "p_state_clk_gate_min": 1000, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus16.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus16.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus16.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus16.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus16.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus16.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus16.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus16.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus16.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus16.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMultAcc", 
                                    "opLat": 5, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus16.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMisc", 
                                    "opLat": 3, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus16.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList3", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus16.fuPool.FUList3.opList3", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList4", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus16.fuPool.FUList3.opList4", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus16.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus16.fuPool.FUList4.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus16.fuPool.FUList4.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus16.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus16.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus16.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus16.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus16.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus16.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus16.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus16.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus16.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus16.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus16.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdDiv", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus16.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus16.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus16.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus16.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus16.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus16.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus16.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus16.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus16.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus16.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList20", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus16.fuPool.FUList5.opList20", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceAdd", 
                                    "opLat": 1, 
                                    "name": "opList21", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus16.fuPool.FUList5.opList21", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceAlu", 
                                    "opLat": 1, 
                                    "name": "opList22", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus16.fuPool.FUList5.opList22", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceCmp", 
                                    "opLat": 1, 
                                    "name": "opList23", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus16.fuPool.FUList5.opList23", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatReduceAdd", 
                                    "opLat": 1, 
                                    "name": "opList24", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus16.fuPool.FUList5.opList24", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatReduceCmp", 
                                    "opLat": 1, 
                                    "name": "opList25", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus16.fuPool.FUList5.opList25", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus16.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "SimdPredAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus16.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus16.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus16.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus16.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus16.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus16.fuPool.FUList8.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus16.fuPool.FUList8.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus16.fuPool.FUList8.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList3", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus16.fuPool.FUList8.opList3", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus16.fuPool.FUList8", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus16.fuPool.FUList9.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList9", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus16.fuPool.FUList9", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.switch_cpus16.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "path": "system.switch_cpus16", 
                "numRobs": 1, 
                "switched_out": true, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "wait_for_remote_gdb": false, 
                "cacheStorePorts": 200, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "indirectBranchPred": {
                        "indirectSets": 256, 
                        "indirectWays": 2, 
                        "name": "indirectBranchPred", 
                        "numThreads": 1, 
                        "indirectHashTargets": true, 
                        "instShiftAmt": 2, 
                        "indirectHashGHR": true, 
                        "indirectTagSize": 16, 
                        "eventq_index": 0, 
                        "cxx_class": "SimpleIndirectPredictor", 
                        "indirectGHRBits": 13, 
                        "path": "system.switch_cpus16.branchPred.indirectBranchPred", 
                        "type": "SimpleIndirectPredictor", 
                        "indirectPathLength": 3
                    }, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.switch_cpus16.branchPred", 
                    "localPredictorSize": 2048, 
                    "localHistoryTableSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    "system.cpu16.isa"
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "numPhysVecRegs": 256, 
                "interrupts": [], 
                "numPhysVecPredRegs": 32, 
                "cacheLoadPorts": 200, 
                "smtCommitPolicy": "RoundRobin", 
                "power_gating_on_idle": false, 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.switch_cpus16.dtb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.switch_cpus16.dtb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.switch_cpus16.dtb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.switch_cpus16.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.switch_cpus16.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "pwr_gating_latency": 300, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu02.clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "p_state_clk_gate_bins": 20, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.switch_cpus17.itb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.switch_cpus17.itb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.switch_cpus17.itb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.switch_cpus17.itb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.switch_cpus17.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "cpu_id": 17, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu01.workload"
                ], 
                "name": "switch_cpus17", 
                "SSITSize": 1024, 
                "activity": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.switch_cpus17.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "syscallRetryLatency": 10000, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "p_state_clk_gate_max": 1000000000000, 
                "p_state_clk_gate_min": 1000, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus17.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus17.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus17.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus17.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus17.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus17.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus17.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus17.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus17.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus17.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMultAcc", 
                                    "opLat": 5, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus17.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMisc", 
                                    "opLat": 3, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus17.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList3", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus17.fuPool.FUList3.opList3", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList4", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus17.fuPool.FUList3.opList4", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus17.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus17.fuPool.FUList4.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus17.fuPool.FUList4.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus17.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus17.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus17.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus17.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus17.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus17.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus17.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus17.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus17.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus17.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus17.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdDiv", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus17.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus17.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus17.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus17.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus17.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus17.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus17.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus17.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus17.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus17.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList20", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus17.fuPool.FUList5.opList20", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceAdd", 
                                    "opLat": 1, 
                                    "name": "opList21", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus17.fuPool.FUList5.opList21", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceAlu", 
                                    "opLat": 1, 
                                    "name": "opList22", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus17.fuPool.FUList5.opList22", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceCmp", 
                                    "opLat": 1, 
                                    "name": "opList23", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus17.fuPool.FUList5.opList23", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatReduceAdd", 
                                    "opLat": 1, 
                                    "name": "opList24", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus17.fuPool.FUList5.opList24", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatReduceCmp", 
                                    "opLat": 1, 
                                    "name": "opList25", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus17.fuPool.FUList5.opList25", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus17.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "SimdPredAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus17.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus17.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus17.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus17.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus17.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus17.fuPool.FUList8.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus17.fuPool.FUList8.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus17.fuPool.FUList8.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList3", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus17.fuPool.FUList8.opList3", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus17.fuPool.FUList8", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus17.fuPool.FUList9.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList9", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus17.fuPool.FUList9", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.switch_cpus17.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "path": "system.switch_cpus17", 
                "numRobs": 1, 
                "switched_out": true, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "wait_for_remote_gdb": false, 
                "cacheStorePorts": 200, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "indirectBranchPred": {
                        "indirectSets": 256, 
                        "indirectWays": 2, 
                        "name": "indirectBranchPred", 
                        "numThreads": 1, 
                        "indirectHashTargets": true, 
                        "instShiftAmt": 2, 
                        "indirectHashGHR": true, 
                        "indirectTagSize": 16, 
                        "eventq_index": 0, 
                        "cxx_class": "SimpleIndirectPredictor", 
                        "indirectGHRBits": 13, 
                        "path": "system.switch_cpus17.branchPred.indirectBranchPred", 
                        "type": "SimpleIndirectPredictor", 
                        "indirectPathLength": 3
                    }, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.switch_cpus17.branchPred", 
                    "localPredictorSize": 2048, 
                    "localHistoryTableSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    "system.cpu17.isa"
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "numPhysVecRegs": 256, 
                "interrupts": [], 
                "numPhysVecPredRegs": 32, 
                "cacheLoadPorts": 200, 
                "smtCommitPolicy": "RoundRobin", 
                "power_gating_on_idle": false, 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.switch_cpus17.dtb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.switch_cpus17.dtb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.switch_cpus17.dtb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.switch_cpus17.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.switch_cpus17.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "pwr_gating_latency": 300, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu02.clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "p_state_clk_gate_bins": 20, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.switch_cpus18.itb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu_clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.switch_cpus18.itb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.switch_cpus18.itb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.switch_cpus18.itb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.switch_cpus18.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "cpu_id": 18, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu18.workload"
                ], 
                "name": "switch_cpus18", 
                "SSITSize": 1024, 
                "activity": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.switch_cpus18.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "syscallRetryLatency": 10000, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "p_state_clk_gate_max": 1000000000000, 
                "p_state_clk_gate_min": 1000, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus18.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus18.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus18.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus18.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus18.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus18.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus18.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus18.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus18.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus18.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMultAcc", 
                                    "opLat": 5, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus18.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMisc", 
                                    "opLat": 3, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus18.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList3", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus18.fuPool.FUList3.opList3", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList4", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus18.fuPool.FUList3.opList4", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus18.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus18.fuPool.FUList4.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus18.fuPool.FUList4.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus18.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus18.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus18.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus18.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus18.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus18.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus18.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus18.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus18.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus18.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus18.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdDiv", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus18.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus18.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus18.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus18.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus18.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus18.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus18.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus18.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus18.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus18.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList20", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus18.fuPool.FUList5.opList20", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceAdd", 
                                    "opLat": 1, 
                                    "name": "opList21", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus18.fuPool.FUList5.opList21", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceAlu", 
                                    "opLat": 1, 
                                    "name": "opList22", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus18.fuPool.FUList5.opList22", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceCmp", 
                                    "opLat": 1, 
                                    "name": "opList23", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus18.fuPool.FUList5.opList23", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatReduceAdd", 
                                    "opLat": 1, 
                                    "name": "opList24", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus18.fuPool.FUList5.opList24", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatReduceCmp", 
                                    "opLat": 1, 
                                    "name": "opList25", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus18.fuPool.FUList5.opList25", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus18.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "SimdPredAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus18.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus18.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus18.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus18.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus18.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus18.fuPool.FUList8.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus18.fuPool.FUList8.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus18.fuPool.FUList8.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList3", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus18.fuPool.FUList8.opList3", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus18.fuPool.FUList8", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus18.fuPool.FUList9.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList9", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus18.fuPool.FUList9", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.switch_cpus18.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "path": "system.switch_cpus18", 
                "numRobs": 1, 
                "switched_out": true, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "wait_for_remote_gdb": false, 
                "cacheStorePorts": 200, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "indirectBranchPred": {
                        "indirectSets": 256, 
                        "indirectWays": 2, 
                        "name": "indirectBranchPred", 
                        "numThreads": 1, 
                        "indirectHashTargets": true, 
                        "instShiftAmt": 2, 
                        "indirectHashGHR": true, 
                        "indirectTagSize": 16, 
                        "eventq_index": 0, 
                        "cxx_class": "SimpleIndirectPredictor", 
                        "indirectGHRBits": 13, 
                        "path": "system.switch_cpus18.branchPred.indirectBranchPred", 
                        "type": "SimpleIndirectPredictor", 
                        "indirectPathLength": 3
                    }, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.switch_cpus18.branchPred", 
                    "localPredictorSize": 2048, 
                    "localHistoryTableSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    "system.cpu18.isa"
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "numPhysVecRegs": 256, 
                "interrupts": [], 
                "numPhysVecPredRegs": 32, 
                "cacheLoadPorts": 200, 
                "smtCommitPolicy": "RoundRobin", 
                "power_gating_on_idle": false, 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.switch_cpus18.dtb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu_clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.switch_cpus18.dtb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.switch_cpus18.dtb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.switch_cpus18.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.switch_cpus18.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "pwr_gating_latency": 300, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "p_state_clk_gate_bins": 20, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.switch_cpus19.itb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu_clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.switch_cpus19.itb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.switch_cpus19.itb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.switch_cpus19.itb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.switch_cpus19.itb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.switch_cpus19.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "cpu_id": 19, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu19.workload"
                ], 
                "name": "switch_cpus19", 
                "SSITSize": 1024, 
                "activity": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.switch_cpus19.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "syscallRetryLatency": 10000, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "p_state_clk_gate_max": 1000000000000, 
                "p_state_clk_gate_min": 1000, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus19.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus19.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus19.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus19.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus19.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus19.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus19.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus19.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus19.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus19.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMultAcc", 
                                    "opLat": 5, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus19.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMisc", 
                                    "opLat": 3, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus19.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList3", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus19.fuPool.FUList3.opList3", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList4", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus19.fuPool.FUList3.opList4", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus19.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus19.fuPool.FUList4.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus19.fuPool.FUList4.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus19.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus19.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus19.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus19.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus19.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus19.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus19.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus19.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus19.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus19.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus19.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdDiv", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus19.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus19.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus19.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus19.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus19.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus19.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus19.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus19.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus19.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus19.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList20", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus19.fuPool.FUList5.opList20", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceAdd", 
                                    "opLat": 1, 
                                    "name": "opList21", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus19.fuPool.FUList5.opList21", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceAlu", 
                                    "opLat": 1, 
                                    "name": "opList22", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus19.fuPool.FUList5.opList22", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceCmp", 
                                    "opLat": 1, 
                                    "name": "opList23", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus19.fuPool.FUList5.opList23", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatReduceAdd", 
                                    "opLat": 1, 
                                    "name": "opList24", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus19.fuPool.FUList5.opList24", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatReduceCmp", 
                                    "opLat": 1, 
                                    "name": "opList25", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus19.fuPool.FUList5.opList25", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus19.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "SimdPredAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus19.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus19.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus19.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus19.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus19.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus19.fuPool.FUList8.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus19.fuPool.FUList8.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus19.fuPool.FUList8.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList3", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus19.fuPool.FUList8.opList3", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus19.fuPool.FUList8", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus19.fuPool.FUList9.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList9", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus19.fuPool.FUList9", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.switch_cpus19.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "path": "system.switch_cpus19", 
                "numRobs": 1, 
                "switched_out": true, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "wait_for_remote_gdb": false, 
                "cacheStorePorts": 200, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "indirectBranchPred": {
                        "indirectSets": 256, 
                        "indirectWays": 2, 
                        "name": "indirectBranchPred", 
                        "numThreads": 1, 
                        "indirectHashTargets": true, 
                        "instShiftAmt": 2, 
                        "indirectHashGHR": true, 
                        "indirectTagSize": 16, 
                        "eventq_index": 0, 
                        "cxx_class": "SimpleIndirectPredictor", 
                        "indirectGHRBits": 13, 
                        "path": "system.switch_cpus19.branchPred.indirectBranchPred", 
                        "type": "SimpleIndirectPredictor", 
                        "indirectPathLength": 3
                    }, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.switch_cpus19.branchPred", 
                    "localPredictorSize": 2048, 
                    "localHistoryTableSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    "system.cpu19.isa"
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "numPhysVecRegs": 256, 
                "interrupts": [], 
                "numPhysVecPredRegs": 32, 
                "cacheLoadPorts": 200, 
                "smtCommitPolicy": "RoundRobin", 
                "power_gating_on_idle": false, 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.switch_cpus19.dtb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu_clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.switch_cpus19.dtb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.switch_cpus19.dtb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.switch_cpus19.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.switch_cpus19.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "pwr_gating_latency": 300, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "p_state_clk_gate_bins": 20, 
                "progress_interval": 0, 
                "LQEntries": 32
            }
        ], 
        "mem_mode": "atomic", 
        "name": "system", 
        "init_param": 0, 
        "system_port": {
            "peer": "system.membus.slave[0]", 
            "is_source": "True", 
            "role": "GEM5 REQUESTER"
        }, 
        "kernel_extras": [], 
        "load_addr_mask": 18446744073709551615, 
        "cpu": [
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.cpu00.itb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu_clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.cpu00.itb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.cpu00.itb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.cpu00.itb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu00.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.tol2bus.slave[2]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu00.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "power_gating_on_idle": false, 
                "icache": {
                    "replacement_policy": {
                        "eventq_index": 0, 
                        "path": "system.cpu00.icache.replacement_policy", 
                        "type": "LRURP", 
                        "name": "replacement_policy", 
                        "cxx_class": "LRURP"
                    }, 
                    "cpu_side": {
                        "peer": "system.cpu00.icache_port", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "write_allocator": null, 
                    "size": 79872, 
                    "type": "Cache", 
                    "clk_domain": "system.cpu_clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.tol2bus.slave[0]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "mshrs": 4, 
                    "writeback_clean": true, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "tag_latency": 2, 
                        "replacement_policy": "system.cpu00.icache.replacement_policy", 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "warmup_percentage": 0, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "indexing_policy": {
                            "name": "indexing_policy", 
                            "eventq_index": 0, 
                            "assoc": 39, 
                            "cxx_class": "SetAssociative", 
                            "path": "system.cpu00.icache.tags.indexing_policy", 
                            "entry_size": 128, 
                            "type": "SetAssociative", 
                            "size": 79872
                        }, 
                        "system": "system", 
                        "sequential_access": false, 
                        "assoc": 39, 
                        "power_model": [], 
                        "cxx_class": "BaseSetAssoc", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu00.icache.tags", 
                        "entry_size": 128, 
                        "block_size": 128, 
                        "type": "BaseSetAssoc", 
                        "size": 79872
                    }, 
                    "tgts_per_mshr": 20, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "compressor": null, 
                    "is_read_only": true, 
                    "warmup_percentage": 0, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu00.icache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "icache", 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "p_state_clk_gate_bins": 20, 
                    "sequential_access": false, 
                    "assoc": 39
                }, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "AtomicSimpleCPU", 
                "system": "system", 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 0, 
                "width": 1, 
                "checker": null, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "do_quiesce": true, 
                "type": "AtomicSimpleCPU", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu00.icache.cpu_side", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "p_state_clk_gate_bins": 20, 
                "p_state_clk_gate_min": 1000, 
                "syscallRetryLatency": 10000, 
                "interrupts": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu00.interrupts", 
                        "type": "ArmInterrupts", 
                        "name": "interrupts", 
                        "cxx_class": "ArmISA::Interrupts"
                    }
                ], 
                "dcache_port": {
                    "peer": "system.cpu00.dcache.cpu_side", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "socket_id": 0, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "simulate_data_stalls": false, 
                "path": "system.cpu00", 
                "pwr_gating_latency": 300, 
                "switched_out": false, 
                "workload": [
                    {
                        "uid": 100, 
                        "pid": 100, 
                        "kvmInSE": false, 
                        "cxx_class": "Process", 
                        "executable": "/users/yangzhou/NetBricks-GEM5/target/aarch64-unknown-linux-gnu/release/acl-fw", 
                        "drivers": [], 
                        "system": "system", 
                        "gid": 100, 
                        "eventq_index": 0, 
                        "env": [], 
                        "maxStackSize": 67108864, 
                        "ppid": 0, 
                        "type": "Process", 
                        "cwd": "/users/yangzhou/gem5", 
                        "pgid": 100, 
                        "simpoint": 0, 
                        "euid": 100, 
                        "input": "cin", 
                        "path": "system.cpu00.workload", 
                        "name": "workload", 
                        "cmd": [
                            "acl-fw"
                        ], 
                        "errout": "cerr", 
                        "useArchPT": false, 
                        "egid": 100, 
                        "release": "5.1.0", 
                        "output": "cout"
                    }
                ], 
                "name": "cpu00", 
                "wait_for_remote_gdb": false, 
                "dtb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.cpu00.dtb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu_clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.cpu00.dtb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.cpu00.dtb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.cpu00.dtb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu00.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.tol2bus.slave[3]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu00.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 2000000000, 
                "simulate_inst_stalls": false, 
                "progress_interval": 0, 
                "branchPred": null, 
                "dcache": {
                    "replacement_policy": {
                        "eventq_index": 0, 
                        "path": "system.cpu00.dcache.replacement_policy", 
                        "type": "LRURP", 
                        "name": "replacement_policy", 
                        "cxx_class": "LRURP"
                    }, 
                    "cpu_side": {
                        "peer": "system.cpu00.dcache_port", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "write_allocator": null, 
                    "size": 32768, 
                    "type": "Cache", 
                    "clk_domain": "system.cpu_clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.tol2bus.slave[1]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "mshrs": 4, 
                    "writeback_clean": false, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "tag_latency": 2, 
                        "replacement_policy": "system.cpu00.dcache.replacement_policy", 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "warmup_percentage": 0, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "indexing_policy": {
                            "name": "indexing_policy", 
                            "eventq_index": 0, 
                            "assoc": 32, 
                            "cxx_class": "SetAssociative", 
                            "path": "system.cpu00.dcache.tags.indexing_policy", 
                            "entry_size": 128, 
                            "type": "SetAssociative", 
                            "size": 32768
                        }, 
                        "system": "system", 
                        "sequential_access": false, 
                        "assoc": 32, 
                        "power_model": [], 
                        "cxx_class": "BaseSetAssoc", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu00.dcache.tags", 
                        "entry_size": 128, 
                        "block_size": 128, 
                        "type": "BaseSetAssoc", 
                        "size": 32768
                    }, 
                    "tgts_per_mshr": 20, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "compressor": null, 
                    "is_read_only": false, 
                    "warmup_percentage": 0, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu00.dcache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "dcache", 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "p_state_clk_gate_bins": 20, 
                    "sequential_access": false, 
                    "assoc": 32
                }, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 1052672, 
                        "sve_vl_se": 1, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "impdef_nop": false, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu00.isa", 
                        "id_aa64isar0_el1": 0, 
                        "decoderFlavour": "Generic", 
                        "id_aa64mmfr2_el1": 0, 
                        "name": "isa", 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "midr": 0
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu00.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }, 
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.cpu01.itb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu_clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.cpu01.itb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.cpu01.itb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.cpu01.itb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu01.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.tol2bus.slave[6]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu01.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "power_gating_on_idle": false, 
                "icache": {
                    "replacement_policy": {
                        "eventq_index": 0, 
                        "path": "system.cpu01.icache.replacement_policy", 
                        "type": "LRURP", 
                        "name": "replacement_policy", 
                        "cxx_class": "LRURP"
                    }, 
                    "cpu_side": {
                        "peer": "system.cpu01.icache_port", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "write_allocator": null, 
                    "size": 79872, 
                    "type": "Cache", 
                    "clk_domain": "system.cpu_clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.tol2bus.slave[4]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "mshrs": 4, 
                    "writeback_clean": true, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "tag_latency": 2, 
                        "replacement_policy": "system.cpu01.icache.replacement_policy", 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "warmup_percentage": 0, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "indexing_policy": {
                            "name": "indexing_policy", 
                            "eventq_index": 0, 
                            "assoc": 39, 
                            "cxx_class": "SetAssociative", 
                            "path": "system.cpu01.icache.tags.indexing_policy", 
                            "entry_size": 128, 
                            "type": "SetAssociative", 
                            "size": 79872
                        }, 
                        "system": "system", 
                        "sequential_access": false, 
                        "assoc": 39, 
                        "power_model": [], 
                        "cxx_class": "BaseSetAssoc", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu01.icache.tags", 
                        "entry_size": 128, 
                        "block_size": 128, 
                        "type": "BaseSetAssoc", 
                        "size": 79872
                    }, 
                    "tgts_per_mshr": 20, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "compressor": null, 
                    "is_read_only": true, 
                    "warmup_percentage": 0, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu01.icache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "icache", 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "p_state_clk_gate_bins": 20, 
                    "sequential_access": false, 
                    "assoc": 39
                }, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "AtomicSimpleCPU", 
                "system": "system", 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 1, 
                "width": 1, 
                "checker": null, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "do_quiesce": true, 
                "type": "AtomicSimpleCPU", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu01.icache.cpu_side", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "p_state_clk_gate_bins": 20, 
                "p_state_clk_gate_min": 1000, 
                "syscallRetryLatency": 10000, 
                "interrupts": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu01.interrupts", 
                        "type": "ArmInterrupts", 
                        "name": "interrupts", 
                        "cxx_class": "ArmISA::Interrupts"
                    }
                ], 
                "dcache_port": {
                    "peer": "system.cpu01.dcache.cpu_side", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "socket_id": 0, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "simulate_data_stalls": false, 
                "path": "system.cpu01", 
                "pwr_gating_latency": 300, 
                "switched_out": false, 
                "workload": [
                    {
                        "uid": 100, 
                        "pid": 101, 
                        "kvmInSE": false, 
                        "cxx_class": "Process", 
                        "executable": "/users/yangzhou/NetBricks-GEM5/target/aarch64-unknown-linux-gnu/release/dpi-queue", 
                        "drivers": [], 
                        "system": "system", 
                        "gid": 100, 
                        "eventq_index": 0, 
                        "env": [], 
                        "maxStackSize": 67108864, 
                        "ppid": 0, 
                        "type": "Process", 
                        "cwd": "/users/yangzhou/gem5", 
                        "pgid": 100, 
                        "simpoint": 0, 
                        "euid": 100, 
                        "input": "cin", 
                        "path": "system.cpu01.workload", 
                        "name": "workload", 
                        "cmd": [
                            "dpi-queue"
                        ], 
                        "errout": "cerr", 
                        "useArchPT": false, 
                        "egid": 100, 
                        "release": "5.1.0", 
                        "output": "cout"
                    }
                ], 
                "name": "cpu01", 
                "wait_for_remote_gdb": false, 
                "dtb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.cpu01.dtb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu_clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.cpu01.dtb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.cpu01.dtb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.cpu01.dtb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu01.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.tol2bus.slave[7]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu01.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 2000000000, 
                "simulate_inst_stalls": false, 
                "progress_interval": 0, 
                "branchPred": null, 
                "dcache": {
                    "replacement_policy": {
                        "eventq_index": 0, 
                        "path": "system.cpu01.dcache.replacement_policy", 
                        "type": "LRURP", 
                        "name": "replacement_policy", 
                        "cxx_class": "LRURP"
                    }, 
                    "cpu_side": {
                        "peer": "system.cpu01.dcache_port", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "write_allocator": null, 
                    "size": 32768, 
                    "type": "Cache", 
                    "clk_domain": "system.cpu_clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.tol2bus.slave[5]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "mshrs": 4, 
                    "writeback_clean": false, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "tag_latency": 2, 
                        "replacement_policy": "system.cpu01.dcache.replacement_policy", 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "warmup_percentage": 0, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "indexing_policy": {
                            "name": "indexing_policy", 
                            "eventq_index": 0, 
                            "assoc": 32, 
                            "cxx_class": "SetAssociative", 
                            "path": "system.cpu01.dcache.tags.indexing_policy", 
                            "entry_size": 128, 
                            "type": "SetAssociative", 
                            "size": 32768
                        }, 
                        "system": "system", 
                        "sequential_access": false, 
                        "assoc": 32, 
                        "power_model": [], 
                        "cxx_class": "BaseSetAssoc", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu01.dcache.tags", 
                        "entry_size": 128, 
                        "block_size": 128, 
                        "type": "BaseSetAssoc", 
                        "size": 32768
                    }, 
                    "tgts_per_mshr": 20, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "compressor": null, 
                    "is_read_only": false, 
                    "warmup_percentage": 0, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu01.dcache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "dcache", 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "p_state_clk_gate_bins": 20, 
                    "sequential_access": false, 
                    "assoc": 32
                }, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 1052672, 
                        "sve_vl_se": 1, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "impdef_nop": false, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu01.isa", 
                        "id_aa64isar0_el1": 0, 
                        "decoderFlavour": "Generic", 
                        "id_aa64mmfr2_el1": 0, 
                        "name": "isa", 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "midr": 0
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu01.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }, 
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.cpu02.itb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.cpu02.itb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.cpu02.itb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.cpu02.itb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu02.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[4]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu02.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "power_gating_on_idle": false, 
                "icache": {
                    "replacement_policy": {
                        "eventq_index": 0, 
                        "path": "system.cpu02.icache.replacement_policy", 
                        "type": "LRURP", 
                        "name": "replacement_policy", 
                        "cxx_class": "LRURP"
                    }, 
                    "cpu_side": {
                        "peer": "system.cpu02.icache_port", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "write_allocator": null, 
                    "size": 79872, 
                    "type": "Cache", 
                    "clk_domain": "system.cpu02.clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.membus.slave[2]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "mshrs": 4, 
                    "writeback_clean": true, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "tag_latency": 2, 
                        "replacement_policy": "system.cpu02.icache.replacement_policy", 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "warmup_percentage": 0, 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "indexing_policy": {
                            "name": "indexing_policy", 
                            "eventq_index": 0, 
                            "assoc": 39, 
                            "cxx_class": "SetAssociative", 
                            "path": "system.cpu02.icache.tags.indexing_policy", 
                            "entry_size": 128, 
                            "type": "SetAssociative", 
                            "size": 79872
                        }, 
                        "system": "system", 
                        "sequential_access": false, 
                        "assoc": 39, 
                        "power_model": [], 
                        "cxx_class": "BaseSetAssoc", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu02.icache.tags", 
                        "entry_size": 128, 
                        "block_size": 128, 
                        "type": "BaseSetAssoc", 
                        "size": 79872
                    }, 
                    "tgts_per_mshr": 20, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "compressor": null, 
                    "is_read_only": true, 
                    "warmup_percentage": 0, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu02.icache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "icache", 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "p_state_clk_gate_bins": 20, 
                    "sequential_access": false, 
                    "assoc": 39
                }, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "AtomicSimpleCPU", 
                "system": "system", 
                "clk_domain": {
                    "name": "clk_domain", 
                    "clock": [
                        1786
                    ], 
                    "init_perf_level": 0, 
                    "voltage_domain": "system.cpu_voltage_domain", 
                    "eventq_index": 0, 
                    "cxx_class": "SrcClockDomain", 
                    "path": "system.cpu02.clk_domain", 
                    "type": "SrcClockDomain", 
                    "domain_id": -1
                }, 
                "function_trace_start": 0, 
                "cpu_id": 2, 
                "width": 1, 
                "checker": null, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "do_quiesce": true, 
                "type": "AtomicSimpleCPU", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu02.icache.cpu_side", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "p_state_clk_gate_bins": 20, 
                "p_state_clk_gate_min": 1000, 
                "syscallRetryLatency": 10000, 
                "interrupts": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu02.interrupts", 
                        "type": "ArmInterrupts", 
                        "name": "interrupts", 
                        "cxx_class": "ArmISA::Interrupts"
                    }
                ], 
                "dcache_port": {
                    "peer": "system.cpu02.dcache.cpu_side", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "socket_id": 0, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "simulate_data_stalls": false, 
                "path": "system.cpu02", 
                "pwr_gating_latency": 300, 
                "switched_out": false, 
                "workload": [
                    "system.cpu01.workload"
                ], 
                "name": "cpu02", 
                "wait_for_remote_gdb": false, 
                "dtb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.cpu02.dtb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.cpu02.dtb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.cpu02.dtb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.cpu02.dtb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu02.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[5]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu02.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 2000000000, 
                "simulate_inst_stalls": false, 
                "progress_interval": 0, 
                "branchPred": null, 
                "dcache": {
                    "replacement_policy": {
                        "eventq_index": 0, 
                        "path": "system.cpu02.dcache.replacement_policy", 
                        "type": "LRURP", 
                        "name": "replacement_policy", 
                        "cxx_class": "LRURP"
                    }, 
                    "cpu_side": {
                        "peer": "system.cpu02.dcache_port", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "write_allocator": null, 
                    "size": 8192, 
                    "type": "Cache", 
                    "clk_domain": "system.cpu02.clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.membus.slave[3]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "mshrs": 4, 
                    "writeback_clean": false, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "tag_latency": 2, 
                        "replacement_policy": "system.cpu02.dcache.replacement_policy", 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "warmup_percentage": 0, 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "indexing_policy": {
                            "name": "indexing_policy", 
                            "eventq_index": 0, 
                            "assoc": 1, 
                            "cxx_class": "SetAssociative", 
                            "path": "system.cpu02.dcache.tags.indexing_policy", 
                            "entry_size": 128, 
                            "type": "SetAssociative", 
                            "size": 8192
                        }, 
                        "system": "system", 
                        "sequential_access": false, 
                        "assoc": 1, 
                        "power_model": [], 
                        "cxx_class": "BaseSetAssoc", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu02.dcache.tags", 
                        "entry_size": 128, 
                        "block_size": 128, 
                        "type": "BaseSetAssoc", 
                        "size": 8192
                    }, 
                    "tgts_per_mshr": 20, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "compressor": null, 
                    "is_read_only": false, 
                    "warmup_percentage": 0, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu02.dcache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "dcache", 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "p_state_clk_gate_bins": 20, 
                    "sequential_access": false, 
                    "assoc": 1
                }, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 1052672, 
                        "sve_vl_se": 1, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "impdef_nop": false, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu02.isa", 
                        "id_aa64isar0_el1": 0, 
                        "decoderFlavour": "Generic", 
                        "id_aa64mmfr2_el1": 0, 
                        "name": "isa", 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "midr": 0
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu02.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }, 
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.cpu03.itb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.cpu03.itb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.cpu03.itb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.cpu03.itb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu03.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[8]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu03.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "power_gating_on_idle": false, 
                "icache": {
                    "replacement_policy": {
                        "eventq_index": 0, 
                        "path": "system.cpu03.icache.replacement_policy", 
                        "type": "LRURP", 
                        "name": "replacement_policy", 
                        "cxx_class": "LRURP"
                    }, 
                    "cpu_side": {
                        "peer": "system.cpu03.icache_port", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "write_allocator": null, 
                    "size": 79872, 
                    "type": "Cache", 
                    "clk_domain": "system.cpu02.clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.membus.slave[6]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "mshrs": 4, 
                    "writeback_clean": true, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "tag_latency": 2, 
                        "replacement_policy": "system.cpu03.icache.replacement_policy", 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "warmup_percentage": 0, 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "indexing_policy": {
                            "name": "indexing_policy", 
                            "eventq_index": 0, 
                            "assoc": 39, 
                            "cxx_class": "SetAssociative", 
                            "path": "system.cpu03.icache.tags.indexing_policy", 
                            "entry_size": 128, 
                            "type": "SetAssociative", 
                            "size": 79872
                        }, 
                        "system": "system", 
                        "sequential_access": false, 
                        "assoc": 39, 
                        "power_model": [], 
                        "cxx_class": "BaseSetAssoc", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu03.icache.tags", 
                        "entry_size": 128, 
                        "block_size": 128, 
                        "type": "BaseSetAssoc", 
                        "size": 79872
                    }, 
                    "tgts_per_mshr": 20, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "compressor": null, 
                    "is_read_only": true, 
                    "warmup_percentage": 0, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu03.icache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "icache", 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "p_state_clk_gate_bins": 20, 
                    "sequential_access": false, 
                    "assoc": 39
                }, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "AtomicSimpleCPU", 
                "system": "system", 
                "clk_domain": "system.cpu02.clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 3, 
                "width": 1, 
                "checker": null, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "do_quiesce": true, 
                "type": "AtomicSimpleCPU", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu03.icache.cpu_side", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "p_state_clk_gate_bins": 20, 
                "p_state_clk_gate_min": 1000, 
                "syscallRetryLatency": 10000, 
                "interrupts": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu03.interrupts", 
                        "type": "ArmInterrupts", 
                        "name": "interrupts", 
                        "cxx_class": "ArmISA::Interrupts"
                    }
                ], 
                "dcache_port": {
                    "peer": "system.cpu03.dcache.cpu_side", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "socket_id": 0, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "simulate_data_stalls": false, 
                "path": "system.cpu03", 
                "pwr_gating_latency": 300, 
                "switched_out": false, 
                "workload": [
                    "system.cpu01.workload"
                ], 
                "name": "cpu03", 
                "wait_for_remote_gdb": false, 
                "dtb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.cpu03.dtb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.cpu03.dtb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.cpu03.dtb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.cpu03.dtb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu03.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[9]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu03.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 2000000000, 
                "simulate_inst_stalls": false, 
                "progress_interval": 0, 
                "branchPred": null, 
                "dcache": {
                    "replacement_policy": {
                        "eventq_index": 0, 
                        "path": "system.cpu03.dcache.replacement_policy", 
                        "type": "LRURP", 
                        "name": "replacement_policy", 
                        "cxx_class": "LRURP"
                    }, 
                    "cpu_side": {
                        "peer": "system.cpu03.dcache_port", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "write_allocator": null, 
                    "size": 8192, 
                    "type": "Cache", 
                    "clk_domain": "system.cpu02.clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.membus.slave[7]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "mshrs": 4, 
                    "writeback_clean": false, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "tag_latency": 2, 
                        "replacement_policy": "system.cpu03.dcache.replacement_policy", 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "warmup_percentage": 0, 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "indexing_policy": {
                            "name": "indexing_policy", 
                            "eventq_index": 0, 
                            "assoc": 1, 
                            "cxx_class": "SetAssociative", 
                            "path": "system.cpu03.dcache.tags.indexing_policy", 
                            "entry_size": 128, 
                            "type": "SetAssociative", 
                            "size": 8192
                        }, 
                        "system": "system", 
                        "sequential_access": false, 
                        "assoc": 1, 
                        "power_model": [], 
                        "cxx_class": "BaseSetAssoc", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu03.dcache.tags", 
                        "entry_size": 128, 
                        "block_size": 128, 
                        "type": "BaseSetAssoc", 
                        "size": 8192
                    }, 
                    "tgts_per_mshr": 20, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "compressor": null, 
                    "is_read_only": false, 
                    "warmup_percentage": 0, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu03.dcache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "dcache", 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "p_state_clk_gate_bins": 20, 
                    "sequential_access": false, 
                    "assoc": 1
                }, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 1052672, 
                        "sve_vl_se": 1, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "impdef_nop": false, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu03.isa", 
                        "id_aa64isar0_el1": 0, 
                        "decoderFlavour": "Generic", 
                        "id_aa64mmfr2_el1": 0, 
                        "name": "isa", 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "midr": 0
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu03.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }, 
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.cpu04.itb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.cpu04.itb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.cpu04.itb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.cpu04.itb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu04.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[12]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu04.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "power_gating_on_idle": false, 
                "icache": {
                    "replacement_policy": {
                        "eventq_index": 0, 
                        "path": "system.cpu04.icache.replacement_policy", 
                        "type": "LRURP", 
                        "name": "replacement_policy", 
                        "cxx_class": "LRURP"
                    }, 
                    "cpu_side": {
                        "peer": "system.cpu04.icache_port", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "write_allocator": null, 
                    "size": 79872, 
                    "type": "Cache", 
                    "clk_domain": "system.cpu02.clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.membus.slave[10]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "mshrs": 4, 
                    "writeback_clean": true, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "tag_latency": 2, 
                        "replacement_policy": "system.cpu04.icache.replacement_policy", 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "warmup_percentage": 0, 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "indexing_policy": {
                            "name": "indexing_policy", 
                            "eventq_index": 0, 
                            "assoc": 39, 
                            "cxx_class": "SetAssociative", 
                            "path": "system.cpu04.icache.tags.indexing_policy", 
                            "entry_size": 128, 
                            "type": "SetAssociative", 
                            "size": 79872
                        }, 
                        "system": "system", 
                        "sequential_access": false, 
                        "assoc": 39, 
                        "power_model": [], 
                        "cxx_class": "BaseSetAssoc", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu04.icache.tags", 
                        "entry_size": 128, 
                        "block_size": 128, 
                        "type": "BaseSetAssoc", 
                        "size": 79872
                    }, 
                    "tgts_per_mshr": 20, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "compressor": null, 
                    "is_read_only": true, 
                    "warmup_percentage": 0, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu04.icache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "icache", 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "p_state_clk_gate_bins": 20, 
                    "sequential_access": false, 
                    "assoc": 39
                }, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "AtomicSimpleCPU", 
                "system": "system", 
                "clk_domain": "system.cpu02.clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 4, 
                "width": 1, 
                "checker": null, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "do_quiesce": true, 
                "type": "AtomicSimpleCPU", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu04.icache.cpu_side", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "p_state_clk_gate_bins": 20, 
                "p_state_clk_gate_min": 1000, 
                "syscallRetryLatency": 10000, 
                "interrupts": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu04.interrupts", 
                        "type": "ArmInterrupts", 
                        "name": "interrupts", 
                        "cxx_class": "ArmISA::Interrupts"
                    }
                ], 
                "dcache_port": {
                    "peer": "system.cpu04.dcache.cpu_side", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "socket_id": 0, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "simulate_data_stalls": false, 
                "path": "system.cpu04", 
                "pwr_gating_latency": 300, 
                "switched_out": false, 
                "workload": [
                    "system.cpu01.workload"
                ], 
                "name": "cpu04", 
                "wait_for_remote_gdb": false, 
                "dtb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.cpu04.dtb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.cpu04.dtb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.cpu04.dtb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.cpu04.dtb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu04.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[13]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu04.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 2000000000, 
                "simulate_inst_stalls": false, 
                "progress_interval": 0, 
                "branchPred": null, 
                "dcache": {
                    "replacement_policy": {
                        "eventq_index": 0, 
                        "path": "system.cpu04.dcache.replacement_policy", 
                        "type": "LRURP", 
                        "name": "replacement_policy", 
                        "cxx_class": "LRURP"
                    }, 
                    "cpu_side": {
                        "peer": "system.cpu04.dcache_port", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "write_allocator": null, 
                    "size": 8192, 
                    "type": "Cache", 
                    "clk_domain": "system.cpu02.clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.membus.slave[11]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "mshrs": 4, 
                    "writeback_clean": false, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "tag_latency": 2, 
                        "replacement_policy": "system.cpu04.dcache.replacement_policy", 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "warmup_percentage": 0, 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "indexing_policy": {
                            "name": "indexing_policy", 
                            "eventq_index": 0, 
                            "assoc": 1, 
                            "cxx_class": "SetAssociative", 
                            "path": "system.cpu04.dcache.tags.indexing_policy", 
                            "entry_size": 128, 
                            "type": "SetAssociative", 
                            "size": 8192
                        }, 
                        "system": "system", 
                        "sequential_access": false, 
                        "assoc": 1, 
                        "power_model": [], 
                        "cxx_class": "BaseSetAssoc", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu04.dcache.tags", 
                        "entry_size": 128, 
                        "block_size": 128, 
                        "type": "BaseSetAssoc", 
                        "size": 8192
                    }, 
                    "tgts_per_mshr": 20, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "compressor": null, 
                    "is_read_only": false, 
                    "warmup_percentage": 0, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu04.dcache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "dcache", 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "p_state_clk_gate_bins": 20, 
                    "sequential_access": false, 
                    "assoc": 1
                }, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 1052672, 
                        "sve_vl_se": 1, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "impdef_nop": false, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu04.isa", 
                        "id_aa64isar0_el1": 0, 
                        "decoderFlavour": "Generic", 
                        "id_aa64mmfr2_el1": 0, 
                        "name": "isa", 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "midr": 0
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu04.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }, 
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.cpu05.itb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.cpu05.itb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.cpu05.itb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.cpu05.itb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu05.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[16]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu05.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "power_gating_on_idle": false, 
                "icache": {
                    "replacement_policy": {
                        "eventq_index": 0, 
                        "path": "system.cpu05.icache.replacement_policy", 
                        "type": "LRURP", 
                        "name": "replacement_policy", 
                        "cxx_class": "LRURP"
                    }, 
                    "cpu_side": {
                        "peer": "system.cpu05.icache_port", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "write_allocator": null, 
                    "size": 79872, 
                    "type": "Cache", 
                    "clk_domain": "system.cpu02.clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.membus.slave[14]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "mshrs": 4, 
                    "writeback_clean": true, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "tag_latency": 2, 
                        "replacement_policy": "system.cpu05.icache.replacement_policy", 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "warmup_percentage": 0, 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "indexing_policy": {
                            "name": "indexing_policy", 
                            "eventq_index": 0, 
                            "assoc": 39, 
                            "cxx_class": "SetAssociative", 
                            "path": "system.cpu05.icache.tags.indexing_policy", 
                            "entry_size": 128, 
                            "type": "SetAssociative", 
                            "size": 79872
                        }, 
                        "system": "system", 
                        "sequential_access": false, 
                        "assoc": 39, 
                        "power_model": [], 
                        "cxx_class": "BaseSetAssoc", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu05.icache.tags", 
                        "entry_size": 128, 
                        "block_size": 128, 
                        "type": "BaseSetAssoc", 
                        "size": 79872
                    }, 
                    "tgts_per_mshr": 20, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "compressor": null, 
                    "is_read_only": true, 
                    "warmup_percentage": 0, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu05.icache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "icache", 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "p_state_clk_gate_bins": 20, 
                    "sequential_access": false, 
                    "assoc": 39
                }, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "AtomicSimpleCPU", 
                "system": "system", 
                "clk_domain": "system.cpu02.clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 5, 
                "width": 1, 
                "checker": null, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "do_quiesce": true, 
                "type": "AtomicSimpleCPU", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu05.icache.cpu_side", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "p_state_clk_gate_bins": 20, 
                "p_state_clk_gate_min": 1000, 
                "syscallRetryLatency": 10000, 
                "interrupts": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu05.interrupts", 
                        "type": "ArmInterrupts", 
                        "name": "interrupts", 
                        "cxx_class": "ArmISA::Interrupts"
                    }
                ], 
                "dcache_port": {
                    "peer": "system.cpu05.dcache.cpu_side", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "socket_id": 0, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "simulate_data_stalls": false, 
                "path": "system.cpu05", 
                "pwr_gating_latency": 300, 
                "switched_out": false, 
                "workload": [
                    "system.cpu01.workload"
                ], 
                "name": "cpu05", 
                "wait_for_remote_gdb": false, 
                "dtb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.cpu05.dtb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.cpu05.dtb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.cpu05.dtb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.cpu05.dtb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu05.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[17]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu05.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 2000000000, 
                "simulate_inst_stalls": false, 
                "progress_interval": 0, 
                "branchPred": null, 
                "dcache": {
                    "replacement_policy": {
                        "eventq_index": 0, 
                        "path": "system.cpu05.dcache.replacement_policy", 
                        "type": "LRURP", 
                        "name": "replacement_policy", 
                        "cxx_class": "LRURP"
                    }, 
                    "cpu_side": {
                        "peer": "system.cpu05.dcache_port", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "write_allocator": null, 
                    "size": 8192, 
                    "type": "Cache", 
                    "clk_domain": "system.cpu02.clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.membus.slave[15]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "mshrs": 4, 
                    "writeback_clean": false, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "tag_latency": 2, 
                        "replacement_policy": "system.cpu05.dcache.replacement_policy", 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "warmup_percentage": 0, 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "indexing_policy": {
                            "name": "indexing_policy", 
                            "eventq_index": 0, 
                            "assoc": 1, 
                            "cxx_class": "SetAssociative", 
                            "path": "system.cpu05.dcache.tags.indexing_policy", 
                            "entry_size": 128, 
                            "type": "SetAssociative", 
                            "size": 8192
                        }, 
                        "system": "system", 
                        "sequential_access": false, 
                        "assoc": 1, 
                        "power_model": [], 
                        "cxx_class": "BaseSetAssoc", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu05.dcache.tags", 
                        "entry_size": 128, 
                        "block_size": 128, 
                        "type": "BaseSetAssoc", 
                        "size": 8192
                    }, 
                    "tgts_per_mshr": 20, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "compressor": null, 
                    "is_read_only": false, 
                    "warmup_percentage": 0, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu05.dcache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "dcache", 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "p_state_clk_gate_bins": 20, 
                    "sequential_access": false, 
                    "assoc": 1
                }, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 1052672, 
                        "sve_vl_se": 1, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "impdef_nop": false, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu05.isa", 
                        "id_aa64isar0_el1": 0, 
                        "decoderFlavour": "Generic", 
                        "id_aa64mmfr2_el1": 0, 
                        "name": "isa", 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "midr": 0
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu05.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }, 
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.cpu06.itb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.cpu06.itb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.cpu06.itb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.cpu06.itb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu06.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[20]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu06.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "power_gating_on_idle": false, 
                "icache": {
                    "replacement_policy": {
                        "eventq_index": 0, 
                        "path": "system.cpu06.icache.replacement_policy", 
                        "type": "LRURP", 
                        "name": "replacement_policy", 
                        "cxx_class": "LRURP"
                    }, 
                    "cpu_side": {
                        "peer": "system.cpu06.icache_port", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "write_allocator": null, 
                    "size": 79872, 
                    "type": "Cache", 
                    "clk_domain": "system.cpu02.clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.membus.slave[18]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "mshrs": 4, 
                    "writeback_clean": true, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "tag_latency": 2, 
                        "replacement_policy": "system.cpu06.icache.replacement_policy", 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "warmup_percentage": 0, 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "indexing_policy": {
                            "name": "indexing_policy", 
                            "eventq_index": 0, 
                            "assoc": 39, 
                            "cxx_class": "SetAssociative", 
                            "path": "system.cpu06.icache.tags.indexing_policy", 
                            "entry_size": 128, 
                            "type": "SetAssociative", 
                            "size": 79872
                        }, 
                        "system": "system", 
                        "sequential_access": false, 
                        "assoc": 39, 
                        "power_model": [], 
                        "cxx_class": "BaseSetAssoc", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu06.icache.tags", 
                        "entry_size": 128, 
                        "block_size": 128, 
                        "type": "BaseSetAssoc", 
                        "size": 79872
                    }, 
                    "tgts_per_mshr": 20, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "compressor": null, 
                    "is_read_only": true, 
                    "warmup_percentage": 0, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu06.icache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "icache", 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "p_state_clk_gate_bins": 20, 
                    "sequential_access": false, 
                    "assoc": 39
                }, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "AtomicSimpleCPU", 
                "system": "system", 
                "clk_domain": "system.cpu02.clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 6, 
                "width": 1, 
                "checker": null, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "do_quiesce": true, 
                "type": "AtomicSimpleCPU", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu06.icache.cpu_side", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "p_state_clk_gate_bins": 20, 
                "p_state_clk_gate_min": 1000, 
                "syscallRetryLatency": 10000, 
                "interrupts": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu06.interrupts", 
                        "type": "ArmInterrupts", 
                        "name": "interrupts", 
                        "cxx_class": "ArmISA::Interrupts"
                    }
                ], 
                "dcache_port": {
                    "peer": "system.cpu06.dcache.cpu_side", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "socket_id": 0, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "simulate_data_stalls": false, 
                "path": "system.cpu06", 
                "pwr_gating_latency": 300, 
                "switched_out": false, 
                "workload": [
                    "system.cpu01.workload"
                ], 
                "name": "cpu06", 
                "wait_for_remote_gdb": false, 
                "dtb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.cpu06.dtb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.cpu06.dtb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.cpu06.dtb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.cpu06.dtb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu06.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[21]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu06.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 2000000000, 
                "simulate_inst_stalls": false, 
                "progress_interval": 0, 
                "branchPred": null, 
                "dcache": {
                    "replacement_policy": {
                        "eventq_index": 0, 
                        "path": "system.cpu06.dcache.replacement_policy", 
                        "type": "LRURP", 
                        "name": "replacement_policy", 
                        "cxx_class": "LRURP"
                    }, 
                    "cpu_side": {
                        "peer": "system.cpu06.dcache_port", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "write_allocator": null, 
                    "size": 8192, 
                    "type": "Cache", 
                    "clk_domain": "system.cpu02.clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.membus.slave[19]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "mshrs": 4, 
                    "writeback_clean": false, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "tag_latency": 2, 
                        "replacement_policy": "system.cpu06.dcache.replacement_policy", 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "warmup_percentage": 0, 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "indexing_policy": {
                            "name": "indexing_policy", 
                            "eventq_index": 0, 
                            "assoc": 1, 
                            "cxx_class": "SetAssociative", 
                            "path": "system.cpu06.dcache.tags.indexing_policy", 
                            "entry_size": 128, 
                            "type": "SetAssociative", 
                            "size": 8192
                        }, 
                        "system": "system", 
                        "sequential_access": false, 
                        "assoc": 1, 
                        "power_model": [], 
                        "cxx_class": "BaseSetAssoc", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu06.dcache.tags", 
                        "entry_size": 128, 
                        "block_size": 128, 
                        "type": "BaseSetAssoc", 
                        "size": 8192
                    }, 
                    "tgts_per_mshr": 20, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "compressor": null, 
                    "is_read_only": false, 
                    "warmup_percentage": 0, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu06.dcache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "dcache", 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "p_state_clk_gate_bins": 20, 
                    "sequential_access": false, 
                    "assoc": 1
                }, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 1052672, 
                        "sve_vl_se": 1, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "impdef_nop": false, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu06.isa", 
                        "id_aa64isar0_el1": 0, 
                        "decoderFlavour": "Generic", 
                        "id_aa64mmfr2_el1": 0, 
                        "name": "isa", 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "midr": 0
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu06.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }, 
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.cpu07.itb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.cpu07.itb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.cpu07.itb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.cpu07.itb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu07.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[24]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu07.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "power_gating_on_idle": false, 
                "icache": {
                    "replacement_policy": {
                        "eventq_index": 0, 
                        "path": "system.cpu07.icache.replacement_policy", 
                        "type": "LRURP", 
                        "name": "replacement_policy", 
                        "cxx_class": "LRURP"
                    }, 
                    "cpu_side": {
                        "peer": "system.cpu07.icache_port", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "write_allocator": null, 
                    "size": 79872, 
                    "type": "Cache", 
                    "clk_domain": "system.cpu02.clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.membus.slave[22]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "mshrs": 4, 
                    "writeback_clean": true, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "tag_latency": 2, 
                        "replacement_policy": "system.cpu07.icache.replacement_policy", 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "warmup_percentage": 0, 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "indexing_policy": {
                            "name": "indexing_policy", 
                            "eventq_index": 0, 
                            "assoc": 39, 
                            "cxx_class": "SetAssociative", 
                            "path": "system.cpu07.icache.tags.indexing_policy", 
                            "entry_size": 128, 
                            "type": "SetAssociative", 
                            "size": 79872
                        }, 
                        "system": "system", 
                        "sequential_access": false, 
                        "assoc": 39, 
                        "power_model": [], 
                        "cxx_class": "BaseSetAssoc", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu07.icache.tags", 
                        "entry_size": 128, 
                        "block_size": 128, 
                        "type": "BaseSetAssoc", 
                        "size": 79872
                    }, 
                    "tgts_per_mshr": 20, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "compressor": null, 
                    "is_read_only": true, 
                    "warmup_percentage": 0, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu07.icache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "icache", 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "p_state_clk_gate_bins": 20, 
                    "sequential_access": false, 
                    "assoc": 39
                }, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "AtomicSimpleCPU", 
                "system": "system", 
                "clk_domain": "system.cpu02.clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 7, 
                "width": 1, 
                "checker": null, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "do_quiesce": true, 
                "type": "AtomicSimpleCPU", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu07.icache.cpu_side", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "p_state_clk_gate_bins": 20, 
                "p_state_clk_gate_min": 1000, 
                "syscallRetryLatency": 10000, 
                "interrupts": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu07.interrupts", 
                        "type": "ArmInterrupts", 
                        "name": "interrupts", 
                        "cxx_class": "ArmISA::Interrupts"
                    }
                ], 
                "dcache_port": {
                    "peer": "system.cpu07.dcache.cpu_side", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "socket_id": 0, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "simulate_data_stalls": false, 
                "path": "system.cpu07", 
                "pwr_gating_latency": 300, 
                "switched_out": false, 
                "workload": [
                    "system.cpu01.workload"
                ], 
                "name": "cpu07", 
                "wait_for_remote_gdb": false, 
                "dtb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.cpu07.dtb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.cpu07.dtb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.cpu07.dtb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.cpu07.dtb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu07.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[25]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu07.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 2000000000, 
                "simulate_inst_stalls": false, 
                "progress_interval": 0, 
                "branchPred": null, 
                "dcache": {
                    "replacement_policy": {
                        "eventq_index": 0, 
                        "path": "system.cpu07.dcache.replacement_policy", 
                        "type": "LRURP", 
                        "name": "replacement_policy", 
                        "cxx_class": "LRURP"
                    }, 
                    "cpu_side": {
                        "peer": "system.cpu07.dcache_port", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "write_allocator": null, 
                    "size": 8192, 
                    "type": "Cache", 
                    "clk_domain": "system.cpu02.clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.membus.slave[23]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "mshrs": 4, 
                    "writeback_clean": false, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "tag_latency": 2, 
                        "replacement_policy": "system.cpu07.dcache.replacement_policy", 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "warmup_percentage": 0, 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "indexing_policy": {
                            "name": "indexing_policy", 
                            "eventq_index": 0, 
                            "assoc": 1, 
                            "cxx_class": "SetAssociative", 
                            "path": "system.cpu07.dcache.tags.indexing_policy", 
                            "entry_size": 128, 
                            "type": "SetAssociative", 
                            "size": 8192
                        }, 
                        "system": "system", 
                        "sequential_access": false, 
                        "assoc": 1, 
                        "power_model": [], 
                        "cxx_class": "BaseSetAssoc", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu07.dcache.tags", 
                        "entry_size": 128, 
                        "block_size": 128, 
                        "type": "BaseSetAssoc", 
                        "size": 8192
                    }, 
                    "tgts_per_mshr": 20, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "compressor": null, 
                    "is_read_only": false, 
                    "warmup_percentage": 0, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu07.dcache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "dcache", 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "p_state_clk_gate_bins": 20, 
                    "sequential_access": false, 
                    "assoc": 1
                }, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 1052672, 
                        "sve_vl_se": 1, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "impdef_nop": false, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu07.isa", 
                        "id_aa64isar0_el1": 0, 
                        "decoderFlavour": "Generic", 
                        "id_aa64mmfr2_el1": 0, 
                        "name": "isa", 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "midr": 0
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu07.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }, 
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.cpu08.itb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.cpu08.itb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.cpu08.itb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.cpu08.itb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu08.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[28]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu08.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "power_gating_on_idle": false, 
                "icache": {
                    "replacement_policy": {
                        "eventq_index": 0, 
                        "path": "system.cpu08.icache.replacement_policy", 
                        "type": "LRURP", 
                        "name": "replacement_policy", 
                        "cxx_class": "LRURP"
                    }, 
                    "cpu_side": {
                        "peer": "system.cpu08.icache_port", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "write_allocator": null, 
                    "size": 79872, 
                    "type": "Cache", 
                    "clk_domain": "system.cpu02.clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.membus.slave[26]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "mshrs": 4, 
                    "writeback_clean": true, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "tag_latency": 2, 
                        "replacement_policy": "system.cpu08.icache.replacement_policy", 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "warmup_percentage": 0, 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "indexing_policy": {
                            "name": "indexing_policy", 
                            "eventq_index": 0, 
                            "assoc": 39, 
                            "cxx_class": "SetAssociative", 
                            "path": "system.cpu08.icache.tags.indexing_policy", 
                            "entry_size": 128, 
                            "type": "SetAssociative", 
                            "size": 79872
                        }, 
                        "system": "system", 
                        "sequential_access": false, 
                        "assoc": 39, 
                        "power_model": [], 
                        "cxx_class": "BaseSetAssoc", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu08.icache.tags", 
                        "entry_size": 128, 
                        "block_size": 128, 
                        "type": "BaseSetAssoc", 
                        "size": 79872
                    }, 
                    "tgts_per_mshr": 20, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "compressor": null, 
                    "is_read_only": true, 
                    "warmup_percentage": 0, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu08.icache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "icache", 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "p_state_clk_gate_bins": 20, 
                    "sequential_access": false, 
                    "assoc": 39
                }, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "AtomicSimpleCPU", 
                "system": "system", 
                "clk_domain": "system.cpu02.clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 8, 
                "width": 1, 
                "checker": null, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "do_quiesce": true, 
                "type": "AtomicSimpleCPU", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu08.icache.cpu_side", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "p_state_clk_gate_bins": 20, 
                "p_state_clk_gate_min": 1000, 
                "syscallRetryLatency": 10000, 
                "interrupts": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu08.interrupts", 
                        "type": "ArmInterrupts", 
                        "name": "interrupts", 
                        "cxx_class": "ArmISA::Interrupts"
                    }
                ], 
                "dcache_port": {
                    "peer": "system.cpu08.dcache.cpu_side", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "socket_id": 0, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "simulate_data_stalls": false, 
                "path": "system.cpu08", 
                "pwr_gating_latency": 300, 
                "switched_out": false, 
                "workload": [
                    "system.cpu01.workload"
                ], 
                "name": "cpu08", 
                "wait_for_remote_gdb": false, 
                "dtb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.cpu08.dtb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.cpu08.dtb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.cpu08.dtb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.cpu08.dtb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu08.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[29]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu08.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 2000000000, 
                "simulate_inst_stalls": false, 
                "progress_interval": 0, 
                "branchPred": null, 
                "dcache": {
                    "replacement_policy": {
                        "eventq_index": 0, 
                        "path": "system.cpu08.dcache.replacement_policy", 
                        "type": "LRURP", 
                        "name": "replacement_policy", 
                        "cxx_class": "LRURP"
                    }, 
                    "cpu_side": {
                        "peer": "system.cpu08.dcache_port", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "write_allocator": null, 
                    "size": 8192, 
                    "type": "Cache", 
                    "clk_domain": "system.cpu02.clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.membus.slave[27]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "mshrs": 4, 
                    "writeback_clean": false, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "tag_latency": 2, 
                        "replacement_policy": "system.cpu08.dcache.replacement_policy", 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "warmup_percentage": 0, 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "indexing_policy": {
                            "name": "indexing_policy", 
                            "eventq_index": 0, 
                            "assoc": 1, 
                            "cxx_class": "SetAssociative", 
                            "path": "system.cpu08.dcache.tags.indexing_policy", 
                            "entry_size": 128, 
                            "type": "SetAssociative", 
                            "size": 8192
                        }, 
                        "system": "system", 
                        "sequential_access": false, 
                        "assoc": 1, 
                        "power_model": [], 
                        "cxx_class": "BaseSetAssoc", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu08.dcache.tags", 
                        "entry_size": 128, 
                        "block_size": 128, 
                        "type": "BaseSetAssoc", 
                        "size": 8192
                    }, 
                    "tgts_per_mshr": 20, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "compressor": null, 
                    "is_read_only": false, 
                    "warmup_percentage": 0, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu08.dcache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "dcache", 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "p_state_clk_gate_bins": 20, 
                    "sequential_access": false, 
                    "assoc": 1
                }, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 1052672, 
                        "sve_vl_se": 1, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "impdef_nop": false, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu08.isa", 
                        "id_aa64isar0_el1": 0, 
                        "decoderFlavour": "Generic", 
                        "id_aa64mmfr2_el1": 0, 
                        "name": "isa", 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "midr": 0
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu08.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }, 
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.cpu09.itb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.cpu09.itb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.cpu09.itb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.cpu09.itb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu09.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[32]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu09.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "power_gating_on_idle": false, 
                "icache": {
                    "replacement_policy": {
                        "eventq_index": 0, 
                        "path": "system.cpu09.icache.replacement_policy", 
                        "type": "LRURP", 
                        "name": "replacement_policy", 
                        "cxx_class": "LRURP"
                    }, 
                    "cpu_side": {
                        "peer": "system.cpu09.icache_port", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "write_allocator": null, 
                    "size": 79872, 
                    "type": "Cache", 
                    "clk_domain": "system.cpu02.clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.membus.slave[30]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "mshrs": 4, 
                    "writeback_clean": true, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "tag_latency": 2, 
                        "replacement_policy": "system.cpu09.icache.replacement_policy", 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "warmup_percentage": 0, 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "indexing_policy": {
                            "name": "indexing_policy", 
                            "eventq_index": 0, 
                            "assoc": 39, 
                            "cxx_class": "SetAssociative", 
                            "path": "system.cpu09.icache.tags.indexing_policy", 
                            "entry_size": 128, 
                            "type": "SetAssociative", 
                            "size": 79872
                        }, 
                        "system": "system", 
                        "sequential_access": false, 
                        "assoc": 39, 
                        "power_model": [], 
                        "cxx_class": "BaseSetAssoc", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu09.icache.tags", 
                        "entry_size": 128, 
                        "block_size": 128, 
                        "type": "BaseSetAssoc", 
                        "size": 79872
                    }, 
                    "tgts_per_mshr": 20, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "compressor": null, 
                    "is_read_only": true, 
                    "warmup_percentage": 0, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu09.icache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "icache", 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "p_state_clk_gate_bins": 20, 
                    "sequential_access": false, 
                    "assoc": 39
                }, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "AtomicSimpleCPU", 
                "system": "system", 
                "clk_domain": "system.cpu02.clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 9, 
                "width": 1, 
                "checker": null, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "do_quiesce": true, 
                "type": "AtomicSimpleCPU", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu09.icache.cpu_side", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "p_state_clk_gate_bins": 20, 
                "p_state_clk_gate_min": 1000, 
                "syscallRetryLatency": 10000, 
                "interrupts": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu09.interrupts", 
                        "type": "ArmInterrupts", 
                        "name": "interrupts", 
                        "cxx_class": "ArmISA::Interrupts"
                    }
                ], 
                "dcache_port": {
                    "peer": "system.cpu09.dcache.cpu_side", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "socket_id": 0, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "simulate_data_stalls": false, 
                "path": "system.cpu09", 
                "pwr_gating_latency": 300, 
                "switched_out": false, 
                "workload": [
                    "system.cpu01.workload"
                ], 
                "name": "cpu09", 
                "wait_for_remote_gdb": false, 
                "dtb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.cpu09.dtb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.cpu09.dtb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.cpu09.dtb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.cpu09.dtb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu09.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[33]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu09.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 2000000000, 
                "simulate_inst_stalls": false, 
                "progress_interval": 0, 
                "branchPred": null, 
                "dcache": {
                    "replacement_policy": {
                        "eventq_index": 0, 
                        "path": "system.cpu09.dcache.replacement_policy", 
                        "type": "LRURP", 
                        "name": "replacement_policy", 
                        "cxx_class": "LRURP"
                    }, 
                    "cpu_side": {
                        "peer": "system.cpu09.dcache_port", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "write_allocator": null, 
                    "size": 8192, 
                    "type": "Cache", 
                    "clk_domain": "system.cpu02.clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.membus.slave[31]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "mshrs": 4, 
                    "writeback_clean": false, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "tag_latency": 2, 
                        "replacement_policy": "system.cpu09.dcache.replacement_policy", 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "warmup_percentage": 0, 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "indexing_policy": {
                            "name": "indexing_policy", 
                            "eventq_index": 0, 
                            "assoc": 1, 
                            "cxx_class": "SetAssociative", 
                            "path": "system.cpu09.dcache.tags.indexing_policy", 
                            "entry_size": 128, 
                            "type": "SetAssociative", 
                            "size": 8192
                        }, 
                        "system": "system", 
                        "sequential_access": false, 
                        "assoc": 1, 
                        "power_model": [], 
                        "cxx_class": "BaseSetAssoc", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu09.dcache.tags", 
                        "entry_size": 128, 
                        "block_size": 128, 
                        "type": "BaseSetAssoc", 
                        "size": 8192
                    }, 
                    "tgts_per_mshr": 20, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "compressor": null, 
                    "is_read_only": false, 
                    "warmup_percentage": 0, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu09.dcache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "dcache", 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "p_state_clk_gate_bins": 20, 
                    "sequential_access": false, 
                    "assoc": 1
                }, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 1052672, 
                        "sve_vl_se": 1, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "impdef_nop": false, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu09.isa", 
                        "id_aa64isar0_el1": 0, 
                        "decoderFlavour": "Generic", 
                        "id_aa64mmfr2_el1": 0, 
                        "name": "isa", 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "midr": 0
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu09.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }, 
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.cpu10.itb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.cpu10.itb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.cpu10.itb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.cpu10.itb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu10.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[36]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu10.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "power_gating_on_idle": false, 
                "icache": {
                    "replacement_policy": {
                        "eventq_index": 0, 
                        "path": "system.cpu10.icache.replacement_policy", 
                        "type": "LRURP", 
                        "name": "replacement_policy", 
                        "cxx_class": "LRURP"
                    }, 
                    "cpu_side": {
                        "peer": "system.cpu10.icache_port", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "write_allocator": null, 
                    "size": 79872, 
                    "type": "Cache", 
                    "clk_domain": "system.cpu02.clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.membus.slave[34]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "mshrs": 4, 
                    "writeback_clean": true, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "tag_latency": 2, 
                        "replacement_policy": "system.cpu10.icache.replacement_policy", 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "warmup_percentage": 0, 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "indexing_policy": {
                            "name": "indexing_policy", 
                            "eventq_index": 0, 
                            "assoc": 39, 
                            "cxx_class": "SetAssociative", 
                            "path": "system.cpu10.icache.tags.indexing_policy", 
                            "entry_size": 128, 
                            "type": "SetAssociative", 
                            "size": 79872
                        }, 
                        "system": "system", 
                        "sequential_access": false, 
                        "assoc": 39, 
                        "power_model": [], 
                        "cxx_class": "BaseSetAssoc", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu10.icache.tags", 
                        "entry_size": 128, 
                        "block_size": 128, 
                        "type": "BaseSetAssoc", 
                        "size": 79872
                    }, 
                    "tgts_per_mshr": 20, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "compressor": null, 
                    "is_read_only": true, 
                    "warmup_percentage": 0, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu10.icache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "icache", 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "p_state_clk_gate_bins": 20, 
                    "sequential_access": false, 
                    "assoc": 39
                }, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "AtomicSimpleCPU", 
                "system": "system", 
                "clk_domain": "system.cpu02.clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 10, 
                "width": 1, 
                "checker": null, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "do_quiesce": true, 
                "type": "AtomicSimpleCPU", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu10.icache.cpu_side", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "p_state_clk_gate_bins": 20, 
                "p_state_clk_gate_min": 1000, 
                "syscallRetryLatency": 10000, 
                "interrupts": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu10.interrupts", 
                        "type": "ArmInterrupts", 
                        "name": "interrupts", 
                        "cxx_class": "ArmISA::Interrupts"
                    }
                ], 
                "dcache_port": {
                    "peer": "system.cpu10.dcache.cpu_side", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "socket_id": 0, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "simulate_data_stalls": false, 
                "path": "system.cpu10", 
                "pwr_gating_latency": 300, 
                "switched_out": false, 
                "workload": [
                    "system.cpu01.workload"
                ], 
                "name": "cpu10", 
                "wait_for_remote_gdb": false, 
                "dtb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.cpu10.dtb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.cpu10.dtb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.cpu10.dtb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.cpu10.dtb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu10.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[37]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu10.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 2000000000, 
                "simulate_inst_stalls": false, 
                "progress_interval": 0, 
                "branchPred": null, 
                "dcache": {
                    "replacement_policy": {
                        "eventq_index": 0, 
                        "path": "system.cpu10.dcache.replacement_policy", 
                        "type": "LRURP", 
                        "name": "replacement_policy", 
                        "cxx_class": "LRURP"
                    }, 
                    "cpu_side": {
                        "peer": "system.cpu10.dcache_port", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "write_allocator": null, 
                    "size": 8192, 
                    "type": "Cache", 
                    "clk_domain": "system.cpu02.clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.membus.slave[35]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "mshrs": 4, 
                    "writeback_clean": false, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "tag_latency": 2, 
                        "replacement_policy": "system.cpu10.dcache.replacement_policy", 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "warmup_percentage": 0, 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "indexing_policy": {
                            "name": "indexing_policy", 
                            "eventq_index": 0, 
                            "assoc": 1, 
                            "cxx_class": "SetAssociative", 
                            "path": "system.cpu10.dcache.tags.indexing_policy", 
                            "entry_size": 128, 
                            "type": "SetAssociative", 
                            "size": 8192
                        }, 
                        "system": "system", 
                        "sequential_access": false, 
                        "assoc": 1, 
                        "power_model": [], 
                        "cxx_class": "BaseSetAssoc", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu10.dcache.tags", 
                        "entry_size": 128, 
                        "block_size": 128, 
                        "type": "BaseSetAssoc", 
                        "size": 8192
                    }, 
                    "tgts_per_mshr": 20, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "compressor": null, 
                    "is_read_only": false, 
                    "warmup_percentage": 0, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu10.dcache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "dcache", 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "p_state_clk_gate_bins": 20, 
                    "sequential_access": false, 
                    "assoc": 1
                }, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 1052672, 
                        "sve_vl_se": 1, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "impdef_nop": false, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu10.isa", 
                        "id_aa64isar0_el1": 0, 
                        "decoderFlavour": "Generic", 
                        "id_aa64mmfr2_el1": 0, 
                        "name": "isa", 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "midr": 0
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu10.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }, 
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.cpu11.itb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.cpu11.itb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.cpu11.itb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.cpu11.itb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu11.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[40]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu11.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "power_gating_on_idle": false, 
                "icache": {
                    "replacement_policy": {
                        "eventq_index": 0, 
                        "path": "system.cpu11.icache.replacement_policy", 
                        "type": "LRURP", 
                        "name": "replacement_policy", 
                        "cxx_class": "LRURP"
                    }, 
                    "cpu_side": {
                        "peer": "system.cpu11.icache_port", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "write_allocator": null, 
                    "size": 79872, 
                    "type": "Cache", 
                    "clk_domain": "system.cpu02.clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.membus.slave[38]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "mshrs": 4, 
                    "writeback_clean": true, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "tag_latency": 2, 
                        "replacement_policy": "system.cpu11.icache.replacement_policy", 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "warmup_percentage": 0, 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "indexing_policy": {
                            "name": "indexing_policy", 
                            "eventq_index": 0, 
                            "assoc": 39, 
                            "cxx_class": "SetAssociative", 
                            "path": "system.cpu11.icache.tags.indexing_policy", 
                            "entry_size": 128, 
                            "type": "SetAssociative", 
                            "size": 79872
                        }, 
                        "system": "system", 
                        "sequential_access": false, 
                        "assoc": 39, 
                        "power_model": [], 
                        "cxx_class": "BaseSetAssoc", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu11.icache.tags", 
                        "entry_size": 128, 
                        "block_size": 128, 
                        "type": "BaseSetAssoc", 
                        "size": 79872
                    }, 
                    "tgts_per_mshr": 20, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "compressor": null, 
                    "is_read_only": true, 
                    "warmup_percentage": 0, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu11.icache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "icache", 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "p_state_clk_gate_bins": 20, 
                    "sequential_access": false, 
                    "assoc": 39
                }, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "AtomicSimpleCPU", 
                "system": "system", 
                "clk_domain": "system.cpu02.clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 11, 
                "width": 1, 
                "checker": null, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "do_quiesce": true, 
                "type": "AtomicSimpleCPU", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu11.icache.cpu_side", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "p_state_clk_gate_bins": 20, 
                "p_state_clk_gate_min": 1000, 
                "syscallRetryLatency": 10000, 
                "interrupts": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu11.interrupts", 
                        "type": "ArmInterrupts", 
                        "name": "interrupts", 
                        "cxx_class": "ArmISA::Interrupts"
                    }
                ], 
                "dcache_port": {
                    "peer": "system.cpu11.dcache.cpu_side", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "socket_id": 0, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "simulate_data_stalls": false, 
                "path": "system.cpu11", 
                "pwr_gating_latency": 300, 
                "switched_out": false, 
                "workload": [
                    "system.cpu01.workload"
                ], 
                "name": "cpu11", 
                "wait_for_remote_gdb": false, 
                "dtb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.cpu11.dtb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.cpu11.dtb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.cpu11.dtb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.cpu11.dtb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu11.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[41]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu11.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 2000000000, 
                "simulate_inst_stalls": false, 
                "progress_interval": 0, 
                "branchPred": null, 
                "dcache": {
                    "replacement_policy": {
                        "eventq_index": 0, 
                        "path": "system.cpu11.dcache.replacement_policy", 
                        "type": "LRURP", 
                        "name": "replacement_policy", 
                        "cxx_class": "LRURP"
                    }, 
                    "cpu_side": {
                        "peer": "system.cpu11.dcache_port", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "write_allocator": null, 
                    "size": 8192, 
                    "type": "Cache", 
                    "clk_domain": "system.cpu02.clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.membus.slave[39]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "mshrs": 4, 
                    "writeback_clean": false, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "tag_latency": 2, 
                        "replacement_policy": "system.cpu11.dcache.replacement_policy", 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "warmup_percentage": 0, 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "indexing_policy": {
                            "name": "indexing_policy", 
                            "eventq_index": 0, 
                            "assoc": 1, 
                            "cxx_class": "SetAssociative", 
                            "path": "system.cpu11.dcache.tags.indexing_policy", 
                            "entry_size": 128, 
                            "type": "SetAssociative", 
                            "size": 8192
                        }, 
                        "system": "system", 
                        "sequential_access": false, 
                        "assoc": 1, 
                        "power_model": [], 
                        "cxx_class": "BaseSetAssoc", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu11.dcache.tags", 
                        "entry_size": 128, 
                        "block_size": 128, 
                        "type": "BaseSetAssoc", 
                        "size": 8192
                    }, 
                    "tgts_per_mshr": 20, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "compressor": null, 
                    "is_read_only": false, 
                    "warmup_percentage": 0, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu11.dcache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "dcache", 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "p_state_clk_gate_bins": 20, 
                    "sequential_access": false, 
                    "assoc": 1
                }, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 1052672, 
                        "sve_vl_se": 1, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "impdef_nop": false, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu11.isa", 
                        "id_aa64isar0_el1": 0, 
                        "decoderFlavour": "Generic", 
                        "id_aa64mmfr2_el1": 0, 
                        "name": "isa", 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "midr": 0
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu11.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }, 
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.cpu12.itb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.cpu12.itb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.cpu12.itb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.cpu12.itb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu12.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[44]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu12.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "power_gating_on_idle": false, 
                "icache": {
                    "replacement_policy": {
                        "eventq_index": 0, 
                        "path": "system.cpu12.icache.replacement_policy", 
                        "type": "LRURP", 
                        "name": "replacement_policy", 
                        "cxx_class": "LRURP"
                    }, 
                    "cpu_side": {
                        "peer": "system.cpu12.icache_port", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "write_allocator": null, 
                    "size": 79872, 
                    "type": "Cache", 
                    "clk_domain": "system.cpu02.clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.membus.slave[42]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "mshrs": 4, 
                    "writeback_clean": true, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "tag_latency": 2, 
                        "replacement_policy": "system.cpu12.icache.replacement_policy", 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "warmup_percentage": 0, 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "indexing_policy": {
                            "name": "indexing_policy", 
                            "eventq_index": 0, 
                            "assoc": 39, 
                            "cxx_class": "SetAssociative", 
                            "path": "system.cpu12.icache.tags.indexing_policy", 
                            "entry_size": 128, 
                            "type": "SetAssociative", 
                            "size": 79872
                        }, 
                        "system": "system", 
                        "sequential_access": false, 
                        "assoc": 39, 
                        "power_model": [], 
                        "cxx_class": "BaseSetAssoc", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu12.icache.tags", 
                        "entry_size": 128, 
                        "block_size": 128, 
                        "type": "BaseSetAssoc", 
                        "size": 79872
                    }, 
                    "tgts_per_mshr": 20, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "compressor": null, 
                    "is_read_only": true, 
                    "warmup_percentage": 0, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu12.icache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "icache", 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "p_state_clk_gate_bins": 20, 
                    "sequential_access": false, 
                    "assoc": 39
                }, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "AtomicSimpleCPU", 
                "system": "system", 
                "clk_domain": "system.cpu02.clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 12, 
                "width": 1, 
                "checker": null, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "do_quiesce": true, 
                "type": "AtomicSimpleCPU", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu12.icache.cpu_side", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "p_state_clk_gate_bins": 20, 
                "p_state_clk_gate_min": 1000, 
                "syscallRetryLatency": 10000, 
                "interrupts": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu12.interrupts", 
                        "type": "ArmInterrupts", 
                        "name": "interrupts", 
                        "cxx_class": "ArmISA::Interrupts"
                    }
                ], 
                "dcache_port": {
                    "peer": "system.cpu12.dcache.cpu_side", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "socket_id": 0, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "simulate_data_stalls": false, 
                "path": "system.cpu12", 
                "pwr_gating_latency": 300, 
                "switched_out": false, 
                "workload": [
                    "system.cpu01.workload"
                ], 
                "name": "cpu12", 
                "wait_for_remote_gdb": false, 
                "dtb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.cpu12.dtb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.cpu12.dtb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.cpu12.dtb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.cpu12.dtb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu12.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[45]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu12.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 2000000000, 
                "simulate_inst_stalls": false, 
                "progress_interval": 0, 
                "branchPred": null, 
                "dcache": {
                    "replacement_policy": {
                        "eventq_index": 0, 
                        "path": "system.cpu12.dcache.replacement_policy", 
                        "type": "LRURP", 
                        "name": "replacement_policy", 
                        "cxx_class": "LRURP"
                    }, 
                    "cpu_side": {
                        "peer": "system.cpu12.dcache_port", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "write_allocator": null, 
                    "size": 8192, 
                    "type": "Cache", 
                    "clk_domain": "system.cpu02.clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.membus.slave[43]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "mshrs": 4, 
                    "writeback_clean": false, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "tag_latency": 2, 
                        "replacement_policy": "system.cpu12.dcache.replacement_policy", 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "warmup_percentage": 0, 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "indexing_policy": {
                            "name": "indexing_policy", 
                            "eventq_index": 0, 
                            "assoc": 1, 
                            "cxx_class": "SetAssociative", 
                            "path": "system.cpu12.dcache.tags.indexing_policy", 
                            "entry_size": 128, 
                            "type": "SetAssociative", 
                            "size": 8192
                        }, 
                        "system": "system", 
                        "sequential_access": false, 
                        "assoc": 1, 
                        "power_model": [], 
                        "cxx_class": "BaseSetAssoc", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu12.dcache.tags", 
                        "entry_size": 128, 
                        "block_size": 128, 
                        "type": "BaseSetAssoc", 
                        "size": 8192
                    }, 
                    "tgts_per_mshr": 20, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "compressor": null, 
                    "is_read_only": false, 
                    "warmup_percentage": 0, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu12.dcache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "dcache", 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "p_state_clk_gate_bins": 20, 
                    "sequential_access": false, 
                    "assoc": 1
                }, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 1052672, 
                        "sve_vl_se": 1, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "impdef_nop": false, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu12.isa", 
                        "id_aa64isar0_el1": 0, 
                        "decoderFlavour": "Generic", 
                        "id_aa64mmfr2_el1": 0, 
                        "name": "isa", 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "midr": 0
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu12.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }, 
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.cpu13.itb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.cpu13.itb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.cpu13.itb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.cpu13.itb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu13.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[48]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu13.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "power_gating_on_idle": false, 
                "icache": {
                    "replacement_policy": {
                        "eventq_index": 0, 
                        "path": "system.cpu13.icache.replacement_policy", 
                        "type": "LRURP", 
                        "name": "replacement_policy", 
                        "cxx_class": "LRURP"
                    }, 
                    "cpu_side": {
                        "peer": "system.cpu13.icache_port", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "write_allocator": null, 
                    "size": 79872, 
                    "type": "Cache", 
                    "clk_domain": "system.cpu02.clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.membus.slave[46]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "mshrs": 4, 
                    "writeback_clean": true, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "tag_latency": 2, 
                        "replacement_policy": "system.cpu13.icache.replacement_policy", 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "warmup_percentage": 0, 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "indexing_policy": {
                            "name": "indexing_policy", 
                            "eventq_index": 0, 
                            "assoc": 39, 
                            "cxx_class": "SetAssociative", 
                            "path": "system.cpu13.icache.tags.indexing_policy", 
                            "entry_size": 128, 
                            "type": "SetAssociative", 
                            "size": 79872
                        }, 
                        "system": "system", 
                        "sequential_access": false, 
                        "assoc": 39, 
                        "power_model": [], 
                        "cxx_class": "BaseSetAssoc", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu13.icache.tags", 
                        "entry_size": 128, 
                        "block_size": 128, 
                        "type": "BaseSetAssoc", 
                        "size": 79872
                    }, 
                    "tgts_per_mshr": 20, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "compressor": null, 
                    "is_read_only": true, 
                    "warmup_percentage": 0, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu13.icache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "icache", 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "p_state_clk_gate_bins": 20, 
                    "sequential_access": false, 
                    "assoc": 39
                }, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "AtomicSimpleCPU", 
                "system": "system", 
                "clk_domain": "system.cpu02.clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 13, 
                "width": 1, 
                "checker": null, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "do_quiesce": true, 
                "type": "AtomicSimpleCPU", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu13.icache.cpu_side", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "p_state_clk_gate_bins": 20, 
                "p_state_clk_gate_min": 1000, 
                "syscallRetryLatency": 10000, 
                "interrupts": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu13.interrupts", 
                        "type": "ArmInterrupts", 
                        "name": "interrupts", 
                        "cxx_class": "ArmISA::Interrupts"
                    }
                ], 
                "dcache_port": {
                    "peer": "system.cpu13.dcache.cpu_side", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "socket_id": 0, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "simulate_data_stalls": false, 
                "path": "system.cpu13", 
                "pwr_gating_latency": 300, 
                "switched_out": false, 
                "workload": [
                    "system.cpu01.workload"
                ], 
                "name": "cpu13", 
                "wait_for_remote_gdb": false, 
                "dtb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.cpu13.dtb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.cpu13.dtb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.cpu13.dtb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.cpu13.dtb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu13.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[49]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu13.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 2000000000, 
                "simulate_inst_stalls": false, 
                "progress_interval": 0, 
                "branchPred": null, 
                "dcache": {
                    "replacement_policy": {
                        "eventq_index": 0, 
                        "path": "system.cpu13.dcache.replacement_policy", 
                        "type": "LRURP", 
                        "name": "replacement_policy", 
                        "cxx_class": "LRURP"
                    }, 
                    "cpu_side": {
                        "peer": "system.cpu13.dcache_port", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "write_allocator": null, 
                    "size": 8192, 
                    "type": "Cache", 
                    "clk_domain": "system.cpu02.clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.membus.slave[47]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "mshrs": 4, 
                    "writeback_clean": false, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "tag_latency": 2, 
                        "replacement_policy": "system.cpu13.dcache.replacement_policy", 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "warmup_percentage": 0, 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "indexing_policy": {
                            "name": "indexing_policy", 
                            "eventq_index": 0, 
                            "assoc": 1, 
                            "cxx_class": "SetAssociative", 
                            "path": "system.cpu13.dcache.tags.indexing_policy", 
                            "entry_size": 128, 
                            "type": "SetAssociative", 
                            "size": 8192
                        }, 
                        "system": "system", 
                        "sequential_access": false, 
                        "assoc": 1, 
                        "power_model": [], 
                        "cxx_class": "BaseSetAssoc", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu13.dcache.tags", 
                        "entry_size": 128, 
                        "block_size": 128, 
                        "type": "BaseSetAssoc", 
                        "size": 8192
                    }, 
                    "tgts_per_mshr": 20, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "compressor": null, 
                    "is_read_only": false, 
                    "warmup_percentage": 0, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu13.dcache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "dcache", 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "p_state_clk_gate_bins": 20, 
                    "sequential_access": false, 
                    "assoc": 1
                }, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 1052672, 
                        "sve_vl_se": 1, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "impdef_nop": false, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu13.isa", 
                        "id_aa64isar0_el1": 0, 
                        "decoderFlavour": "Generic", 
                        "id_aa64mmfr2_el1": 0, 
                        "name": "isa", 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "midr": 0
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu13.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }, 
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.cpu14.itb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.cpu14.itb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.cpu14.itb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.cpu14.itb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu14.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[52]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu14.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "power_gating_on_idle": false, 
                "icache": {
                    "replacement_policy": {
                        "eventq_index": 0, 
                        "path": "system.cpu14.icache.replacement_policy", 
                        "type": "LRURP", 
                        "name": "replacement_policy", 
                        "cxx_class": "LRURP"
                    }, 
                    "cpu_side": {
                        "peer": "system.cpu14.icache_port", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "write_allocator": null, 
                    "size": 79872, 
                    "type": "Cache", 
                    "clk_domain": "system.cpu02.clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.membus.slave[50]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "mshrs": 4, 
                    "writeback_clean": true, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "tag_latency": 2, 
                        "replacement_policy": "system.cpu14.icache.replacement_policy", 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "warmup_percentage": 0, 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "indexing_policy": {
                            "name": "indexing_policy", 
                            "eventq_index": 0, 
                            "assoc": 39, 
                            "cxx_class": "SetAssociative", 
                            "path": "system.cpu14.icache.tags.indexing_policy", 
                            "entry_size": 128, 
                            "type": "SetAssociative", 
                            "size": 79872
                        }, 
                        "system": "system", 
                        "sequential_access": false, 
                        "assoc": 39, 
                        "power_model": [], 
                        "cxx_class": "BaseSetAssoc", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu14.icache.tags", 
                        "entry_size": 128, 
                        "block_size": 128, 
                        "type": "BaseSetAssoc", 
                        "size": 79872
                    }, 
                    "tgts_per_mshr": 20, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "compressor": null, 
                    "is_read_only": true, 
                    "warmup_percentage": 0, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu14.icache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "icache", 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "p_state_clk_gate_bins": 20, 
                    "sequential_access": false, 
                    "assoc": 39
                }, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "AtomicSimpleCPU", 
                "system": "system", 
                "clk_domain": "system.cpu02.clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 14, 
                "width": 1, 
                "checker": null, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "do_quiesce": true, 
                "type": "AtomicSimpleCPU", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu14.icache.cpu_side", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "p_state_clk_gate_bins": 20, 
                "p_state_clk_gate_min": 1000, 
                "syscallRetryLatency": 10000, 
                "interrupts": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu14.interrupts", 
                        "type": "ArmInterrupts", 
                        "name": "interrupts", 
                        "cxx_class": "ArmISA::Interrupts"
                    }
                ], 
                "dcache_port": {
                    "peer": "system.cpu14.dcache.cpu_side", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "socket_id": 0, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "simulate_data_stalls": false, 
                "path": "system.cpu14", 
                "pwr_gating_latency": 300, 
                "switched_out": false, 
                "workload": [
                    "system.cpu01.workload"
                ], 
                "name": "cpu14", 
                "wait_for_remote_gdb": false, 
                "dtb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.cpu14.dtb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.cpu14.dtb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.cpu14.dtb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.cpu14.dtb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu14.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[53]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu14.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 2000000000, 
                "simulate_inst_stalls": false, 
                "progress_interval": 0, 
                "branchPred": null, 
                "dcache": {
                    "replacement_policy": {
                        "eventq_index": 0, 
                        "path": "system.cpu14.dcache.replacement_policy", 
                        "type": "LRURP", 
                        "name": "replacement_policy", 
                        "cxx_class": "LRURP"
                    }, 
                    "cpu_side": {
                        "peer": "system.cpu14.dcache_port", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "write_allocator": null, 
                    "size": 8192, 
                    "type": "Cache", 
                    "clk_domain": "system.cpu02.clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.membus.slave[51]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "mshrs": 4, 
                    "writeback_clean": false, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "tag_latency": 2, 
                        "replacement_policy": "system.cpu14.dcache.replacement_policy", 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "warmup_percentage": 0, 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "indexing_policy": {
                            "name": "indexing_policy", 
                            "eventq_index": 0, 
                            "assoc": 1, 
                            "cxx_class": "SetAssociative", 
                            "path": "system.cpu14.dcache.tags.indexing_policy", 
                            "entry_size": 128, 
                            "type": "SetAssociative", 
                            "size": 8192
                        }, 
                        "system": "system", 
                        "sequential_access": false, 
                        "assoc": 1, 
                        "power_model": [], 
                        "cxx_class": "BaseSetAssoc", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu14.dcache.tags", 
                        "entry_size": 128, 
                        "block_size": 128, 
                        "type": "BaseSetAssoc", 
                        "size": 8192
                    }, 
                    "tgts_per_mshr": 20, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "compressor": null, 
                    "is_read_only": false, 
                    "warmup_percentage": 0, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu14.dcache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "dcache", 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "p_state_clk_gate_bins": 20, 
                    "sequential_access": false, 
                    "assoc": 1
                }, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 1052672, 
                        "sve_vl_se": 1, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "impdef_nop": false, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu14.isa", 
                        "id_aa64isar0_el1": 0, 
                        "decoderFlavour": "Generic", 
                        "id_aa64mmfr2_el1": 0, 
                        "name": "isa", 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "midr": 0
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu14.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }, 
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.cpu15.itb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.cpu15.itb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.cpu15.itb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.cpu15.itb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu15.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[56]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu15.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "power_gating_on_idle": false, 
                "icache": {
                    "replacement_policy": {
                        "eventq_index": 0, 
                        "path": "system.cpu15.icache.replacement_policy", 
                        "type": "LRURP", 
                        "name": "replacement_policy", 
                        "cxx_class": "LRURP"
                    }, 
                    "cpu_side": {
                        "peer": "system.cpu15.icache_port", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "write_allocator": null, 
                    "size": 79872, 
                    "type": "Cache", 
                    "clk_domain": "system.cpu02.clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.membus.slave[54]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "mshrs": 4, 
                    "writeback_clean": true, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "tag_latency": 2, 
                        "replacement_policy": "system.cpu15.icache.replacement_policy", 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "warmup_percentage": 0, 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "indexing_policy": {
                            "name": "indexing_policy", 
                            "eventq_index": 0, 
                            "assoc": 39, 
                            "cxx_class": "SetAssociative", 
                            "path": "system.cpu15.icache.tags.indexing_policy", 
                            "entry_size": 128, 
                            "type": "SetAssociative", 
                            "size": 79872
                        }, 
                        "system": "system", 
                        "sequential_access": false, 
                        "assoc": 39, 
                        "power_model": [], 
                        "cxx_class": "BaseSetAssoc", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu15.icache.tags", 
                        "entry_size": 128, 
                        "block_size": 128, 
                        "type": "BaseSetAssoc", 
                        "size": 79872
                    }, 
                    "tgts_per_mshr": 20, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "compressor": null, 
                    "is_read_only": true, 
                    "warmup_percentage": 0, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu15.icache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "icache", 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "p_state_clk_gate_bins": 20, 
                    "sequential_access": false, 
                    "assoc": 39
                }, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "AtomicSimpleCPU", 
                "system": "system", 
                "clk_domain": "system.cpu02.clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 15, 
                "width": 1, 
                "checker": null, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "do_quiesce": true, 
                "type": "AtomicSimpleCPU", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu15.icache.cpu_side", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "p_state_clk_gate_bins": 20, 
                "p_state_clk_gate_min": 1000, 
                "syscallRetryLatency": 10000, 
                "interrupts": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu15.interrupts", 
                        "type": "ArmInterrupts", 
                        "name": "interrupts", 
                        "cxx_class": "ArmISA::Interrupts"
                    }
                ], 
                "dcache_port": {
                    "peer": "system.cpu15.dcache.cpu_side", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "socket_id": 0, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "simulate_data_stalls": false, 
                "path": "system.cpu15", 
                "pwr_gating_latency": 300, 
                "switched_out": false, 
                "workload": [
                    "system.cpu01.workload"
                ], 
                "name": "cpu15", 
                "wait_for_remote_gdb": false, 
                "dtb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.cpu15.dtb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.cpu15.dtb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.cpu15.dtb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.cpu15.dtb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu15.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[57]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu15.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 2000000000, 
                "simulate_inst_stalls": false, 
                "progress_interval": 0, 
                "branchPred": null, 
                "dcache": {
                    "replacement_policy": {
                        "eventq_index": 0, 
                        "path": "system.cpu15.dcache.replacement_policy", 
                        "type": "LRURP", 
                        "name": "replacement_policy", 
                        "cxx_class": "LRURP"
                    }, 
                    "cpu_side": {
                        "peer": "system.cpu15.dcache_port", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "write_allocator": null, 
                    "size": 8192, 
                    "type": "Cache", 
                    "clk_domain": "system.cpu02.clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.membus.slave[55]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "mshrs": 4, 
                    "writeback_clean": false, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "tag_latency": 2, 
                        "replacement_policy": "system.cpu15.dcache.replacement_policy", 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "warmup_percentage": 0, 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "indexing_policy": {
                            "name": "indexing_policy", 
                            "eventq_index": 0, 
                            "assoc": 1, 
                            "cxx_class": "SetAssociative", 
                            "path": "system.cpu15.dcache.tags.indexing_policy", 
                            "entry_size": 128, 
                            "type": "SetAssociative", 
                            "size": 8192
                        }, 
                        "system": "system", 
                        "sequential_access": false, 
                        "assoc": 1, 
                        "power_model": [], 
                        "cxx_class": "BaseSetAssoc", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu15.dcache.tags", 
                        "entry_size": 128, 
                        "block_size": 128, 
                        "type": "BaseSetAssoc", 
                        "size": 8192
                    }, 
                    "tgts_per_mshr": 20, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "compressor": null, 
                    "is_read_only": false, 
                    "warmup_percentage": 0, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu15.dcache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "dcache", 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "p_state_clk_gate_bins": 20, 
                    "sequential_access": false, 
                    "assoc": 1
                }, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 1052672, 
                        "sve_vl_se": 1, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "impdef_nop": false, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu15.isa", 
                        "id_aa64isar0_el1": 0, 
                        "decoderFlavour": "Generic", 
                        "id_aa64mmfr2_el1": 0, 
                        "name": "isa", 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "midr": 0
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu15.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }, 
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.cpu16.itb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.cpu16.itb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.cpu16.itb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.cpu16.itb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu16.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[60]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu16.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "power_gating_on_idle": false, 
                "icache": {
                    "replacement_policy": {
                        "eventq_index": 0, 
                        "path": "system.cpu16.icache.replacement_policy", 
                        "type": "LRURP", 
                        "name": "replacement_policy", 
                        "cxx_class": "LRURP"
                    }, 
                    "cpu_side": {
                        "peer": "system.cpu16.icache_port", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "write_allocator": null, 
                    "size": 79872, 
                    "type": "Cache", 
                    "clk_domain": "system.cpu02.clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.membus.slave[58]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "mshrs": 4, 
                    "writeback_clean": true, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "tag_latency": 2, 
                        "replacement_policy": "system.cpu16.icache.replacement_policy", 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "warmup_percentage": 0, 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "indexing_policy": {
                            "name": "indexing_policy", 
                            "eventq_index": 0, 
                            "assoc": 39, 
                            "cxx_class": "SetAssociative", 
                            "path": "system.cpu16.icache.tags.indexing_policy", 
                            "entry_size": 128, 
                            "type": "SetAssociative", 
                            "size": 79872
                        }, 
                        "system": "system", 
                        "sequential_access": false, 
                        "assoc": 39, 
                        "power_model": [], 
                        "cxx_class": "BaseSetAssoc", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu16.icache.tags", 
                        "entry_size": 128, 
                        "block_size": 128, 
                        "type": "BaseSetAssoc", 
                        "size": 79872
                    }, 
                    "tgts_per_mshr": 20, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "compressor": null, 
                    "is_read_only": true, 
                    "warmup_percentage": 0, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu16.icache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "icache", 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "p_state_clk_gate_bins": 20, 
                    "sequential_access": false, 
                    "assoc": 39
                }, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "AtomicSimpleCPU", 
                "system": "system", 
                "clk_domain": "system.cpu02.clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 16, 
                "width": 1, 
                "checker": null, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "do_quiesce": true, 
                "type": "AtomicSimpleCPU", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu16.icache.cpu_side", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "p_state_clk_gate_bins": 20, 
                "p_state_clk_gate_min": 1000, 
                "syscallRetryLatency": 10000, 
                "interrupts": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu16.interrupts", 
                        "type": "ArmInterrupts", 
                        "name": "interrupts", 
                        "cxx_class": "ArmISA::Interrupts"
                    }
                ], 
                "dcache_port": {
                    "peer": "system.cpu16.dcache.cpu_side", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "socket_id": 0, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "simulate_data_stalls": false, 
                "path": "system.cpu16", 
                "pwr_gating_latency": 300, 
                "switched_out": false, 
                "workload": [
                    "system.cpu01.workload"
                ], 
                "name": "cpu16", 
                "wait_for_remote_gdb": false, 
                "dtb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.cpu16.dtb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.cpu16.dtb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.cpu16.dtb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.cpu16.dtb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu16.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[61]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu16.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 2000000000, 
                "simulate_inst_stalls": false, 
                "progress_interval": 0, 
                "branchPred": null, 
                "dcache": {
                    "replacement_policy": {
                        "eventq_index": 0, 
                        "path": "system.cpu16.dcache.replacement_policy", 
                        "type": "LRURP", 
                        "name": "replacement_policy", 
                        "cxx_class": "LRURP"
                    }, 
                    "cpu_side": {
                        "peer": "system.cpu16.dcache_port", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "write_allocator": null, 
                    "size": 8192, 
                    "type": "Cache", 
                    "clk_domain": "system.cpu02.clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.membus.slave[59]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "mshrs": 4, 
                    "writeback_clean": false, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "tag_latency": 2, 
                        "replacement_policy": "system.cpu16.dcache.replacement_policy", 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "warmup_percentage": 0, 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "indexing_policy": {
                            "name": "indexing_policy", 
                            "eventq_index": 0, 
                            "assoc": 1, 
                            "cxx_class": "SetAssociative", 
                            "path": "system.cpu16.dcache.tags.indexing_policy", 
                            "entry_size": 128, 
                            "type": "SetAssociative", 
                            "size": 8192
                        }, 
                        "system": "system", 
                        "sequential_access": false, 
                        "assoc": 1, 
                        "power_model": [], 
                        "cxx_class": "BaseSetAssoc", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu16.dcache.tags", 
                        "entry_size": 128, 
                        "block_size": 128, 
                        "type": "BaseSetAssoc", 
                        "size": 8192
                    }, 
                    "tgts_per_mshr": 20, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "compressor": null, 
                    "is_read_only": false, 
                    "warmup_percentage": 0, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu16.dcache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "dcache", 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "p_state_clk_gate_bins": 20, 
                    "sequential_access": false, 
                    "assoc": 1
                }, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 1052672, 
                        "sve_vl_se": 1, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "impdef_nop": false, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu16.isa", 
                        "id_aa64isar0_el1": 0, 
                        "decoderFlavour": "Generic", 
                        "id_aa64mmfr2_el1": 0, 
                        "name": "isa", 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "midr": 0
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu16.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }, 
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.cpu17.itb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.cpu17.itb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.cpu17.itb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.cpu17.itb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu17.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[64]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu17.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "power_gating_on_idle": false, 
                "icache": {
                    "replacement_policy": {
                        "eventq_index": 0, 
                        "path": "system.cpu17.icache.replacement_policy", 
                        "type": "LRURP", 
                        "name": "replacement_policy", 
                        "cxx_class": "LRURP"
                    }, 
                    "cpu_side": {
                        "peer": "system.cpu17.icache_port", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "write_allocator": null, 
                    "size": 79872, 
                    "type": "Cache", 
                    "clk_domain": "system.cpu02.clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.membus.slave[62]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "mshrs": 4, 
                    "writeback_clean": true, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "tag_latency": 2, 
                        "replacement_policy": "system.cpu17.icache.replacement_policy", 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "warmup_percentage": 0, 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "indexing_policy": {
                            "name": "indexing_policy", 
                            "eventq_index": 0, 
                            "assoc": 39, 
                            "cxx_class": "SetAssociative", 
                            "path": "system.cpu17.icache.tags.indexing_policy", 
                            "entry_size": 128, 
                            "type": "SetAssociative", 
                            "size": 79872
                        }, 
                        "system": "system", 
                        "sequential_access": false, 
                        "assoc": 39, 
                        "power_model": [], 
                        "cxx_class": "BaseSetAssoc", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu17.icache.tags", 
                        "entry_size": 128, 
                        "block_size": 128, 
                        "type": "BaseSetAssoc", 
                        "size": 79872
                    }, 
                    "tgts_per_mshr": 20, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "compressor": null, 
                    "is_read_only": true, 
                    "warmup_percentage": 0, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu17.icache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "icache", 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "p_state_clk_gate_bins": 20, 
                    "sequential_access": false, 
                    "assoc": 39
                }, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "AtomicSimpleCPU", 
                "system": "system", 
                "clk_domain": "system.cpu02.clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 17, 
                "width": 1, 
                "checker": null, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "do_quiesce": true, 
                "type": "AtomicSimpleCPU", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu17.icache.cpu_side", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "p_state_clk_gate_bins": 20, 
                "p_state_clk_gate_min": 1000, 
                "syscallRetryLatency": 10000, 
                "interrupts": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu17.interrupts", 
                        "type": "ArmInterrupts", 
                        "name": "interrupts", 
                        "cxx_class": "ArmISA::Interrupts"
                    }
                ], 
                "dcache_port": {
                    "peer": "system.cpu17.dcache.cpu_side", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "socket_id": 0, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "simulate_data_stalls": false, 
                "path": "system.cpu17", 
                "pwr_gating_latency": 300, 
                "switched_out": false, 
                "workload": [
                    "system.cpu01.workload"
                ], 
                "name": "cpu17", 
                "wait_for_remote_gdb": false, 
                "dtb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.cpu17.dtb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu02.clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.cpu17.dtb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.cpu17.dtb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.cpu17.dtb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu17.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[65]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu17.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 2000000000, 
                "simulate_inst_stalls": false, 
                "progress_interval": 0, 
                "branchPred": null, 
                "dcache": {
                    "replacement_policy": {
                        "eventq_index": 0, 
                        "path": "system.cpu17.dcache.replacement_policy", 
                        "type": "LRURP", 
                        "name": "replacement_policy", 
                        "cxx_class": "LRURP"
                    }, 
                    "cpu_side": {
                        "peer": "system.cpu17.dcache_port", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "write_allocator": null, 
                    "size": 8192, 
                    "type": "Cache", 
                    "clk_domain": "system.cpu02.clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.membus.slave[63]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "mshrs": 4, 
                    "writeback_clean": false, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "tag_latency": 2, 
                        "replacement_policy": "system.cpu17.dcache.replacement_policy", 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "warmup_percentage": 0, 
                        "clk_domain": "system.cpu02.clk_domain", 
                        "indexing_policy": {
                            "name": "indexing_policy", 
                            "eventq_index": 0, 
                            "assoc": 1, 
                            "cxx_class": "SetAssociative", 
                            "path": "system.cpu17.dcache.tags.indexing_policy", 
                            "entry_size": 128, 
                            "type": "SetAssociative", 
                            "size": 8192
                        }, 
                        "system": "system", 
                        "sequential_access": false, 
                        "assoc": 1, 
                        "power_model": [], 
                        "cxx_class": "BaseSetAssoc", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu17.dcache.tags", 
                        "entry_size": 128, 
                        "block_size": 128, 
                        "type": "BaseSetAssoc", 
                        "size": 8192
                    }, 
                    "tgts_per_mshr": 20, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "compressor": null, 
                    "is_read_only": false, 
                    "warmup_percentage": 0, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu17.dcache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "dcache", 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "p_state_clk_gate_bins": 20, 
                    "sequential_access": false, 
                    "assoc": 1
                }, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 1052672, 
                        "sve_vl_se": 1, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "impdef_nop": false, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu17.isa", 
                        "id_aa64isar0_el1": 0, 
                        "decoderFlavour": "Generic", 
                        "id_aa64mmfr2_el1": 0, 
                        "name": "isa", 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "midr": 0
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu17.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }, 
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.cpu18.itb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu_clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.cpu18.itb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.cpu18.itb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.cpu18.itb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu18.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.tol2bus.slave[10]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu18.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "power_gating_on_idle": false, 
                "icache": {
                    "replacement_policy": {
                        "eventq_index": 0, 
                        "path": "system.cpu18.icache.replacement_policy", 
                        "type": "LRURP", 
                        "name": "replacement_policy", 
                        "cxx_class": "LRURP"
                    }, 
                    "cpu_side": {
                        "peer": "system.cpu18.icache_port", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "write_allocator": null, 
                    "size": 79872, 
                    "type": "Cache", 
                    "clk_domain": "system.cpu_clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.tol2bus.slave[8]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "mshrs": 4, 
                    "writeback_clean": true, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "tag_latency": 2, 
                        "replacement_policy": "system.cpu18.icache.replacement_policy", 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "warmup_percentage": 0, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "indexing_policy": {
                            "name": "indexing_policy", 
                            "eventq_index": 0, 
                            "assoc": 39, 
                            "cxx_class": "SetAssociative", 
                            "path": "system.cpu18.icache.tags.indexing_policy", 
                            "entry_size": 128, 
                            "type": "SetAssociative", 
                            "size": 79872
                        }, 
                        "system": "system", 
                        "sequential_access": false, 
                        "assoc": 39, 
                        "power_model": [], 
                        "cxx_class": "BaseSetAssoc", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu18.icache.tags", 
                        "entry_size": 128, 
                        "block_size": 128, 
                        "type": "BaseSetAssoc", 
                        "size": 79872
                    }, 
                    "tgts_per_mshr": 20, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "compressor": null, 
                    "is_read_only": true, 
                    "warmup_percentage": 0, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu18.icache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "icache", 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "p_state_clk_gate_bins": 20, 
                    "sequential_access": false, 
                    "assoc": 39
                }, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "AtomicSimpleCPU", 
                "system": "system", 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 18, 
                "width": 1, 
                "checker": null, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "do_quiesce": true, 
                "type": "AtomicSimpleCPU", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu18.icache.cpu_side", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "p_state_clk_gate_bins": 20, 
                "p_state_clk_gate_min": 1000, 
                "syscallRetryLatency": 10000, 
                "interrupts": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu18.interrupts", 
                        "type": "ArmInterrupts", 
                        "name": "interrupts", 
                        "cxx_class": "ArmISA::Interrupts"
                    }
                ], 
                "dcache_port": {
                    "peer": "system.cpu18.dcache.cpu_side", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "socket_id": 0, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "simulate_data_stalls": false, 
                "path": "system.cpu18", 
                "pwr_gating_latency": 300, 
                "switched_out": false, 
                "workload": [
                    {
                        "uid": 100, 
                        "pid": 118, 
                        "kvmInSE": false, 
                        "cxx_class": "Process", 
                        "executable": "/users/yangzhou/NetBricks-GEM5/target/aarch64-unknown-linux-gnu/release/nat-tcp-v4", 
                        "drivers": [], 
                        "system": "system", 
                        "gid": 100, 
                        "eventq_index": 0, 
                        "env": [], 
                        "maxStackSize": 67108864, 
                        "ppid": 0, 
                        "type": "Process", 
                        "cwd": "/users/yangzhou/gem5", 
                        "pgid": 100, 
                        "simpoint": 0, 
                        "euid": 100, 
                        "input": "cin", 
                        "path": "system.cpu18.workload", 
                        "name": "workload", 
                        "cmd": [
                            "nat-tcp-v4"
                        ], 
                        "errout": "cerr", 
                        "useArchPT": false, 
                        "egid": 100, 
                        "release": "5.1.0", 
                        "output": "cout"
                    }
                ], 
                "name": "cpu18", 
                "wait_for_remote_gdb": false, 
                "dtb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.cpu18.dtb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu_clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.cpu18.dtb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.cpu18.dtb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.cpu18.dtb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu18.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.tol2bus.slave[11]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu18.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 2000000000, 
                "simulate_inst_stalls": false, 
                "progress_interval": 0, 
                "branchPred": null, 
                "dcache": {
                    "replacement_policy": {
                        "eventq_index": 0, 
                        "path": "system.cpu18.dcache.replacement_policy", 
                        "type": "LRURP", 
                        "name": "replacement_policy", 
                        "cxx_class": "LRURP"
                    }, 
                    "cpu_side": {
                        "peer": "system.cpu18.dcache_port", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "write_allocator": null, 
                    "size": 32768, 
                    "type": "Cache", 
                    "clk_domain": "system.cpu_clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.tol2bus.slave[9]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "mshrs": 4, 
                    "writeback_clean": false, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "tag_latency": 2, 
                        "replacement_policy": "system.cpu18.dcache.replacement_policy", 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "warmup_percentage": 0, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "indexing_policy": {
                            "name": "indexing_policy", 
                            "eventq_index": 0, 
                            "assoc": 32, 
                            "cxx_class": "SetAssociative", 
                            "path": "system.cpu18.dcache.tags.indexing_policy", 
                            "entry_size": 128, 
                            "type": "SetAssociative", 
                            "size": 32768
                        }, 
                        "system": "system", 
                        "sequential_access": false, 
                        "assoc": 32, 
                        "power_model": [], 
                        "cxx_class": "BaseSetAssoc", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu18.dcache.tags", 
                        "entry_size": 128, 
                        "block_size": 128, 
                        "type": "BaseSetAssoc", 
                        "size": 32768
                    }, 
                    "tgts_per_mshr": 20, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "compressor": null, 
                    "is_read_only": false, 
                    "warmup_percentage": 0, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu18.dcache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "dcache", 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "p_state_clk_gate_bins": 20, 
                    "sequential_access": false, 
                    "assoc": 32
                }, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 1052672, 
                        "sve_vl_se": 1, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "impdef_nop": false, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu18.isa", 
                        "id_aa64isar0_el1": 0, 
                        "decoderFlavour": "Generic", 
                        "id_aa64mmfr2_el1": 0, 
                        "name": "isa", 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "midr": 0
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu18.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }, 
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.cpu19.itb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu_clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.cpu19.itb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.cpu19.itb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.cpu19.itb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu19.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.tol2bus.slave[14]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu19.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "power_gating_on_idle": false, 
                "icache": {
                    "replacement_policy": {
                        "eventq_index": 0, 
                        "path": "system.cpu19.icache.replacement_policy", 
                        "type": "LRURP", 
                        "name": "replacement_policy", 
                        "cxx_class": "LRURP"
                    }, 
                    "cpu_side": {
                        "peer": "system.cpu19.icache_port", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "write_allocator": null, 
                    "size": 79872, 
                    "type": "Cache", 
                    "clk_domain": "system.cpu_clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.tol2bus.slave[12]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "mshrs": 4, 
                    "writeback_clean": true, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "tag_latency": 2, 
                        "replacement_policy": "system.cpu19.icache.replacement_policy", 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "warmup_percentage": 0, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "indexing_policy": {
                            "name": "indexing_policy", 
                            "eventq_index": 0, 
                            "assoc": 39, 
                            "cxx_class": "SetAssociative", 
                            "path": "system.cpu19.icache.tags.indexing_policy", 
                            "entry_size": 128, 
                            "type": "SetAssociative", 
                            "size": 79872
                        }, 
                        "system": "system", 
                        "sequential_access": false, 
                        "assoc": 39, 
                        "power_model": [], 
                        "cxx_class": "BaseSetAssoc", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu19.icache.tags", 
                        "entry_size": 128, 
                        "block_size": 128, 
                        "type": "BaseSetAssoc", 
                        "size": 79872
                    }, 
                    "tgts_per_mshr": 20, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "compressor": null, 
                    "is_read_only": true, 
                    "warmup_percentage": 0, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu19.icache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "icache", 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "p_state_clk_gate_bins": 20, 
                    "sequential_access": false, 
                    "assoc": 39
                }, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "AtomicSimpleCPU", 
                "system": "system", 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 19, 
                "width": 1, 
                "checker": null, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "do_quiesce": true, 
                "type": "AtomicSimpleCPU", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu19.icache.cpu_side", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "p_state_clk_gate_bins": 20, 
                "p_state_clk_gate_min": 1000, 
                "syscallRetryLatency": 10000, 
                "interrupts": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu19.interrupts", 
                        "type": "ArmInterrupts", 
                        "name": "interrupts", 
                        "cxx_class": "ArmISA::Interrupts"
                    }
                ], 
                "dcache_port": {
                    "peer": "system.cpu19.dcache.cpu_side", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "socket_id": 0, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "simulate_data_stalls": false, 
                "path": "system.cpu19", 
                "pwr_gating_latency": 300, 
                "switched_out": false, 
                "workload": [
                    {
                        "uid": 100, 
                        "pid": 119, 
                        "kvmInSE": false, 
                        "cxx_class": "Process", 
                        "executable": "/users/yangzhou/NetBricks-GEM5/target/aarch64-unknown-linux-gnu/release/lpm", 
                        "drivers": [], 
                        "system": "system", 
                        "gid": 100, 
                        "eventq_index": 0, 
                        "env": [], 
                        "maxStackSize": 67108864, 
                        "ppid": 0, 
                        "type": "Process", 
                        "cwd": "/users/yangzhou/gem5", 
                        "pgid": 100, 
                        "simpoint": 0, 
                        "euid": 100, 
                        "input": "cin", 
                        "path": "system.cpu19.workload", 
                        "name": "workload", 
                        "cmd": [
                            "lpm"
                        ], 
                        "errout": "cerr", 
                        "useArchPT": false, 
                        "egid": 100, 
                        "release": "5.1.0", 
                        "output": "cout"
                    }
                ], 
                "name": "cpu19", 
                "wait_for_remote_gdb": false, 
                "dtb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.cpu19.dtb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu_clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.cpu19.dtb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.cpu19.dtb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.cpu19.dtb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu19.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.tol2bus.slave[15]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu19.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 2000000000, 
                "simulate_inst_stalls": false, 
                "progress_interval": 0, 
                "branchPred": null, 
                "dcache": {
                    "replacement_policy": {
                        "eventq_index": 0, 
                        "path": "system.cpu19.dcache.replacement_policy", 
                        "type": "LRURP", 
                        "name": "replacement_policy", 
                        "cxx_class": "LRURP"
                    }, 
                    "cpu_side": {
                        "peer": "system.cpu19.dcache_port", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "write_allocator": null, 
                    "size": 32768, 
                    "type": "Cache", 
                    "clk_domain": "system.cpu_clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.tol2bus.slave[13]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "mshrs": 4, 
                    "writeback_clean": false, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "tag_latency": 2, 
                        "replacement_policy": "system.cpu19.dcache.replacement_policy", 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "warmup_percentage": 0, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "indexing_policy": {
                            "name": "indexing_policy", 
                            "eventq_index": 0, 
                            "assoc": 32, 
                            "cxx_class": "SetAssociative", 
                            "path": "system.cpu19.dcache.tags.indexing_policy", 
                            "entry_size": 128, 
                            "type": "SetAssociative", 
                            "size": 32768
                        }, 
                        "system": "system", 
                        "sequential_access": false, 
                        "assoc": 32, 
                        "power_model": [], 
                        "cxx_class": "BaseSetAssoc", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu19.dcache.tags", 
                        "entry_size": 128, 
                        "block_size": 128, 
                        "type": "BaseSetAssoc", 
                        "size": 32768
                    }, 
                    "tgts_per_mshr": 20, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "compressor": null, 
                    "is_read_only": false, 
                    "warmup_percentage": 0, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu19.dcache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "dcache", 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "p_state_clk_gate_bins": 20, 
                    "sequential_access": false, 
                    "assoc": 32
                }, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 1052672, 
                        "sve_vl_se": 1, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "impdef_nop": false, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu19.isa", 
                        "id_aa64isar0_el1": 0, 
                        "decoderFlavour": "Generic", 
                        "id_aa64mmfr2_el1": 0, 
                        "name": "isa", 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "midr": 0
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu19.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }
        ], 
        "multi_thread": false, 
        "l2": {
            "replacement_policy": {
                "eventq_index": 0, 
                "path": "system.l2.replacement_policy", 
                "type": "LRURP", 
                "name": "replacement_policy", 
                "cxx_class": "LRURP"
            }, 
            "cpu_side": {
                "peer": "system.tol2bus.master[0]", 
                "is_source": "False", 
                "role": "GEM5 RESPONDER"
            }, 
            "clusivity": "mostly_incl", 
            "prefetcher": null, 
            "system": "system", 
            "write_buffers": 8, 
            "response_latency": 20, 
            "cxx_class": "Cache", 
            "write_allocator": null, 
            "size": 4194304, 
            "type": "Cache", 
            "clk_domain": "system.cpu_clk_domain", 
            "max_miss_count": 0, 
            "eventq_index": 0, 
            "default_p_state": "UNDEFINED", 
            "p_state_clk_gate_max": 1000000000000, 
            "mem_side": {
                "peer": "system.membus.slave[1]", 
                "is_source": "True", 
                "role": "GEM5 REQUESTER"
            }, 
            "mshrs": 20, 
            "writeback_clean": false, 
            "p_state_clk_gate_min": 1000, 
            "tags": {
                "tag_latency": 20, 
                "replacement_policy": "system.l2.replacement_policy", 
                "name": "tags", 
                "p_state_clk_gate_min": 1000, 
                "eventq_index": 0, 
                "p_state_clk_gate_bins": 20, 
                "default_p_state": "UNDEFINED", 
                "warmup_percentage": 0, 
                "clk_domain": "system.cpu_clk_domain", 
                "indexing_policy": {
                    "name": "indexing_policy", 
                    "eventq_index": 0, 
                    "assoc": 16, 
                    "cxx_class": "SetAssociative", 
                    "path": "system.l2.tags.indexing_policy", 
                    "entry_size": 128, 
                    "type": "SetAssociative", 
                    "size": 4194304
                }, 
                "system": "system", 
                "sequential_access": false, 
                "assoc": 16, 
                "power_model": [], 
                "cxx_class": "BaseSetAssoc", 
                "p_state_clk_gate_max": 1000000000000, 
                "path": "system.l2.tags", 
                "entry_size": 128, 
                "block_size": 128, 
                "type": "BaseSetAssoc", 
                "size": 4194304
            }, 
            "tgts_per_mshr": 12, 
            "demand_mshr_reserve": 1, 
            "power_model": [], 
            "compressor": null, 
            "is_read_only": false, 
            "warmup_percentage": 0, 
            "prefetch_on_access": false, 
            "path": "system.l2", 
            "data_latency": 20, 
            "tag_latency": 20, 
            "name": "l2", 
            "addr_ranges": [
                "0:18446744073709551615"
            ], 
            "p_state_clk_gate_bins": 20, 
            "sequential_access": false, 
            "assoc": 16
        }, 
        "cpu_voltage_domain": {
            "name": "cpu_voltage_domain", 
            "eventq_index": 0, 
            "voltage": [
                1.0
            ], 
            "cxx_class": "VoltageDomain", 
            "path": "system.cpu_voltage_domain", 
            "type": "VoltageDomain"
        }, 
        "mem_ctrls": [
            {
                "dll": true, 
                "max_accesses_per_row": 16, 
                "static_backend_latency": 10000, 
                "IDD62": 0.0, 
                "tCCD_L": 0, 
                "IDD2P1": 0.032, 
                "IDD2P0": 0.0, 
                "IDD4W2": 0.0, 
                "tCS": 2500, 
                "power_model": [], 
                "qos_priority_escalation": false, 
                "tCL": 13750, 
                "tCK": 1250, 
                "tBURST": 5000, 
                "IDD3P0": 0.0, 
                "IDD3P1": 0.038, 
                "name": "mem_ctrls0", 
                "device_size": 536870912, 
                "tREFI": 7800000, 
                "qos_policy": null, 
                "tXPDLL": 0, 
                "tRFC": 260000, 
                "qos_priorities": 1, 
                "IDD52": 0.0, 
                "write_low_thresh_perc": 50, 
                "write_buffer_size": 64, 
                "VDD": 1.5, 
                "write_high_thresh_perc": 85, 
                "IDD2N2": 0.0, 
                "port": {
                    "peer": "system.membus.master[0]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "IDD4R": 0.157, 
                "IDD4W": 0.125, 
                "tWR": 15000, 
                "banks_per_rank": 8, 
                "p_state_clk_gate_max": 1000000000000, 
                "VDD2": 0.0, 
                "qos_masters": [
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    ""
                ], 
                "p_state_clk_gate_min": 1000, 
                "ranks_per_channel": 2, 
                "qos_q_policy": "fifo", 
                "tRAS": 35000, 
                "static_frontend_latency": 10000, 
                "devices_per_rank": 8, 
                "range": "0:274877906944:0:1048704", 
                "mem_sched_policy": "frfcfs", 
                "IDD2P12": 0.0, 
                "device_rowbuffer_size": 1024, 
                "activation_limit": 4, 
                "tWTR": 7500, 
                "enable_dram_powerdown": false, 
                "qos_syncro_scheduler": false, 
                "path": "system.mem_ctrls0", 
                "bank_groups_per_rank": 0, 
                "IDD2N": 0.032, 
                "qos_turnaround_policy": null, 
                "in_addr_map": true, 
                "tRTW": 2500, 
                "burst_length": 8, 
                "tRTP": 7500, 
                "eventq_index": 0, 
                "IDD2P02": 0.0, 
                "default_p_state": "UNDEFINED", 
                "addr_mapping": "RoRaBaCoCh", 
                "type": "DRAMCtrl", 
                "IDD3P02": 0.0, 
                "conf_table_reported": true, 
                "tXS": 270000, 
                "tXP": 6000, 
                "IDD3N": 0.038, 
                "tCCD_L_WR": 0, 
                "kvm_map": true, 
                "tXAW": 30000, 
                "IDD3P12": 0.0, 
                "IDD3N2": 0.0, 
                "device_bus_width": 8, 
                "cxx_class": "DRAMCtrl", 
                "null": false, 
                "tRRD_L": 0, 
                "tRRD": 6000, 
                "clk_domain": "system.clk_domain", 
                "IDD6": 0.02, 
                "IDD5": 0.23500000000000001, 
                "tRCD": 13750, 
                "IDD0": 0.055, 
                "min_writes_per_switch": 16, 
                "IDD02": 0.0, 
                "page_policy": "open_adaptive", 
                "read_buffer_size": 32, 
                "IDD4R2": 0.0, 
                "tXSDLL": 0, 
                "p_state_clk_gate_bins": 20, 
                "tRP": 13750
            }, 
            {
                "dll": true, 
                "max_accesses_per_row": 16, 
                "static_backend_latency": 10000, 
                "IDD62": 0.0, 
                "tCCD_L": 0, 
                "IDD2P1": 0.032, 
                "IDD2P0": 0.0, 
                "IDD4W2": 0.0, 
                "tCS": 2500, 
                "power_model": [], 
                "qos_priority_escalation": false, 
                "tCL": 13750, 
                "tCK": 1250, 
                "tBURST": 5000, 
                "IDD3P0": 0.0, 
                "IDD3P1": 0.038, 
                "name": "mem_ctrls1", 
                "device_size": 536870912, 
                "tREFI": 7800000, 
                "qos_policy": null, 
                "tXPDLL": 0, 
                "tRFC": 260000, 
                "qos_priorities": 1, 
                "IDD52": 0.0, 
                "write_low_thresh_perc": 50, 
                "write_buffer_size": 64, 
                "VDD": 1.5, 
                "write_high_thresh_perc": 85, 
                "IDD2N2": 0.0, 
                "port": {
                    "peer": "system.membus.master[1]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "IDD4R": 0.157, 
                "IDD4W": 0.125, 
                "tWR": 15000, 
                "banks_per_rank": 8, 
                "p_state_clk_gate_max": 1000000000000, 
                "VDD2": 0.0, 
                "qos_masters": [
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    ""
                ], 
                "p_state_clk_gate_min": 1000, 
                "ranks_per_channel": 2, 
                "qos_q_policy": "fifo", 
                "tRAS": 35000, 
                "static_frontend_latency": 10000, 
                "devices_per_rank": 8, 
                "range": "0:274877906944:1:1048704", 
                "mem_sched_policy": "frfcfs", 
                "IDD2P12": 0.0, 
                "device_rowbuffer_size": 1024, 
                "activation_limit": 4, 
                "tWTR": 7500, 
                "enable_dram_powerdown": false, 
                "qos_syncro_scheduler": false, 
                "path": "system.mem_ctrls1", 
                "bank_groups_per_rank": 0, 
                "IDD2N": 0.032, 
                "qos_turnaround_policy": null, 
                "in_addr_map": true, 
                "tRTW": 2500, 
                "burst_length": 8, 
                "tRTP": 7500, 
                "eventq_index": 0, 
                "IDD2P02": 0.0, 
                "default_p_state": "UNDEFINED", 
                "addr_mapping": "RoRaBaCoCh", 
                "type": "DRAMCtrl", 
                "IDD3P02": 0.0, 
                "conf_table_reported": true, 
                "tXS": 270000, 
                "tXP": 6000, 
                "IDD3N": 0.038, 
                "tCCD_L_WR": 0, 
                "kvm_map": true, 
                "tXAW": 30000, 
                "IDD3P12": 0.0, 
                "IDD3N2": 0.0, 
                "device_bus_width": 8, 
                "cxx_class": "DRAMCtrl", 
                "null": false, 
                "tRRD_L": 0, 
                "tRRD": 6000, 
                "clk_domain": "system.clk_domain", 
                "IDD6": 0.02, 
                "IDD5": 0.23500000000000001, 
                "tRCD": 13750, 
                "IDD0": 0.055, 
                "min_writes_per_switch": 16, 
                "IDD02": 0.0, 
                "page_policy": "open_adaptive", 
                "read_buffer_size": 32, 
                "IDD4R2": 0.0, 
                "tXSDLL": 0, 
                "p_state_clk_gate_bins": 20, 
                "tRP": 13750
            }
        ], 
        "exit_on_work_items": false, 
        "work_item_id": -1, 
        "num_work_ids": 16
    }, 
    "time_sync_period": 100000000000, 
    "eventq_index": 0, 
    "time_sync_spin_threshold": 100000000, 
    "cxx_class": "Root", 
    "path": "root", 
    "time_sync_enable": false, 
    "type": "Root", 
    "full_system": false
}