
*** Running vivado
    with args -log AXI4_LITE_I2C_PERIPH_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AXI4_LITE_I2C_PERIPH_wrapper.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source AXI4_LITE_I2C_PERIPH_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1103.707 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/fpga_harman/ip_repo/AXI4_LITE_I2C_PERIPH_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/fpga_harman/ip_repo/axi4_lite_spi_master_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.cache/ip 
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1103.707 ; gain = 0.000
Command: synth_design -top AXI4_LITE_I2C_PERIPH_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25788
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 1103.707 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'AXI4_LITE_I2C_PERIPH_wrapper' [C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/hdl/AXI4_LITE_I2C_PERIPH_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'AXI4_LITE_I2C_PERIPH' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/synth/AXI4_LITE_I2C_PERIPH.v:13]
INFO: [Synth 8-6157] synthesizing module 'AXI4_LITE_I2C_PERIPH_AXI4_LITE_I2C_PERIPH_0_0' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_AXI4_LITE_I2C_PERIPH_0_0/synth/AXI4_LITE_I2C_PERIPH_AXI4_LITE_I2C_PERIPH_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'AXI4_LITE_I2C_PERIPH_v1_0' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ba7e/hdl/AXI4_LITE_I2C_PERIPH_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ba7e/hdl/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI' (1#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ba7e/hdl/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'I2C_Master' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ba7e/src/I2C_Master.v:23]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter HOLD bound to: 1 - type: integer 
	Parameter START1 bound to: 2 - type: integer 
	Parameter START2 bound to: 3 - type: integer 
	Parameter WDATA1 bound to: 4 - type: integer 
	Parameter WDATA2 bound to: 5 - type: integer 
	Parameter WDATA3 bound to: 6 - type: integer 
	Parameter WDATA4 bound to: 7 - type: integer 
	Parameter RDATA1 bound to: 8 - type: integer 
	Parameter RDATA2 bound to: 9 - type: integer 
	Parameter RDATA3 bound to: 10 - type: integer 
	Parameter RDATA4 bound to: 11 - type: integer 
	Parameter ACK1 bound to: 12 - type: integer 
	Parameter ACK2 bound to: 13 - type: integer 
	Parameter ACK3 bound to: 14 - type: integer 
	Parameter ACK4 bound to: 15 - type: integer 
	Parameter SEND_ACK1 bound to: 16 - type: integer 
	Parameter SEND_ACK2 bound to: 17 - type: integer 
	Parameter SEND_ACK3 bound to: 18 - type: integer 
	Parameter SEND_ACK4 bound to: 19 - type: integer 
	Parameter STOP1 bound to: 20 - type: integer 
	Parameter STOP2 bound to: 21 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ba7e/src/I2C_Master.v:94]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Master' (2#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ba7e/src/I2C_Master.v:23]
INFO: [Synth 8-6155] done synthesizing module 'AXI4_LITE_I2C_PERIPH_v1_0' (3#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ba7e/hdl/AXI4_LITE_I2C_PERIPH_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'AXI4_LITE_I2C_PERIPH_AXI4_LITE_I2C_PERIPH_0_0' (4#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_AXI4_LITE_I2C_PERIPH_0_0/synth/AXI4_LITE_I2C_PERIPH_AXI4_LITE_I2C_PERIPH_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'AXI4_LITE_I2C_PERIPH_axi4_lite_spi_master_0_0' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_axi4_lite_spi_master_0_0/synth/AXI4_LITE_I2C_PERIPH_axi4_lite_spi_master_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_spi_v1_0' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/6836/hdl/axi4_lite_spi_master_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_spi_v1_0_S00_AXI' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/6836/hdl/axi4_lite_spi_master_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/6836/hdl/axi4_lite_spi_master_v1_0_S00_AXI.v:234]
INFO: [Synth 8-226] default block is never used [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/6836/hdl/axi4_lite_spi_master_v1_0_S00_AXI.v:375]
INFO: [Synth 8-6155] done synthesizing module 'axi_spi_v1_0_S00_AXI' (5#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/6836/hdl/axi4_lite_spi_master_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'SPI_Master' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/6836/hdl/axi4_lite_spi_master_v1_0.v:110]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter CP_DELAY bound to: 1 - type: integer 
	Parameter CP0 bound to: 2 - type: integer 
	Parameter CP1 bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SPI_Master' (6#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/6836/hdl/axi4_lite_spi_master_v1_0.v:110]
INFO: [Synth 8-6155] done synthesizing module 'axi_spi_v1_0' (7#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/6836/hdl/axi4_lite_spi_master_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'AXI4_LITE_I2C_PERIPH_axi4_lite_spi_master_0_0' (8#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_axi4_lite_spi_master_0_0/synth/AXI4_LITE_I2C_PERIPH_axi4_lite_spi_master_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'AXI4_LITE_I2C_PERIPH_axi_gpio_0_0' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_axi_gpio_0_0/synth/AXI4_LITE_I2C_PERIPH_axi_gpio_0_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 4 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/4318/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_axi_gpio_0_0/synth/AXI4_LITE_I2C_PERIPH_axi_gpio_0_0.vhd:169]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/4318/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 4 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (9#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (9#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (9#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (9#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (10#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (11#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (12#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/4318/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 4 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 4 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-226] default block is never used [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/4318/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 4 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (13#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (14#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/4318/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (15#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/4318/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'AXI4_LITE_I2C_PERIPH_axi_gpio_0_0' (16#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_axi_gpio_0_0/synth/AXI4_LITE_I2C_PERIPH_axi_gpio_0_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'AXI4_LITE_I2C_PERIPH_axi_uartlite_0_0' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_axi_uartlite_0_0/synth/AXI4_LITE_I2C_PERIPH_axi_uartlite_0_0.vhd:86]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 115200 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_uartlite' declared at 'c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/5edb/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2128' bound to instance 'U0' of component 'axi_uartlite' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_axi_uartlite_0_0/synth/AXI4_LITE_I2C_PERIPH_axi_uartlite_0_0.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_uartlite' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/5edb/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2190]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 115200 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uartlite_core' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/5edb/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1650]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_BAUDRATE bound to: 115200 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'baudrate' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/5edb/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1453]
	Parameter C_RATIO bound to: 54 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'baudrate' (17#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/5edb/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1453]
INFO: [Synth 8-638] synthesizing module 'uartlite_rx' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/5edb/hdl/axi_uartlite_v2_0_vh_rfs.vhd:927]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (17#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (18#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (19#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (20#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (21#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'uartlite_rx' (22#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/5edb/hdl/axi_uartlite_v2_0_vh_rfs.vhd:927]
INFO: [Synth 8-638] synthesizing module 'uartlite_tx' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/5edb/hdl/axi_uartlite_v2_0_vh_rfs.vhd:408]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uartlite_tx' (23#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/5edb/hdl/axi_uartlite_v2_0_vh_rfs.vhd:408]
INFO: [Synth 8-256] done synthesizing module 'uartlite_core' (24#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/5edb/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1650]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000001111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 4 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (24#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (24#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (24#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_uartlite' (25#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/5edb/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2190]
INFO: [Synth 8-256] done synthesizing module 'AXI4_LITE_I2C_PERIPH_axi_uartlite_0_0' (26#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_axi_uartlite_0_0/synth/AXI4_LITE_I2C_PERIPH_axi_uartlite_0_0.vhd:86]
WARNING: [Synth 8-7071] port 'interrupt' of module 'AXI4_LITE_I2C_PERIPH_axi_uartlite_0_0' is unconnected for instance 'axi_uartlite_0' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/synth/AXI4_LITE_I2C_PERIPH.v:255]
WARNING: [Synth 8-7023] instance 'axi_uartlite_0' of module 'AXI4_LITE_I2C_PERIPH_axi_uartlite_0_0' has 22 connections declared, but only 21 given [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/synth/AXI4_LITE_I2C_PERIPH.v:255]
INFO: [Synth 8-6157] synthesizing module 'AXI4_LITE_I2C_PERIPH_clk_wiz_1_0' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_clk_wiz_1_0/AXI4_LITE_I2C_PERIPH_clk_wiz_1_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_clk_wiz' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_clk_wiz_1_0/AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (27#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39998]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (28#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39998]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (29#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_clk_wiz' (30#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_clk_wiz_1_0/AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'AXI4_LITE_I2C_PERIPH_clk_wiz_1_0' (31#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_clk_wiz_1_0/AXI4_LITE_I2C_PERIPH_clk_wiz_1_0.v:70]
INFO: [Synth 8-638] synthesizing module 'AXI4_LITE_I2C_PERIPH_mdm_1_0' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_mdm_1_0/synth/AXI4_LITE_I2C_PERIPH_mdm_1_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_REVISION bound to: (null) - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM' declared at 'c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:12616' bound to instance 'U0' of component 'MDM' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_mdm_1_0/synth/AXI4_LITE_I2C_PERIPH_mdm_1_0.vhd:1656]
INFO: [Synth 8-638] synthesizing module 'MDM' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:14299]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_REVISION bound to: (null) - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_BSCANE2' declared at 'c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:321' bound to instance 'BSCAN_I' of component 'MB_BSCANE2' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:15905]
INFO: [Synth 8-638] synthesizing module 'MB_BSCANE2' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:345]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-113] binding component instance 'BSCANE2_I' to cell 'BSCANE2' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:355]
INFO: [Synth 8-256] done synthesizing module 'MB_BSCANE2' (32#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:345]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-3491] module 'MB_LUT1' declared at 'c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:1469' bound to instance 'LUT1_I' of component 'MB_LUT1' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:15923]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_19_MB_LUT1' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:1483]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter INIT bound to: 2'b10 
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'LUT1' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:1505]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_19_MB_LUT1' (33#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:1483]
	Parameter C_TARGET bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_BUFG' declared at 'c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:383' bound to instance 'BUFG_DRCK' of component 'MB_BUFG' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:16391]
INFO: [Synth 8-638] synthesizing module 'MB_BUFG' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:396]
	Parameter C_TARGET bound to: 2 - type: integer 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'BUFG' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:406]
INFO: [Synth 8-256] done synthesizing module 'MB_BUFG' (34#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:396]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM_Core' declared at 'c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:5734' bound to instance 'MDM_Core_I1' of component 'MDM_Core' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:16489]
INFO: [Synth 8-638] synthesizing module 'MDM_Core' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:6971]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at 'c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:297' bound to instance 'config_scan_reset_i' of component 'xil_scan_reset_control' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:7654]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_19_xil_scan_reset_control' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:306]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_19_xil_scan_reset_control' (35#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:306]
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at 'c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:297' bound to instance 'sel_n_reset_i' of component 'xil_scan_reset_control' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:7664]
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at 'c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:297' bound to instance 'shift_n_reset_i' of component 'xil_scan_reset_control' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:7674]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'JTAG_CONTROL' declared at 'c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:3017' bound to instance 'JTAG_CONTROL_I' of component 'JTAG_CONTROL' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:10365]
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:3290]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at 'c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:297' bound to instance 'config_with_scan_reset_i' of component 'xil_scan_reset_control' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:3599]
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at 'c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:297' bound to instance 'sel_with_scan_reset_i' of component 'xil_scan_reset_control' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:3607]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDC_1' declared at 'c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:682' bound to instance 'FDC_I' of component 'MB_FDC_1' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:3664]
INFO: [Synth 8-638] synthesizing module 'MB_FDC_1' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:698]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDC_1' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:719]
INFO: [Synth 8-256] done synthesizing module 'MB_FDC_1' (36#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:698]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE_1' declared at 'c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:741' bound to instance 'SYNC_FDRE' of component 'MB_FDRE_1' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:3674]
INFO: [Synth 8-638] synthesizing module 'MB_FDRE_1' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDRE_1' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:781]
INFO: [Synth 8-256] done synthesizing module 'MB_FDRE_1' (37#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:804' bound to instance 'SRL16E_1' of component 'MB_SRL16E' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:3868]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_19_MB_SRL16E' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:828]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:832]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_19_MB_SRL16E' (38#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:828]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010000111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:804' bound to instance 'SRL16E_2' of component 'MB_SRL16E' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:3886]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_19_MB_SRL16E__parameterized0' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:828]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010000111 
	Parameter INIT bound to: 16'b0100001010000111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:832]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_19_MB_SRL16E__parameterized0' (38#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:828]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:804' bound to instance 'SRL16E_ID_1' of component 'MB_SRL16E' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:3957]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_19_MB_SRL16E__parameterized1' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:828]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:832]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_19_MB_SRL16E__parameterized1' (38#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:828]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:804' bound to instance 'SRL16E_ID_2' of component 'MB_SRL16E' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:3975]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_19_MB_SRL16E__parameterized2' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:828]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:832]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_19_MB_SRL16E__parameterized2' (38#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:828]
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL' (39#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:3290]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core' (40#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:6971]
INFO: [Synth 8-256] done synthesizing module 'MDM' (41#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:14299]
INFO: [Synth 8-256] done synthesizing module 'AXI4_LITE_I2C_PERIPH_mdm_1_0' (42#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_mdm_1_0/synth/AXI4_LITE_I2C_PERIPH_mdm_1_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'AXI4_LITE_I2C_PERIPH_microblaze_0_0' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_microblaze_0_0/synth/AXI4_LITE_I2C_PERIPH_microblaze_0_0.vhd:116]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: AXI4_LITE_I2C_PERIPH_microblaze_0_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter G_TEMPLATE_LIST bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at 'c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/9285/hdl/microblaze_v11_0_vh_rfs.vhd:164117' bound to instance 'U0' of component 'MicroBlaze' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_microblaze_0_0/synth/AXI4_LITE_I2C_PERIPH_microblaze_0_0.vhd:810]
INFO: [Synth 8-256] done synthesizing module 'AXI4_LITE_I2C_PERIPH_microblaze_0_0' (94#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_microblaze_0_0/synth/AXI4_LITE_I2C_PERIPH_microblaze_0_0.vhd:116]
WARNING: [Synth 8-7071] port 'Interrupt_Ack' of module 'AXI4_LITE_I2C_PERIPH_microblaze_0_0' is unconnected for instance 'microblaze_0' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/synth/AXI4_LITE_I2C_PERIPH.v:295]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'AXI4_LITE_I2C_PERIPH_microblaze_0_0' has 52 connections declared, but only 51 given [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/synth/AXI4_LITE_I2C_PERIPH.v:295]
INFO: [Synth 8-6157] synthesizing module 'AXI4_LITE_I2C_PERIPH_microblaze_0_axi_periph_0' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/synth/AXI4_LITE_I2C_PERIPH.v:484]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_7OZDNA' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/synth/AXI4_LITE_I2C_PERIPH.v:1222]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_7OZDNA' (95#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/synth/AXI4_LITE_I2C_PERIPH.v:1222]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_B22K7Y' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/synth/AXI4_LITE_I2C_PERIPH.v:1368]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_B22K7Y' (96#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/synth/AXI4_LITE_I2C_PERIPH.v:1368]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_RLOLVQ' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/synth/AXI4_LITE_I2C_PERIPH.v:1500]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_RLOLVQ' (97#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/synth/AXI4_LITE_I2C_PERIPH.v:1500]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_QE0MA6' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/synth/AXI4_LITE_I2C_PERIPH.v:1632]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_QE0MA6' (98#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/synth/AXI4_LITE_I2C_PERIPH.v:1632]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1BX9EFO' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/synth/AXI4_LITE_I2C_PERIPH.v:2012]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1BX9EFO' (99#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/synth/AXI4_LITE_I2C_PERIPH.v:2012]
INFO: [Synth 8-6157] synthesizing module 'AXI4_LITE_I2C_PERIPH_xbar_0' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_xbar_0/synth/AXI4_LITE_I2C_PERIPH_xbar_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_23_axi_crossbar' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 256'b0000000000000000000000000000000001000100101000010000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010000000110000000000000000000000000000000000000000000000000000001000100101000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 128'b00000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_23_crossbar_sasd' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 256'b0000000000000000000000000000000001000100101000010000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010000000110000000000000000000000000000000000000000000000000000001000100101000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 256'b0000000000000000000000000000000001000100101000011111111111111111000000000000000000000000000000000100000000000000111111111111111100000000000000000000000000000000010000000110000011111111111111110000000000000000000000000000000001000100101000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 5 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 3 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 4'b0000 
	Parameter P_M_AXILITE_MASK bound to: 4'b0000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_23_addr_decoder' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_TARGETS bound to: 4 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 256'b0000000000000000000000000000000001000100101000010000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010000000110000000000000000000000000000000000000000000000000000001000100101000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 256'b0000000000000000000000000000000001000100101000011111111111111111000000000000000000000000000000000100000000000000111111111111111100000000000000000000000000000000010000000110000011111111111111110000000000000000000000000000000001000100101000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 5'b01111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (100#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (101#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000110000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (101#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (101#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (101#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_23_addr_decoder' (102#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_23_decerr_slave' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_23_decerr_slave' (103#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_23_addr_arbiter_sasd' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_23_addr_arbiter_sasd' (104#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_23_splitter' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_23_splitter' (105#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_23_splitter__parameterized0' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_23_splitter__parameterized0' (105#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (106#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (106#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (106#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice' (107#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (107#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_23_crossbar_sasd' (108#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_23_axi_crossbar' (109#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'AXI4_LITE_I2C_PERIPH_xbar_0' (110#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_xbar_0/synth/AXI4_LITE_I2C_PERIPH_xbar_0.v:59]
INFO: [Synth 8-6155] done synthesizing module 'AXI4_LITE_I2C_PERIPH_microblaze_0_axi_periph_0' (111#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/synth/AXI4_LITE_I2C_PERIPH.v:484]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_UVX7SU' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/synth/AXI4_LITE_I2C_PERIPH.v:1778]
INFO: [Synth 8-638] synthesizing module 'AXI4_LITE_I2C_PERIPH_dlmb_bram_if_cntlr_0' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_dlmb_bram_if_cntlr_0/synth/AXI4_LITE_I2C_PERIPH_dlmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3134' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_dlmb_bram_if_cntlr_0/synth/AXI4_LITE_I2C_PERIPH_dlmb_bram_if_cntlr_0.vhd:226]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3259]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2527' bound to instance 'lmb_mux_I' of component 'lmb_mux' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3511]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2614]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2110' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2681]
INFO: [Synth 8-638] synthesizing module 'pselect_mask' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask' (112#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (113#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2614]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (114#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3259]
INFO: [Synth 8-256] done synthesizing module 'AXI4_LITE_I2C_PERIPH_dlmb_bram_if_cntlr_0' (115#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_dlmb_bram_if_cntlr_0/synth/AXI4_LITE_I2C_PERIPH_dlmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'AXI4_LITE_I2C_PERIPH_dlmb_v10_0' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_dlmb_v10_0/synth/AXI4_LITE_I2C_PERIPH_dlmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/c2ed/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_dlmb_v10_0/synth/AXI4_LITE_I2C_PERIPH_dlmb_v10_0.vhd:165]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/c2ed/hdl/lmb_v10_v3_0_vh_rfs.vhd:141]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FDS' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13847' bound to instance 'POR_FF_I' of component 'FDS' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/c2ed/hdl/lmb_v10_v3_0_vh_rfs.vhd:171]
INFO: [Synth 8-6157] synthesizing module 'FDS' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13847]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FDS' (116#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13847]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (117#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/c2ed/hdl/lmb_v10_v3_0_vh_rfs.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'AXI4_LITE_I2C_PERIPH_dlmb_v10_0' (118#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_dlmb_v10_0/synth/AXI4_LITE_I2C_PERIPH_dlmb_v10_0.vhd:89]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'AXI4_LITE_I2C_PERIPH_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/synth/AXI4_LITE_I2C_PERIPH.v:1924]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'AXI4_LITE_I2C_PERIPH_dlmb_v10_0' has 25 connections declared, but only 24 given [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/synth/AXI4_LITE_I2C_PERIPH.v:1924]
INFO: [Synth 8-638] synthesizing module 'AXI4_LITE_I2C_PERIPH_ilmb_bram_if_cntlr_0' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_ilmb_bram_if_cntlr_0/synth/AXI4_LITE_I2C_PERIPH_ilmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3134' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_ilmb_bram_if_cntlr_0/synth/AXI4_LITE_I2C_PERIPH_ilmb_bram_if_cntlr_0.vhd:226]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3259]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2527' bound to instance 'lmb_mux_I' of component 'lmb_mux' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3511]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2614]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2110' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2681]
INFO: [Synth 8-638] synthesizing module 'pselect_mask__parameterized1' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask__parameterized1' (118#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (118#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2614]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (118#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3259]
INFO: [Synth 8-256] done synthesizing module 'AXI4_LITE_I2C_PERIPH_ilmb_bram_if_cntlr_0' (119#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_ilmb_bram_if_cntlr_0/synth/AXI4_LITE_I2C_PERIPH_ilmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'AXI4_LITE_I2C_PERIPH_ilmb_v10_0' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_ilmb_v10_0/synth/AXI4_LITE_I2C_PERIPH_ilmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/c2ed/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_ilmb_v10_0/synth/AXI4_LITE_I2C_PERIPH_ilmb_v10_0.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'AXI4_LITE_I2C_PERIPH_ilmb_v10_0' (120#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_ilmb_v10_0/synth/AXI4_LITE_I2C_PERIPH_ilmb_v10_0.vhd:89]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'AXI4_LITE_I2C_PERIPH_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/synth/AXI4_LITE_I2C_PERIPH.v:1970]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'AXI4_LITE_I2C_PERIPH_ilmb_v10_0' has 25 connections declared, but only 24 given [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/synth/AXI4_LITE_I2C_PERIPH.v:1970]
INFO: [Synth 8-638] synthesizing module 'AXI4_LITE_I2C_PERIPH_lmb_bram_0' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_lmb_bram_0/synth/AXI4_LITE_I2C_PERIPH_lmb_bram_0.vhd:80]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: AXI4_LITE_I2C_PERIPH_lmb_bram_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 32768 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 32768 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 32768 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 32768 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 32 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/2985/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_lmb_bram_0/synth/AXI4_LITE_I2C_PERIPH_lmb_bram_0.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'AXI4_LITE_I2C_PERIPH_lmb_bram_0' (131#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_lmb_bram_0/synth/AXI4_LITE_I2C_PERIPH_lmb_bram_0.vhd:80]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'AXI4_LITE_I2C_PERIPH_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/synth/AXI4_LITE_I2C_PERIPH.v:1995]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'AXI4_LITE_I2C_PERIPH_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/synth/AXI4_LITE_I2C_PERIPH.v:1995]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'AXI4_LITE_I2C_PERIPH_lmb_bram_0' has 16 connections declared, but only 14 given [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/synth/AXI4_LITE_I2C_PERIPH.v:1995]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_UVX7SU' (132#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/synth/AXI4_LITE_I2C_PERIPH.v:1778]
INFO: [Synth 8-638] synthesizing module 'AXI4_LITE_I2C_PERIPH_rst_clk_wiz_1_100M_0' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_rst_clk_wiz_1_100M_0/synth/AXI4_LITE_I2C_PERIPH_rst_clk_wiz_1_100M_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_rst_clk_wiz_1_100M_0/synth/AXI4_LITE_I2C_PERIPH_rst_clk_wiz_1_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78018' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78018]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (133#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78018]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (133#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (134#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (135#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (136#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (137#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'AXI4_LITE_I2C_PERIPH_rst_clk_wiz_1_100M_0' (138#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_rst_clk_wiz_1_100M_0/synth/AXI4_LITE_I2C_PERIPH_rst_clk_wiz_1_100M_0.vhd:74]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'AXI4_LITE_I2C_PERIPH_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/synth/AXI4_LITE_I2C_PERIPH.v:473]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'AXI4_LITE_I2C_PERIPH_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/synth/AXI4_LITE_I2C_PERIPH.v:473]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'AXI4_LITE_I2C_PERIPH_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/synth/AXI4_LITE_I2C_PERIPH.v:473]
INFO: [Synth 8-6155] done synthesizing module 'AXI4_LITE_I2C_PERIPH' (139#1) [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/synth/AXI4_LITE_I2C_PERIPH.v:13]
INFO: [Synth 8-6155] done synthesizing module 'AXI4_LITE_I2C_PERIPH_wrapper' (140#1) [C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/hdl/AXI4_LITE_I2C_PERIPH_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:41 ; elapsed = 00:02:00 . Memory (MB): peak = 1496.691 ; gain = 392.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:44 ; elapsed = 00:02:03 . Memory (MB): peak = 1496.691 ; gain = 392.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:44 ; elapsed = 00:02:03 . Memory (MB): peak = 1496.691 ; gain = 392.984
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.945 . Memory (MB): peak = 1496.691 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 659 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_microblaze_0_0/AXI4_LITE_I2C_PERIPH_microblaze_0_0.xdc] for cell 'AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0'
Finished Parsing XDC File [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_microblaze_0_0/AXI4_LITE_I2C_PERIPH_microblaze_0_0.xdc] for cell 'AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_microblaze_0_0/AXI4_LITE_I2C_PERIPH_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/AXI4_LITE_I2C_PERIPH_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/AXI4_LITE_I2C_PERIPH_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_mdm_1_0/AXI4_LITE_I2C_PERIPH_mdm_1_0.xdc] for cell 'AXI4_LITE_I2C_PERIPH_i/mdm_1/U0'
Finished Parsing XDC File [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_mdm_1_0/AXI4_LITE_I2C_PERIPH_mdm_1_0.xdc] for cell 'AXI4_LITE_I2C_PERIPH_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_mdm_1_0/AXI4_LITE_I2C_PERIPH_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/AXI4_LITE_I2C_PERIPH_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/AXI4_LITE_I2C_PERIPH_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_clk_wiz_1_0/AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_board.xdc] for cell 'AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_clk_wiz_1_0/AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_board.xdc] for cell 'AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst'
Parsing XDC File [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_clk_wiz_1_0/AXI4_LITE_I2C_PERIPH_clk_wiz_1_0.xdc] for cell 'AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_clk_wiz_1_0/AXI4_LITE_I2C_PERIPH_clk_wiz_1_0.xdc] for cell 'AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_clk_wiz_1_0/AXI4_LITE_I2C_PERIPH_clk_wiz_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/AXI4_LITE_I2C_PERIPH_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/AXI4_LITE_I2C_PERIPH_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_rst_clk_wiz_1_100M_0/AXI4_LITE_I2C_PERIPH_rst_clk_wiz_1_100M_0_board.xdc] for cell 'AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_rst_clk_wiz_1_100M_0/AXI4_LITE_I2C_PERIPH_rst_clk_wiz_1_100M_0_board.xdc] for cell 'AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_rst_clk_wiz_1_100M_0/AXI4_LITE_I2C_PERIPH_rst_clk_wiz_1_100M_0.xdc] for cell 'AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_rst_clk_wiz_1_100M_0/AXI4_LITE_I2C_PERIPH_rst_clk_wiz_1_100M_0.xdc] for cell 'AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_axi_uartlite_0_0/AXI4_LITE_I2C_PERIPH_axi_uartlite_0_0_board.xdc] for cell 'AXI4_LITE_I2C_PERIPH_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_axi_uartlite_0_0/AXI4_LITE_I2C_PERIPH_axi_uartlite_0_0_board.xdc] for cell 'AXI4_LITE_I2C_PERIPH_i/axi_uartlite_0/U0'
Parsing XDC File [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_axi_uartlite_0_0/AXI4_LITE_I2C_PERIPH_axi_uartlite_0_0.xdc] for cell 'AXI4_LITE_I2C_PERIPH_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_axi_uartlite_0_0/AXI4_LITE_I2C_PERIPH_axi_uartlite_0_0.xdc] for cell 'AXI4_LITE_I2C_PERIPH_i/axi_uartlite_0/U0'
Parsing XDC File [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_axi_gpio_0_0/AXI4_LITE_I2C_PERIPH_axi_gpio_0_0_board.xdc] for cell 'AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_axi_gpio_0_0/AXI4_LITE_I2C_PERIPH_axi_gpio_0_0_board.xdc] for cell 'AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0'
Parsing XDC File [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_axi_gpio_0_0/AXI4_LITE_I2C_PERIPH_axi_gpio_0_0.xdc] for cell 'AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_axi_gpio_0_0/AXI4_LITE_I2C_PERIPH_axi_gpio_0_0.xdc] for cell 'AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.srcs/constrs_1/imports/verilog_src/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.srcs/constrs_1/imports/verilog_src/MY_Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.srcs/constrs_1/imports/verilog_src/MY_Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/AXI4_LITE_I2C_PERIPH_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/AXI4_LITE_I2C_PERIPH_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/AXI4_LITE_I2C_PERIPH_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/AXI4_LITE_I2C_PERIPH_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1496.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 424 instances were transformed.
  FDC_1 => FDCE (inverted pins: C): 1 instance 
  FDR => FDRE: 168 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instance 
  FDS => FDSE: 3 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 96 instances
  MULT_AND => LUT2: 1 instance 
  MUXCY_L => MUXCY: 137 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.294 . Memory (MB): peak = 1496.691 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:11 ; elapsed = 00:02:31 . Memory (MB): peak = 1496.691 ; gain = 392.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:11 ; elapsed = 00:02:31 . Memory (MB): peak = 1496.691 ; gain = 392.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0. (constraint file  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.runs/synth_1/dont_touch.xdc, line 55).
Applied set_property KEEP_HIERARCHY = SOFT for AXI4_LITE_I2C_PERIPH_i/mdm_1/U0. (constraint file  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.runs/synth_1/dont_touch.xdc, line 70).
Applied set_property KEEP_HIERARCHY = SOFT for AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst. (constraint file  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.runs/synth_1/dont_touch.xdc, line 75).
Applied set_property KEEP_HIERARCHY = SOFT for AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0. (constraint file  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.runs/synth_1/dont_touch.xdc, line 83).
Applied set_property KEEP_HIERARCHY = SOFT for AXI4_LITE_I2C_PERIPH_i/axi_uartlite_0/U0. (constraint file  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.runs/synth_1/dont_touch.xdc, line 89).
Applied set_property KEEP_HIERARCHY = SOFT for AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0. (constraint file  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.runs/synth_1/dont_touch.xdc, line 99).
Applied set_property KEEP_HIERARCHY = SOFT for AXI4_LITE_I2C_PERIPH_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for AXI4_LITE_I2C_PERIPH_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for AXI4_LITE_I2C_PERIPH_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for AXI4_LITE_I2C_PERIPH_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for AXI4_LITE_I2C_PERIPH_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for AXI4_LITE_I2C_PERIPH_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0. (constraint file  auto generated constraint).
Applied set_property KEEP = true for btn_tri_i[0]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for reset. (constraint file  auto generated constraint).
Applied set_property KEEP = true for sys_clock. (constraint file  auto generated constraint).
Applied set_property KEEP = true for usb_uart_rxd. (constraint file  auto generated constraint).
Applied set_property KEEP = true for AXI4_LITE_I2C_PERIPH_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:11 ; elapsed = 00:02:32 . Memory (MB): peak = 1496.691 ; gain = 392.984
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'I2C_Master'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SPI_Master'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |           0000001000000000000000 |                            00000
                  RDATA1 |           0000000010000000000000 |                            01000
                  RDATA2 |           0100000000000000000000 |                            01001
                  RDATA3 |           0000010000000000000000 |                            01010
                  RDATA4 |           0000000100000000000000 |                            01011
               SEND_ACK1 |           0000000000010000000000 |                            10000
               SEND_ACK2 |           0000000000000100000000 |                            10001
               SEND_ACK3 |           0000000000000001000000 |                            10010
               SEND_ACK4 |           0000000000000000010000 |                            10011
                    HOLD |           0000000000000000100000 |                            00001
                  WDATA1 |           0000000000100000000000 |                            00100
                  WDATA2 |           1000000000000000000000 |                            00101
                  WDATA3 |           0010000000000000000000 |                            00110
                  WDATA4 |           0000100000000000000000 |                            00111
                    ACK1 |           0000000000000000001000 |                            01100
                    ACK2 |           0000000000000000000100 |                            01101
                    ACK3 |           0000000000000000000001 |                            01110
                    ACK4 |           0000000000000000000010 |                            01111
                  START1 |           0000000000001000000000 |                            00010
                  START2 |           0000000000000010000000 |                            00011
                   STOP1 |           0000000001000000000000 |                            10100
                   STOP2 |           0001000000000000000000 |                            10101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'I2C_Master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                CP_DELAY |                               01 |                               01
                     CP0 |                               10 |                               10
                     CP1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'SPI_Master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:30 ; elapsed = 00:02:52 . Memory (MB): peak = 1496.691 ; gain = 392.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 5     
	   3 Input    5 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 69    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	             4096 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               43 Bit    Registers := 3     
	               36 Bit    Registers := 2     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 39    
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 8     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 74    
	                4 Bit    Registers := 17    
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 35    
	                1 Bit    Registers := 634   
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	   3 Input   43 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 6     
	   2 Input   32 Bit        Muxes := 19    
	   7 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 7     
	   5 Input   32 Bit        Muxes := 1     
	  22 Input   22 Bit        Muxes := 1     
	   4 Input   22 Bit        Muxes := 2     
	   2 Input   22 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 7     
	   2 Input   15 Bit        Muxes := 10    
	   3 Input   14 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 3     
	   2 Input    9 Bit        Muxes := 3     
	  22 Input    9 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 17    
	  22 Input    8 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 4     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 15    
	  22 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   7 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   3 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 30    
	   4 Input    2 Bit        Muxes := 3     
	   7 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 373   
	   4 Input    1 Bit        Muxes := 13    
	  22 Input    1 Bit        Muxes := 9     
	  12 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 6     
	   3 Input    1 Bit        Muxes := 5     
	   5 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:01 ; elapsed = 00:03:24 . Memory (MB): peak = 1496.691 ; gain = 392.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/Reset' to pin 'AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:15 ; elapsed = 00:03:39 . Memory (MB): peak = 1496.691 ; gain = 392.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:24 ; elapsed = 00:03:48 . Memory (MB): peak = 1496.691 ; gain = 392.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:28 ; elapsed = 00:03:53 . Memory (MB): peak = 1496.691 ; gain = 392.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:34 ; elapsed = 00:04:00 . Memory (MB): peak = 1496.691 ; gain = 392.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:34 ; elapsed = 00:04:00 . Memory (MB): peak = 1496.691 ; gain = 392.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:35 ; elapsed = 00:04:01 . Memory (MB): peak = 1496.691 ; gain = 392.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:35 ; elapsed = 00:04:01 . Memory (MB): peak = 1496.691 ; gain = 392.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:36 ; elapsed = 00:04:01 . Memory (MB): peak = 1496.691 ; gain = 392.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:36 ; elapsed = 00:04:01 . Memory (MB): peak = 1496.691 ; gain = 392.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|axi_uartlite       | UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]                                                                                        | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|axi_uartlite       | UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]                                                                                        | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM                | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]                                                                                                | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM                | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]                                                                                                | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM                | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]                                                                                                 | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|blk_mem_gen_v8_4_4 | inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                  | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | INFERRED_GEN.data_reg[15] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | PC_Buffer_reg[3]          | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__2     | ibuffer_reg[2]            | 43     | 43         | 43     | 0       | 0      | 0      | 0      | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |AND2B1L    |     1|
|2     |BSCANE2    |     1|
|3     |BUFG       |     3|
|4     |LUT1       |    36|
|5     |LUT2       |   164|
|6     |LUT3       |   352|
|7     |LUT4       |   288|
|8     |LUT5       |   322|
|9     |LUT6       |   648|
|11    |MMCME2_ADV |     1|
|12    |MULT_AND   |     1|
|13    |MUXCY_L    |   135|
|14    |MUXF7      |   108|
|15    |RAM32M     |    16|
|16    |RAMB36E1   |    32|
|17    |SRL16      |     1|
|18    |SRL16E     |   116|
|19    |SRLC16E    |     8|
|20    |XORCY      |    94|
|21    |FDCE       |   107|
|22    |FDC        |     1|
|23    |FDPE       |    17|
|24    |FDR        |   111|
|25    |FDRE       |  1410|
|27    |FDS        |     1|
|28    |FDSE       |    65|
|29    |IBUF       |     8|
|30    |IOBUF      |     1|
|31    |OBUF       |     5|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:36 ; elapsed = 00:04:01 . Memory (MB): peak = 1496.691 ; gain = 392.984
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:36 ; elapsed = 00:03:44 . Memory (MB): peak = 1496.691 ; gain = 392.984
Synthesis Optimization Complete : Time (s): cpu = 00:03:36 ; elapsed = 00:04:01 . Memory (MB): peak = 1496.691 ; gain = 392.984
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.285 . Memory (MB): peak = 1496.691 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 583 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1496.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 251 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 38 instances
  FDC_1 => FDCE (inverted pins: C): 1 instance 
  FDR => FDRE: 111 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instance 
  FDS => FDSE: 1 instance 
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  MULT_AND => LUT2: 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances
  SRL16 => SRL16E: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
325 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:54 ; elapsed = 00:04:25 . Memory (MB): peak = 1496.691 ; gain = 392.984
INFO: [Common 17-1381] The checkpoint 'C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.runs/synth_1/AXI4_LITE_I2C_PERIPH_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AXI4_LITE_I2C_PERIPH_wrapper_utilization_synth.rpt -pb AXI4_LITE_I2C_PERIPH_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 23 16:12:54 2025...
