$date
	Wed Sep 10 16:36:29 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var integer 32 & i [31:0] $end
$scope module DUT $end
$var wire 1 " a_i $end
$var wire 1 # b_i $end
$var wire 1 $ c_i $end
$var wire 1 % d_i $end
$var wire 1 ! y_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
0%
0$
0#
0"
1!
$end
#25
1%
b1 &
#50
0%
1$
b10 &
#75
1%
b11 &
#100
0%
0$
1#
b100 &
#125
1%
b101 &
#150
0%
1$
b110 &
#175
0!
1%
b111 &
#200
1!
0%
0$
0#
1"
b1000 &
#225
1%
b1001 &
#250
0%
1$
b1010 &
#275
0!
1%
b1011 &
#300
1!
0%
0$
1#
b1100 &
#325
1%
b1101 &
#350
0%
1$
b1110 &
#375
0!
1%
b1111 &
#400
b10000 &
