#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Oct 21 18:52:59 2022
# Process ID: 34160
# Current directory: C:/Users/doinc/Desktop/my_ldpc/ldpc_fifo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33328 C:\Users\doinc\Desktop\my_ldpc\ldpc_fifo\ldpc_fifo.xpr
# Log file: C:/Users/doinc/Desktop/my_ldpc/ldpc_fifo/vivado.log
# Journal file: C:/Users/doinc/Desktop/my_ldpc/ldpc_fifo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/doinc/Desktop/my_ldpc/ldpc_fifo/ldpc_fifo.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/doinc/desktop/my_ldpc'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/fpga/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 909.445 ; gain = 203.254
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/doinc/Desktop/my_ldpc/ldpc_fifo/ldpc_fifo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/fpga/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/doinc/Desktop/my_ldpc/ldpc_fifo/ldpc_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/doinc/Desktop/my_ldpc/ldpc_fifo/ldpc_fifo.sim/sim_1/behav/xsim/H1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/doinc/Desktop/my_ldpc/ldpc_fifo/ldpc_fifo.sim/sim_1/behav/xsim/rom1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/doinc/Desktop/my_ldpc/ldpc_fifo/ldpc_fifo.sim/sim_1/behav/xsim/H2.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/doinc/Desktop/my_ldpc/ldpc_fifo/ldpc_fifo.sim/sim_1/behav/xsim/rom2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/doinc/Desktop/my_ldpc/ldpc_fifo/ldpc_fifo.sim/sim_1/behav/xsim/H4.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/doinc/Desktop/my_ldpc/ldpc_fifo/ldpc_fifo.sim/sim_1/behav/xsim/rom4.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/doinc/Desktop/my_ldpc/ldpc_fifo/ldpc_fifo.sim/sim_1/behav/xsim/h3.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/doinc/Desktop/my_ldpc/ldpc_fifo/ldpc_fifo.sim/sim_1/behav/xsim/rom3.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/doinc/Desktop/my_ldpc/ldpc_fifo/ldpc_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/doinc/Desktop/my_ldpc/ldpc_fifo/ldpc_fifo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/fpga/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 61357b3e9e6d41d5baa79e4decdad265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 913.156 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/doinc/Desktop/my_ldpc/ldpc_fifo/ldpc_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 931.738 ; gain = 18.582
run 500 us
run: Time (s): cpu = 00:00:08 ; elapsed = 00:01:45 . Memory (MB): peak = 931.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct 21 19:28:25 2022...
