#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Mar 21 22:49:56 2023
# Process ID: 24912
# Current directory: /home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.runs/synth_1
# Command line: vivado -log cantavi_streamer_project_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cantavi_streamer_project_wrapper.tcl
# Log file: /home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.runs/synth_1/cantavi_streamer_project_wrapper.vds
# Journal file: /home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.runs/synth_1/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-748] XILINX_TCLAPP_REPO is set to '/home/thanx/.Xilinx/Vivado/2018.3/XilinxTclStore-git/'. Refresh XilinxTclStore catalog is disabled when XILINX_TCLAPP_REPO is set.
CRITICAL WARNING: [Common 17-754] Your local XilinxTclStore repository is out of date or missing the production version 2018.3 catalog file. XILINX_TCLAPP_REPO is pointing to '/home/thanx/.Xilinx/Vivado/2018.3/XilinxTclStore-git/' which does not contain the catalog file. XilinxTclStore has been reverted to the installation area and Tcl Store changes will not be saved.
source cantavi_streamer_project_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/CodecBridge_0.1'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/synchronizer_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/eth_udp_axi_arp_stack_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/user.eth_arp_udp_stack_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/user.cross_layer_switch_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/median_filter_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/org_audio2eth_interleaved_packetizer_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/PLC_DownStream_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/audio_fader_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/user.org_eth_to_audio_plc_combo_interface_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/user.org_time_sync_block_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/time_sync_blk_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/time_sync_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/myip-vhd_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/myip_vhd_axi_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/user.org_axis_audio_to_eth_axis_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/axis_audio_to_eth_axis_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/user.org_mixer_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/user.org_user_axi4_stream_delay_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/ntp_client_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/user.org_plc_seq_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/PLC_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-med-48-tm_sw/ip_repo/pkt_time_enforcer_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/user.org_pkt_seq_ip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/pkt_seq_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip_repo/pkt_seq_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/Volume_Pregain'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/SoC_Design/HDL/Audio_Mixer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/pmod_controller_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/SoC_Design/IPs/OLED/ZedBoard_OLED_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/axi_to_audio_interface_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/ip_repo_vivado'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/audio_to_axi_interface_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/audio_to_axi_interface_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/axi_to_audio_interface_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/user.org_user_eth_eth_stack_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/user.org_user_eth_ip_stack_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/user.org_user_eth_rgmii_stack_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/user.org_user_eth_mac_stack_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/user.org_user_eth_udp_stack_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/user.org_user_full_udp_stack_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/user.org_audio_to_eth_interface_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/user.org_eth_to_audio_interface_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/user.org_eth_to_axi_interface_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/user.org_axi_to_eth_interface_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/user.org_user_adau1761_controller_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/user.org_user_i2s_receiver_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/user.org_user_i2s_transmitter_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/tools/Xilinx/Vivado/2018.3/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'tsotnep:userLibrary:Volume_Pregain:1.0'. The one found in IP location '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/Volume_Pregain' will take precedence over the same IP in location /home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/ip-repo/ip_repo_vivado/Volume_Pregain_1.0
Command: synth_design -top cantavi_streamer_project_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
CRITICAL WARNING: [filemgmt 20-1741] File 'MultiplierFP.vhd' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* cantavi_streamer_project_Volume_Pregain_0_0 (/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/f679/src/MultiplierFP.vhd)
* cantavi_streamer_project_audio_fader_0_0 (/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a320/hdl/MultiplierFP.vhd)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
CRITICAL WARNING: [filemgmt 20-1741] File 'axis_fifo.v' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* cantavi_streamer_project_user_org_plc_seq_ip_0_0 (/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/axis_fifo.v)
* cantavi_streamer_project_user_cross_layer_swi_0_0 (/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/axis_fifo.v)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24972 
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_demux with formal parameter declaration list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/axis_demux.v:81]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_mux with formal parameter declaration list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/axis_mux.v:80]
WARNING: [Synth 8-2507] parameter declaration becomes local in user_org_plc_seq_ip_v1_0_fm_audio_s_axis with formal parameter declaration list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/user_org_plc_seq_ip_v1_0_fm_audio_s_axis.v:73]
WARNING: [Synth 8-2507] parameter declaration becomes local in user_org_plc_seq_ip_v1_0_fm_udp_s_axis with formal parameter declaration list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/user_org_plc_seq_ip_v1_0_fm_udp_s_axis.v:150]
WARNING: [Synth 8-2507] parameter declaration becomes local in user_org_plc_seq_ip_v1_0_fm_udp_s_axis with formal parameter declaration list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/user_org_plc_seq_ip_v1_0_fm_udp_s_axis.v:159]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_arb_mux with formal parameter declaration list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/axis_arb_mux.v:78]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_fifo with formal parameter declaration list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/axis_fifo.v:113]
WARNING: [Synth 8-2490] overwriting previous definition of module axis_fifo [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/axis_fifo.v:32]
WARNING: [Synth 8-2507] parameter declaration becomes local in eth_axis_rx_switch with formal parameter declaration list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/eth_axis_rx_switch.v:1109]
WARNING: [Synth 8-2507] parameter declaration becomes local in eth_axis_rx_switch with formal parameter declaration list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/eth_axis_rx_switch.v:1110]
WARNING: [Synth 8-2507] parameter declaration becomes local in eth_axis_rx_switch with formal parameter declaration list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/eth_axis_rx_switch.v:1111]
WARNING: [Synth 8-2507] parameter declaration becomes local in eth_axis_rx_switch with formal parameter declaration list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/eth_axis_rx_switch.v:1112]
WARNING: [Synth 8-2507] parameter declaration becomes local in eth_axis_rx_switch with formal parameter declaration list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/eth_axis_rx_switch.v:1115]
WARNING: [Synth 8-2507] parameter declaration becomes local in eth_axis_rx_switch with formal parameter declaration list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/eth_axis_rx_switch.v:1116]
WARNING: [Synth 8-2507] parameter declaration becomes local in eth_axis_rx_switch with formal parameter declaration list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/eth_axis_rx_switch.v:1126]
WARNING: [Synth 8-2507] parameter declaration becomes local in eth_axis_rx_switch with formal parameter declaration list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/eth_axis_rx_switch.v:1132]
WARNING: [Synth 8-2507] parameter declaration becomes local in lfsr with formal parameter declaration list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/lfsr.v:366]
WARNING: [Synth 8-2507] parameter declaration becomes local in priority_encoder with formal parameter declaration list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/priority_encoder.v:46]
WARNING: [Synth 8-2507] parameter declaration becomes local in priority_encoder with formal parameter declaration list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/priority_encoder.v:47]
WARNING: [Synth 8-2611] redeclaration of ansi port busy is not allowed [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/hdl/user_cross_layer_switch_v1_0.v:974]
WARNING: [Synth 8-976] busy has already been declared [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/hdl/user_cross_layer_switch_v1_0.v:974]
WARNING: [Synth 8-2654] second declaration of busy ignored [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/hdl/user_cross_layer_switch_v1_0.v:974]
INFO: [Synth 8-994] busy is declared here [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/hdl/user_cross_layer_switch_v1_0.v:194]
WARNING: [Synth 8-2507] parameter declaration becomes local in user_cross_layer_switch_v1_0 with formal parameter declaration list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/hdl/user_cross_layer_switch_v1_0.v:213]
WARNING: [Synth 8-2507] parameter declaration becomes local in user_cross_layer_switch_v1_0 with formal parameter declaration list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/hdl/user_cross_layer_switch_v1_0.v:214]
WARNING: [Synth 8-2507] parameter declaration becomes local in user_cross_layer_switch_v1_0 with formal parameter declaration list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/hdl/user_cross_layer_switch_v1_0.v:215]
WARNING: [Synth 8-2507] parameter declaration becomes local in user_cross_layer_switch_v1_0 with formal parameter declaration list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/hdl/user_cross_layer_switch_v1_0.v:216]
WARNING: [Synth 8-2507] parameter declaration becomes local in user_cross_layer_switch_v1_0 with formal parameter declaration list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/hdl/user_cross_layer_switch_v1_0.v:217]
WARNING: [Synth 8-2507] parameter declaration becomes local in user_cross_layer_switch_v1_0 with formal parameter declaration list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/hdl/user_cross_layer_switch_v1_0.v:218]
WARNING: [Synth 8-2507] parameter declaration becomes local in user_cross_layer_switch_v1_0 with formal parameter declaration list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/hdl/user_cross_layer_switch_v1_0.v:219]
WARNING: [Synth 8-2507] parameter declaration becomes local in user_cross_layer_switch_v1_0 with formal parameter declaration list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/hdl/user_cross_layer_switch_v1_0.v:220]
WARNING: [Synth 8-2507] parameter declaration becomes local in user_cross_layer_switch_v1_0 with formal parameter declaration list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/hdl/user_cross_layer_switch_v1_0.v:221]
WARNING: [Synth 8-2507] parameter declaration becomes local in user_cross_layer_switch_v1_0 with formal parameter declaration list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/hdl/user_cross_layer_switch_v1_0.v:222]
WARNING: [Synth 8-2507] parameter declaration becomes local in user_cross_layer_switch_v1_0 with formal parameter declaration list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/hdl/user_cross_layer_switch_v1_0.v:223]
WARNING: [Synth 8-2507] parameter declaration becomes local in user_cross_layer_switch_v1_0 with formal parameter declaration list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/hdl/user_cross_layer_switch_v1_0.v:224]
WARNING: [Synth 8-2507] parameter declaration becomes local in fpga_core with formal parameter declaration list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:1281]
WARNING: [Synth 8-2507] parameter declaration becomes local in fpga_core with formal parameter declaration list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:1282]
WARNING: [Synth 8-2507] parameter declaration becomes local in fpga_core with formal parameter declaration list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:1283]
WARNING: [Synth 8-2507] parameter declaration becomes local in fpga_core with formal parameter declaration list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:1284]
WARNING: [Synth 8-2507] parameter declaration becomes local in fpga_core with formal parameter declaration list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:1285]
WARNING: [Synth 8-2507] parameter declaration becomes local in fpga_core with formal parameter declaration list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:1286]
WARNING: [Synth 8-2507] parameter declaration becomes local in fpga_core with formal parameter declaration list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:1287]
WARNING: [Synth 8-2507] parameter declaration becomes local in fpga_core with formal parameter declaration list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:1288]
WARNING: [Synth 8-2507] parameter declaration becomes local in fpga_core with formal parameter declaration list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:1289]
WARNING: [Synth 8-2507] parameter declaration becomes local in fpga_core with formal parameter declaration list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:1290]
WARNING: [Synth 8-2507] parameter declaration becomes local in fpga_core with formal parameter declaration list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:1292]
WARNING: [Synth 8-2507] parameter declaration becomes local in fpga_core with formal parameter declaration list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:1293]
WARNING: [Synth 8-2507] parameter declaration becomes local in ip_arb_mux with formal parameter declaration list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/ip_arb_mux.v:114]
WARNING: [Synth 8-2507] parameter declaration becomes local in udp_packet_axis_arb_mux with formal parameter declaration list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/packet_arb_mux.v:124]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:31 . Memory (MB): peak = 1404.828 ; gain = 63.543 ; free physical = 460 ; free virtual = 13464
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port reset is neither a static name nor a globally static expression [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/f679/hdl/Volume_Pregain_v1_0_S00_AXI.vhd:403]
WARNING: [Synth 8-2489] overwriting existing secondary unit behavioral [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a320/hdl/MultiplierFP.vhd:32]
INFO: [Synth 8-6157] synthesizing module 'cantavi_streamer_project_wrapper' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/hdl/cantavi_streamer_project_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'cantavi_streamer_project' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:1030]
INFO: [Synth 8-6157] synthesizing module 'AudioProcessingChannel_imp_9FSQAF' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:12]
INFO: [Synth 8-638] synthesizing module 'cantavi_streamer_project_FILTER_IIR_1_0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_FILTER_IIR_1_0/synth/cantavi_streamer_project_FILTER_IIR_1_0.vhd:88]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'FILTER_IIR_v1_0' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/477f/hdl/FILTER_IIR_v1_0.vhd:5' bound to instance 'U0' of component 'FILTER_IIR_v1_0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_FILTER_IIR_1_0/synth/cantavi_streamer_project_FILTER_IIR_1_0.vhd:158]
INFO: [Synth 8-638] synthesizing module 'FILTER_IIR_v1_0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/477f/hdl/FILTER_IIR_v1_0.vhd:57]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'FILTER_IIR_v1_0_S00_AXI' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/477f/hdl/FILTER_IIR_v1_0_S00_AXI.vhd:5' bound to instance 'FILTER_IIR_v1_0_S00_AXI_inst' of component 'FILTER_IIR_v1_0_S00_AXI' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/477f/hdl/FILTER_IIR_v1_0.vhd:100]
INFO: [Synth 8-638] synthesizing module 'FILTER_IIR_v1_0_S00_AXI' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/477f/hdl/FILTER_IIR_v1_0_S00_AXI.vhd:94]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Filter_Top_Level' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/477f/src/Filter_Top_Level.vhd:40]
INFO: [Synth 8-226] default block is never used [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/477f/src/Filter_Top_Level.vhd:78]
INFO: [Synth 8-3491] module 'IIR_Biquad_II_v3' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/477f/src/IIR_Biquad_II_v3.vhd:41' bound to instance 'IIR_LP_R' of component 'IIR_Biquad_II_v3' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/477f/src/Filter_Top_Level.vhd:109]
INFO: [Synth 8-638] synthesizing module 'IIR_Biquad_II_v3' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/477f/src/IIR_Biquad_II_v3.vhd:57]
INFO: [Synth 8-638] synthesizing module 'multiplier' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/477f/src/Multiplier.vhd:21]
	Parameter MultiplierIsShiftAdd bound to: 1 - type: bool 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter COUNT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier' (1#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/477f/src/Multiplier.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'IIR_Biquad_II_v3' (2#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/477f/src/IIR_Biquad_II_v3.vhd:57]
INFO: [Synth 8-3491] module 'IIR_Biquad_II_v3' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/477f/src/IIR_Biquad_II_v3.vhd:41' bound to instance 'IIR_LP_L' of component 'IIR_Biquad_II_v3' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/477f/src/Filter_Top_Level.vhd:124]
INFO: [Synth 8-3491] module 'IIR_Biquad_II_v3' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/477f/src/IIR_Biquad_II_v3.vhd:41' bound to instance 'IIR_BP_R' of component 'IIR_Biquad_II_v3' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/477f/src/Filter_Top_Level.vhd:139]
INFO: [Synth 8-3491] module 'IIR_Biquad_II_v3' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/477f/src/IIR_Biquad_II_v3.vhd:41' bound to instance 'IIR_BP_L' of component 'IIR_Biquad_II_v3' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/477f/src/Filter_Top_Level.vhd:154]
INFO: [Synth 8-3491] module 'IIR_Biquad_II_v3' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/477f/src/IIR_Biquad_II_v3.vhd:41' bound to instance 'IIR_HP_R' of component 'IIR_Biquad_II_v3' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/477f/src/Filter_Top_Level.vhd:169]
INFO: [Synth 8-3491] module 'IIR_Biquad_II_v3' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/477f/src/IIR_Biquad_II_v3.vhd:41' bound to instance 'IIR_HP_L' of component 'IIR_Biquad_II_v3' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/477f/src/Filter_Top_Level.vhd:184]
INFO: [Synth 8-256] done synthesizing module 'Filter_Top_Level' (3#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/477f/src/Filter_Top_Level.vhd:40]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/477f/hdl/FILTER_IIR_v1_0_S00_AXI.vhd:256]
INFO: [Synth 8-256] done synthesizing module 'FILTER_IIR_v1_0_S00_AXI' (4#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/477f/hdl/FILTER_IIR_v1_0_S00_AXI.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'FILTER_IIR_v1_0' (5#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/477f/hdl/FILTER_IIR_v1_0.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'cantavi_streamer_project_FILTER_IIR_1_0' (6#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_FILTER_IIR_1_0/synth/cantavi_streamer_project_FILTER_IIR_1_0.vhd:88]
WARNING: [Synth 8-350] instance 'FILTER_IIR_1' of module 'cantavi_streamer_project_FILTER_IIR_1_0' requires 27 connections, but only 25 given [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:536]
INFO: [Synth 8-638] synthesizing module 'cantavi_streamer_project_Volume_Pregain_1_1' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_Volume_Pregain_1_1/synth/cantavi_streamer_project_Volume_Pregain_1_1.vhd:87]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter INTBIT_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'Volume_Pregain_v1_0' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/f679/hdl/Volume_Pregain_v1_0.vhd:5' bound to instance 'U0' of component 'Volume_Pregain_v1_0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_Volume_Pregain_1_1/synth/cantavi_streamer_project_Volume_Pregain_1_1.vhd:157]
INFO: [Synth 8-638] synthesizing module 'Volume_Pregain_v1_0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/f679/hdl/Volume_Pregain_v1_0.vhd:59]
	Parameter INTBIT_WIDTH bound to: 24 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter INTBIT_WIDTH bound to: 24 - type: integer 
	Parameter FRACBIT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Volume_Pregain_v1_0_S00_AXI' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/f679/hdl/Volume_Pregain_v1_0_S00_AXI.vhd:5' bound to instance 'Volume_Pregain_v1_0_S00_AXI_inst' of component 'Volume_Pregain_v1_0_S00_AXI' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/f679/hdl/Volume_Pregain_v1_0.vhd:104]
INFO: [Synth 8-638] synthesizing module 'Volume_Pregain_v1_0_S00_AXI' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/f679/hdl/Volume_Pregain_v1_0_S00_AXI.vhd:93]
	Parameter INTBIT_WIDTH bound to: 24 - type: integer 
	Parameter FRACBIT_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/f679/hdl/Volume_Pregain_v1_0_S00_AXI.vhd:225]
INFO: [Synth 8-226] default block is never used [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/f679/hdl/Volume_Pregain_v1_0_S00_AXI.vhd:355]
INFO: [Synth 8-638] synthesizing module 'Volume_Pregain_Top_Module' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/f679/src/Volume_Pregain_Top_Module.vhd:27]
	Parameter INTBIT_WIDTH bound to: 24 - type: integer 
	Parameter FRACBIT_WIDTH bound to: 8 - type: integer 
	Parameter INTBIT_WIDTH bound to: 24 - type: integer 
	Parameter FRACBIT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'AmplifierFP' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/f679/src/AmplifierFP.vhd:25' bound to instance 'AmplifierFP_L' of component 'AmplifierFP' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/f679/src/Volume_Pregain_Top_Module.vhd:47]
INFO: [Synth 8-638] synthesizing module 'AmplifierFP' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/f679/src/AmplifierFP.vhd:38]
	Parameter INTBIT_WIDTH bound to: 24 - type: integer 
	Parameter FRACBIT_WIDTH bound to: 8 - type: integer 
	Parameter INTBIT_WIDTH bound to: 24 - type: integer 
	Parameter FRACBIT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MultiplierFP' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/f679/src/MultiplierFP.vhd:15' bound to instance 'Amp_multiplier' of component 'MultiplierFP' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/f679/src/AmplifierFP.vhd:58]
INFO: [Synth 8-638] synthesizing module 'MultiplierFP' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a320/hdl/MultiplierFP.vhd:32]
	Parameter INTBIT_WIDTH bound to: 24 - type: integer 
	Parameter FRACBIT_WIDTH bound to: 8 - type: integer 
	Parameter COUNT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MultiplierFP' (7#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a320/hdl/MultiplierFP.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'AmplifierFP' (8#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/f679/src/AmplifierFP.vhd:38]
	Parameter INTBIT_WIDTH bound to: 24 - type: integer 
	Parameter FRACBIT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'AmplifierFP' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/f679/src/AmplifierFP.vhd:25' bound to instance 'AmplifierFP_R' of component 'AmplifierFP' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/f679/src/Volume_Pregain_Top_Module.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'Volume_Pregain_Top_Module' (9#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/f679/src/Volume_Pregain_Top_Module.vhd:27]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/f679/hdl/Volume_Pregain_v1_0_S00_AXI.vhd:223]
INFO: [Synth 8-256] done synthesizing module 'Volume_Pregain_v1_0_S00_AXI' (10#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/f679/hdl/Volume_Pregain_v1_0_S00_AXI.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'Volume_Pregain_v1_0' (11#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/f679/hdl/Volume_Pregain_v1_0.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'cantavi_streamer_project_Volume_Pregain_1_1' (12#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_Volume_Pregain_1_1/synth/cantavi_streamer_project_Volume_Pregain_1_1.vhd:87]
WARNING: [Synth 8-350] instance 'Volume_Pregain_1' of module 'cantavi_streamer_project_Volume_Pregain_1_1' requires 26 connections, but only 24 given [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:562]
INFO: [Synth 8-638] synthesizing module 'cantavi_streamer_project_audio_fader_0_0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_audio_fader_0_0/synth/cantavi_streamer_project_audio_fader_0_0.vhd:80]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter INTBIT_WIDTH bound to: 24 - type: integer 
	Parameter FRACBIT_WIDTH bound to: 8 - type: integer 
	Parameter STEP_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Audio_Fader_v1_0' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a320/hdl/Audio_Fader_v1_0.vhd:5' bound to instance 'U0' of component 'Audio_Fader_v1_0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_audio_fader_0_0/synth/cantavi_streamer_project_audio_fader_0_0.vhd:122]
INFO: [Synth 8-638] synthesizing module 'Audio_Fader_v1_0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a320/hdl/Audio_Fader_v1_0.vhd:78]
	Parameter INTBIT_WIDTH bound to: 24 - type: integer 
	Parameter FRACBIT_WIDTH bound to: 8 - type: integer 
	Parameter STEP_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter INTBIT_WIDTH bound to: 24 - type: integer 
	Parameter FRACBIT_WIDTH bound to: 8 - type: integer 
	Parameter STEP_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Audio_Fader_Top_Module' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a320/hdl/Audio_Fader_Top_Module.vhd:5' bound to instance 'Audio_Fader_Top_Module_inst' of component 'Audio_Fader_Top_Module' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a320/hdl/Audio_Fader_v1_0.vhd:221]
INFO: [Synth 8-638] synthesizing module 'Audio_Fader_Top_Module' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a320/hdl/Audio_Fader_Top_Module.vhd:44]
	Parameter INTBIT_WIDTH bound to: 24 - type: integer 
	Parameter FRACBIT_WIDTH bound to: 8 - type: integer 
	Parameter STEP_WIDTH bound to: 32 - type: integer 
	Parameter INTBIT_WIDTH bound to: 24 - type: integer 
	Parameter FRACBIT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'AmplifierFP' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/f679/src/AmplifierFP.vhd:25' bound to instance 'AmplifierFP_L' of component 'AmplifierFP' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a320/hdl/Audio_Fader_Top_Module.vhd:101]
	Parameter INTBIT_WIDTH bound to: 24 - type: integer 
	Parameter FRACBIT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'AmplifierFP' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/f679/src/AmplifierFP.vhd:25' bound to instance 'AmplifierFP_R' of component 'AmplifierFP' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a320/hdl/Audio_Fader_Top_Module.vhd:114]
	Parameter INTBIT_WIDTH bound to: 24 - type: integer 
	Parameter FRACBIT_WIDTH bound to: 8 - type: integer 
	Parameter STEP_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Gain_Sweep' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a320/hdl/gain_sweep.vhd:34' bound to instance 'GainSweep_R' of component 'Gain_Sweep' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a320/hdl/Audio_Fader_Top_Module.vhd:129]
INFO: [Synth 8-638] synthesizing module 'Gain_Sweep' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a320/hdl/gain_sweep.vhd:68]
	Parameter INTBIT_WIDTH bound to: 24 - type: integer 
	Parameter FRACBIT_WIDTH bound to: 8 - type: integer 
	Parameter STEP_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-3848] Net OUT_RDY in module/entity Gain_Sweep does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a320/hdl/gain_sweep.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Gain_Sweep' (13#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a320/hdl/gain_sweep.vhd:68]
	Parameter INTBIT_WIDTH bound to: 24 - type: integer 
	Parameter FRACBIT_WIDTH bound to: 8 - type: integer 
	Parameter STEP_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Gain_Sweep' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a320/hdl/gain_sweep.vhd:34' bound to instance 'GainSweep_L' of component 'Gain_Sweep' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a320/hdl/Audio_Fader_Top_Module.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'Audio_Fader_Top_Module' (14#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a320/hdl/Audio_Fader_Top_Module.vhd:44]
WARNING: [Synth 8-3848] Net OUT_COEF in module/entity Audio_Fader_v1_0 does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a320/hdl/Audio_Fader_v1_0.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Audio_Fader_v1_0' (15#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a320/hdl/Audio_Fader_v1_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'cantavi_streamer_project_audio_fader_0_0' (16#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_audio_fader_0_0/synth/cantavi_streamer_project_audio_fader_0_0.vhd:80]
WARNING: [Synth 8-350] instance 'audio_fader_0' of module 'cantavi_streamer_project_audio_fader_0_0' requires 19 connections, but only 17 given [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:587]
INFO: [Synth 8-638] synthesizing module 'cantavi_streamer_project_audio_fader_0_1' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_audio_fader_0_1/synth/cantavi_streamer_project_audio_fader_0_1.vhd:80]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter INTBIT_WIDTH bound to: 24 - type: integer 
	Parameter FRACBIT_WIDTH bound to: 8 - type: integer 
	Parameter STEP_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Audio_Fader_v1_0' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a320/hdl/Audio_Fader_v1_0.vhd:5' bound to instance 'U0' of component 'Audio_Fader_v1_0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_audio_fader_0_1/synth/cantavi_streamer_project_audio_fader_0_1.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'cantavi_streamer_project_audio_fader_0_1' (17#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_audio_fader_0_1/synth/cantavi_streamer_project_audio_fader_0_1.vhd:80]
WARNING: [Synth 8-350] instance 'audio_fader_1' of module 'cantavi_streamer_project_audio_fader_0_1' requires 19 connections, but only 17 given [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:605]
INFO: [Synth 8-638] synthesizing module 'cantavi_streamer_project_eth_to_audio_plc_com_0_0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_eth_to_audio_plc_com_0_0/synth/cantavi_streamer_project_eth_to_audio_plc_com_0_0.vhd:132]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter AXIS_UDP_DATA_WIDTH bound to: 8 - type: integer 
	Parameter PACKET_COUNT_W bound to: 32 - type: integer 
	Parameter BUF_COUNT_W bound to: 32 - type: integer 
	Parameter FIFO_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter GLITCH_FILTER_LENGTH bound to: 15 - type: integer 
	Parameter TC_BIT_LENGTH bound to: 32 - type: integer 
	Parameter PACKET_SEQ_W bound to: 16 - type: integer 
	Parameter S_COUNT bound to: 32 - type: integer 
	Parameter STEP_WIDTH bound to: 32 - type: integer 
	Parameter INTBIT_WIDTH bound to: 24 - type: integer 
	Parameter FRACBIT_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_DATA_WIDTH bound to: 24 - type: integer 
	Parameter LIFO_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter CIC_SIG_OUT_WIDTH bound to: 28 - type: integer 
	Parameter CIC_SIG_IN_WIDTH bound to: 24 - type: integer 
	Parameter COMP_SIG_OUT_WIDTH bound to: 28 - type: integer 
	Parameter REL_PIPE_LENGTH bound to: 12 - type: integer 
	Parameter EXIT_FADE_LENGTH bound to: 96 - type: integer 
	Parameter ENTRY_FADE_LENGTH bound to: 96 - type: integer 
	Parameter SIM_PKT_LEN_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'eth_to_audio_plc_combo_interface_v2_0' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:7' bound to instance 'U0' of component 'eth_to_audio_plc_combo_interface_v2_0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_eth_to_audio_plc_com_0_0/synth/cantavi_streamer_project_eth_to_audio_plc_com_0_0.vhd:276]
INFO: [Synth 8-638] synthesizing module 'eth_to_audio_plc_combo_interface_v2_0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:183]
	Parameter PACKET_COUNT_W bound to: 32 - type: integer 
	Parameter FIFO_DATA_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter LIFO_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter SIM_PKT_LEN_WIDTH bound to: 4 - type: integer 
	Parameter GLITCH_FILTER_LENGTH bound to: 15 - type: integer 
	Parameter TC_BIT_LENGTH bound to: 32 - type: integer 
	Parameter BUF_COUNT_W bound to: 32 - type: integer 
	Parameter PACKET_SEQ_W bound to: 16 - type: integer 
	Parameter S_COUNT bound to: 32 - type: integer 
	Parameter STEP_WIDTH bound to: 32 - type: integer 
	Parameter INTBIT_WIDTH bound to: 24 - type: integer 
	Parameter FRACBIT_WIDTH bound to: 8 - type: integer 
	Parameter REL_PIPE_LENGTH bound to: 12 - type: integer 
	Parameter EXIT_FADE_LENGTH bound to: 96 - type: integer 
	Parameter ENTRY_FADE_LENGTH bound to: 96 - type: integer 
	Parameter COMP_SIG_OUT_WIDTH bound to: 28 - type: integer 
	Parameter CIC_SIG_OUT_WIDTH bound to: 28 - type: integer 
	Parameter CIC_SIG_IN_WIDTH bound to: 24 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter AXIS_UDP_DATA_WIDTH bound to: 8 - type: integer 
	Parameter TC_BIT_LENGTH bound to: 32 - type: integer 
	Parameter PACKET_SEQ_W bound to: 16 - type: integer 
	Parameter FIFO_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter PACKET_COUNT_W bound to: 32 - type: integer 
	Parameter BUF_COUNT_W bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'eth_to_audio_interface_v2_0_S00_AXI' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0_S00_AXI.vhd:5' bound to instance 'eth_to_audio_interface_v2_0_S00_AXI_inst' of component 'eth_to_audio_interface_v2_0_S00_AXI' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:708]
INFO: [Synth 8-638] synthesizing module 'eth_to_audio_interface_v2_0_S00_AXI' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0_S00_AXI.vhd:154]
	Parameter TC_BIT_LENGTH bound to: 32 - type: integer 
	Parameter PACKET_SEQ_W bound to: 16 - type: integer 
	Parameter FIFO_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter PACKET_COUNT_W bound to: 32 - type: integer 
	Parameter BUF_COUNT_W bound to: 32 - type: integer 
	Parameter STEP_WIDTH bound to: 32 - type: integer 
	Parameter INTBIT_WIDTH bound to: 24 - type: integer 
	Parameter FRACBIT_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0_S00_AXI.vhd:392]
INFO: [Synth 8-226] default block is never used [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0_S00_AXI.vhd:777]
WARNING: [Synth 8-614] signal 'media_channel_dropped_in' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0_S00_AXI.vhd:771]
WARNING: [Synth 8-614] signal 'dacRightFIFOFull_in' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0_S00_AXI.vhd:771]
WARNING: [Synth 8-614] signal 'dacLeftFIFOFull_in' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0_S00_AXI.vhd:771]
WARNING: [Synth 8-614] signal 'dacRightFIFOEmpty_in' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0_S00_AXI.vhd:771]
WARNING: [Synth 8-614] signal 'dacLeftFIFOEmpty_in' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0_S00_AXI.vhd:771]
WARNING: [Synth 8-614] signal 'play_out_en_in' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0_S00_AXI.vhd:771]
WARNING: [Synth 8-614] signal 'packet_count_final_in' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0_S00_AXI.vhd:771]
WARNING: [Synth 8-614] signal 'sync_time_code_in' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0_S00_AXI.vhd:771]
WARNING: [Synth 8-614] signal 'fifo_reads_in' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0_S00_AXI.vhd:771]
WARNING: [Synth 8-614] signal 'fifo_writes_in' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0_S00_AXI.vhd:771]
WARNING: [Synth 8-614] signal 'play_out_time_in' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0_S00_AXI.vhd:771]
WARNING: [Synth 8-614] signal 'rx_time_code_in' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0_S00_AXI.vhd:771]
WARNING: [Synth 8-614] signal 'rx_time_code_eff_in' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0_S00_AXI.vhd:771]
WARNING: [Synth 8-614] signal 'rxtc_fifo_occ_in' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0_S00_AXI.vhd:771]
WARNING: [Synth 8-614] signal 'rx_time_code_fout_in' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0_S00_AXI.vhd:771]
WARNING: [Synth 8-614] signal 'packet_dumped_cnt_final_in' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0_S00_AXI.vhd:771]
WARNING: [Synth 8-614] signal 'odd_fifo_occ_in' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0_S00_AXI.vhd:771]
WARNING: [Synth 8-614] signal 'even_fifo_occ_in' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0_S00_AXI.vhd:771]
WARNING: [Synth 8-614] signal 'replace_events_in' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0_S00_AXI.vhd:771]
WARNING: [Synth 8-614] signal 'bad_pkt_count_in' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0_S00_AXI.vhd:771]
WARNING: [Synth 8-6014] Unused sequential element slv_reg4_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0_S00_AXI.vhd:352]
WARNING: [Synth 8-6014] Unused sequential element slv_reg13_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0_S00_AXI.vhd:361]
WARNING: [Synth 8-6014] Unused sequential element slv_reg14_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0_S00_AXI.vhd:362]
WARNING: [Synth 8-6014] Unused sequential element slv_reg15_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0_S00_AXI.vhd:363]
WARNING: [Synth 8-6014] Unused sequential element slv_reg16_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0_S00_AXI.vhd:364]
WARNING: [Synth 8-6014] Unused sequential element slv_reg18_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0_S00_AXI.vhd:366]
WARNING: [Synth 8-6014] Unused sequential element slv_reg19_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0_S00_AXI.vhd:367]
WARNING: [Synth 8-6014] Unused sequential element slv_reg20_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0_S00_AXI.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element slv_reg21_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0_S00_AXI.vhd:369]
WARNING: [Synth 8-6014] Unused sequential element slv_reg22_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0_S00_AXI.vhd:370]
WARNING: [Synth 8-6014] Unused sequential element slv_reg29_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0_S00_AXI.vhd:377]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0_S00_AXI.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'eth_to_audio_interface_v2_0_S00_AXI' (18#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0_S00_AXI.vhd:154]
WARNING: [Synth 8-614] signal 'resetOddDACFifo' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:1743]
WARNING: [Synth 8-614] signal 'resetEvenDACFifo' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:1743]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'SyncDualClockFIFO' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/src/SyncDualClockFIFO.vhdl:9' bound to instance 'FIFO_LEFT_ODD_OutDAC' of component 'SyncDualClockFIFO' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:1812]
INFO: [Synth 8-638] synthesizing module 'SyncDualClockFIFO' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/src/SyncDualClockFIFO.vhdl:35]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'GrayCounter' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/GrayCounter.vhdl:52' bound to instance 'GrayCounter_pWr' of component 'GrayCounter' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/src/SyncDualClockFIFO.vhdl:170]
INFO: [Synth 8-638] synthesizing module 'GrayCounter' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/GrayCounter.vhdl:80]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GrayCounter' (19#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/GrayCounter.vhdl:80]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'GrayCounter' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/GrayCounter.vhdl:52' bound to instance 'GrayCounter_pRd' of component 'GrayCounter' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/src/SyncDualClockFIFO.vhdl:181]
WARNING: [Synth 8-614] signal 'Status' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/src/SyncDualClockFIFO.vhdl:222]
INFO: [Synth 8-256] done synthesizing module 'SyncDualClockFIFO' (20#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/src/SyncDualClockFIFO.vhdl:35]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'SyncDualClockFIFO' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/src/SyncDualClockFIFO.vhdl:9' bound to instance 'FIFO_LEFT_EVEN_OutDAC' of component 'SyncDualClockFIFO' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:1839]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'SyncDualClockFIFO' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/src/SyncDualClockFIFO.vhdl:9' bound to instance 'FIFO_RIGHT_ODD_OutDAC' of component 'SyncDualClockFIFO' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:1865]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'SyncDualClockFIFO' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/src/SyncDualClockFIFO.vhdl:9' bound to instance 'FIFO_RIGHT_EVEN_OutDAC' of component 'SyncDualClockFIFO' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:1892]
	Parameter SIG_IN_WIDTH bound to: 24 - type: integer 
	Parameter SIG_OUT_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'cic_filter' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/src/cic_M3_D2_R2_Q24_Int.vhd:11' bound to instance 'cic_interpolator_left' of component 'cic_filter' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:2028]
INFO: [Synth 8-638] synthesizing module 'cic_filter' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/src/cic_M3_D2_R2_Q24_Int.vhd:48]
	Parameter SIG_IN_WIDTH bound to: 24 - type: integer 
	Parameter SIG_OUT_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cic_filter' (21#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/src/cic_M3_D2_R2_Q24_Int.vhd:48]
	Parameter SIG_IN_WIDTH bound to: 28 - type: integer 
	Parameter SIG_OUT_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'compfilt' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/src/firfilt.vhd:13' bound to instance 'comp_interpolator_left' of component 'compfilt' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:2044]
INFO: [Synth 8-638] synthesizing module 'compfilt' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/src/firfilt.vhd:29]
	Parameter SIG_IN_WIDTH bound to: 28 - type: integer 
	Parameter SIG_OUT_WIDTH bound to: 28 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element sop_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/src/firfilt.vhd:318]
WARNING: [Synth 8-6014] Unused sequential element c_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/src/firfilt.vhd:371]
INFO: [Synth 8-256] done synthesizing module 'compfilt' (22#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/src/firfilt.vhd:29]
	Parameter SIG_IN_WIDTH bound to: 24 - type: integer 
	Parameter SIG_OUT_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'cic_filter' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/src/cic_M3_D2_R2_Q24_Int.vhd:11' bound to instance 'cic_interpolator_right' of component 'cic_filter' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:2067]
	Parameter SIG_IN_WIDTH bound to: 28 - type: integer 
	Parameter SIG_OUT_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'compfilt' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/src/firfilt.vhd:13' bound to instance 'comp_interpolator_odd_right' of component 'compfilt' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:2083]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 13 - type: integer 
	Parameter PKT_LEN_WIDTH bound to: 4 - type: integer 
	Parameter GUARD_SAMPLES bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'DualClockLIFO' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/DualClockLIFO.vhdl:10' bound to instance 'LIFO_L_OutDAC' of component 'DualClockLIFO' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:2465]
INFO: [Synth 8-638] synthesizing module 'DualClockLIFO' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/DualClockLIFO.vhdl:41]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 13 - type: integer 
	Parameter PKT_LEN_WIDTH bound to: 4 - type: integer 
	Parameter GUARD_SAMPLES bound to: 5 - type: integer 
WARNING: [Synth 8-614] signal 'Replace_pkt_in' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/DualClockLIFO.vhdl:299]
WARNING: [Synth 8-614] signal 'BinaryCountWr' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/DualClockLIFO.vhdl:299]
WARNING: [Synth 8-614] signal 'BinaryCountRd' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/DualClockLIFO.vhdl:299]
INFO: [Synth 8-3491] module 'edge_detector' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/edge_detector.vhd:3' bound to instance 'Replace_inprogress_pedge_wclk' of component 'edge_detector' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/DualClockLIFO.vhdl:479]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/edge_detector.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (23#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/edge_detector.vhd:11]
INFO: [Synth 8-3491] module 'edge_detector' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/edge_detector.vhd:3' bound to instance 'WriteEn_in_pedge_wclk' of component 'edge_detector' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/DualClockLIFO.vhdl:490]
	Parameter COUNTER_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'GrayCounterC' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/GrayCounterC.vhdl:13' bound to instance 'GrayCounter_pWr' of component 'GrayCounterC' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/DualClockLIFO.vhdl:512]
INFO: [Synth 8-638] synthesizing module 'GrayCounterC' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/GrayCounterC.vhdl:27]
	Parameter COUNTER_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GrayCounterC' (24#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/GrayCounterC.vhdl:27]
	Parameter COUNTER_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'GrayCounterC' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/GrayCounterC.vhdl:13' bound to instance 'GrayCounter_pRd' of component 'GrayCounterC' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/DualClockLIFO.vhdl:524]
WARNING: [Synth 8-6014] Unused sequential element PktEnd_ph_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/DualClockLIFO.vhdl:239]
WARNING: [Synth 8-6014] Unused sequential element LastBinaryCountWr_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/DualClockLIFO.vhdl:241]
WARNING: [Synth 8-6014] Unused sequential element LastBinaryCountRd_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/DualClockLIFO.vhdl:309]
INFO: [Synth 8-256] done synthesizing module 'DualClockLIFO' (25#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/DualClockLIFO.vhdl:41]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 13 - type: integer 
	Parameter PKT_LEN_WIDTH bound to: 4 - type: integer 
	Parameter GUARD_SAMPLES bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'DualClockLIFO' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/DualClockLIFO.vhdl:10' bound to instance 'LIFO_R_OutDAC' of component 'DualClockLIFO' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:2498]
WARNING: [Synth 8-6014] Unused sequential element dump_pkt_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:885]
WARNING: [Synth 8-6014] Unused sequential element bytecount_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:836]
WARNING: [Synth 8-6014] Unused sequential element last_pkt_seq_count_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:953]
WARNING: [Synth 8-6014] Unused sequential element first_pkt_wrt_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:851]
WARNING: [Synth 8-6014] Unused sequential element last_rx_time_code_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:869]
WARNING: [Synth 8-6014] Unused sequential element resetErrCount_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:853]
WARNING: [Synth 8-6014] Unused sequential element rxtc_fifo_write_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:852]
WARNING: [Synth 8-6014] Unused sequential element replace_inprogress_in_reg_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:1685]
WARNING: [Synth 8-6014] Unused sequential element replace_inprogress_sig_reg_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:1699]
WARNING: [Synth 8-6014] Unused sequential element testWaveTimer_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:1750]
WARNING: [Synth 8-6014] Unused sequential element testWave24Bit_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:1757]
WARNING: [Synth 8-6014] Unused sequential element leftTest24Bit_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:1748]
WARNING: [Synth 8-6014] Unused sequential element rightTest24Bit_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:1749]
WARNING: [Synth 8-6014] Unused sequential element replace_pkt_trig_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:2117]
WARNING: [Synth 8-3848] Net replace_pkt_out in module/entity eth_to_audio_plc_combo_interface_v2_0 does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:55]
WARNING: [Synth 8-3848] Net dpk_pkt_end_out in module/entity eth_to_audio_plc_combo_interface_v2_0 does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:64]
WARNING: [Synth 8-3848] Net plc_pkt_end_out in module/entity eth_to_audio_plc_combo_interface_v2_0 does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:65]
WARNING: [Synth 8-3848] Net next_play_out_time in module/entity eth_to_audio_plc_combo_interface_v2_0 does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:681]
WARNING: [Synth 8-3848] Net fifo_reads in module/entity eth_to_audio_plc_combo_interface_v2_0 does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:546]
WARNING: [Synth 8-3848] Net rx_time_code_fout in module/entity eth_to_audio_plc_combo_interface_v2_0 does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:612]
INFO: [Synth 8-256] done synthesizing module 'eth_to_audio_plc_combo_interface_v2_0' (26#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:183]
INFO: [Synth 8-256] done synthesizing module 'cantavi_streamer_project_eth_to_audio_plc_com_0_0' (27#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_eth_to_audio_plc_com_0_0/synth/cantavi_streamer_project_eth_to_audio_plc_com_0_0.vhd:132]
WARNING: [Synth 8-350] instance 'eth_to_audio_plc_com_0' of module 'cantavi_streamer_project_eth_to_audio_plc_com_0_0' requires 71 connections, but only 67 given [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:623]
INFO: [Synth 8-638] synthesizing module 'cantavi_streamer_project_mixer_0_1' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_mixer_0_1/synth/cantavi_streamer_project_mixer_0_1.vhd:67]
	Parameter size bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'mixer' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/0a7f/mixer.vhd:5' bound to instance 'U0' of component 'mixer' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_mixer_0_1/synth/cantavi_streamer_project_mixer_0_1.vhd:90]
INFO: [Synth 8-638] synthesizing module 'mixer' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/0a7f/mixer.vhd:19]
	Parameter size bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mixer' (28#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/0a7f/mixer.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'cantavi_streamer_project_mixer_0_1' (29#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_mixer_0_1/synth/cantavi_streamer_project_mixer_0_1.vhd:67]
INFO: [Synth 8-6157] synthesizing module 'cantavi_streamer_project_synchronizer_0_0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_synchronizer_0_0/synth/cantavi_streamer_project_synchronizer_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'synchronizer_v1_0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/0327/hdl/synchronizer_v1_0.v:4]
	Parameter SIGNAL_WIDTH bound to: 24 - type: integer 
	Parameter SYNC_STAGES bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sync_signal' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/sync_signal.v:33]
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_signal' (30#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/sync_signal.v:33]
INFO: [Synth 8-6155] done synthesizing module 'synchronizer_v1_0' (31#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/0327/hdl/synchronizer_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cantavi_streamer_project_synchronizer_0_0' (32#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_synchronizer_0_0/synth/cantavi_streamer_project_synchronizer_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'cantavi_streamer_project_synchronizer_3_0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_synchronizer_3_0/synth/cantavi_streamer_project_synchronizer_3_0.v:56]
INFO: [Synth 8-6155] done synthesizing module 'cantavi_streamer_project_synchronizer_3_0' (33#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_synchronizer_3_0/synth/cantavi_streamer_project_synchronizer_3_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'cantavi_streamer_project_synchronizer_3_1' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_synchronizer_3_1/synth/cantavi_streamer_project_synchronizer_3_1.v:56]
INFO: [Synth 8-6155] done synthesizing module 'cantavi_streamer_project_synchronizer_3_1' (34#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_synchronizer_3_1/synth/cantavi_streamer_project_synchronizer_3_1.v:56]
INFO: [Synth 8-6157] synthesizing module 'cantavi_streamer_project_synchronizer_3_2' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_synchronizer_3_2/synth/cantavi_streamer_project_synchronizer_3_2.v:56]
INFO: [Synth 8-6155] done synthesizing module 'cantavi_streamer_project_synchronizer_3_2' (35#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_synchronizer_3_2/synth/cantavi_streamer_project_synchronizer_3_2.v:56]
INFO: [Synth 8-6157] synthesizing module 'cantavi_streamer_project_user_org_plc_seq_ip_0_0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_user_org_plc_seq_ip_0_0/synth/cantavi_streamer_project_user_org_plc_seq_ip_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'plc_seq_ip' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/hdl/user_org_plc_seq_ip_v1_0.v:4]
	Parameter S_COUNT bound to: 64 - type: integer 
	Parameter SEQ_BANK_FIFO_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter PACKET_SKIP_DEFAULT bound to: 8 - type: integer 
	Parameter SHIFTS_PER_MILLISECOND bound to: 17 - type: integer 
	Parameter DELAY_COUNT_WIDTH bound to: 64 - type: integer 
	Parameter SYNC_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter FIFO_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter PACKET_LEN_WIDTH bound to: 16 - type: integer 
	Parameter TC_BIT_LENGTH bound to: 32 - type: integer 
	Parameter CORE_VERSION bound to: 22 - type: integer 
	Parameter RTP_HDR_SEQ_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_fm_udp_s_axis_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_fm_audio_s_axis_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_to_udp_m_axis_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_to_udp_m_axis_START_COUNT bound to: 32 - type: integer 
	Parameter C_to_audio_m_axis_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_to_audio_m_axis_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sync_signal__parameterized0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/sync_signal.v:33]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_signal__parameterized0' (35#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/sync_signal.v:33]
INFO: [Synth 8-6157] synthesizing module 'sync_reset' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/sync_reset.v:33]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_reset' (36#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/sync_reset.v:33]
INFO: [Synth 8-6157] synthesizing module 'sync_signal__parameterized1' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/sync_signal.v:33]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_signal__parameterized1' (36#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/sync_signal.v:33]
INFO: [Synth 8-6157] synthesizing module 'sync_signal__parameterized2' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/sync_signal.v:33]
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_signal__parameterized2' (36#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/sync_signal.v:33]
INFO: [Synth 8-6157] synthesizing module 'user_org_plc_seq_ip_v1_0_S00_AXI' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/hdl/user_org_plc_seq_ip_v1_0_S00_AXI.v:4]
	Parameter S_COUNT bound to: 16 - type: integer 
	Parameter PACKET_SKIP_DEFAULT bound to: 8 - type: integer 
	Parameter DELAY_COUNT_WIDTH bound to: 64 - type: integer 
	Parameter FIFO_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter SYNC_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter CORE_VERSION bound to: 22 - type: integer 
	Parameter PACKET_LEN_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/hdl/user_org_plc_seq_ip_v1_0_S00_AXI.v:384]
INFO: [Synth 8-226] default block is never used [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/hdl/user_org_plc_seq_ip_v1_0_S00_AXI.v:1005]
WARNING: [Synth 8-6014] Unused sequential element slv_reg12_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/hdl/user_org_plc_seq_ip_v1_0_S00_AXI.v:328]
WARNING: [Synth 8-6014] Unused sequential element slv_reg13_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/hdl/user_org_plc_seq_ip_v1_0_S00_AXI.v:329]
WARNING: [Synth 8-6014] Unused sequential element slv_reg15_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/hdl/user_org_plc_seq_ip_v1_0_S00_AXI.v:331]
WARNING: [Synth 8-6014] Unused sequential element slv_reg16_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/hdl/user_org_plc_seq_ip_v1_0_S00_AXI.v:332]
WARNING: [Synth 8-6014] Unused sequential element slv_reg19_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/hdl/user_org_plc_seq_ip_v1_0_S00_AXI.v:335]
WARNING: [Synth 8-6014] Unused sequential element slv_reg20_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/hdl/user_org_plc_seq_ip_v1_0_S00_AXI.v:336]
WARNING: [Synth 8-6014] Unused sequential element slv_reg21_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/hdl/user_org_plc_seq_ip_v1_0_S00_AXI.v:337]
WARNING: [Synth 8-6014] Unused sequential element slv_reg22_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/hdl/user_org_plc_seq_ip_v1_0_S00_AXI.v:338]
WARNING: [Synth 8-6014] Unused sequential element slv_reg24_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/hdl/user_org_plc_seq_ip_v1_0_S00_AXI.v:340]
INFO: [Synth 8-6155] done synthesizing module 'user_org_plc_seq_ip_v1_0_S00_AXI' (37#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/hdl/user_org_plc_seq_ip_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'user_org_plc_seq_ip_v1_0_fm_udp_s_axis' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/user_org_plc_seq_ip_v1_0_fm_udp_s_axis.v:4]
	Parameter RTP_HDR_DATA_WIDTH bound to: 160 - type: integer 
	Parameter RTP_HDR_BCNT_WIDTH bound to: 5 - type: integer 
	Parameter RTP_HDR_SEQ_WIDTH bound to: 16 - type: integer 
	Parameter SHIFTS_PER_MILLISECOND bound to: 17 - type: integer 
	Parameter DELAY_COUNT_WIDTH bound to: 64 - type: integer 
	Parameter FIFO_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter S_COUNT bound to: 64 - type: integer 
	Parameter SYNC_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter PACKET_LEN_WIDTH bound to: 16 - type: integer 
	Parameter SEQ_BANK_FIFO_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter HDR_DATA_WIDTH bound to: 8 - type: integer 
	Parameter TC_BIT_LENGTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
	Parameter IN_IDLE bound to: 4'b0001 
	Parameter GET_HDR bound to: 4'b0010 
	Parameter DMUX_PKT bound to: 4'b0011 
	Parameter WRITE_HDR0 bound to: 4'b0100 
	Parameter WRITE_HDR1 bound to: 4'b0101 
	Parameter DROP_PKT bound to: 4'b0110 
	Parameter WRITE_FIFO bound to: 4'b0111 
	Parameter OUT_IDLE bound to: 4'b1000 
	Parameter CHECK_OCC bound to: 4'b1001 
	Parameter SEL_FIFO bound to: 4'b1010 
	Parameter SEND_DATA bound to: 4'b1011 
	Parameter EXTRACT_HDR bound to: 4'b1100 
	Parameter OE_PEEK_PKT bound to: 4'b1101 
	Parameter REPLACE_PKT bound to: 4'b1110 
INFO: [Synth 8-6157] synthesizing module 'axis_fifo' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/axis_fifo.v:32]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter PIPELINE_OUTPUT bound to: 2 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter KEEP_OFFSET bound to: 8 - type: integer 
	Parameter LAST_OFFSET bound to: 8 - type: integer 
	Parameter ID_OFFSET bound to: 9 - type: integer 
	Parameter DEST_OFFSET bound to: 9 - type: integer 
	Parameter USER_OFFSET bound to: 9 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_cur_reg_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/axis_fifo.v:165]
WARNING: [Synth 8-6014] Unused sequential element drop_frame_reg_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/axis_fifo.v:244]
INFO: [Synth 8-4471] merging register 'bad_frame_reg_reg' into 'overflow_reg_reg' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/axis_fifo.v:197]
INFO: [Synth 8-4471] merging register 'good_frame_reg_reg' into 'overflow_reg_reg' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/axis_fifo.v:198]
WARNING: [Synth 8-6014] Unused sequential element bad_frame_reg_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/axis_fifo.v:197]
WARNING: [Synth 8-6014] Unused sequential element good_frame_reg_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/axis_fifo.v:198]
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo' (38#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/axis_fifo.v:32]
INFO: [Synth 8-6157] synthesizing module 'axis_demux' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/axis_demux.v:32]
	Parameter M_COUNT bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 1 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 1 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter CL_M_COUNT bound to: 6 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element m_axis_tkeep_reg_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/axis_demux.v:234]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tid_reg_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/axis_demux.v:236]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tdest_reg_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/axis_demux.v:237]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tkeep_reg_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/axis_demux.v:241]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tid_reg_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/axis_demux.v:243]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tdest_reg_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/axis_demux.v:244]
INFO: [Synth 8-6155] done synthesizing module 'axis_demux' (39#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/axis_demux.v:32]
INFO: [Synth 8-6157] synthesizing module 'axis_mux' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/axis_mux.v:32]
	Parameter S_COUNT bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 1 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 1 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter CL_S_COUNT bound to: 6 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element m_axis_tkeep_reg_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/axis_mux.v:229]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tid_reg_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/axis_mux.v:231]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tdest_reg_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/axis_mux.v:232]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tkeep_reg_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/axis_mux.v:236]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tid_reg_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/axis_mux.v:238]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tdest_reg_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/axis_mux.v:239]
INFO: [Synth 8-6155] done synthesizing module 'axis_mux' (40#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/axis_mux.v:32]
WARNING: [Synth 8-6014] Unused sequential element s_axis_tlast_count_reg_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/user_org_plc_seq_ip_v1_0_fm_udp_s_axis.v:533]
WARNING: [Synth 8-6014] Unused sequential element last_select_mux_reg_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/user_org_plc_seq_ip_v1_0_fm_udp_s_axis.v:541]
WARNING: [Synth 8-6014] Unused sequential element out_data_byte_cnt_reg_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/user_org_plc_seq_ip_v1_0_fm_udp_s_axis.v:525]
WARNING: [Synth 8-6014] Unused sequential element pkt_send_delay_reg_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/user_org_plc_seq_ip_v1_0_fm_udp_s_axis.v:618]
WARNING: [Synth 8-6014] Unused sequential element send_data_delay_accum_reg_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/user_org_plc_seq_ip_v1_0_fm_udp_s_axis.v:614]
WARNING: [Synth 8-6014] Unused sequential element replace_wait_delay_reg_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/user_org_plc_seq_ip_v1_0_fm_udp_s_axis.v:610]
WARNING: [Synth 8-6014] Unused sequential element has_been_replaced_reg_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/user_org_plc_seq_ip_v1_0_fm_udp_s_axis.v:514]
WARNING: [Synth 8-6014] Unused sequential element out_curr_hdr_seq_num_reg_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/user_org_plc_seq_ip_v1_0_fm_udp_s_axis.v:579]
WARNING: [Synth 8-6014] Unused sequential element out_rtp_hdr_b0_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/user_org_plc_seq_ip_v1_0_fm_udp_s_axis.v:939]
WARNING: [Synth 8-6014] Unused sequential element out_rtp_hdr_b1_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/user_org_plc_seq_ip_v1_0_fm_udp_s_axis.v:945]
WARNING: [Synth 8-6014] Unused sequential element overwrite_delay_counter_reg_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/user_org_plc_seq_ip_v1_0_fm_udp_s_axis.v:497]
WARNING: [Synth 8-6014] Unused sequential element has_been_dropped_reg_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/user_org_plc_seq_ip_v1_0_fm_udp_s_axis.v:515]
WARNING: [Synth 8-6014] Unused sequential element rtp_hdr_b6_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/user_org_plc_seq_ip_v1_0_fm_udp_s_axis.v:563]
WARNING: [Synth 8-6014] Unused sequential element rtp_hdr_b7_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/user_org_plc_seq_ip_v1_0_fm_udp_s_axis.v:564]
INFO: [Synth 8-6155] done synthesizing module 'user_org_plc_seq_ip_v1_0_fm_udp_s_axis' (41#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/user_org_plc_seq_ip_v1_0_fm_udp_s_axis.v:4]
WARNING: [Synth 8-350] instance 'user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst' of module 'user_org_plc_seq_ip_v1_0_fm_udp_s_axis' requires 55 connections, but only 53 given [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/hdl/user_org_plc_seq_ip_v1_0.v:349]
INFO: [Synth 8-6157] synthesizing module 'user_org_plc_seq_ip_v1_0_fm_audio_s_axis' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/user_org_plc_seq_ip_v1_0_fm_audio_s_axis.v:4]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/user_org_plc_seq_ip_v1_0_fm_audio_s_axis.v:60]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/user_org_plc_seq_ip_v1_0_fm_audio_s_axis.v:60]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/user_org_plc_seq_ip_v1_0_fm_audio_s_axis.v:60]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
	Parameter NUMBER_OF_INPUT_WORDS bound to: 8 - type: integer 
	Parameter bit_num bound to: 3 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WRITE_FIFO bound to: 2'b01 
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/user_org_plc_seq_ip_v1_0_fm_audio_s_axis.v:60]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/user_org_plc_seq_ip_v1_0_fm_audio_s_axis.v:60]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/user_org_plc_seq_ip_v1_0_fm_audio_s_axis.v:60]
INFO: [Synth 8-6155] done synthesizing module 'user_org_plc_seq_ip_v1_0_fm_audio_s_axis' (42#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/user_org_plc_seq_ip_v1_0_fm_audio_s_axis.v:4]
INFO: [Synth 8-6155] done synthesizing module 'plc_seq_ip' (43#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/hdl/user_org_plc_seq_ip_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cantavi_streamer_project_user_org_plc_seq_ip_0_0' (44#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_user_org_plc_seq_ip_0_0/synth/cantavi_streamer_project_user_org_plc_seq_ip_0_0.v:56]
WARNING: [Synth 8-350] instance 'user_org_plc_seq_ip_0' of module 'cantavi_streamer_project_user_org_plc_seq_ip_0_0' requires 73 connections, but only 72 given [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:714]
WARNING: [Synth 8-3848] Net sync_time_code_out in module/entity AudioProcessingChannel_imp_9FSQAF does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:245]
INFO: [Synth 8-6155] done synthesizing module 'AudioProcessingChannel_imp_9FSQAF' (45#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:12]
WARNING: [Synth 8-350] instance 'AudioProcessingChannel' of module 'AudioProcessingChannel_imp_9FSQAF' requires 121 connections, but only 118 given [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:1707]
INFO: [Synth 8-638] synthesizing module 'cantavi_streamer_project_FILTER_IIR_0_0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_FILTER_IIR_0_0/synth/cantavi_streamer_project_FILTER_IIR_0_0.vhd:88]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'FILTER_IIR_v1_0' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/477f/hdl/FILTER_IIR_v1_0.vhd:5' bound to instance 'U0' of component 'FILTER_IIR_v1_0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_FILTER_IIR_0_0/synth/cantavi_streamer_project_FILTER_IIR_0_0.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'cantavi_streamer_project_FILTER_IIR_0_0' (46#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_FILTER_IIR_0_0/synth/cantavi_streamer_project_FILTER_IIR_0_0.vhd:88]
WARNING: [Synth 8-350] instance 'FILTER_IIR_0' of module 'cantavi_streamer_project_FILTER_IIR_0_0' requires 27 connections, but only 25 given [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:1826]
INFO: [Synth 8-638] synthesizing module 'cantavi_streamer_project_Volume_Pregain_0_0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_Volume_Pregain_0_0/synth/cantavi_streamer_project_Volume_Pregain_0_0.vhd:87]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter INTBIT_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'Volume_Pregain_v1_0' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/f679/hdl/Volume_Pregain_v1_0.vhd:5' bound to instance 'U0' of component 'Volume_Pregain_v1_0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_Volume_Pregain_0_0/synth/cantavi_streamer_project_Volume_Pregain_0_0.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'cantavi_streamer_project_Volume_Pregain_0_0' (47#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_Volume_Pregain_0_0/synth/cantavi_streamer_project_Volume_Pregain_0_0.vhd:87]
WARNING: [Synth 8-350] instance 'Volume_Pregain_0' of module 'cantavi_streamer_project_Volume_Pregain_0_0' requires 26 connections, but only 24 given [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:1852]
INFO: [Synth 8-6157] synthesizing module 'ZedCodec_imp_DC5242' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:789]
INFO: [Synth 8-6157] synthesizing module 'cantavi_streamer_project_adau1761_controller_0_0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_adau1761_controller_0_0/synth/cantavi_streamer_project_adau1761_controller_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'adau1761_controller_v1_0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/9b84/hdl/adau1761_controller_v1_0.v:4]
	Parameter SPI_CLOCK_PERIOD bound to: 100 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/9b84/hdl/adau1761_controller_v1_0.v:18]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/9b84/hdl/adau1761_controller_v1_0.v:19]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/9b84/hdl/adau1761_controller_v1_0.v:20]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/9b84/hdl/adau1761_controller_v1_0.v:21]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/9b84/hdl/adau1761_controller_v1_0.v:49]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/9b84/hdl/adau1761_controller_v1_0.v:50]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/9b84/hdl/adau1761_controller_v1_0.v:51]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/9b84/hdl/adau1761_controller_v1_0.v:52]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/9b84/hdl/adau1761_controller_v1_0.v:53]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/9b84/hdl/adau1761_controller_v1_0.v:54]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/9b84/hdl/adau1761_controller_v1_0.v:55]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/9b84/hdl/adau1761_controller_v1_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'adau1761_controller_v1_0_S00_AXI' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/9b84/hdl/adau1761_controller_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adau1761_controller_v1_0_S00_AXI' (48#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/9b84/hdl/adau1761_controller_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'adau1761_spi' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/9b84/hdl/adau1761_spi.v:2]
	Parameter clk_period bound to: 100 - type: integer 
	Parameter max_bytes bound to: 8 - type: integer 
	Parameter clk_half_period bound to: 50 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adau1761_spi' (49#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/9b84/hdl/adau1761_spi.v:2]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'adau1761_spi'. This will prevent further optimization [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/9b84/hdl/adau1761_controller_v1_0.v:100]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'adau1761_controller_v1_0_S00_AXI_inst'. This will prevent further optimization [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/9b84/hdl/adau1761_controller_v1_0.v:62]
INFO: [Synth 8-6155] done synthesizing module 'adau1761_controller_v1_0' (50#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/9b84/hdl/adau1761_controller_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cantavi_streamer_project_adau1761_controller_0_0' (51#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_adau1761_controller_0_0/synth/cantavi_streamer_project_adau1761_controller_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'cantavi_streamer_project_i2s_receiver_0_0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_i2s_receiver_0_0/synth/cantavi_streamer_project_i2s_receiver_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'i2s_receiver' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/eee7/src/i2s_receiver.v:2]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter AUDIO_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [/media/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20852]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (52#1) [/media/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20852]
INFO: [Synth 8-6155] done synthesizing module 'i2s_receiver' (53#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/eee7/src/i2s_receiver.v:2]
INFO: [Synth 8-6155] done synthesizing module 'cantavi_streamer_project_i2s_receiver_0_0' (54#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_i2s_receiver_0_0/synth/cantavi_streamer_project_i2s_receiver_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'cantavi_streamer_project_i2s_transmitter_0_0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_i2s_transmitter_0_0/synth/cantavi_streamer_project_i2s_transmitter_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'i2s_transmitter' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/3df8/src/i2s_transmitter.v:2]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter AUDIO_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'i2s_transmitter' (55#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/3df8/src/i2s_transmitter.v:2]
INFO: [Synth 8-6155] done synthesizing module 'cantavi_streamer_project_i2s_transmitter_0_0' (56#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_i2s_transmitter_0_0/synth/cantavi_streamer_project_i2s_transmitter_0_0.v:57]
WARNING: [Synth 8-350] instance 'i2s_transmitter_to_codec_dac_0' of module 'cantavi_streamer_project_i2s_transmitter_0_0' requires 12 connections, but only 10 given [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:1016]
INFO: [Synth 8-6155] done synthesizing module 'ZedCodec_imp_DC5242' (57#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:789]
WARNING: [Synth 8-350] instance 'ZedCodec' of module 'ZedCodec_imp_DC5242' requires 46 connections, but only 45 given [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:1877]
INFO: [Synth 8-6157] synthesizing module 'cantavi_streamer_project_ZedboardOLED_0_0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_ZedboardOLED_0_0/synth/cantavi_streamer_project_ZedboardOLED_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'ZedboardOLED_v1_0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/afef/hdl/ZedboardOLED_v1_0.v:19]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ZedboardOLED_v1_0_S00_AXI' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/afef/hdl/ZedboardOLED_v1_0_S00_AXI.v:21]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SpiCtrl' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/afef/src/SpiCtrl.v:20]
INFO: [Synth 8-6155] done synthesizing module 'SpiCtrl' (58#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/afef/src/SpiCtrl.v:20]
INFO: [Synth 8-6157] synthesizing module 'Delay' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/afef/src/Delay.v:19]
INFO: [Synth 8-6155] done synthesizing module 'Delay' (59#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/afef/src/Delay.v:19]
INFO: [Synth 8-638] synthesizing module 'charLib' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_ZedboardOLED_0_0/src/charLib/synth/charLib.vhd:67]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: charLib.mif - type: string 
	Parameter C_INIT_FILE bound to: charLib.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     1.2196 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_ZedboardOLED_0_0/src/charLib/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_ZedboardOLED_0_0/src/charLib/synth/charLib.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'charLib' (68#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_ZedboardOLED_0_0/src/charLib/synth/charLib.vhd:67]
WARNING: [Synth 8-5856] 3D RAM current_screen_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'ZedboardOLED_v1_0_S00_AXI' (69#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/afef/hdl/ZedboardOLED_v1_0_S00_AXI.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ZedboardOLED_v1_0' (70#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/afef/hdl/ZedboardOLED_v1_0.v:19]
INFO: [Synth 8-6155] done synthesizing module 'cantavi_streamer_project_ZedboardOLED_0_0' (71#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_ZedboardOLED_0_0/synth/cantavi_streamer_project_ZedboardOLED_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'cantavi_streamer_project_axi_gpio_0_2' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_axi_gpio_0_2/synth/cantavi_streamer_project_axi_gpio_0_2.vhd:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_axi_gpio_0_2/synth/cantavi_streamer_project_axi_gpio_0_2.vhd:172]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000100 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (72#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (72#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (72#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (72#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (72#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b100000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (72#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (72#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (72#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (72#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (72#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (72#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (72#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (72#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (72#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (72#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (72#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (72#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (72#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (72#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (72#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (72#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (72#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (73#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (74#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (75#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 32'b00000000000000000000000000000101 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (76#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 5 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (77#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[4].GPIO_DBus_i_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (78#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (79#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'cantavi_streamer_project_axi_gpio_0_2' (80#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_axi_gpio_0_2/synth/cantavi_streamer_project_axi_gpio_0_2.vhd:85]
INFO: [Synth 8-638] synthesizing module 'cantavi_streamer_project_axi_gpio_1_0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_axi_gpio_1_0/synth/cantavi_streamer_project_axi_gpio_1_0.vhd:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_axi_gpio_1_0/synth/cantavi_streamer_project_axi_gpio_1_0.vhd:172]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized1' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 8 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (80#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[4].GPIO_DBus_i_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[5].GPIO_DBus_i_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[6].GPIO_DBus_i_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[7].GPIO_DBus_i_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized0' (80#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized1' (80#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'cantavi_streamer_project_axi_gpio_1_0' (81#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_axi_gpio_1_0/synth/cantavi_streamer_project_axi_gpio_1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'cantavi_streamer_project_axi_gpio_2_0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_axi_gpio_2_0/synth/cantavi_streamer_project_axi_gpio_2_0.vhd:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_axi_gpio_2_0/synth/cantavi_streamer_project_axi_gpio_2_0.vhd:172]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized3' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized1' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[4].GPIO_DBus_i_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[5].GPIO_DBus_i_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[6].GPIO_DBus_i_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[7].GPIO_DBus_i_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized1' (81#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized3' (81#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'cantavi_streamer_project_axi_gpio_2_0' (82#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_axi_gpio_2_0/synth/cantavi_streamer_project_axi_gpio_2_0.vhd:85]
WARNING: [Synth 8-350] instance 'axi_gpio_2' of module 'cantavi_streamer_project_axi_gpio_2_0' requires 21 connections, but only 20 given [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:1995]
INFO: [Synth 8-6157] synthesizing module 'cantavi_streamer_project_clk_wiz_0_0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_clk_wiz_0_0/cantavi_streamer_project_clk_wiz_0_0.v:71]
INFO: [Synth 8-6157] synthesizing module 'cantavi_streamer_project_clk_wiz_0_0_clk_wiz' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_clk_wiz_0_0/cantavi_streamer_project_clk_wiz_0_0_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/media/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (83#1) [/media/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/media/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 81.375000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (84#1) [/media/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/media/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (85#1) [/media/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'cantavi_streamer_project_clk_wiz_0_0_clk_wiz' (86#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_clk_wiz_0_0/cantavi_streamer_project_clk_wiz_0_0_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'cantavi_streamer_project_clk_wiz_0_0' (87#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_clk_wiz_0_0/cantavi_streamer_project_clk_wiz_0_0.v:71]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'cantavi_streamer_project_clk_wiz_0_0' requires 5 connections, but only 4 given [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:2016]
INFO: [Synth 8-6157] synthesizing module 'cantavi_streamer_project_eth_udp_axi_arp_stack_0_0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_eth_udp_axi_arp_stack_0_0/synth/cantavi_streamer_project_eth_udp_axi_arp_stack_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'user_eth_udp_axi_arp_stack_v1_0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/hdl/eth_udp_axi_arp_stack_v1_0.v:26]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter UDP_DATA_WIDTH bound to: 8 - type: integer 
	Parameter UDP_IP_WIDTH bound to: 32 - type: integer 
	Parameter UDP_MAC_WIDTH bound to: 48 - type: integer 
	Parameter UDP_LENGTH_WIDTH bound to: 16 - type: integer 
	Parameter UDP_PORT_WIDTH bound to: 16 - type: integer 
	Parameter SESSION_USERS_COUNT bound to: 2 - type: integer 
	Parameter SYNC_FIFO_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter AUDIO_FIFO_ADDR_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/hdl/eth_udp_axi_arp_stack_v1_0.v:969]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/hdl/eth_udp_axi_arp_stack_v1_0.v:970]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/hdl/eth_udp_axi_arp_stack_v1_0.v:971]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/hdl/eth_udp_axi_arp_stack_v1_0.v:972]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/hdl/eth_udp_axi_arp_stack_v1_0.v:973]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/hdl/eth_udp_axi_arp_stack_v1_0.v:974]
INFO: [Synth 8-6157] synthesizing module 'debounce_switch' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/debounce_switch.v:32]
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter N bound to: 4 - type: integer 
	Parameter RATE bound to: 125000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce_switch' (88#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/debounce_switch.v:32]
INFO: [Synth 8-6157] synthesizing module 'sync_signal__parameterized3' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/sync_signal.v:33]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_signal__parameterized3' (88#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/sync_signal.v:33]
INFO: [Synth 8-6157] synthesizing module 'fpga_core' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:14]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter UDP_DATA_WIDTH bound to: 8 - type: integer 
	Parameter UDP_PORT_WIDTH bound to: 16 - type: integer 
	Parameter UDP_LENGTH_WIDTH bound to: 16 - type: integer 
	Parameter UDP_IP_WIDTH bound to: 32 - type: integer 
	Parameter UDP_MAC_WIDTH bound to: 48 - type: integer 
	Parameter SESSION_USERS_COUNT bound to: 2 - type: integer 
	Parameter AUDIO_FIFO_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter STATE_IDLE bound to: 4'b0000 
	Parameter STATE_GET_TYPE bound to: 4'b0001 
	Parameter STATE_GET_SRC_ID bound to: 4'b0010 
	Parameter STATE_SWITCH bound to: 4'b0011 
	Parameter STATE_SEND_PACKET bound to: 4'b0100 
	Parameter STATE_DUMP_PACKET bound to: 4'b0101 
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b0 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter ARB_TYPE bound to: ROUND_ROBIN - type: string 
	Parameter LSB_PRIORITY bound to: LOW - type: string 
INFO: [Synth 8-6157] synthesizing module 'axis_fifo__parameterized0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/axis_fifo.v:32]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 1 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 1 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter PIPELINE_OUTPUT bound to: 2 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter KEEP_OFFSET bound to: 8 - type: integer 
	Parameter LAST_OFFSET bound to: 8 - type: integer 
	Parameter ID_OFFSET bound to: 9 - type: integer 
	Parameter DEST_OFFSET bound to: 9 - type: integer 
	Parameter USER_OFFSET bound to: 9 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_cur_reg_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/axis_fifo.v:165]
WARNING: [Synth 8-6014] Unused sequential element drop_frame_reg_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/axis_fifo.v:244]
INFO: [Synth 8-4471] merging register 'bad_frame_reg_reg' into 'overflow_reg_reg' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/axis_fifo.v:197]
INFO: [Synth 8-4471] merging register 'good_frame_reg_reg' into 'overflow_reg_reg' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/axis_fifo.v:198]
WARNING: [Synth 8-6014] Unused sequential element bad_frame_reg_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/axis_fifo.v:197]
WARNING: [Synth 8-6014] Unused sequential element good_frame_reg_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/axis_fifo.v:198]
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo__parameterized0' (88#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/axis_fifo.v:32]
INFO: [Synth 8-155] case statement is not full and has no default [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:1025]
INFO: [Synth 8-6157] synthesizing module 'udp_packet_axis_arb_mux' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/packet_arb_mux.v:54]
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b0 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter ARB_TYPE bound to: ROUND_ROBIN - type: string 
	Parameter LSB_PRIORITY bound to: LOW - type: string 
	Parameter CL_S_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arbiter' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/arbiter.v:32]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter TYPE bound to: ROUND_ROBIN - type: string 
	Parameter BLOCK bound to: ACKNOWLEDGE - type: string 
	Parameter LSB_PRIORITY bound to: LOW - type: string 
INFO: [Synth 8-6157] synthesizing module 'priority_encoder' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/priority_encoder.v:32]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter LSB_PRIORITY bound to: LOW - type: string 
	Parameter W1 bound to: 2 - type: integer 
	Parameter W2 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder' (89#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/priority_encoder.v:32]
INFO: [Synth 8-6155] done synthesizing module 'arbiter' (90#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/arbiter.v:32]
WARNING: [Synth 8-6014] Unused sequential element m_udp_flags_reg_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/packet_arb_mux.v:280]
WARNING: [Synth 8-6014] Unused sequential element m_udp_fragment_offset_reg_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/packet_arb_mux.v:281]
WARNING: [Synth 8-6014] Unused sequential element m_udp_ttl_reg_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/packet_arb_mux.v:282]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'udp_packet_axis_arb_mux' (91#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/packet_arb_mux.v:54]
INFO: [Synth 8-6157] synthesizing module 'eth_axis_rx' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/eth_axis_rx.v:32]
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_READ_HEADER bound to: 2'b01 
	Parameter STATE_READ_PAYLOAD bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/eth_axis_rx.v:196]
INFO: [Synth 8-155] case statement is not full and has no default [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/eth_axis_rx.v:166]
INFO: [Synth 8-6155] done synthesizing module 'eth_axis_rx' (92#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/eth_axis_rx.v:32]
INFO: [Synth 8-6157] synthesizing module 'eth_axis_tx' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/eth_axis_tx.v:32]
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_WRITE_HEADER bound to: 2'b01 
	Parameter STATE_WRITE_PAYLOAD bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/eth_axis_tx.v:155]
INFO: [Synth 8-155] case statement is not full and has no default [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/eth_axis_tx.v:130]
INFO: [Synth 8-6155] done synthesizing module 'eth_axis_tx' (93#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/eth_axis_tx.v:32]
INFO: [Synth 8-6157] synthesizing module 'udp_complete' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/udp_complete.v:32]
	Parameter ARP_CACHE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter ARP_REQUEST_RETRY_COUNT bound to: 4 - type: integer 
	Parameter ARP_REQUEST_RETRY_INTERVAL bound to: 250000000 - type: integer 
	Parameter ARP_REQUEST_TIMEOUT bound to: -544967296 - type: integer 
	Parameter UDP_CHECKSUM_GEN_ENABLE bound to: 1 - type: integer 
	Parameter UDP_CHECKSUM_PAYLOAD_FIFO_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter UDP_CHECKSUM_HEADER_FIFO_ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ip_arb_mux' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/ip_arb_mux.v:32]
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter ARB_TYPE bound to: PRIORITY - type: string 
	Parameter LSB_PRIORITY bound to: HIGH - type: string 
	Parameter CL_S_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arbiter__parameterized0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/arbiter.v:32]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter TYPE bound to: PRIORITY - type: string 
	Parameter BLOCK bound to: ACKNOWLEDGE - type: string 
	Parameter LSB_PRIORITY bound to: HIGH - type: string 
INFO: [Synth 8-6157] synthesizing module 'priority_encoder__parameterized0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/priority_encoder.v:32]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter LSB_PRIORITY bound to: HIGH - type: string 
	Parameter W1 bound to: 2 - type: integer 
	Parameter W2 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder__parameterized0' (93#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/priority_encoder.v:32]
INFO: [Synth 8-6155] done synthesizing module 'arbiter__parameterized0' (93#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/arbiter.v:32]
INFO: [Synth 8-6155] done synthesizing module 'ip_arb_mux' (94#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/ip_arb_mux.v:32]
INFO: [Synth 8-6157] synthesizing module 'ip_complete' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/ip_complete.v:32]
	Parameter ARP_CACHE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter ARP_REQUEST_RETRY_COUNT bound to: 4 - type: integer 
	Parameter ARP_REQUEST_RETRY_INTERVAL bound to: 250000000 - type: integer 
	Parameter ARP_REQUEST_TIMEOUT bound to: -544967296 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ip' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/ip.v:32]
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_ARP_QUERY bound to: 2'b01 
	Parameter STATE_WAIT_PACKET bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'ip_eth_rx' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/ip_eth_rx.v:32]
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_READ_HEADER bound to: 3'b001 
	Parameter STATE_READ_PAYLOAD bound to: 3'b010 
	Parameter STATE_READ_PAYLOAD_LAST bound to: 3'b011 
	Parameter STATE_WAIT_LAST bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/ip_eth_rx.v:306]
INFO: [Synth 8-155] case statement is not full and has no default [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/ip_eth_rx.v:275]
INFO: [Synth 8-6155] done synthesizing module 'ip_eth_rx' (95#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/ip_eth_rx.v:32]
INFO: [Synth 8-6157] synthesizing module 'ip_eth_tx' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/ip_eth_tx.v:32]
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_WRITE_HEADER bound to: 3'b001 
	Parameter STATE_WRITE_PAYLOAD bound to: 3'b010 
	Parameter STATE_WRITE_PAYLOAD_LAST bound to: 3'b011 
	Parameter STATE_WAIT_LAST bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/ip_eth_tx.v:231]
INFO: [Synth 8-155] case statement is not full and has no default [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/ip_eth_tx.v:205]
INFO: [Synth 8-6155] done synthesizing module 'ip_eth_tx' (96#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/ip_eth_tx.v:32]
INFO: [Synth 8-155] case statement is not full and has no default [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/ip.v:272]
INFO: [Synth 8-6155] done synthesizing module 'ip' (97#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/ip.v:32]
INFO: [Synth 8-6155] done synthesizing module 'ip_complete' (98#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/ip_complete.v:32]
INFO: [Synth 8-6157] synthesizing module 'udp' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/udp.v:32]
	Parameter CHECKSUM_GEN_ENABLE bound to: 1 - type: integer 
	Parameter CHECKSUM_PAYLOAD_FIFO_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter CHECKSUM_HEADER_FIFO_ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'udp_checksum_gen' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/udp_checksum_gen.v:32]
	Parameter PAYLOAD_FIFO_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter HEADER_FIFO_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_SUM_HEADER_1 bound to: 3'b001 
	Parameter STATE_SUM_HEADER_2 bound to: 3'b010 
	Parameter STATE_SUM_HEADER_3 bound to: 3'b011 
	Parameter STATE_SUM_PAYLOAD bound to: 3'b100 
	Parameter STATE_FINISH_SUM bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/udp_checksum_gen.v:446]
INFO: [Synth 8-6155] done synthesizing module 'udp_checksum_gen' (99#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/udp_checksum_gen.v:32]
INFO: [Synth 8-6157] synthesizing module 'udp_ip_rx' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/udp_ip_rx.v:32]
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_READ_HEADER bound to: 3'b001 
	Parameter STATE_READ_PAYLOAD bound to: 3'b010 
	Parameter STATE_READ_PAYLOAD_LAST bound to: 3'b011 
	Parameter STATE_WAIT_LAST bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/udp_ip_rx.v:291]
INFO: [Synth 8-155] case statement is not full and has no default [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/udp_ip_rx.v:263]
INFO: [Synth 8-6155] done synthesizing module 'udp_ip_rx' (100#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/udp_ip_rx.v:32]
INFO: [Synth 8-6157] synthesizing module 'udp_ip_tx' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/udp_ip_tx.v:32]
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_WRITE_HEADER bound to: 3'b001 
	Parameter STATE_WRITE_PAYLOAD bound to: 3'b010 
	Parameter STATE_WRITE_PAYLOAD_LAST bound to: 3'b011 
	Parameter STATE_WAIT_LAST bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/udp_ip_tx.v:263]
INFO: [Synth 8-155] case statement is not full and has no default [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/udp_ip_tx.v:236]
INFO: [Synth 8-6155] done synthesizing module 'udp_ip_tx' (101#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/udp_ip_tx.v:32]
INFO: [Synth 8-6155] done synthesizing module 'udp' (102#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/udp.v:32]
INFO: [Synth 8-6155] done synthesizing module 'udp_complete' (103#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/udp_complete.v:32]
WARNING: [Synth 8-3848] Net s_ip_hdr_ready in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:106]
WARNING: [Synth 8-3848] Net s_ip_payload_axis_tready in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:116]
WARNING: [Synth 8-3848] Net m_ip_hdr_valid in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:123]
WARNING: [Synth 8-3848] Net m_ip_eth_dest_mac in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:125]
WARNING: [Synth 8-3848] Net m_ip_eth_src_mac in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:126]
WARNING: [Synth 8-3848] Net m_ip_eth_type in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:127]
WARNING: [Synth 8-3848] Net m_ip_version in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:128]
WARNING: [Synth 8-3848] Net m_ip_ihl in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:129]
WARNING: [Synth 8-3848] Net m_ip_dscp in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:130]
WARNING: [Synth 8-3848] Net m_ip_ecn in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:131]
WARNING: [Synth 8-3848] Net m_ip_length in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:132]
WARNING: [Synth 8-3848] Net m_ip_identification in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:133]
WARNING: [Synth 8-3848] Net m_ip_flags in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:134]
WARNING: [Synth 8-3848] Net m_ip_fragment_offset in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:135]
WARNING: [Synth 8-3848] Net m_ip_ttl in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:136]
WARNING: [Synth 8-3848] Net m_ip_protocol in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:137]
WARNING: [Synth 8-3848] Net m_ip_header_checksum in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:138]
WARNING: [Synth 8-3848] Net m_ip_source_ip in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:139]
WARNING: [Synth 8-3848] Net m_ip_dest_ip in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:140]
WARNING: [Synth 8-3848] Net m_ip_payload_axis_tdata in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:141]
WARNING: [Synth 8-3848] Net m_ip_payload_axis_tvalid in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:142]
WARNING: [Synth 8-3848] Net m_ip_payload_axis_tlast in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:144]
WARNING: [Synth 8-3848] Net m_ip_payload_axis_tuser in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:145]
WARNING: [Synth 8-3848] Net s_udp_hdr_ready in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:151]
WARNING: [Synth 8-3848] Net s_udp_payload_axis_tready in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:163]
WARNING: [Synth 8-3848] Net m_udp_hdr_valid in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:170]
WARNING: [Synth 8-3848] Net m_udp_eth_dest_mac in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:172]
WARNING: [Synth 8-3848] Net m_udp_eth_src_mac in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:173]
WARNING: [Synth 8-3848] Net m_udp_eth_type in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:174]
WARNING: [Synth 8-3848] Net m_udp_ip_version in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:175]
WARNING: [Synth 8-3848] Net m_udp_ip_ihl in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:176]
WARNING: [Synth 8-3848] Net m_udp_ip_dscp in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:177]
WARNING: [Synth 8-3848] Net m_udp_ip_ecn in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:178]
WARNING: [Synth 8-3848] Net m_udp_ip_length in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:179]
WARNING: [Synth 8-3848] Net m_udp_ip_identification in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:180]
WARNING: [Synth 8-3848] Net m_udp_ip_flags in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:181]
WARNING: [Synth 8-3848] Net m_udp_ip_fragment_offset in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:182]
WARNING: [Synth 8-3848] Net m_udp_ip_ttl in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:183]
WARNING: [Synth 8-3848] Net m_udp_ip_protocol in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:184]
WARNING: [Synth 8-3848] Net m_udp_ip_header_checksum in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:185]
WARNING: [Synth 8-3848] Net m_udp_ip_source_ip in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:186]
WARNING: [Synth 8-3848] Net m_udp_ip_dest_ip in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:187]
WARNING: [Synth 8-3848] Net m_udp_source_port in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:188]
WARNING: [Synth 8-3848] Net m_udp_dest_port in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:189]
WARNING: [Synth 8-3848] Net m_udp_length in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:190]
WARNING: [Synth 8-3848] Net m_udp_checksum in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:191]
WARNING: [Synth 8-3848] Net m_udp_payload_axis_tdata in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:192]
WARNING: [Synth 8-3848] Net m_udp_payload_axis_tvalid in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:193]
WARNING: [Synth 8-3848] Net m_udp_payload_axis_tlast in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:195]
WARNING: [Synth 8-3848] Net m_udp_payload_axis_tuser in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:196]
WARNING: [Synth 8-3848] Net ip_rx_busy in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:201]
WARNING: [Synth 8-3848] Net ip_tx_busy in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:202]
WARNING: [Synth 8-3848] Net udp_rx_busy in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:203]
WARNING: [Synth 8-3848] Net udp_tx_busy in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:204]
WARNING: [Synth 8-3848] Net ip_rx_error_header_early_termination in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:205]
WARNING: [Synth 8-3848] Net ip_rx_error_payload_early_termination in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:206]
WARNING: [Synth 8-3848] Net ip_rx_error_invalid_header in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:207]
WARNING: [Synth 8-3848] Net ip_rx_error_invalid_checksum in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:208]
WARNING: [Synth 8-3848] Net ip_tx_error_payload_early_termination in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:209]
WARNING: [Synth 8-3848] Net ip_tx_error_arp_failed in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:210]
WARNING: [Synth 8-3848] Net udp_rx_error_header_early_termination in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:211]
WARNING: [Synth 8-3848] Net udp_rx_error_payload_early_termination in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:212]
WARNING: [Synth 8-3848] Net udp_tx_error_payload_early_termination in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:213]
WARNING: [Synth 8-3848] Net rx_fifo_ch_udp_payload_axis_tuser in module/entity fpga_core does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:433]
INFO: [Synth 8-6155] done synthesizing module 'fpga_core' (104#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:14]
WARNING: [Synth 8-350] instance 'core_inst' of module 'fpga_core' requires 172 connections, but only 79 given [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/hdl/eth_udp_axi_arp_stack_v1_0.v:769]
INFO: [Synth 8-6157] synthesizing module 'eth_controller_v1_0_S00_AXI' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/eth_controller_v1_0_S00_AXI.v:4]
	Parameter UDP_DATA_WIDTH bound to: 8 - type: integer 
	Parameter UDP_IP_WIDTH bound to: 32 - type: integer 
	Parameter UDP_MAC_WIDTH bound to: 48 - type: integer 
	Parameter UDP_PORT_WIDTH bound to: 16 - type: integer 
	Parameter UDP_LENGTH_WIDTH bound to: 16 - type: integer 
	Parameter SESSION_USERS_COUNT bound to: 2 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 5 - type: integer 
	Parameter ARPS_IDLE bound to: 3'b000 
	Parameter ARPS_SEARCH bound to: 3'b001 
	Parameter ARPS_WAIT bound to: 3'b010 
INFO: [Synth 8-155] case statement is not full and has no default [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/eth_controller_v1_0_S00_AXI.v:912]
WARNING: [Synth 8-3848] Net read in module/entity eth_controller_v1_0_S00_AXI does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/eth_controller_v1_0_S00_AXI.v:26]
WARNING: [Synth 8-3848] Net nbytes in module/entity eth_controller_v1_0_S00_AXI does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/eth_controller_v1_0_S00_AXI.v:27]
WARNING: [Synth 8-3848] Net address in module/entity eth_controller_v1_0_S00_AXI does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/eth_controller_v1_0_S00_AXI.v:28]
WARNING: [Synth 8-3848] Net write_data in module/entity eth_controller_v1_0_S00_AXI does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/eth_controller_v1_0_S00_AXI.v:29]
INFO: [Synth 8-6155] done synthesizing module 'eth_controller_v1_0_S00_AXI' (105#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/eth_controller_v1_0_S00_AXI.v:4]
WARNING: [Synth 8-689] width (1) of port connection 'start' does not match port width (2) of module 'eth_controller_v1_0_S00_AXI' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/hdl/eth_udp_axi_arp_stack_v1_0.v:989]
WARNING: [Synth 8-689] width (32) of port connection 'dest_ip' does not match port width (64) of module 'eth_controller_v1_0_S00_AXI' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/hdl/eth_udp_axi_arp_stack_v1_0.v:1002]
WARNING: [Synth 8-689] width (16) of port connection 'dest_port' does not match port width (32) of module 'eth_controller_v1_0_S00_AXI' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/hdl/eth_udp_axi_arp_stack_v1_0.v:1003]
WARNING: [Synth 8-689] width (1) of port connection 'udp_stream_tx_enable' does not match port width (2) of module 'eth_controller_v1_0_S00_AXI' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/hdl/eth_udp_axi_arp_stack_v1_0.v:1019]
WARNING: [Synth 8-689] width (1) of port connection 'udp_stream_rx_enable' does not match port width (2) of module 'eth_controller_v1_0_S00_AXI' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/hdl/eth_udp_axi_arp_stack_v1_0.v:1021]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'eth_controller_v1_0_S00_AXI_inst'. This will prevent further optimization [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/hdl/eth_udp_axi_arp_stack_v1_0.v:986]
WARNING: [Synth 8-3848] Net tx_udp_hdr_ready in module/entity user_eth_udp_axi_arp_stack_v1_0 does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/hdl/eth_udp_axi_arp_stack_v1_0.v:401]
WARNING: [Synth 8-3848] Net rx_udp_hdr_ready in module/entity user_eth_udp_axi_arp_stack_v1_0 does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/hdl/eth_udp_axi_arp_stack_v1_0.v:402]
INFO: [Synth 8-6155] done synthesizing module 'user_eth_udp_axi_arp_stack_v1_0' (106#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/hdl/eth_udp_axi_arp_stack_v1_0.v:26]
INFO: [Synth 8-6155] done synthesizing module 'cantavi_streamer_project_eth_udp_axi_arp_stack_0_0' (107#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_eth_udp_axi_arp_stack_0_0/synth/cantavi_streamer_project_eth_udp_axi_arp_stack_0_0.v:56]
WARNING: [Synth 8-350] instance 'eth_udp_axi_arp_stack_0' of module 'cantavi_streamer_project_eth_udp_axi_arp_stack_0_0' requires 97 connections, but only 92 given [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:2021]
INFO: [Synth 8-638] synthesizing module 'cantavi_streamer_project_mixer_0_0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_mixer_0_0/synth/cantavi_streamer_project_mixer_0_0.vhd:67]
	Parameter size bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'mixer' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/0a7f/mixer.vhd:5' bound to instance 'U0' of component 'mixer' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_mixer_0_0/synth/cantavi_streamer_project_mixer_0_0.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'cantavi_streamer_project_mixer_0_0' (108#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_mixer_0_0/synth/cantavi_streamer_project_mixer_0_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'cantavi_streamer_project_org_audio2eth_interl_0_0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_org_audio2eth_interl_0_0/synth/cantavi_streamer_project_org_audio2eth_interl_0_0.vhd:102]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter AXIS_UDP_DATA_WIDTH bound to: 8 - type: integer 
	Parameter SEQ_NUM_LENGTH bound to: 2 - type: integer 
	Parameter TC_LENGTH bound to: 4 - type: integer 
	Parameter TC_BIT_LENGTH bound to: 32 - type: integer 
	Parameter PACKET_LEN_WIDTH bound to: 16 - type: integer 
	Parameter SINE_DIV_WIDTH bound to: 32 - type: integer 
	Parameter PACKET_SEQ_W bound to: 16 - type: integer 
	Parameter AUDIO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter PACKET_COUNT_W bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'org_audio2eth_interleaved_packetizer_v1_0' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef0a/src/audio_to_eth_interleaved_v2_0.vhd:7' bound to instance 'U0' of component 'org_audio2eth_interleaved_packetizer_v1_0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_org_audio2eth_interl_0_0/synth/cantavi_streamer_project_org_audio2eth_interl_0_0.vhd:204]
INFO: [Synth 8-638] synthesizing module 'org_audio2eth_interleaved_packetizer_v1_0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef0a/src/audio_to_eth_interleaved_v2_0.vhd:99]
	Parameter AUDIO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_UDP_DATA_WIDTH bound to: 8 - type: integer 
	Parameter SEQ_NUM_LENGTH bound to: 2 - type: integer 
	Parameter TC_LENGTH bound to: 4 - type: integer 
	Parameter TC_BIT_LENGTH bound to: 32 - type: integer 
	Parameter PACKET_LEN_WIDTH bound to: 16 - type: integer 
	Parameter SINE_DIV_WIDTH bound to: 32 - type: integer 
	Parameter PACKET_SEQ_W bound to: 16 - type: integer 
	Parameter PACKET_COUNT_W bound to: 32 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'org_audio2eth_interleaved_packetizer_v1_0_S00_AXI' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef0a/src/audio_to_eth_interleaved_v2_0_S00_AXI.vhd:5' bound to instance 'org_audio2eth_interleaved_packetizer_v1_0_S00_AXI_inst' of component 'org_audio2eth_interleaved_packetizer_v1_0_S00_AXI' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef0a/src/audio_to_eth_interleaved_v2_0.vhd:353]
INFO: [Synth 8-638] synthesizing module 'org_audio2eth_interleaved_packetizer_v1_0_S00_AXI' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef0a/src/audio_to_eth_interleaved_v2_0_S00_AXI.vhd:94]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'org_audio2eth_interleaved_packetizer_v1_0_S00_AXI' (109#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef0a/src/audio_to_eth_interleaved_v2_0_S00_AXI.vhd:94]
WARNING: [Synth 8-614] signal 'enablePacketCount' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef0a/src/audio_to_eth_interleaved_v2_0.vhd:418]
WARNING: [Synth 8-614] signal 'test_mode' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef0a/src/audio_to_eth_interleaved_v2_0.vhd:418]
WARNING: [Synth 8-614] signal 'stream_send' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef0a/src/audio_to_eth_interleaved_v2_0.vhd:418]
WARNING: [Synth 8-614] signal 'test_pattern' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef0a/src/audio_to_eth_interleaved_v2_0.vhd:418]
WARNING: [Synth 8-614] signal 'sine_enable' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef0a/src/audio_to_eth_interleaved_v2_0.vhd:418]
WARNING: [Synth 8-614] signal 'payload_length' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef0a/src/audio_to_eth_interleaved_v2_0.vhd:418]
WARNING: [Synth 8-614] signal 'packet_count' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef0a/src/audio_to_eth_interleaved_v2_0.vhd:418]
WARNING: [Synth 8-614] signal 'sine_div' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef0a/src/audio_to_eth_interleaved_v2_0.vhd:418]
WARNING: [Synth 8-614] signal 'sync_en' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef0a/src/audio_to_eth_interleaved_v2_0.vhd:418]
WARNING: [Synth 8-614] signal 'samples_pkt' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef0a/src/audio_to_eth_interleaved_v2_0.vhd:418]
WARNING: [Synth 8-614] signal 'tx_time_code' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef0a/src/audio_to_eth_interleaved_v2_0.vhd:570]
WARNING: [Synth 8-614] signal 'resetADCLeftFifo' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef0a/src/audio_to_eth_interleaved_v2_0.vhd:570]
WARNING: [Synth 8-614] signal 'resetADCOddFifo' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef0a/src/audio_to_eth_interleaved_v2_0.vhd:1184]
WARNING: [Synth 8-614] signal 'resetADCEvenFifo' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef0a/src/audio_to_eth_interleaved_v2_0.vhd:1184]
INFO: [Synth 8-3491] module 'BUFG' declared at '/media/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609' bound to instance 'clk_bufg_inst' of component 'BUFG' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef0a/src/audio_to_eth_interleaved_v2_0.vhd:1351]
WARNING: [Synth 8-614] signal 'resetADCLeftFifo' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef0a/src/audio_to_eth_interleaved_v2_0.vhd:1405]
WARNING: [Synth 8-614] signal 'resetADCRightFifo' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef0a/src/audio_to_eth_interleaved_v2_0.vhd:1405]
WARNING: [Synth 8-614] signal 'sine_div_cnt' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef0a/src/audio_to_eth_interleaved_v2_0.vhd:1467]
WARNING: [Synth 8-614] signal 'sine_div_mirror' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef0a/src/audio_to_eth_interleaved_v2_0.vhd:1467]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'DualClockFIFO' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef0a/src/DualClockFIFO.vhdl:19' bound to instance 'FIFO_EVEN_InADC' of component 'DualClockFIFO' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef0a/src/audio_to_eth_interleaved_v2_0.vhd:1485]
INFO: [Synth 8-638] synthesizing module 'DualClockFIFO' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef0a/src/DualClockFIFO.vhdl:45]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'GrayCounter' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/GrayCounter.vhdl:52' bound to instance 'GrayCounter_pWr' of component 'GrayCounter' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef0a/src/DualClockFIFO.vhdl:166]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'GrayCounter' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/GrayCounter.vhdl:52' bound to instance 'GrayCounter_pRd' of component 'GrayCounter' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef0a/src/DualClockFIFO.vhdl:177]
INFO: [Synth 8-256] done synthesizing module 'DualClockFIFO' (110#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef0a/src/DualClockFIFO.vhdl:45]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'DualClockFIFO' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef0a/src/DualClockFIFO.vhdl:19' bound to instance 'FIFO_ODD_InADC' of component 'DualClockFIFO' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef0a/src/audio_to_eth_interleaved_v2_0.vhd:1513]
WARNING: [Synth 8-3848] Net sync_en_out in module/entity org_audio2eth_interleaved_packetizer_v1_0 does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef0a/src/audio_to_eth_interleaved_v2_0.vhd:38]
WARNING: [Synth 8-3848] Net adcLeftFIFOEmpty in module/entity org_audio2eth_interleaved_packetizer_v1_0 does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef0a/src/audio_to_eth_interleaved_v2_0.vhd:259]
WARNING: [Synth 8-3848] Net adcRightFIFOEmpty in module/entity org_audio2eth_interleaved_packetizer_v1_0 does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef0a/src/audio_to_eth_interleaved_v2_0.vhd:260]
WARNING: [Synth 8-3848] Net adcLeftFIFOFull in module/entity org_audio2eth_interleaved_packetizer_v1_0 does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef0a/src/audio_to_eth_interleaved_v2_0.vhd:259]
WARNING: [Synth 8-3848] Net adcRightFIFOFull in module/entity org_audio2eth_interleaved_packetizer_v1_0 does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef0a/src/audio_to_eth_interleaved_v2_0.vhd:260]
WARNING: [Synth 8-3848] Net rDataValid_sig in module/entity org_audio2eth_interleaved_packetizer_v1_0 does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef0a/src/audio_to_eth_interleaved_v2_0.vhd:219]
INFO: [Synth 8-256] done synthesizing module 'org_audio2eth_interleaved_packetizer_v1_0' (111#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef0a/src/audio_to_eth_interleaved_v2_0.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'cantavi_streamer_project_org_audio2eth_interl_0_0' (112#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_org_audio2eth_interl_0_0/synth/cantavi_streamer_project_org_audio2eth_interl_0_0.vhd:102]
WARNING: [Synth 8-350] instance 'org_audio2eth_interl_0' of module 'cantavi_streamer_project_org_audio2eth_interl_0_0' requires 41 connections, but only 39 given [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:2121]
INFO: [Synth 8-638] synthesizing module 'cantavi_streamer_project_pmod_controller_0_1' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_pmod_controller_0_1/synth/cantavi_streamer_project_pmod_controller_0_1.vhd:87]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'pmod_controller_v1_0' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/4523/hdl/pmod_controller_v1_0.vhd:5' bound to instance 'U0' of component 'pmod_controller_v1_0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_pmod_controller_0_1/synth/cantavi_streamer_project_pmod_controller_0_1.vhd:158]
INFO: [Synth 8-638] synthesizing module 'pmod_controller_v1_0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/4523/hdl/pmod_controller_v1_0.vhd:53]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'pmod_controller_v1_0_S00_AXI' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/4523/hdl/pmod_controller_v1_0_S00_AXI.vhd:5' bound to instance 'pmod_controller_v1_0_S00_AXI_inst' of component 'pmod_controller_v1_0_S00_AXI' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/4523/hdl/pmod_controller_v1_0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'pmod_controller_v1_0_S00_AXI' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/4523/hdl/pmod_controller_v1_0_S00_AXI.vhd:91]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/4523/hdl/pmod_controller_v1_0_S00_AXI.vhd:243]
INFO: [Synth 8-226] default block is never used [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/4523/hdl/pmod_controller_v1_0_S00_AXI.vhd:373]
WARNING: [Synth 8-614] signal 'rotary_outputs' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/4523/hdl/pmod_controller_v1_0_S00_AXI.vhd:368]
INFO: [Synth 8-3491] module 'rotary_controller' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/4523/rotary_controller.vhd:34' bound to instance 'controller1' of component 'rotary_controller' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/4523/hdl/pmod_controller_v1_0_S00_AXI.vhd:408]
INFO: [Synth 8-638] synthesizing module 'rotary_controller' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/4523/rotary_controller.vhd:49]
INFO: [Synth 8-3491] module 'debouncer' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/4523/debouncer.vhd:35' bound to instance 'Button_debouncer' of component 'debouncer' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/4523/rotary_controller.vhd:71]
INFO: [Synth 8-638] synthesizing module 'debouncer' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/4523/debouncer.vhd:43]
	Parameter counter_size bound to: 19 - type: integer 
WARNING: [Synth 8-3848] Net counter_set in module/entity debouncer does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/4523/debouncer.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (113#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/4523/debouncer.vhd:43]
INFO: [Synth 8-3491] module 'debouncer' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/4523/debouncer.vhd:35' bound to instance 'Switch_debouncer' of component 'debouncer' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/4523/rotary_controller.vhd:77]
INFO: [Synth 8-3491] module 'pulse_generator' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/4523/pulse_generator.vhd:34' bound to instance 'pulsegen' of component 'pulse_generator' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/4523/rotary_controller.vhd:83]
INFO: [Synth 8-638] synthesizing module 'pulse_generator' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/4523/pulse_generator.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'pulse_generator' (114#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/4523/pulse_generator.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'rotary_controller' (115#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/4523/rotary_controller.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'pmod_controller_v1_0_S00_AXI' (116#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/4523/hdl/pmod_controller_v1_0_S00_AXI.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'pmod_controller_v1_0' (117#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/4523/hdl/pmod_controller_v1_0.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'cantavi_streamer_project_pmod_controller_0_1' (118#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_pmod_controller_0_1/synth/cantavi_streamer_project_pmod_controller_0_1.vhd:87]
INFO: [Synth 8-6157] synthesizing module 'cantavi_streamer_project_processing_system7_0_0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_processing_system7_0_0/synth/cantavi_streamer_project_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 10 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: TRUE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 1 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [/media/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (119#1) [/media/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6157] synthesizing module 'PS7' [/media/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41553]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (120#1) [/media/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41553]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (121#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_processing_system7_0_0/synth/cantavi_streamer_project_processing_system7_0_0.v:383]
INFO: [Synth 8-6155] done synthesizing module 'cantavi_streamer_project_processing_system7_0_0' (122#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_processing_system7_0_0/synth/cantavi_streamer_project_processing_system7_0_0.v:60]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'cantavi_streamer_project_processing_system7_0_0' requires 84 connections, but only 81 given [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:2188]
INFO: [Synth 8-6157] synthesizing module 'cantavi_streamer_project_ps7_0_axi_periph_0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:2790]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_12W17VD' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:5381]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_12W17VD' (123#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:5381]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1ASS0TR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:5513]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1ASS0TR' (124#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:5513]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1IPKK8L' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:5659]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1IPKK8L' (125#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:5659]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1QMBD4Z' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:5805]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1QMBD4Z' (126#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:5805]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_8CWVCX' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:5951]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_8CWVCX' (127#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:5951]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_G9ODMF' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:6097]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_G9ODMF' (128#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:6097]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_O6G7N1' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:6243]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_O6G7N1' (129#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:6243]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_W37PUJ' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:6389]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_W37PUJ' (130#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:6389]
INFO: [Synth 8-6157] synthesizing module 'm08_couplers_imp_VZMG2W' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:6535]
INFO: [Synth 8-6155] done synthesizing module 'm08_couplers_imp_VZMG2W' (131#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:6535]
INFO: [Synth 8-6157] synthesizing module 'm09_couplers_imp_OCUCWU' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:6667]
INFO: [Synth 8-6155] done synthesizing module 'm09_couplers_imp_OCUCWU' (132#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:6667]
INFO: [Synth 8-6157] synthesizing module 'm10_couplers_imp_ISE7KH' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:6799]
INFO: [Synth 8-6155] done synthesizing module 'm10_couplers_imp_ISE7KH' (133#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:6799]
INFO: [Synth 8-6157] synthesizing module 'm11_couplers_imp_SMWPUV' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:6945]
INFO: [Synth 8-6155] done synthesizing module 'm11_couplers_imp_SMWPUV' (134#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:6945]
INFO: [Synth 8-6157] synthesizing module 'm12_couplers_imp_2YWMGT' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:7091]
INFO: [Synth 8-6155] done synthesizing module 'm12_couplers_imp_2YWMGT' (135#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:7091]
INFO: [Synth 8-6157] synthesizing module 'm13_couplers_imp_CTF4P7' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:7237]
INFO: [Synth 8-6155] done synthesizing module 'm13_couplers_imp_CTF4P7' (136#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:7237]
INFO: [Synth 8-6157] synthesizing module 'm14_couplers_imp_1M721VT' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:7383]
INFO: [Synth 8-6155] done synthesizing module 'm14_couplers_imp_1M721VT' (137#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:7383]
INFO: [Synth 8-6157] synthesizing module 'm15_couplers_imp_1W1L9HB' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:7529]
INFO: [Synth 8-6155] done synthesizing module 'm15_couplers_imp_1W1L9HB' (138#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:7529]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1MTXSBB' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:7675]
INFO: [Synth 8-6157] synthesizing module 'cantavi_streamer_project_auto_pc_0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_auto_pc_0/synth/cantavi_streamer_project_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_axi_protocol_converter' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_aw_channel' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_cmd_translator' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_incr_cmd' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_incr_cmd' (139#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wrap_cmd' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wrap_cmd' (140#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_cmd_translator' (141#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm' (142#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_aw_channel' (143#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_b_channel' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo' (144#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0' (144#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_b_channel' (145#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_ar_channel' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm' (146#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_ar_channel' (147#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1' (147#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2' (147#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_r_channel' (148#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice' (149#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized0' (149#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized1' (149#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized2' (149#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 16 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 1024'b0000000000000000000000000000000001000011110011000000000000000000000000000000000000000000000000000100001111001011000000000000000000000000000000000000000000000000010000111100010000000000000000000000000000000000000000000000000001000011110010100000000000000000000000000000000000000000000000000100001111001000000000000000000000000000000000000000000000000000010000111100011000000000000000000000000000000000000000000000000001000001001000100000000000000000000000000000000000000000000000000100000100100001000000000000000000000000000000000000000000000000010000111100100100000000000000000000000000000000000000000000000001000011110001110000000000000000000000000000000000000000000000000100001111000001000000000000000000000000000000000000000000000000010000111100001100000000000000000000000000000000000000000000000001000011110001010000000000000000000000000000000000000000000000000100001111000010000000000000000000000000000000000000000000000000010000111100000000000000000000000000000000000000000000000000000001000001001000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 512'b00000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 16 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 1024'b0000000000000000000000000000000001000011110011000000000000000000000000000000000000000000000000000100001111001011000000000000000000000000000000000000000000000000010000111100010000000000000000000000000000000000000000000000000001000011110010100000000000000000000000000000000000000000000000000100001111001000000000000000000000000000000000000000000000000000010000111100011000000000000000000000000000000000000000000000000001000001001000100000000000000000000000000000000000000000000000000100000100100001000000000000000000000000000000000000000000000000010000111100100100000000000000000000000000000000000000000000000001000011110001110000000000000000000000000000000000000000000000000100001111000001000000000000000000000000000000000000000000000000010000111100001100000000000000000000000000000000000000000000000001000011110001010000000000000000000000000000000000000000000000000100001111000010000000000000000000000000000000000000000000000000010000111100000000000000000000000000000000000000000000000000000001000001001000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 1024'b0000000000000000000000000000000001000011110011001111111111111111000000000000000000000000000000000100001111001011111111111111111100000000000000000000000000000000010000111100010011111111111111110000000000000000000000000000000001000011110010101111111111111111000000000000000000000000000000000100001111001000111111111111111100000000000000000000000000000000010000111100011011111111111111110000000000000000000000000000000001000001001000101111111111111111000000000000000000000000000000000100000100100001111111111111111100000000000000000000000000000000010000111100100111111111111111110000000000000000000000000000000001000011110001111111111111111111000000000000000000000000000000000100001111000001111111111111111100000000000000000000000000000000010000111100001111111111111111110000000000000000000000000000000001000011110001011111111111111111000000000000000000000000000000000100001111000010111111111111111100000000000000000000000000000000010000111100000011111111111111110000000000000000000000000000000001000001001000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 17 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 4 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 5 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 16'b0000000000000000 
	Parameter P_M_AXILITE_MASK bound to: 16'b0000000000000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 16 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 4 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 1024'b0000000000000000000000000000000001000011110011000000000000000000000000000000000000000000000000000100001111001011000000000000000000000000000000000000000000000000010000111100010000000000000000000000000000000000000000000000000001000011110010100000000000000000000000000000000000000000000000000100001111001000000000000000000000000000000000000000000000000000010000111100011000000000000000000000000000000000000000000000000001000001001000100000000000000000000000000000000000000000000000000100000100100001000000000000000000000000000000000000000000000000010000111100100100000000000000000000000000000000000000000000000001000011110001110000000000000000000000000000000000000000000000000100001111000001000000000000000000000000000000000000000000000000010000111100001100000000000000000000000000000000000000000000000001000011110001010000000000000000000000000000000000000000000000000100001111000010000000000000000000000000000000000000000000000000010000111100000000000000000000000000000000000000000000000000000001000001001000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 1024'b0000000000000000000000000000000001000011110011001111111111111111000000000000000000000000000000000100001111001011111111111111111100000000000000000000000000000000010000111100010011111111111111110000000000000000000000000000000001000011110010101111111111111111000000000000000000000000000000000100001111001000111111111111111100000000000000000000000000000000010000111100011011111111111111110000000000000000000000000000000001000001001000101111111111111111000000000000000000000000000000000100000100100001111111111111111100000000000000000000000000000000010000111100100111111111111111110000000000000000000000000000000001000011110001111111111111111111000000000000000000000000000000000100001111000001111111111111111100000000000000000000000000000000010000111100001111111111111111110000000000000000000000000000000001000011110001011111111111111111000000000000000000000000000000000100001111000010111111111111111100000000000000000000000000000000010000111100000011111111111111110000000000000000000000000000000001000001001000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 17'b01111111111111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100010100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100001100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100011100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100100100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100011000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100100000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100101000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100010000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100101100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100110000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
	Parameter C_NUM_M bound to: 3 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 17 - type: integer 
	Parameter C_SEL_WIDTH bound to: 5 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 17 - type: integer 
	Parameter C_SEL_WIDTH bound to: 5 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 17 - type: integer 
	Parameter C_SEL_WIDTH bound to: 5 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cantavi_streamer_project_rst_ps7_0_100M_0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_rst_ps7_0_100M_0/synth/cantavi_streamer_project_rst_ps7_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_rst_ps7_0_100M_0/synth/cantavi_streamer_project_rst_ps7_0_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/media/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (168#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (169#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (170#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (171#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (172#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'cantavi_streamer_project_rst_ps7_0_100M_0' (173#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_rst_ps7_0_100M_0/synth/cantavi_streamer_project_rst_ps7_0_100M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M' of module 'cantavi_streamer_project_rst_ps7_0_100M_0' requires 10 connections, but only 7 given [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:2643]
INFO: [Synth 8-638] synthesizing module 'cantavi_streamer_project_time_sync_block_0_0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_time_sync_block_0_0/synth/cantavi_streamer_project_time_sync_block_0_0.vhd:115]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter AXIS_UDP_DATA_WIDTH bound to: 8 - type: integer 
	Parameter SINE_DIV_WIDTH bound to: 32 - type: integer 
	Parameter PACKET_SEQ_W bound to: 16 - type: integer 
	Parameter PACKET_LEN_WIDTH bound to: 32 - type: integer 
	Parameter SEQ_NUM_LENGTH bound to: 2 - type: integer 
	Parameter TC_LENGTH bound to: 4 - type: integer 
	Parameter TC_BIT_LENGTH bound to: 32 - type: integer 
	Parameter TC_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter MIN_UDP_PKT_SIZE bound to: 32 - type: integer 
	Parameter UDP_LENGTH_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'time_sync_block_v2_0' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:5' bound to instance 'U0' of component 'time_sync_block_v2_0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_time_sync_block_0_0/synth/cantavi_streamer_project_time_sync_block_0_0.vhd:236]
INFO: [Synth 8-638] synthesizing module 'time_sync_block_v2_0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:119]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter AXIS_UDP_DATA_WIDTH bound to: 8 - type: integer 
	Parameter SEQ_NUM_LENGTH bound to: 2 - type: integer 
	Parameter TC_LENGTH bound to: 4 - type: integer 
	Parameter TC_BIT_LENGTH bound to: 32 - type: integer 
	Parameter PACKET_LEN_WIDTH bound to: 32 - type: integer 
	Parameter SINE_DIV_WIDTH bound to: 32 - type: integer 
	Parameter PACKET_SEQ_W bound to: 16 - type: integer 
	Parameter TC_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter MIN_UDP_PKT_SIZE bound to: 32 - type: integer 
	Parameter UDP_LENGTH_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'time_sync_block_v2_0_S00_AXI' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0_S00_AXI.vhd:5' bound to instance 'time_sync_block_v2_0_S00_AXI_inst' of component 'time_sync_block_v2_0_S00_AXI' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:355]
INFO: [Synth 8-638] synthesizing module 'time_sync_block_v2_0_S00_AXI' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0_S00_AXI.vhd:94]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'time_sync_block_v2_0_S00_AXI' (174#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0_S00_AXI.vhd:94]
	Parameter G_NBIT bound to: 32 - type: integer 
	Parameter G_AVG_LEN_LOG bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'moving_average' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/moving_avg.vhd:26' bound to instance 'mvn_avg_inst' of component 'moving_average' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:398]
INFO: [Synth 8-638] synthesizing module 'moving_average' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/moving_avg.vhd:42]
	Parameter G_NBIT bound to: 32 - type: integer 
	Parameter G_AVG_LEN_LOG bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'moving_average' (175#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/moving_avg.vhd:42]
WARNING: [Synth 8-614] signal 'initiate_sync_request' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:430]
WARNING: [Synth 8-614] signal 'initiate_tms_request' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:430]
WARNING: [Synth 8-614] signal 'sync_done_reg' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:430]
WARNING: [Synth 8-614] signal 'sync_reset' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:430]
WARNING: [Synth 8-614] signal 'sync_response_done_reg' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:430]
WARNING: [Synth 8-614] signal 'initiate_mock_request' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:430]
WARNING: [Synth 8-614] signal 'tc_sync_en' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:430]
WARNING: [Synth 8-614] signal 'waiting_for_response' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:430]
WARNING: [Synth 8-614] signal 'round_path_delay_2_high' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:430]
WARNING: [Synth 8-614] signal 'sync_request_magic_byte' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:430]
WARNING: [Synth 8-614] signal 'sync_response_magic_byte' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:430]
WARNING: [Synth 8-614] signal 'tms_request_magic_byte' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:430]
WARNING: [Synth 8-614] signal 'tms_response_magic_byte' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:430]
WARNING: [Synth 8-614] signal 'payload_length' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:430]
WARNING: [Synth 8-614] signal 'packet_count' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:430]
WARNING: [Synth 8-614] signal 'round_trip_delay_count' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:430]
WARNING: [Synth 8-614] signal 'round_trip_wait_delay' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:430]
WARNING: [Synth 8-614] signal 'decode_unblock_delay_count' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:430]
WARNING: [Synth 8-614] signal 'oneway_path_delay' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:430]
WARNING: [Synth 8-614] signal 'oneway_path_delay_val' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:430]
WARNING: [Synth 8-614] signal 'mock_tc_val' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:430]
WARNING: [Synth 8-614] signal 'media_round_path_delay' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:430]
WARNING: [Synth 8-614] signal 'media_half_path_delay_val' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:430]
WARNING: [Synth 8-614] signal 'round_path_delay_reg' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:430]
WARNING: [Synth 8-614] signal 'half_path_delay' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:430]
WARNING: [Synth 8-614] signal 'in_packet_count' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:430]
WARNING: [Synth 8-614] signal 'out_packet_count' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:430]
WARNING: [Synth 8-614] signal 'in_state_val' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:430]
WARNING: [Synth 8-614] signal 'out_state_val' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:430]
WARNING: [Synth 8-614] signal 'sync_req_pkt_seq_reg' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:639]
WARNING: [Synth 8-614] signal 'tms_req_pkt_seq_reg' is read in the process but is not in the sensitivity list [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:639]
	Parameter G_NBIT bound to: 32 - type: integer 
	Parameter G_AVG_LEN_LOG bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'moving_average' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/moving_avg.vhd:26' bound to instance 'path_dly_mvn_avg_inst' of component 'moving_average' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1779]
WARNING: [Synth 8-3848] Net rDataValid_sig in module/entity time_sync_block_v2_0 does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'time_sync_block_v2_0' (176#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'cantavi_streamer_project_time_sync_block_0_0' (177#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_time_sync_block_0_0/synth/cantavi_streamer_project_time_sync_block_0_0.vhd:115]
WARNING: [Synth 8-350] instance 'time_sync_block_0' of module 'cantavi_streamer_project_time_sync_block_0_0' requires 54 connections, but only 51 given [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:2651]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter UDP_DATA_WIDTH bound to: 8 - type: integer 
	Parameter UDP_IP_WIDTH bound to: 32 - type: integer 
	Parameter UDP_MAC_WIDTH bound to: 48 - type: integer 
	Parameter UDP_LENGTH_WIDTH bound to: 16 - type: integer 
	Parameter UDP_PORT_WIDTH bound to: 16 - type: integer 
	Parameter SYNC_FIFO_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter RX_HDR_FIFO_DEPTH bound to: 64 - type: integer 
	Parameter RX_HDR_FIFO_BANK_COUNT bound to: 2 - type: integer 
	Parameter FROM_PS_FIFO_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter FROM_CS_FIFO_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter TX_FIFO_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter RX_FIFO_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter IFG_DELAY bound to: 12 - type: integer 
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b0 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter ARB_TYPE bound to: ROUND_ROBIN - type: string 
	Parameter LSB_PRIORITY bound to: HIGH - type: string 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/hdl/user_cross_layer_switch_v1_0.v:970]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/hdl/user_cross_layer_switch_v1_0.v:971]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/hdl/user_cross_layer_switch_v1_0.v:972]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/hdl/user_cross_layer_switch_v1_0.v:973]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/hdl/user_cross_layer_switch_v1_0.v:974]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/hdl/user_cross_layer_switch_v1_0.v:975]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/hdl/user_cross_layer_switch_v1_0.v:493]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFG - type: string 
	Parameter USE_CLK90 bound to: TRUE - type: string 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter TX_FIFO_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter TX_FRAME_FIFO bound to: 1 - type: integer 
	Parameter TX_DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter TX_DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter RX_FIFO_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter RX_FRAME_FIFO bound to: 1 - type: integer 
	Parameter RX_DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter RX_DROP_WHEN_FULL bound to: 1 - type: integer 
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFG - type: string 
	Parameter USE_CLK90 bound to: TRUE - type: string 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFG - type: string 
	Parameter USE_CLK90 bound to: TRUE - type: string 
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFG - type: string 
	Parameter WIDTH bound to: 5 - type: integer 
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter WIDTH bound to: 5 - type: integer 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter WIDTH bound to: 5 - type: integer 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter ETH_PRE bound to: 8'b01010101 
	Parameter ETH_SFD bound to: 8'b11010101 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_PAYLOAD bound to: 3'b001 
	Parameter STATE_WAIT_LAST bound to: 3'b010 
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter STYLE_INT bound to: LOOP - type: string 
INFO: [Synth 8-155] case statement is not full and has no default [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/axis_gmii_rx.v:157]
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter ETH_PRE bound to: 8'b01010101 
	Parameter ETH_SFD bound to: 8'b11010101 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_PREAMBLE bound to: 3'b001 
	Parameter STATE_PAYLOAD bound to: 3'b010 
	Parameter STATE_LAST bound to: 3'b011 
	Parameter STATE_PAD bound to: 3'b100 
	Parameter STATE_FCS bound to: 3'b101 
	Parameter STATE_WAIT_END bound to: 3'b110 
	Parameter STATE_IFG bound to: 3'b111 
INFO: [Synth 8-155] case statement is not full and has no default [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/axis_gmii_tx.v:281]
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter KEEP_OFFSET bound to: 8 - type: integer 
	Parameter LAST_OFFSET bound to: 8 - type: integer 
	Parameter ID_OFFSET bound to: 9 - type: integer 
	Parameter DEST_OFFSET bound to: 9 - type: integer 
	Parameter USER_OFFSET bound to: 9 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_addr_reg_reg' and it is trimmed from '13' to '12' bits. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/axis_async_fifo.v:322]
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_addr_reg_reg' and it is trimmed from '13' to '12' bits. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/axis_async_fifo.v:422]
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 16 - type: integer 
	Parameter ETH_PRE bound to: 8'b01010101 
	Parameter ETH_SFD bound to: 8'b11010101 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_PREAMBLE bound to: 3'b001 
	Parameter STATE_PAYLOAD bound to: 3'b010 
	Parameter STATE_LAST bound to: 3'b011 
	Parameter STATE_PAD bound to: 3'b100 
	Parameter STATE_FCS bound to: 3'b101 
	Parameter STATE_WAIT_END bound to: 3'b110 
	Parameter STATE_IFG bound to: 3'b111 
INFO: [Synth 8-155] case statement is not full and has no default [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/axis_gmii_tx.v:281]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_OUT_FIFO_DEPTH bound to: 2048 - type: integer 
	Parameter FIFO_DEPTH bound to: 64 - type: integer 
	Parameter IPv4 bound to: 16'b0000100000000000 
	Parameter IPv6 bound to: 16'b1000011011011101 
	Parameter ARP bound to: 16'b0000100000000110 
	Parameter PTP bound to: 16'b1000100011110111 
	Parameter UDP_LITE_ID bound to: 8'b10001000 
	Parameter UDP_ID bound to: 8'b00010001 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_READ_ETH_HEADER bound to: 3'b001 
	Parameter STATE_PROCESS_ETH_HEADER bound to: 3'b010 
	Parameter STATE_READ_IP_HEADER bound to: 3'b011 
	Parameter STATE_READ_UDP_HEADER bound to: 3'b100 
	Parameter STATE_READ_PAYLOAD bound to: 3'b101 
	Parameter STATE_SWITCHING_WAIT_CLEAR bound to: 3'b110 
	Parameter SW_IDLE bound to: 2'b00 
	Parameter SW_SEL bound to: 2'b01 
	Parameter SW_SEND bound to: 2'b10 
	Parameter SW_BUF_UNLOCK bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/eth_axis_rx_switch.v:1408]
INFO: [Synth 8-155] case statement is not full and has no default [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/eth_axis_rx_switch.v:1467]
INFO: [Synth 8-155] case statement is not full and has no default [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/eth_axis_rx_switch.v:1526]
INFO: [Synth 8-155] case statement is not full and has no default [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/eth_axis_rx_switch.v:1367]
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter PIPELINE_OUTPUT bound to: 2 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter KEEP_OFFSET bound to: 8 - type: integer 
	Parameter LAST_OFFSET bound to: 8 - type: integer 
	Parameter ID_OFFSET bound to: 9 - type: integer 
	Parameter DEST_OFFSET bound to: 9 - type: integer 
	Parameter USER_OFFSET bound to: 9 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-4471] merging register 'bad_frame_reg_reg' into 'overflow_reg_reg' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/axis_fifo.v:197]
INFO: [Synth 8-4471] merging register 'good_frame_reg_reg' into 'overflow_reg_reg' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/axis_fifo.v:198]
	Parameter DEPTH bound to: 2048 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter PIPELINE_OUTPUT bound to: 2 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter KEEP_OFFSET bound to: 8 - type: integer 
	Parameter LAST_OFFSET bound to: 8 - type: integer 
	Parameter ID_OFFSET bound to: 9 - type: integer 
	Parameter DEST_OFFSET bound to: 9 - type: integer 
	Parameter USER_OFFSET bound to: 9 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-4471] merging register 'bad_frame_reg_reg' into 'overflow_reg_reg' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/axis_fifo.v:197]
INFO: [Synth 8-4471] merging register 'good_frame_reg_reg' into 'overflow_reg_reg' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/axis_fifo.v:198]
WARNING: [Synth 8-3848] Net sel_status in module/entity eth_axis_rx_switch does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/eth_axis_rx_switch.v:1068]
WARNING: [Synth 8-3848] Net error_header_early_termination in module/entity eth_axis_rx_switch does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/eth_axis_rx_switch.v:1070]
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 1'b1 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter KEEP_OFFSET bound to: 8 - type: integer 
	Parameter LAST_OFFSET bound to: 8 - type: integer 
	Parameter ID_OFFSET bound to: 9 - type: integer 
	Parameter DEST_OFFSET bound to: 9 - type: integer 
	Parameter USER_OFFSET bound to: 9 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_addr_reg_reg' and it is trimmed from '10' to '9' bits. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/axis_async_fifo.v:322]
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_addr_reg_reg' and it is trimmed from '10' to '9' bits. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/axis_async_fifo.v:422]
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 1'b1 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter KEEP_OFFSET bound to: 8 - type: integer 
	Parameter LAST_OFFSET bound to: 8 - type: integer 
	Parameter ID_OFFSET bound to: 9 - type: integer 
	Parameter DEST_OFFSET bound to: 9 - type: integer 
	Parameter USER_OFFSET bound to: 9 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_addr_reg_reg' and it is trimmed from '16' to '15' bits. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/axis_async_fifo.v:322]
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_addr_reg_reg' and it is trimmed from '16' to '15' bits. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/axis_async_fifo.v:422]
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b0 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter ARB_TYPE bound to: ROUND_ROBIN - type: string 
	Parameter LSB_PRIORITY bound to: HIGH - type: string 
	Parameter CL_S_COUNT bound to: 1 - type: integer 
	Parameter PORTS bound to: 2 - type: integer 
	Parameter TYPE bound to: ROUND_ROBIN - type: string 
	Parameter BLOCK bound to: ACKNOWLEDGE - type: string 
	Parameter LSB_PRIORITY bound to: HIGH - type: string 
WARNING: [Synth 8-350] instance 'axis_arb_mux_inst' of module 'axis_arb_mux' requires 18 connections, but only 12 given [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/hdl/user_cross_layer_switch_v1_0.v:921]
	Parameter UDP_DATA_WIDTH bound to: 8 - type: integer 
	Parameter UDP_IP_WIDTH bound to: 32 - type: integer 
	Parameter UDP_MAC_WIDTH bound to: 48 - type: integer 
	Parameter UDP_PORT_WIDTH bound to: 16 - type: integer 
	Parameter UDP_LENGTH_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 5 - type: integer 
WARNING: [Synth 8-3848] Net start in module/entity user_cross_layer_switch_v1_0_S00_AXI does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/user_cross_layer_switch_v1_0_S00_AXI.v:23]
WARNING: [Synth 8-3848] Net read in module/entity user_cross_layer_switch_v1_0_S00_AXI does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/user_cross_layer_switch_v1_0_S00_AXI.v:24]
WARNING: [Synth 8-3848] Net nbytes in module/entity user_cross_layer_switch_v1_0_S00_AXI does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/user_cross_layer_switch_v1_0_S00_AXI.v:25]
WARNING: [Synth 8-3848] Net address in module/entity user_cross_layer_switch_v1_0_S00_AXI does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/user_cross_layer_switch_v1_0_S00_AXI.v:26]
WARNING: [Synth 8-3848] Net write_data in module/entity user_cross_layer_switch_v1_0_S00_AXI does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/user_cross_layer_switch_v1_0_S00_AXI.v:27]
WARNING: [Synth 8-350] instance 'user_cross_layer_switch_v1_0_S00_AXI_inst' of module 'user_cross_layer_switch_v1_0_S00_AXI' requires 45 connections, but only 42 given [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/hdl/user_cross_layer_switch_v1_0.v:986]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'user_cross_layer_switch_v1_0_S00_AXI_inst'. This will prevent further optimization [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/hdl/user_cross_layer_switch_v1_0.v:986]
WARNING: [Synth 8-3848] Net phy_reset_n in module/entity user_cross_layer_switch_v1_0 does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/hdl/user_cross_layer_switch_v1_0.v:53]
WARNING: [Synth 8-3848] Net error_header_early_termination in module/entity user_cross_layer_switch_v1_0 does not have driver. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/hdl/user_cross_layer_switch_v1_0.v:195]
WARNING: [Synth 8-350] instance 'user_cross_layer_swi_0' of module 'cantavi_streamer_project_user_cross_layer_swi_0_0' requires 78 connections, but only 72 given [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:2703]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 10 - type: integer 
	Parameter NUM_PORTS bound to: 10 - type: integer 
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port start
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port read
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port nbytes[2]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port nbytes[1]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port nbytes[0]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port address[15]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port address[14]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port address[13]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port address[12]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port address[11]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port address[10]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port address[9]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port address[8]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port address[7]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port address[6]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port address[5]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port address[4]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port address[3]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port address[2]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port address[1]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port address[0]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[63]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[62]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[61]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[60]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[59]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[58]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[57]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[56]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[55]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[54]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[53]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[52]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[51]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[50]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[49]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[48]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[47]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[46]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[45]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[44]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[43]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[42]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[41]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[40]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[39]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[38]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[37]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[36]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[35]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[34]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[33]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[32]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[31]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[30]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[29]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[28]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[27]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[26]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[25]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[24]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[23]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[22]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[21]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[20]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[19]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[18]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[17]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[16]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[15]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[14]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[13]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[12]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[11]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[10]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[9]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[8]
WARNING: [Synth 8-3331] design user_cross_layer_switch_v1_0_S00_AXI has unconnected port write_data[7]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:11 ; elapsed = 00:03:52 . Memory (MB): peak = 1782.984 ; gain = 441.699 ; free physical = 555 ; free virtual = 13258
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin eth_to_audio_interface_v2_0_S00_AXI_inst:fifo_reads_in[7] to constant 0 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:708]
WARNING: [Synth 8-3295] tying undriven pin eth_to_audio_interface_v2_0_S00_AXI_inst:fifo_reads_in[6] to constant 0 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:708]
WARNING: [Synth 8-3295] tying undriven pin eth_to_audio_interface_v2_0_S00_AXI_inst:fifo_reads_in[5] to constant 0 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:708]
WARNING: [Synth 8-3295] tying undriven pin eth_to_audio_interface_v2_0_S00_AXI_inst:fifo_reads_in[4] to constant 0 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:708]
WARNING: [Synth 8-3295] tying undriven pin eth_to_audio_interface_v2_0_S00_AXI_inst:fifo_reads_in[3] to constant 0 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:708]
WARNING: [Synth 8-3295] tying undriven pin eth_to_audio_interface_v2_0_S00_AXI_inst:fifo_reads_in[2] to constant 0 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:708]
WARNING: [Synth 8-3295] tying undriven pin eth_to_audio_interface_v2_0_S00_AXI_inst:fifo_reads_in[1] to constant 0 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:708]
WARNING: [Synth 8-3295] tying undriven pin eth_to_audio_interface_v2_0_S00_AXI_inst:fifo_reads_in[0] to constant 0 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:708]
WARNING: [Synth 8-3295] tying undriven pin eth_to_audio_interface_v2_0_S00_AXI_inst:rx_time_code_fout_in[31] to constant 0 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:708]
WARNING: [Synth 8-3295] tying undriven pin eth_to_audio_interface_v2_0_S00_AXI_inst:rx_time_code_fout_in[30] to constant 0 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:708]
WARNING: [Synth 8-3295] tying undriven pin eth_to_audio_interface_v2_0_S00_AXI_inst:rx_time_code_fout_in[29] to constant 0 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:708]
WARNING: [Synth 8-3295] tying undriven pin eth_to_audio_interface_v2_0_S00_AXI_inst:rx_time_code_fout_in[28] to constant 0 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:708]
WARNING: [Synth 8-3295] tying undriven pin eth_to_audio_interface_v2_0_S00_AXI_inst:rx_time_code_fout_in[27] to constant 0 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:708]
WARNING: [Synth 8-3295] tying undriven pin eth_to_audio_interface_v2_0_S00_AXI_inst:rx_time_code_fout_in[26] to constant 0 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:708]
WARNING: [Synth 8-3295] tying undriven pin eth_to_audio_interface_v2_0_S00_AXI_inst:rx_time_code_fout_in[25] to constant 0 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:708]
WARNING: [Synth 8-3295] tying undriven pin eth_to_audio_interface_v2_0_S00_AXI_inst:rx_time_code_fout_in[24] to constant 0 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:708]
WARNING: [Synth 8-3295] tying undriven pin eth_to_audio_interface_v2_0_S00_AXI_inst:rx_time_code_fout_in[23] to constant 0 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:708]
WARNING: [Synth 8-3295] tying undriven pin eth_to_audio_interface_v2_0_S00_AXI_inst:rx_time_code_fout_in[22] to constant 0 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:708]
WARNING: [Synth 8-3295] tying undriven pin eth_to_audio_interface_v2_0_S00_AXI_inst:rx_time_code_fout_in[21] to constant 0 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:708]
WARNING: [Synth 8-3295] tying undriven pin eth_to_audio_interface_v2_0_S00_AXI_inst:rx_time_code_fout_in[20] to constant 0 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:708]
WARNING: [Synth 8-3295] tying undriven pin eth_to_audio_interface_v2_0_S00_AXI_inst:rx_time_code_fout_in[19] to constant 0 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:708]
WARNING: [Synth 8-3295] tying undriven pin eth_to_audio_interface_v2_0_S00_AXI_inst:rx_time_code_fout_in[18] to constant 0 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:708]
WARNING: [Synth 8-3295] tying undriven pin eth_to_audio_interface_v2_0_S00_AXI_inst:rx_time_code_fout_in[17] to constant 0 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:708]
WARNING: [Synth 8-3295] tying undriven pin eth_to_audio_interface_v2_0_S00_AXI_inst:rx_time_code_fout_in[16] to constant 0 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:708]
WARNING: [Synth 8-3295] tying undriven pin eth_to_audio_interface_v2_0_S00_AXI_inst:rx_time_code_fout_in[15] to constant 0 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:708]
WARNING: [Synth 8-3295] tying undriven pin eth_to_audio_interface_v2_0_S00_AXI_inst:rx_time_code_fout_in[14] to constant 0 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:708]
WARNING: [Synth 8-3295] tying undriven pin eth_to_audio_interface_v2_0_S00_AXI_inst:rx_time_code_fout_in[13] to constant 0 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:708]
WARNING: [Synth 8-3295] tying undriven pin eth_to_audio_interface_v2_0_S00_AXI_inst:rx_time_code_fout_in[12] to constant 0 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:708]
WARNING: [Synth 8-3295] tying undriven pin eth_to_audio_interface_v2_0_S00_AXI_inst:rx_time_code_fout_in[11] to constant 0 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:708]
WARNING: [Synth 8-3295] tying undriven pin eth_to_audio_interface_v2_0_S00_AXI_inst:rx_time_code_fout_in[10] to constant 0 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:708]
WARNING: [Synth 8-3295] tying undriven pin eth_to_audio_interface_v2_0_S00_AXI_inst:rx_time_code_fout_in[9] to constant 0 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:708]
WARNING: [Synth 8-3295] tying undriven pin eth_to_audio_interface_v2_0_S00_AXI_inst:rx_time_code_fout_in[8] to constant 0 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:708]
WARNING: [Synth 8-3295] tying undriven pin eth_to_audio_interface_v2_0_S00_AXI_inst:rx_time_code_fout_in[7] to constant 0 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:708]
WARNING: [Synth 8-3295] tying undriven pin eth_to_audio_interface_v2_0_S00_AXI_inst:rx_time_code_fout_in[6] to constant 0 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:708]
WARNING: [Synth 8-3295] tying undriven pin eth_to_audio_interface_v2_0_S00_AXI_inst:rx_time_code_fout_in[5] to constant 0 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:708]
WARNING: [Synth 8-3295] tying undriven pin eth_to_audio_interface_v2_0_S00_AXI_inst:rx_time_code_fout_in[4] to constant 0 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:708]
WARNING: [Synth 8-3295] tying undriven pin eth_to_audio_interface_v2_0_S00_AXI_inst:rx_time_code_fout_in[3] to constant 0 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:708]
WARNING: [Synth 8-3295] tying undriven pin eth_to_audio_interface_v2_0_S00_AXI_inst:rx_time_code_fout_in[2] to constant 0 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:708]
WARNING: [Synth 8-3295] tying undriven pin eth_to_audio_interface_v2_0_S00_AXI_inst:rx_time_code_fout_in[1] to constant 0 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:708]
WARNING: [Synth 8-3295] tying undriven pin eth_to_audio_interface_v2_0_S00_AXI_inst:rx_time_code_fout_in[0] to constant 0 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/eth_to_audio_interface_v2_0.vhd:708]
WARNING: [Synth 8-3295] tying undriven pin i2s_transmitter_to_codec_dac_0:hphone_l_valid to constant 0 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:1016]
WARNING: [Synth 8-3295] tying undriven pin i2s_transmitter_to_codec_dac_0:hphone_r_valid to constant 0 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/synth/cantavi_streamer_project.v:1016]
WARNING: [Synth 8-3295] tying undriven pin from_udp_to_audio_fifo_bank[0].from_udp_switch_to_audio:s_axis_tuser[0] to constant 0 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:1197]
WARNING: [Synth 8-3295] tying undriven pin from_udp_to_audio_fifo_bank[1].from_udp_switch_to_audio:s_axis_tuser[0] to constant 0 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/fpga_core.v:1197]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:15 ; elapsed = 00:03:58 . Memory (MB): peak = 1782.984 ; gain = 441.699 ; free physical = 652 ; free virtual = 13348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:15 ; elapsed = 00:03:58 . Memory (MB): peak = 1782.984 ; gain = 441.699 ; free physical = 652 ; free virtual = 13348
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 160 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_processing_system7_0_0/cantavi_streamer_project_processing_system7_0_0.xdc] for cell 'cantavi_streamer_project_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_processing_system7_0_0/cantavi_streamer_project_processing_system7_0_0.xdc] for cell 'cantavi_streamer_project_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_processing_system7_0_0/cantavi_streamer_project_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cantavi_streamer_project_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cantavi_streamer_project_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_rst_ps7_0_100M_0/cantavi_streamer_project_rst_ps7_0_100M_0_board.xdc] for cell 'cantavi_streamer_project_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_rst_ps7_0_100M_0/cantavi_streamer_project_rst_ps7_0_100M_0_board.xdc] for cell 'cantavi_streamer_project_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_rst_ps7_0_100M_0/cantavi_streamer_project_rst_ps7_0_100M_0.xdc] for cell 'cantavi_streamer_project_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_rst_ps7_0_100M_0/cantavi_streamer_project_rst_ps7_0_100M_0.xdc] for cell 'cantavi_streamer_project_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_axi_gpio_1_0/cantavi_streamer_project_axi_gpio_1_0_board.xdc] for cell 'cantavi_streamer_project_i/axi_gpio_1/U0'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_axi_gpio_1_0/cantavi_streamer_project_axi_gpio_1_0_board.xdc:3]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_axi_gpio_1_0/cantavi_streamer_project_axi_gpio_1_0_board.xdc:5]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_axi_gpio_1_0/cantavi_streamer_project_axi_gpio_1_0_board.xdc:7]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_axi_gpio_1_0/cantavi_streamer_project_axi_gpio_1_0_board.xdc:9]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_axi_gpio_1_0/cantavi_streamer_project_axi_gpio_1_0_board.xdc:11]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_axi_gpio_1_0/cantavi_streamer_project_axi_gpio_1_0_board.xdc:13]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_axi_gpio_1_0/cantavi_streamer_project_axi_gpio_1_0_board.xdc:15]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_axi_gpio_1_0/cantavi_streamer_project_axi_gpio_1_0_board.xdc:17]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_axi_gpio_1_0/cantavi_streamer_project_axi_gpio_1_0_board.xdc] for cell 'cantavi_streamer_project_i/axi_gpio_1/U0'
Parsing XDC File [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_axi_gpio_1_0/cantavi_streamer_project_axi_gpio_1_0.xdc] for cell 'cantavi_streamer_project_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_axi_gpio_1_0/cantavi_streamer_project_axi_gpio_1_0.xdc] for cell 'cantavi_streamer_project_i/axi_gpio_1/U0'
Parsing XDC File [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_axi_gpio_2_0/cantavi_streamer_project_axi_gpio_2_0_board.xdc] for cell 'cantavi_streamer_project_i/axi_gpio_2/U0'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_axi_gpio_2_0/cantavi_streamer_project_axi_gpio_2_0_board.xdc:3]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_axi_gpio_2_0/cantavi_streamer_project_axi_gpio_2_0_board.xdc:5]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_axi_gpio_2_0/cantavi_streamer_project_axi_gpio_2_0_board.xdc:7]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_axi_gpio_2_0/cantavi_streamer_project_axi_gpio_2_0_board.xdc:9]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_axi_gpio_2_0/cantavi_streamer_project_axi_gpio_2_0_board.xdc:11]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_axi_gpio_2_0/cantavi_streamer_project_axi_gpio_2_0_board.xdc:13]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_axi_gpio_2_0/cantavi_streamer_project_axi_gpio_2_0_board.xdc:15]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_axi_gpio_2_0/cantavi_streamer_project_axi_gpio_2_0_board.xdc:17]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_axi_gpio_2_0/cantavi_streamer_project_axi_gpio_2_0_board.xdc] for cell 'cantavi_streamer_project_i/axi_gpio_2/U0'
Parsing XDC File [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_axi_gpio_2_0/cantavi_streamer_project_axi_gpio_2_0.xdc] for cell 'cantavi_streamer_project_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_axi_gpio_2_0/cantavi_streamer_project_axi_gpio_2_0.xdc] for cell 'cantavi_streamer_project_i/axi_gpio_2/U0'
Parsing XDC File [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_axi_gpio_0_2/cantavi_streamer_project_axi_gpio_0_2_board.xdc] for cell 'cantavi_streamer_project_i/axi_gpio_0/U0'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_axi_gpio_0_2/cantavi_streamer_project_axi_gpio_0_2_board.xdc:3]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_axi_gpio_0_2/cantavi_streamer_project_axi_gpio_0_2_board.xdc:5]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_axi_gpio_0_2/cantavi_streamer_project_axi_gpio_0_2_board.xdc:7]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_axi_gpio_0_2/cantavi_streamer_project_axi_gpio_0_2_board.xdc:9]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_axi_gpio_0_2/cantavi_streamer_project_axi_gpio_0_2_board.xdc:11]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_axi_gpio_0_2/cantavi_streamer_project_axi_gpio_0_2_board.xdc] for cell 'cantavi_streamer_project_i/axi_gpio_0/U0'
Parsing XDC File [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_axi_gpio_0_2/cantavi_streamer_project_axi_gpio_0_2.xdc] for cell 'cantavi_streamer_project_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_axi_gpio_0_2/cantavi_streamer_project_axi_gpio_0_2.xdc] for cell 'cantavi_streamer_project_i/axi_gpio_0/U0'
Parsing XDC File [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_clk_wiz_0_0/cantavi_streamer_project_clk_wiz_0_0_board.xdc] for cell 'cantavi_streamer_project_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_clk_wiz_0_0/cantavi_streamer_project_clk_wiz_0_0_board.xdc] for cell 'cantavi_streamer_project_i/clk_wiz_0/inst'
Parsing XDC File [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_clk_wiz_0_0/cantavi_streamer_project_clk_wiz_0_0.xdc] for cell 'cantavi_streamer_project_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_clk_wiz_0_0/cantavi_streamer_project_clk_wiz_0_0.xdc] for cell 'cantavi_streamer_project_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_clk_wiz_0_0/cantavi_streamer_project_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cantavi_streamer_project_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cantavi_streamer_project_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2181.617 ; gain = 0.000 ; free physical = 315 ; free virtual = 12851
Parsing XDC File [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/constrs_1/constraints/zed_audio.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_100_in' already exists, overwriting the previous clock with the same name. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/constrs_1/constraints/zed_audio.xdc:68]
WARNING: [Vivado 12-507] No nets matched 'adau1761_bclk_0_IBUF'. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/constrs_1/constraints/zed_audio.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/constrs_1/constraints/zed_audio.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'phy_rx_clk_0_IBUF'. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/constrs_1/constraints/zed_audio.xdc:212]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/constrs_1/constraints/zed_audio.xdc:212]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/constrs_1/constraints/zed_audio.xdc:483]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/constrs_1/constraints/zed_audio.xdc:487]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/constrs_1/constraints/zed_audio.xdc:492]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/constrs_1/constraints/zed_audio.xdc:496]
Finished Parsing XDC File [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/constrs_1/constraints/zed_audio.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/constrs_1/constraints/zed_audio.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cantavi_streamer_project_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cantavi_streamer_project_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cantavi_streamer_project_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cantavi_streamer_project_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2181.617 ; gain = 0.000 ; free physical = 315 ; free virtual = 12847
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2181.617 ; gain = 0.000 ; free physical = 314 ; free virtual = 12847
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 142 instances were transformed.
  FDR => FDRE: 138 instances
  IBUFG => IBUF: 2 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances
  SRL16 => SRL16E: 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2181.617 ; gain = 0.000 ; free physical = 314 ; free virtual = 12845
Constraint Validation Runtime : Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2181.617 ; gain = 0.000 ; free physical = 314 ; free virtual = 12845
CRITICAL WARNING: [filemgmt 20-1741] File 'MultiplierFP.vhd' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* cantavi_streamer_project_Volume_Pregain_0_0 (/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/f679/src/MultiplierFP.vhd)
* cantavi_streamer_project_audio_fader_0_0 (/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a320/hdl/MultiplierFP.vhd)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
CRITICAL WARNING: [filemgmt 20-1741] File 'axis_fifo.v' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* cantavi_streamer_project_user_org_plc_seq_ip_0_0 (/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/axis_fifo.v)
* cantavi_streamer_project_user_cross_layer_swi_0_0 (/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/axis_fifo.v)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:04:04 ; elapsed = 00:04:41 . Memory (MB): peak = 2181.617 ; gain = 840.332 ; free physical = 577 ; free virtual = 13114
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:04:04 ; elapsed = 00:04:43 . Memory (MB): peak = 2181.617 ; gain = 840.332 ; free physical = 584 ; free virtual = 13118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for cantavi_streamer_project_i/processing_system7_0/inst. (constraint file  /home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.runs/synth_1/dont_touch.xdc, line 112).
Applied set_property DONT_TOUCH = true for cantavi_streamer_project_i/rst_ps7_0_100M/U0. (constraint file  /home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.runs/synth_1/dont_touch.xdc, line 115).
Applied set_property DONT_TOUCH = true for cantavi_streamer_project_i/axi_gpio_1/U0. (constraint file  /home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.runs/synth_1/dont_touch.xdc, line 123).
Applied set_property DONT_TOUCH = true for cantavi_streamer_project_i/axi_gpio_2/U0. (constraint file  /home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.runs/synth_1/dont_touch.xdc, line 131).
Applied set_property DONT_TOUCH = true for cantavi_streamer_project_i/axi_gpio_0/U0. (constraint file  /home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.runs/synth_1/dont_touch.xdc, line 139).
Applied set_property DONT_TOUCH = true for cantavi_streamer_project_i/clk_wiz_0/inst. (constraint file  /home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.runs/synth_1/dont_touch.xdc, line 147).
Applied set_property DONT_TOUCH = true for cantavi_streamer_project_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cantavi_streamer_project_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cantavi_streamer_project_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cantavi_streamer_project_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cantavi_streamer_project_i/FILTER_IIR_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cantavi_streamer_project_i/Volume_Pregain_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cantavi_streamer_project_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cantavi_streamer_project_i/mixer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cantavi_streamer_project_i/ZedboardOLED_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/CHAR_LIB_COMP. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cantavi_streamer_project_i/AudioProcessingChannel/Volume_Pregain_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cantavi_streamer_project_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cantavi_streamer_project_i/pmod_controller_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cantavi_streamer_project_i/axi_gpio_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cantavi_streamer_project_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cantavi_streamer_project_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cantavi_streamer_project_i/ZedCodec/adau1761_controller_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cantavi_streamer_project_i/ZedCodec/i2s_receiver_from_codec_adc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cantavi_streamer_project_i/ZedCodec/i2s_transmitter_to_codec_dac_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cantavi_streamer_project_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cantavi_streamer_project_i/time_sync_block_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cantavi_streamer_project_i/AudioProcessingChannel/mixer_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cantavi_streamer_project_i/AudioProcessingChannel/audio_fader_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cantavi_streamer_project_i/AudioProcessingChannel/audio_fader_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cantavi_streamer_project_i/org_audio2eth_interl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cantavi_streamer_project_i/user_cross_layer_swi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cantavi_streamer_project_i/eth_udp_axi_arp_stack_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cantavi_streamer_project_i/AudioProcessingChannel/synchronizer_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cantavi_streamer_project_i/AudioProcessingChannel/synchronizer_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cantavi_streamer_project_i/AudioProcessingChannel/synchronizer_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cantavi_streamer_project_i/AudioProcessingChannel/synchronizer_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cantavi_streamer_project_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:04:05 ; elapsed = 00:04:44 . Memory (MB): peak = 2181.617 ; gain = 840.332 ; free physical = 580 ; free virtual = 13114
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "v[EN]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/477f/src/Filter_Top_Level.vhd:71]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/477f/src/Filter_Top_Level.vhd:72]
INFO: [Synth 8-5546] ROM "v[EN]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a320/hdl/gain_sweep.vhd:112]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/src/firfilt.vhd:386]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/src/firfilt.vhd:386]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/src/firfilt.vhd:386]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/src/firfilt.vhd:386]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/src/firfilt.vhd:386]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/src/firfilt.vhd:386]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/src/firfilt.vhd:386]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/DualClockLIFO.vhdl:172]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/DualClockLIFO.vhdl:323]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/DualClockLIFO.vhdl:621]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'eth_to_audio_plc_combo_interface_v2_0'
INFO: [Synth 8-802] inferred FSM for state register 'plc_state_reg' in module 'eth_to_audio_plc_combo_interface_v2_0'
INFO: [Synth 8-5546] ROM "status2_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rx_packet_seq_cnt_2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dpk_pkt_end" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clearFifos" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exit_counter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_end_sim" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "last_left_plc_value" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "plc_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "plc_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "plc_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "plc_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'm_axis_tready_local_reg_reg' into 'm_axis_tvalid_local_reg_reg' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25b2/src/user_org_plc_seq_ip_v1_0_fm_udp_s_axis.v:550]
INFO: [Synth 8-802] inferred FSM for state register 'out_exec_state_reg' in module 'user_org_plc_seq_ip_v1_0_fm_udp_s_axis'
INFO: [Synth 8-802] inferred FSM for state register 'in_exec_state_reg' in module 'user_org_plc_seq_ip_v1_0_fm_udp_s_axis'
INFO: [Synth 8-5546] ROM "out_hdr_byte_cnt_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "transmitted_pkt_counter_reg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "in_exec_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hdr_byte_cnt_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hdr_byte_cnt_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rtp_hdr_b0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "new_pkt_ready_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_axis_tvalid_local_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_axis_tlast_local_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "status1_out_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "packet_available_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "path_tc_valid_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "replace_lock_release_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axis_tvalid_local_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "out_hdr_byte_cnt_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "transmitted_pkt_counter_reg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "in_exec_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hdr_byte_cnt_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hdr_byte_cnt_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rtp_hdr_b0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "new_pkt_ready_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_axis_tvalid_local_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_axis_tlast_local_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "status1_out_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "packet_available_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "path_tc_valid_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "replace_lock_release_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axis_tvalid_local_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_slot_reset_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'SpiCtrl'
INFO: [Synth 8-5545] ROM "SPI_FIN" won't be mapped to RAM because address size (40) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (40) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "shift_counter" won't be mapped to RAM because address size (40) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "current_state" won't be mapped to RAM because address size (40) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Delay'
INFO: [Synth 8-5546] ROM "ms_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clk_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "current_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "current_screen" won't be mapped to RAM because address size (144) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_res" won't be mapped to RAM because address size (144) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vdd" won't be mapped to RAM because address size (144) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vbat" won't be mapped to RAM because address size (144) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "after_page_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "temp_char" won't be mapped to RAM because address size (144) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "after_char_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clear_screen_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "temp_addr" won't be mapped to RAM because address size (144) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_spi_en" won't be mapped to RAM because address size (144) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_delay_en" won't be mapped to RAM because address size (144) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "RST_internal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "debounce_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 's_udp_hdr_ready_mask_reg_reg' into 'frame_reg_reg' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/packet_arb_mux.v:267]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'eth_axis_rx'
INFO: [Synth 8-5546] ROM "store_eth_dest_mac_5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_eth_dest_mac_4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_eth_dest_mac_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_eth_dest_mac_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_eth_dest_mac_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_eth_dest_mac_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_eth_src_mac_5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_eth_src_mac_4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_eth_src_mac_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_eth_src_mac_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_eth_src_mac_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_eth_src_mac_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_eth_type_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_eth_type_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'eth_axis_tx'
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 's_ip_hdr_ready_mask_reg_reg' into 'frame_reg_reg' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/ip_arb_mux.v:282]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/ip_eth_rx.v:300]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'ip_eth_rx'
INFO: [Synth 8-5546] ROM "store_ip_version_ihl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_ip_dscp_ecn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_ip_length_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_ip_length_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_ip_identification_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_ip_identification_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_ip_flags_fragment_offset_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_ip_flags_fragment_offset_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_ip_ttl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_ip_protocol" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_ip_header_checksum_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_ip_header_checksum_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_ip_source_ip_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_ip_source_ip_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_ip_source_ip_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_ip_source_ip_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_ip_dest_ip_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_ip_dest_ip_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_ip_dest_ip_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_ip_dest_ip_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/ip_eth_tx.v:231]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'ip_eth_tx'
INFO: [Synth 8-5546] ROM "hdr_sum_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'ip'
INFO: [Synth 8-5544] ROM "drop_packet_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ade4/src/udp_checksum_gen.v:446]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'udp_ip_rx'
INFO: [Synth 8-5546] ROM "store_udp_source_port_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_udp_source_port_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_udp_dest_port_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_udp_dest_port_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_udp_length_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_udp_length_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_udp_checksum_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_udp_checksum_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'udp_ip_tx'
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'fpga_core'
INFO: [Synth 8-5544] ROM "packet_type_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'arps_state_reg' in module 'eth_controller_v1_0_S00_AXI'
INFO: [Synth 8-5545] ROM "reg_data_out0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "out_arp_response_error_reg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "out_arp_response_mac_reg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "out_arp_response_mac_reg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "out_arp_response_valid_reg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_arp_response_error_reg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_arp_request_ready_reg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arps_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_data_out0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_arp_response_valid_reg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_arp_response_error_reg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_arp_request_ready_reg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arps_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef0a/src/DualClockFIFO.vhdl:268]
INFO: [Synth 8-4471] merging register 'adcOddFIFOWriteData_reg[23:0]' into 'adcEvenFIFOWriteData_reg[23:0]' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef0a/src/audio_to_eth_interleaved_v2_0.vhd:1214]
INFO: [Synth 8-802] inferred FSM for state register 'out_state_reg' in module 'org_audio2eth_interleaved_packetizer_v1_0'
INFO: [Synth 8-802] inferred FSM for state register 'in_state_reg' in module 'org_audio2eth_interleaved_packetizer_v1_0'
INFO: [Synth 8-5546] ROM "resetADCLeftFifo" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "enablePacketCount" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "payload_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "packet_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sine_div" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sync_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "samples_pkt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "testWave24Bit" won't be mapped to RAM because address size (33) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3574]
INFO: [Synth 8-5546] ROM "f_mux_return16" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return16" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return15" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return14" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return13" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return12" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return8" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return16" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return16" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return15" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return14" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return13" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return12" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return11" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1500]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1614]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'time_sync_block_v2_0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axis_gmii_rx'
INFO: [Synth 8-802] inferred FSM for state register 'sw_state_reg' in module 'eth_axis_rx_switch'
WARNING: [Synth 8-327] inferring latch for variable 'Status_reg' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/src/SyncDualClockFIFO.vhdl:224]
WARNING: [Synth 8-327] inferring latch for variable 'RdCached_reg' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/DualClockLIFO.vhdl:476]
WARNING: [Synth 8-327] inferring latch for variable 'BinaryCountRdCache_reg' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/DualClockLIFO.vhdl:475]
WARNING: [Synth 8-327] inferring latch for variable 'RdCachedCaptured_reg' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/25cf/hdl/DualClockLIFO.vhdl:368]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_lock |                             0000 |                             0001
                 st_idle |                             0001 |                             0000
             st_hdrbytes |                             0010 |                             0010
                st_chktc |                             0011 |                             0011
              st_dumppkt |                             0100 |                             0100
               st_lbyte1 |                             0101 |                             0101
               st_lbyte2 |                             0110 |                             0110
               st_rbyte1 |                             0111 |                             0111
               st_rbyte2 |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'eth_to_audio_plc_combo_interface_v2_0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                              000
                 replace |                               01 |                              010
                 release |                               10 |                              011
               fade_exit |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'plc_state_reg' using encoding 'sequential' in module 'eth_to_audio_plc_combo_interface_v2_0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                OUT_IDLE |                               00 |                             1000
                SEL_FIFO |                               01 |                             1010
               SEND_DATA |                               10 |                             1011
             OE_PEEK_PKT |                               11 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'out_exec_state_reg' using encoding 'sequential' in module 'user_org_plc_seq_ip_v1_0_fm_udp_s_axis'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 IN_IDLE |                              000 |                             0001
                 GET_HDR |                              110 |                             0010
                DMUX_PKT |                              101 |                             0011
                DROP_PKT |                              010 |                             0110
              WRITE_HDR0 |                              100 |                             0100
              WRITE_HDR1 |                              011 |                             0101
              WRITE_FIFO |                              001 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'in_exec_state_reg' using encoding 'sequential' in module 'user_org_plc_seq_ip_v1_0_fm_udp_s_axis'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 | 0000000001001001011001000110110001100101
                 iSTATE0 |                              010 | 0000000001010011011001010110111001100100
                 iSTATE1 |                              100 | 0000000001000100011011110110111001100101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'SpiCtrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 | 01001001011001000110110001100101
                 iSTATE0 |                              010 | 01001000011011110110110001100100
                 iSTATE1 |                              100 | 01000100011011110110111001100101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'Delay'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              001 |                               00
       STATE_READ_HEADER |                              010 |                               01
      STATE_READ_PAYLOAD |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'eth_axis_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                               00
      STATE_WRITE_HEADER |                               01 |                               01
     STATE_WRITE_PAYLOAD |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'eth_axis_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                              000
       STATE_READ_HEADER |                              001 |                              001
         STATE_WAIT_LAST |                              010 |                              100
      STATE_READ_PAYLOAD |                              011 |                              010
 STATE_READ_PAYLOAD_LAST |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'ip_eth_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                              000
      STATE_WRITE_HEADER |                               01 |                              001
     STATE_WRITE_PAYLOAD |                               10 |                              010
STATE_WRITE_PAYLOAD_LAST |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'ip_eth_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                               00
         STATE_ARP_QUERY |                               01 |                               01
       STATE_WAIT_PACKET |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'ip'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                              000
       STATE_READ_HEADER |                               01 |                              001
      STATE_READ_PAYLOAD |                               10 |                              010
 STATE_READ_PAYLOAD_LAST |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'udp_ip_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                              000
      STATE_WRITE_HEADER |                               01 |                              001
     STATE_WRITE_PAYLOAD |                               10 |                              010
STATE_WRITE_PAYLOAD_LAST |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'udp_ip_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                             0000
          STATE_GET_TYPE |                              001 |                             0001
        STATE_GET_SRC_ID |                              010 |                             0010
            STATE_SWITCH |                              011 |                             0011
       STATE_SEND_PACKET |                              100 |                             0100
       STATE_DUMP_PACKET |                              101 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'fpga_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               ARPS_IDLE |                              001 |                               00
             ARPS_SEARCH |                              010 |                               01
               ARPS_WAIT |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'arps_state_reg' using encoding 'one-hot' in module 'eth_controller_v1_0_S00_AXI'
WARNING: [Synth 8-327] inferring latch for variable 'Status_reg' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/ef0a/src/DualClockFIFO.vhdl:220]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                idle_out |                             0000 |                             0000
      add_pkt_typ_id_hdr |                             0001 |                             0010
          add_tx_seq_hdr |                             0010 |                             0011
           add_tx_tc_hdr |                             0011 |                             0101
          add_rx_seq_hdr |                             0100 |                             0100
           add_rx_tc_hdr |                             0101 |                             0110
                get_next |                             0110 |                             0001
                send_lb1 |                             0111 |                             0111
                send_lb2 |                             1000 |                             1000
                send_rb1 |                             1001 |                             1010
                send_rb2 |                             1010 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'out_state_reg' using encoding 'sequential' in module 'org_audio2eth_interleaved_packetizer_v1_0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 idle_in |                               00 |                               00
              write_left |                               01 |                               01
             write_right |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'in_state_reg' using encoding 'sequential' in module 'org_audio2eth_interleaved_packetizer_v1_0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
         decode_pkt_type |                              001 |                              001
    proc_tc_sync_request |                              010 |                              010
   proc_tc_sync_response |                              011 |                              011
     proc_tc_tms_request |                              100 |                              100
    proc_tc_tms_response |                              101 |                              101
        dump_tc_sync_pkt |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'time_sync_block_v2_0'
WARNING: [Synth 8-327] inferring latch for variable 'oneway_path_delay_val_reg' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:416]
WARNING: [Synth 8-327] inferring latch for variable 'media_half_path_delay_val_reg' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1799]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              001 |                              000
           STATE_PAYLOAD |                              010 |                              001
         STATE_WAIT_LAST |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'axis_gmii_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SW_IDLE |                              001 |                               00
                 SW_SEND |                              100 |                               10
           SW_BUF_UNLOCK |                              010 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sw_state_reg' using encoding 'one-hot' in module 'eth_axis_rx_switch'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:06:24 ; elapsed = 00:07:10 . Memory (MB): peak = 2181.617 ; gain = 840.332 ; free physical = 553 ; free virtual = 13074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------------------+------------+----------+
|      |RTL Partition                                     |Replication |Instances |
+------+--------------------------------------------------+------------+----------+
|1     |FILTER_IIR_v1_0                                   |           2|     28108|
|2     |compfilt                                          |           2|      7568|
|3     |eth_to_audio_plc_combo_interface_v2_0__GC0        |           1|     15234|
|4     |user_org_plc_seq_ip_v1_0_fm_udp_s_axis__GB0       |           1|     19963|
|5     |user_org_plc_seq_ip_v1_0_fm_udp_s_axis__GB1       |           1|      8429|
|6     |plc_seq_ip__GC0                                   |           1|     16742|
|7     |AudioProcessingChannel_imp_9FSQAF__GC0            |           1|     11368|
|8     |i2s_receiver__GC0                                 |           1|       403|
|9     |ZedCodec_imp_DC5242__GC0                          |           1|      1405|
|10    |cantavi_streamer_project_clk_wiz_0_0_clk_wiz__GC0 |           1|         5|
|11    |user_cross_layer_switch_v1_0__GC0                 |           1|     11852|
|12    |cantavi_streamer_project__GCB0                    |           1|     29206|
|13    |cantavi_streamer_project__GCB1                    |           1|     21313|
|14    |cantavi_streamer_project__GCB2                    |           1|     26609|
+------+--------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 22    
	  11 Input     52 Bit       Adders := 2     
	   4 Input     36 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
	   6 Input     32 Bit       Adders := 12    
	   2 Input     32 Bit       Adders := 12    
	   3 Input     32 Bit       Adders := 10    
	   3 Input     28 Bit       Adders := 6     
	   2 Input     24 Bit       Adders := 15    
	   2 Input     17 Bit       Adders := 14    
	   2 Input     16 Bit       Adders := 19    
	   3 Input     13 Bit       Adders := 4     
	   2 Input     13 Bit       Adders := 79    
	   2 Input     12 Bit       Adders := 10    
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 29    
	   3 Input      8 Bit       Adders := 8     
	   2 Input      7 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 24    
	   2 Input      5 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 12    
	   2 Input      3 Bit       Adders := 13    
	   2 Input      2 Bit       Adders := 8     
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 3     
	   2 Input     13 Bit         XORs := 75    
	   2 Input     12 Bit         XORs := 2     
	   2 Input     10 Bit         XORs := 3     
	   2 Input      8 Bit         XORs := 2     
	   2 Input      7 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 242   
	   3 Input      1 Bit         XORs := 20    
	   4 Input      1 Bit         XORs := 20    
	   5 Input      1 Bit         XORs := 24    
	   8 Input      1 Bit         XORs := 16    
	   6 Input      1 Bit         XORs := 20    
	   7 Input      1 Bit         XORs := 24    
	   9 Input      1 Bit         XORs := 12    
	  10 Input      1 Bit         XORs := 4     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	              143 Bit    Registers := 1     
	              112 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	               89 Bit    Registers := 1     
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 133   
	               52 Bit    Registers := 2     
	               48 Bit    Registers := 18    
	               47 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 4     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 440   
	               28 Bit    Registers := 40    
	               25 Bit    Registers := 8     
	               24 Bit    Registers := 60    
	               18 Bit    Registers := 14    
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 68    
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 35    
	               12 Bit    Registers := 9     
	               11 Bit    Registers := 16    
	               10 Bit    Registers := 166   
	                9 Bit    Registers := 21    
	                8 Bit    Registers := 201   
	                7 Bit    Registers := 16    
	                6 Bit    Registers := 32    
	                5 Bit    Registers := 16    
	                4 Bit    Registers := 56    
	                3 Bit    Registers := 29    
	                2 Bit    Registers := 147   
	                1 Bit    Registers := 910   
+---Multipliers : 
	                17x28  Multipliers := 4     
	                12x28  Multipliers := 4     
+---RAMs : 
	             320K Bit         RAMs := 1     
	             200K Bit         RAMs := 2     
	              40K Bit         RAMs := 71    
	              20K Bit         RAMs := 2     
	               6K Bit         RAMs := 6     
	               5K Bit         RAMs := 1     
	              640 Bit         RAMs := 1     
	              384 Bit         RAMs := 2     
	              256 Bit         RAMs := 2     
	              128 Bit         RAMs := 7     
	              104 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
	               48 Bit         RAMs := 1     
	               32 Bit         RAMs := 2     
	               24 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
+---Muxes : 
	  19 Input    143 Bit        Muxes := 1     
	   2 Input    143 Bit        Muxes := 1     
	  51 Input    112 Bit        Muxes := 1     
	   2 Input    103 Bit        Muxes := 1     
	   2 Input     95 Bit        Muxes := 2     
	   2 Input     89 Bit        Muxes := 1     
	   2 Input     87 Bit        Muxes := 1     
	   4 Input     87 Bit        Muxes := 1     
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 109   
	   5 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 3     
	   7 Input     64 Bit        Muxes := 5     
	   2 Input     48 Bit        Muxes := 4     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 4     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 354   
	  21 Input     32 Bit        Muxes := 40    
	  32 Input     32 Bit        Muxes := 21    
	   9 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 19    
	  12 Input     32 Bit        Muxes := 11    
	  18 Input     32 Bit        Muxes := 18    
	   7 Input     32 Bit        Muxes := 5     
	   8 Input     32 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 3     
	   2 Input     25 Bit        Muxes := 2     
	   8 Input     24 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 9     
	  32 Input     24 Bit        Muxes := 1     
	   9 Input     24 Bit        Muxes := 4     
	   6 Input     24 Bit        Muxes := 2     
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 42    
	   4 Input     16 Bit        Muxes := 4     
	  24 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 4     
	  15 Input     16 Bit        Muxes := 1     
	  10 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	  21 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 3     
	  11 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 53    
	   2 Input     12 Bit        Muxes := 6     
	   2 Input     11 Bit        Muxes := 1     
	   7 Input     11 Bit        Muxes := 1     
	  51 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 16    
	   2 Input      9 Bit        Muxes := 11    
	   2 Input      8 Bit        Muxes := 84    
	   9 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 28    
	   3 Input      8 Bit        Muxes := 7     
	   8 Input      8 Bit        Muxes := 7     
	  21 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 2     
	  11 Input      8 Bit        Muxes := 1     
	  51 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 22    
	   5 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 9     
	   9 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	  51 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 51    
	   9 Input      4 Bit        Muxes := 1     
	  25 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 4     
	   7 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  29 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 12    
	   7 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 76    
	   4 Input      3 Bit        Muxes := 6     
	  21 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 2     
	  15 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 3     
	  38 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 3     
	  25 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 384   
	   4 Input      2 Bit        Muxes := 14    
	   3 Input      2 Bit        Muxes := 16    
	  15 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 4     
	  17 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	  22 Input      2 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 2     
	  10 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1304  
	   6 Input      1 Bit        Muxes := 96    
	  32 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 80    
	   7 Input      1 Bit        Muxes := 65    
	   8 Input      1 Bit        Muxes := 36    
	   9 Input      1 Bit        Muxes := 32    
	  10 Input      1 Bit        Muxes := 34    
	   5 Input      1 Bit        Muxes := 37    
	   3 Input      1 Bit        Muxes := 60    
	  21 Input      1 Bit        Muxes := 28    
	  15 Input      1 Bit        Muxes := 18    
	  14 Input      1 Bit        Muxes := 18    
	  12 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 17    
	  51 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module multiplier__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module IIR_Biquad_II_v3__1 
Detailed RTL Component Info : 
+---Adders : 
	   6 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               32 Bit    Registers := 11    
	               24 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   6 Input      1 Bit        Muxes := 7     
Module multiplier__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module IIR_Biquad_II_v3__2 
Detailed RTL Component Info : 
+---Adders : 
	   6 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               32 Bit    Registers := 11    
	               24 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   6 Input      1 Bit        Muxes := 7     
Module multiplier__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module IIR_Biquad_II_v3__3 
Detailed RTL Component Info : 
+---Adders : 
	   6 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               32 Bit    Registers := 11    
	               24 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   6 Input      1 Bit        Muxes := 7     
Module multiplier__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module IIR_Biquad_II_v3__4 
Detailed RTL Component Info : 
+---Adders : 
	   6 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               32 Bit    Registers := 11    
	               24 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   6 Input      1 Bit        Muxes := 7     
Module multiplier__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module IIR_Biquad_II_v3__5 
Detailed RTL Component Info : 
+---Adders : 
	   6 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               32 Bit    Registers := 11    
	               24 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   6 Input      1 Bit        Muxes := 7     
Module multiplier 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module IIR_Biquad_II_v3 
Detailed RTL Component Info : 
+---Adders : 
	   6 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               32 Bit    Registers := 11    
	               24 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   6 Input      1 Bit        Muxes := 7     
Module Filter_Top_Level 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 4     
+---Muxes : 
	   8 Input     24 Bit        Muxes := 2     
Module FILTER_IIR_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 21    
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 20    
	  21 Input     32 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 4     
Module compfilt 
Detailed RTL Component Info : 
+---Adders : 
	  11 Input     52 Bit       Adders := 1     
+---Registers : 
	               52 Bit    Registers := 1     
	               28 Bit    Registers := 12    
	               18 Bit    Registers := 7     
	               11 Bit    Registers := 7     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                17x28  Multipliers := 2     
	                12x28  Multipliers := 2     
Module eth_to_audio_interface_v2_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 22    
	               24 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 22    
	  32 Input     32 Bit        Muxes := 21    
	   2 Input     24 Bit        Muxes := 1     
	  32 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	  32 Input      1 Bit        Muxes := 1     
Module GrayCounter__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                9 Bit    Registers := 1     
Module GrayCounter__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                9 Bit    Registers := 1     
Module SyncDualClockFIFO__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---RAMs : 
	               6K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module GrayCounter__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                9 Bit    Registers := 1     
Module GrayCounter__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                9 Bit    Registers := 1     
Module SyncDualClockFIFO__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---RAMs : 
	               6K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module GrayCounter__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                9 Bit    Registers := 1     
Module GrayCounter__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                9 Bit    Registers := 1     
Module SyncDualClockFIFO__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---RAMs : 
	               6K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module GrayCounter__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                9 Bit    Registers := 1     
Module GrayCounter__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                9 Bit    Registers := 1     
Module SyncDualClockFIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---RAMs : 
	               6K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cic_filter__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 8     
	               24 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cic_filter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 8     
	               24 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module edge_detector__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module edge_detector__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module GrayCounterC__3 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module GrayCounterC__2 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module DualClockLIFO__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---RAMs : 
	             200K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 10    
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module edge_detector__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module edge_detector 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module GrayCounterC__1 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module GrayCounterC 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module DualClockLIFO 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---RAMs : 
	             200K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 10    
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module eth_to_audio_plc_combo_interface_v2_0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 7     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 10    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
	   9 Input     24 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 1     
	  25 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
	   4 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 30    
Module axis_demux 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module axis_mux 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module axis_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module user_org_plc_seq_ip_v1_0_fm_udp_s_axis 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 10    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 15    
	   5 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 3     
	   7 Input     64 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 51    
	  10 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 28    
	   3 Input      1 Bit        Muxes := 1     
Module sync_signal__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module sync_signal__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module sync_reset__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module sync_reset__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module sync_signal__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module sync_signal__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
Module sync_signal__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 4     
Module user_org_plc_seq_ip_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 56    
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 55    
	   2 Input      1 Bit        Muxes := 5     
Module MultiplierFP__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module AmplifierFP__3 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module MultiplierFP__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module AmplifierFP__6 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module Volume_Pregain_Top_Module__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
Module Volume_Pregain_v1_0_S00_AXI__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
Module MultiplierFP__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module AmplifierFP__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module MultiplierFP__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module AmplifierFP__2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module Gain_Sweep__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Gain_Sweep 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Audio_Fader_Top_Module 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
Module MultiplierFP__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module AmplifierFP__5 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module MultiplierFP__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module AmplifierFP__4 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module Gain_Sweep__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Gain_Sweep__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Audio_Fader_Top_Module__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
Module mixer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
Module sync_signal 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 4     
Module sync_signal__3 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 4     
Module sync_signal__2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 4     
Module sync_signal__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 4     
Module i2s_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module adau1761_controller_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module adau1761_spi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               89 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     89 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module i2s_transmitter 
Detailed RTL Component Info : 
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module sync_reset__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rgmii_phy_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 1     
Module lfsr__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
	   3 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 4     
	   6 Input      1 Bit         XORs := 5     
	   7 Input      1 Bit         XORs := 6     
	   9 Input      1 Bit         XORs := 3     
	  10 Input      1 Bit         XORs := 1     
Module axis_gmii_rx__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 3     
Module lfsr 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
	   3 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 4     
	   6 Input      1 Bit         XORs := 5     
	   7 Input      1 Bit         XORs := 6     
	   9 Input      1 Bit         XORs := 3     
	  10 Input      1 Bit         XORs := 1     
Module axis_gmii_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 6     
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 9     
	  10 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module eth_mac_1g_rgmii 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axis_async_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
+---XORs : 
	   2 Input     13 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               13 Bit    Registers := 10    
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 24    
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 5     
Module axis_async_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
+---XORs : 
	   2 Input     13 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               13 Bit    Registers := 10    
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 24    
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 5     
Module eth_mac_1g_rgmii_fifo 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 6     
Module lfsr__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
	   3 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 4     
	   6 Input      1 Bit         XORs := 5     
	   7 Input      1 Bit         XORs := 6     
	   9 Input      1 Bit         XORs := 3     
	  10 Input      1 Bit         XORs := 1     
Module axis_gmii_tx__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 6     
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 9     
	  10 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module axis_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---XORs : 
	   2 Input      7 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              640 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              20K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              20K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module eth_axis_rx_switch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  24 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 3     
	  15 Input     16 Bit        Muxes := 1     
	  10 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 6     
	  21 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 11    
	  21 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  15 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 13    
	  21 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
Module lfsr__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
	   3 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 4     
	   6 Input      1 Bit         XORs := 5     
	   7 Input      1 Bit         XORs := 6     
	   9 Input      1 Bit         XORs := 3     
	  10 Input      1 Bit         XORs := 1     
Module axis_gmii_rx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 3     
Module axis_async_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               10 Bit    Registers := 12    
	                1 Bit    Registers := 24    
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 5     
Module axis_async_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               16 Bit    Registers := 10    
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 24    
+---RAMs : 
	             320K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 5     
Module arbiter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module axis_arb_mux 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module user_cross_layer_switch_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 12    
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 22    
	  12 Input     32 Bit        Muxes := 11    
	  18 Input     32 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module sync_reset 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module debounce_switch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                4 Bit    Registers := 13    
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
Module sync_signal__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module arbiter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module udp_packet_axis_arb_mux 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module eth_axis_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	  15 Input      3 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 28    
	  15 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 21    
Module eth_axis_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   3 Input      8 Bit        Muxes := 2     
	  16 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	  15 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	  15 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 7     
Module arbiter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ip_arb_mux 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module ip_eth_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	  21 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	  38 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 45    
	  21 Input      1 Bit        Muxes := 23    
	   5 Input      1 Bit        Muxes := 34    
Module ip_eth_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	  21 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  22 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	  21 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 11    
Module ip 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 7     
Module ip_complete 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axis_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module udp_checksum_gen 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 3     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	              384 Bit         RAMs := 2     
	              256 Bit         RAMs := 2     
	              128 Bit         RAMs := 7     
	              104 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
	               48 Bit         RAMs := 1     
	               32 Bit         RAMs := 2     
	               24 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 3     
	   9 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
Module udp_ip_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 8     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   8 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 19    
Module udp_ip_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 9     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 10    
Module udp_complete 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axis_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module fpga_core 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 10    
Module eth_controller_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 34    
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 33    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module user_eth_udp_axi_arp_stack_v1_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module processing_system7_v5_5_processing_system7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_19_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_19_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_19_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_19_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 17    
Module generic_baseblocks_v2_1_0_mux_enc__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 17    
Module generic_baseblocks_v2_1_0_mux_enc__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 17    
Module generic_baseblocks_v2_1_0_mux_enc__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 17    
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 17    
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 17    
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 17    
Module axi_crossbar_v2_1_19_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module time_sync_block_v2_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module moving_average__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     36 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 17    
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 1     
Module moving_average 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     36 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 17    
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 1     
Module time_sync_block_v2_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   3 Input     32 Bit       Adders := 7     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 11    
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 19    
	   8 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 4     
	  10 Input     32 Bit        Muxes := 1     
	  10 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   7 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	   7 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 9     
	  14 Input      4 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 13    
	   7 Input      3 Bit        Muxes := 2     
	  25 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 45    
	  14 Input      1 Bit        Muxes := 18    
	  12 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 28    
	   7 Input      1 Bit        Muxes := 22    
	   5 Input      1 Bit        Muxes := 1     
Module org_audio2eth_interleaved_packetizer_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module GrayCounter__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                9 Bit    Registers := 1     
Module GrayCounter__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                9 Bit    Registers := 1     
Module DualClockFIFO__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---RAMs : 
	               6K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module GrayCounter__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                9 Bit    Registers := 1     
Module GrayCounter 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                9 Bit    Registers := 1     
Module DualClockFIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---RAMs : 
	               6K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module org_audio2eth_interleaved_packetizer_v1_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               24 Bit    Registers := 4     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   6 Input     24 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 2     
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  11 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 10    
	  11 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  29 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	   7 Input      1 Bit        Muxes := 8     
	  11 Input      1 Bit        Muxes := 17    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module MultiplierFP__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module AmplifierFP__7 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module MultiplierFP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module AmplifierFP 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module Volume_Pregain_Top_Module 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
Module Volume_Pregain_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
Module mixer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 23    
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module GPIO_Core__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module interrupt_control 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module axi_gpio__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module debouncer__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pulse_generator 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                1 Bit    Registers := 11    
Module pmod_controller_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module pselect_f__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized3__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized5__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized6__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized7__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized8__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized9__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized10__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized11__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized12__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized13__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized14__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized15__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized16__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized17__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized18__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized19__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized20__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 23    
Module slave_attachment__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module GPIO_Core__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module interrupt_control__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module axi_gpio__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module pselect_f__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized5__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized6__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized7__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized8__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized9__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized10__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized11__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized12__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized13__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized14__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized15__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized16__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized17__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized18__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized19__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized20__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 23    
Module slave_attachment__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module GPIO_Core 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module interrupt_control__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module axi_gpio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module SpiCtrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module Delay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module ZedboardOLED_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              143 Bit    Registers := 1     
	              112 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 18    
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 66    
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	  19 Input    143 Bit        Muxes := 1     
	   2 Input    143 Bit        Muxes := 1     
	  51 Input    112 Bit        Muxes := 1     
	   2 Input    103 Bit        Muxes := 1     
	   2 Input     95 Bit        Muxes := 2     
	   2 Input     87 Bit        Muxes := 1     
	   4 Input     87 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 17    
	  18 Input     32 Bit        Muxes := 17    
	  51 Input     11 Bit        Muxes := 1     
	  51 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 16    
	  51 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	  51 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP yacc9, operation Mode is: (A:0x3827d)*B''.
DSP Report: register B is absorbed into DSP yacc9.
DSP Report: register B is absorbed into DSP yacc9.
DSP Report: operator yacc9 is absorbed into DSP yacc9.
DSP Report: operator yacc9 is absorbed into DSP yacc9.
DSP Report: Generating DSP yacc9, operation Mode is: (PCIN>>17)+(A:0x3827d)*B''.
DSP Report: register B is absorbed into DSP yacc9.
DSP Report: register B is absorbed into DSP yacc9.
DSP Report: operator yacc9 is absorbed into DSP yacc9.
DSP Report: operator yacc9 is absorbed into DSP yacc9.
DSP Report: Generating DSP yacc8, operation Mode is: (A:0x3fe69474)*B''.
DSP Report: register B is absorbed into DSP yacc8.
DSP Report: register B is absorbed into DSP yacc8.
DSP Report: operator yacc8 is absorbed into DSP yacc8.
DSP Report: operator yacc8 is absorbed into DSP yacc8.
DSP Report: Generating DSP yacc8, operation Mode is: (PCIN>>17)+(A:0x3fe69474)*B''.
DSP Report: register B is absorbed into DSP yacc8.
DSP Report: register B is absorbed into DSP yacc8.
DSP Report: operator yacc8 is absorbed into DSP yacc8.
DSP Report: operator yacc8 is absorbed into DSP yacc8.
DSP Report: Generating DSP yacc7, operation Mode is: (A:0x736ab)*B''.
DSP Report: register B is absorbed into DSP yacc7.
DSP Report: register B is absorbed into DSP yacc7.
DSP Report: operator yacc7 is absorbed into DSP yacc7.
DSP Report: operator yacc7 is absorbed into DSP yacc7.
DSP Report: Generating DSP yacc7, operation Mode is: (PCIN>>17)+(A:0x736ab)*B''.
DSP Report: register B is absorbed into DSP yacc7.
DSP Report: register B is absorbed into DSP yacc7.
DSP Report: operator yacc7 is absorbed into DSP yacc7.
DSP Report: operator yacc7 is absorbed into DSP yacc7.
DSP Report: Generating DSP yacc6, operation Mode is: (A:0x5bcabf)*B''.
DSP Report: register B is absorbed into DSP yacc6.
DSP Report: register B is absorbed into DSP yacc6.
DSP Report: operator yacc6 is absorbed into DSP yacc6.
DSP Report: operator yacc6 is absorbed into DSP yacc6.
DSP Report: Generating DSP yacc6, operation Mode is: (PCIN>>17)+(A:0x5bcabf)*B''.
DSP Report: register B is absorbed into DSP yacc6.
DSP Report: register B is absorbed into DSP yacc6.
DSP Report: operator yacc6 is absorbed into DSP yacc6.
DSP Report: operator yacc6 is absorbed into DSP yacc6.
DSP Report: Generating DSP yacc5, operation Mode is: (A:0x736ab)*B''.
DSP Report: register B is absorbed into DSP yacc5.
DSP Report: register B is absorbed into DSP yacc5.
DSP Report: operator yacc5 is absorbed into DSP yacc5.
DSP Report: operator yacc5 is absorbed into DSP yacc5.
DSP Report: Generating DSP yacc5, operation Mode is: (PCIN>>17)+(A:0x736ab)*B''.
DSP Report: register B is absorbed into DSP yacc5.
DSP Report: register B is absorbed into DSP yacc5.
DSP Report: operator yacc5 is absorbed into DSP yacc5.
DSP Report: operator yacc5 is absorbed into DSP yacc5.
DSP Report: Generating DSP yacc4, operation Mode is: (A:0x3fe69474)*B''.
DSP Report: register B is absorbed into DSP yacc4.
DSP Report: register B is absorbed into DSP yacc4.
DSP Report: operator yacc4 is absorbed into DSP yacc4.
DSP Report: operator yacc4 is absorbed into DSP yacc4.
DSP Report: Generating DSP yacc4, operation Mode is: (PCIN>>17)+(A:0x3fe69474)*B''.
DSP Report: register B is absorbed into DSP yacc4.
DSP Report: register B is absorbed into DSP yacc4.
DSP Report: operator yacc4 is absorbed into DSP yacc4.
DSP Report: operator yacc4 is absorbed into DSP yacc4.
DSP Report: Generating DSP yacc3, operation Mode is: (A:0x3827d)*B''.
DSP Report: register B is absorbed into DSP yacc3.
DSP Report: register B is absorbed into DSP yacc3.
DSP Report: operator yacc3 is absorbed into DSP yacc3.
DSP Report: operator yacc3 is absorbed into DSP yacc3.
DSP Report: Generating DSP yacc3, operation Mode is: (PCIN>>17)+(A:0x3827d)*B''.
DSP Report: register B is absorbed into DSP yacc3.
DSP Report: register B is absorbed into DSP yacc3.
DSP Report: operator yacc3 is absorbed into DSP yacc3.
DSP Report: operator yacc3 is absorbed into DSP yacc3.
INFO: [Synth 8-3886] merging instance 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[0]' (FDRE) to 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[1]' (FDRE) to 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cantavi_streamer_project_i/\AudioProcessingChannel/user_org_plc_seq_ip_0 /user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/drop_dmux_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cantavi_streamer_project_i/\AudioProcessingChannel/user_org_plc_seq_ip_0 /user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/status2_out_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cantavi_streamer_project_i/\AudioProcessingChannel/user_org_plc_seq_ip_0 /user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/replace_inprogress_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cantavi_streamer_project_i/\AudioProcessingChannel/user_org_plc_seq_ip_0 /user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/m_axis_tlast_local_reg_reg)
INFO: [Synth 8-3886] merging instance 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[2]' (FDRE) to 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[3]' (FDRE) to 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[4]' (FDRE) to 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[5]' (FDRE) to 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[6]' (FDRE) to 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[7]' (FDRE) to 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[8]' (FDRE) to 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[9]' (FDRE) to 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[10]' (FDRE) to 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[11]' (FDRE) to 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[12]' (FDRE) to 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[13]' (FDRE) to 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[14]' (FDRE) to 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[15]' (FDRE) to 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[16]' (FDRE) to 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[17]' (FDRE) to 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[18]' (FDRE) to 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[19]' (FDRE) to 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[20]' (FDRE) to 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[21]' (FDRE) to 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[22]' (FDRE) to 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[23]' (FDRE) to 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[24]' (FDRE) to 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[25]' (FDRE) to 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[26]' (FDRE) to 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[27]' (FDRE) to 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[28]' (FDRE) to 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[29]' (FDRE) to 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[30]' (FDRE) to 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/pkt_wait_delay_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/out_hdr_byte_cnt_reg_reg[4]' (FDRE) to 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/out_hdr_byte_cnt_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/out_hdr_byte_cnt_reg_reg[3]' (FDRE) to 'cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/out_hdr_byte_cnt_reg_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cantavi_streamer_project_i/\AudioProcessingChannel/user_org_plc_seq_ip_0 /user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/\out_hdr_byte_cnt_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cantavi_streamer_project_i/\AudioProcessingChannel/user_org_plc_seq_ip_0 /user_org_plc_seq_ip_v1_0_fm_udp_s_axis_insti_1/m_axis_tvalid_local_reg_reg)
INFO: [Synth 8-3886] merging instance 'cantavi_streamer_project_i/ZedCodeci_4/adau1761_controller_0/inst/adau1761_controller_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'cantavi_streamer_project_i/ZedCodeci_4/adau1761_controller_0/inst/adau1761_controller_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cantavi_streamer_project_i/ZedCodeci_4/adau1761_controller_0/inst/adau1761_controller_v1_0_S00_AXI_inst/\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'cantavi_streamer_project_i/ZedCodeci_4/adau1761_controller_0/inst/adau1761_controller_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'cantavi_streamer_project_i/ZedCodeci_4/adau1761_controller_0/inst/adau1761_controller_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cantavi_streamer_project_i/ZedCodeci_4/adau1761_controller_0/inst/adau1761_controller_v1_0_S00_AXI_inst/\axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cantavi_streamer_project_i/ZedCodeci_4/i2s_transmitter_to_codec_dac_0/\inst/data_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cantavi_streamer_project_i/ZedCodeci_4/i2s_transmitter_to_codec_dac_0/\inst/data_reg[30] )
INFO: [Synth 8-3886] merging instance 'cantavi_streamer_project_i/ZedCodeci_4/i2s_transmitter_to_codec_dac_0/inst/data_reg[30]' (FDE) to 'cantavi_streamer_project_i/ZedCodeci_4/i2s_transmitter_to_codec_dac_0/inst/data_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cantavi_streamer_project_i/ZedCodeci_4/i2s_transmitter_to_codec_dac_0/\inst/data_reg[29] )
INFO: [Synth 8-3886] merging instance 'cantavi_streamer_project_i/ZedCodeci_4/i2s_transmitter_to_codec_dac_0/inst/data_reg[29]' (FDE) to 'cantavi_streamer_project_i/ZedCodeci_4/i2s_transmitter_to_codec_dac_0/inst/data_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cantavi_streamer_project_i/ZedCodeci_4/i2s_transmitter_to_codec_dac_0/\inst/data_reg[28] )
INFO: [Synth 8-3886] merging instance 'cantavi_streamer_project_i/ZedCodeci_4/i2s_transmitter_to_codec_dac_0/inst/data_reg[28]' (FDE) to 'cantavi_streamer_project_i/ZedCodeci_4/i2s_transmitter_to_codec_dac_0/inst/data_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cantavi_streamer_project_i/ZedCodeci_4/i2s_transmitter_to_codec_dac_0/\inst/data_reg[27] )
INFO: [Synth 8-3886] merging instance 'cantavi_streamer_project_i/ZedCodeci_4/i2s_transmitter_to_codec_dac_0/inst/data_reg[27]' (FDE) to 'cantavi_streamer_project_i/ZedCodeci_4/i2s_transmitter_to_codec_dac_0/inst/data_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cantavi_streamer_project_i/ZedCodeci_4/i2s_transmitter_to_codec_dac_0/\inst/data_reg[26] )
INFO: [Synth 8-3886] merging instance 'cantavi_streamer_project_i/ZedCodeci_4/i2s_transmitter_to_codec_dac_0/inst/data_reg[26]' (FDE) to 'cantavi_streamer_project_i/ZedCodeci_4/i2s_transmitter_to_codec_dac_0/inst/data_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cantavi_streamer_project_i/ZedCodeci_4/i2s_transmitter_to_codec_dac_0/\inst/data_reg[25] )
INFO: [Synth 8-3886] merging instance 'cantavi_streamer_project_i/ZedCodeci_4/i2s_transmitter_to_codec_dac_0/inst/data_reg[25]' (FDE) to 'cantavi_streamer_project_i/ZedCodeci_4/i2s_transmitter_to_codec_dac_0/inst/data_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cantavi_streamer_project_i/ZedCodeci_4/i2s_transmitter_to_codec_dac_0/\inst/data_reg[24] )
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.r_reg[tmp2][63]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.r_reg[tmp2][62]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[tmp2][63]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[tmp2][62]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.r_reg[tmp2][63]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.r_reg[tmp2][62]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/mul/ShiftAdd.r_reg[tmp2][63]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/mul/ShiftAdd.r_reg[tmp2][62]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.r_reg[tmp2][63]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.r_reg[tmp2][62]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.r_reg[tmp2][63]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.r_reg[tmp2][62]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X0_reg[30]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X0_reg[29]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_X0_reg[30]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_X0_reg[29]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_X0_reg[30]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_X0_reg[29]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/ZFF_X0_reg[30]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/ZFF_X0_reg[29]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/ZFF_X0_reg[30]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/ZFF_X0_reg[29]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/ZFF_X0_reg[30]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/ZFF_X0_reg[29]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X1_reg[29]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X1_reg[30]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X0_reg[29]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X0_reg[31]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_X1_reg[29]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_X1_reg[30]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_X0_reg[29]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_X0_reg[31]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_X1_reg[29]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_X1_reg[30]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_X0_reg[29]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_X0_reg[31]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/ZFF_X1_reg[29]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/ZFF_X1_reg[30]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/ZFF_X0_reg[29]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/ZFF_X0_reg[31]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/ZFF_X1_reg[29]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/ZFF_X1_reg[30]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/ZFF_X0_reg[29]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/ZFF_X0_reg[31]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/ZFF_X1_reg[29]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/ZFF_X1_reg[30]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/ZFF_X0_reg[29]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/ZFF_X0_reg[31]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X0_reg[5]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X0_reg[4]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_X0_reg[5]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_X0_reg[4]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_X0_reg[5]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_X0_reg[4]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/ZFF_X0_reg[5]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/ZFF_X0_reg[4]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/ZFF_X0_reg[5]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/ZFF_X0_reg[4]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/ZFF_X0_reg[5]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/ZFF_X0_reg[4]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X1_reg[4]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X1_reg[5]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X0_reg[4]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X0_reg[3]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_X1_reg[4]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_X1_reg[5]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_X0_reg[4]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_X0_reg[3]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_X1_reg[4]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_X1_reg[5]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_X0_reg[4]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_X0_reg[3]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/ZFF_X1_reg[4]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/ZFF_X1_reg[5]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/ZFF_X0_reg[4]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/ZFF_X0_reg[3]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/ZFF_X1_reg[4]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/ZFF_X1_reg[5]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/ZFF_X0_reg[4]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/ZFF_X0_reg[3]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/ZFF_X1_reg[4]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/ZFF_X1_reg[5]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/ZFF_X0_reg[4]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/ZFF_X0_reg[3]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X1_reg[3]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X1_reg[5]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X0_reg[3]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X0_reg[2]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_X1_reg[3]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_X1_reg[5]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_X0_reg[3]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_X0_reg[2]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_X1_reg[3]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_X1_reg[5]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_X0_reg[3]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_X0_reg[2]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/ZFF_X1_reg[3]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/ZFF_X1_reg[5]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/ZFF_X0_reg[3]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/ZFF_X0_reg[2]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/ZFF_X1_reg[3]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/ZFF_X1_reg[5]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/ZFF_X0_reg[3]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/ZFF_X0_reg[2]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/ZFF_X1_reg[3]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/ZFF_X1_reg[5]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/ZFF_X0_reg[3]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/ZFF_X0_reg[2]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X1_reg[2]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X1_reg[5]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X0_reg[2]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X0_reg[1]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_X1_reg[2]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_X1_reg[5]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_X0_reg[2]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_X0_reg[1]'
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_X1_reg[2]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_X1_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst /IIR_HP_R/\ZFF_X0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst /IIR_LP_R/\ZFF_X0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst /IIR_BP_R/\ZFF_X0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst /IIR_HP_L/\ZFF_X0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst /IIR_LP_L/\ZFF_X0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst /IIR_BP_L/\ZFF_X0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FILTER_IIR_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FILTER_IIR_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst /IIR_HP_R/\ZFF_X2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst /IIR_LP_R/\ZFF_X2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst /IIR_BP_R/\ZFF_X2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst /IIR_HP_L/\ZFF_X2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst /IIR_LP_L/\ZFF_X2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst /IIR_BP_L/\ZFF_X2_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\cic_interpolator_left/dvoi_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (replace_pkt_entry_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (eth_to_audio_interface_v2_0_S00_AXI_inst/\axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (eth_to_audio_interface_v2_0_S00_AXI_inst/\axi_bresp_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[63].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[62].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[61].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[60].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[59].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[58].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[57].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[56].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[55].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[54].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[53].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[52].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[51].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[50].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[49].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[48].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[47].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[46].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[45].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[44].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[43].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[42].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[41].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[40].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[39].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[38].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[37].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[36].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[35].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[34].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[33].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[32].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[31].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[30].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[28].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[27].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[26].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[25].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[24].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[23].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[22].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[21].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[20].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[19].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[18].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[17].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[16].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[15].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[14].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[13].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[12].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[11].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[10].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[9].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[8].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[7].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[6].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[5].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[4].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[3].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[2].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[1].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ch1_fifo_bank[0].from_dmux_to_mux_payload_fifo /overflow_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\replaced_pkt_counter_sig_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (user_org_plc_seq_ip_v1_0_S00_AXI_inst/\axi_rresp_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'GainSweep_L/newsample_reg_reg' into 'GainSweep_R/newsample_reg_reg' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a320/hdl/gain_sweep.vhd:85]
INFO: [Synth 8-4471] merging register 'GainSweep_L/newsample_reg_reg' into 'GainSweep_R/newsample_reg_reg' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a320/hdl/gain_sweep.vhd:85]
INFO: [Synth 8-4471] merging register 'U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_R/Amp_multiplier/r_reg[EN]' into 'U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_L/Amp_multiplier/r_reg[EN]' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a320/hdl/MultiplierFP.vhd:89]
INFO: [Synth 8-4471] merging register 'U0/Audio_Fader_Top_Module_inst/AmplifierFP_R/Amp_multiplier/r_reg[EN]' into 'U0/Audio_Fader_Top_Module_inst/AmplifierFP_L/Amp_multiplier/r_reg[EN]' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a320/hdl/MultiplierFP.vhd:89]
INFO: [Synth 8-4471] merging register 'U0/Audio_Fader_Top_Module_inst/AmplifierFP_R/Amp_multiplier/r_reg[EN]' into 'U0/Audio_Fader_Top_Module_inst/AmplifierFP_L/Amp_multiplier/r_reg[EN]' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a320/hdl/MultiplierFP.vhd:89]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5784] Optimized 1 bits of RAM "eth_mac_inst/tx_fifo/mem_reg" due to constant propagation. Old ram width 10 bits, new ram width 9 bits.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/core_inst/from_audio_to_udp_fifo_bank[0].audio_payload_fifo/m_axis_pipe_reg_reg[1]' and it is trimmed from '10' to '9' bits. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/axis_fifo.v:189]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/core_inst/from_audio_to_udp_fifo_bank[1].audio_payload_fifo/m_axis_pipe_reg_reg[1]' and it is trimmed from '10' to '9' bits. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/axis_fifo.v:189]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5784] Optimized 1 bits of RAM "inst/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/mem_reg" due to constant propagation. Old ram width 10 bits, new ram width 9 bits.
INFO: [Synth 8-5784] Optimized 0 bits of RAM "inst/core_inst/from_udp_to_audio_fifo_bank[0].from_udp_switch_to_audio/mem_reg" due to constant propagation. Old ram width 10 bits, new ram width 10 bits.
INFO: [Synth 8-5784] Optimized 0 bits of RAM "inst/core_inst/from_udp_to_audio_fifo_bank[1].from_udp_switch_to_audio/mem_reg" due to constant propagation. Old ram width 10 bits, new ram width 10 bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'inst/core_inst/from_audio_to_udp_fifo_bank[0].audio_payload_fifo/m_axis_pipe_reg_reg[0]' and it is trimmed from '10' to '9' bits. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/axis_fifo.v:189]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst/core_inst/from_audio_to_udp_fifo_bank[1].audio_payload_fifo/m_axis_pipe_reg_reg[0]' and it is trimmed from '10' to '9' bits. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/1648/src/axis_fifo.v:189]
INFO: [Synth 8-5784] Optimized 0 bits of RAM "inst/core_inst/from_audio_to_udp_fifo_bank[1].audio_payload_fifo/mem_reg" due to constant propagation. Old ram width 9 bits, new ram width 9 bits.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "testWave24Bit" won't be mapped to RAM because address size (33) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "testWave24Bit" won't be mapped to RAM because address size (33) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_R/Amp_multiplier/r_reg[EN]' into 'U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_L/Amp_multiplier/r_reg[EN]' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/a320/hdl/MultiplierFP.vhd:89]
INFO: [Synth 8-5784] Optimized 1 bits of RAM "U0/FIFO_EVEN_InADC/Mem_reg" due to constant propagation. Old ram width 25 bits, new ram width 24 bits.
INFO: [Synth 8-5784] Optimized 1 bits of RAM "U0/FIFO_ODD_InADC/Mem_reg" due to constant propagation. Old ram width 25 bits, new ram width 24 bits.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'time_sync_block_0/U0/round_trip_delay_accum_reg_reg[31]/Q' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'time_sync_block_0/U0/round_trip_delay_accum_reg_reg[30]/Q' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'time_sync_block_0/U0/round_trip_delay_accum_reg_reg[29]/Q' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'time_sync_block_0/U0/round_trip_delay_accum_reg_reg[28]/Q' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'time_sync_block_0/U0/round_trip_delay_accum_reg_reg[27]/Q' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'time_sync_block_0/U0/round_trip_delay_accum_reg_reg[26]/Q' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'time_sync_block_0/U0/round_trip_delay_accum_reg_reg[25]/Q' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'time_sync_block_0/U0/round_trip_delay_accum_reg_reg[24]/Q' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'time_sync_block_0/U0/round_trip_delay_accum_reg_reg[23]/Q' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'time_sync_block_0/U0/round_trip_delay_accum_reg_reg[22]/Q' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'time_sync_block_0/U0/round_trip_delay_accum_reg_reg[21]/Q' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'time_sync_block_0/U0/round_trip_delay_accum_reg_reg[20]/Q' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'time_sync_block_0/U0/round_trip_delay_accum_reg_reg[19]/Q' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'time_sync_block_0/U0/round_trip_delay_accum_reg_reg[18]/Q' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'time_sync_block_0/U0/round_trip_delay_accum_reg_reg[17]/Q' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'time_sync_block_0/U0/round_trip_delay_accum_reg_reg[16]/Q' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'time_sync_block_0/U0/round_trip_delay_accum_reg_reg[15]/Q' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'time_sync_block_0/U0/round_trip_delay_accum_reg_reg[14]/Q' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'time_sync_block_0/U0/round_trip_delay_accum_reg_reg[13]/Q' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'time_sync_block_0/U0/round_trip_delay_accum_reg_reg[12]/Q' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'time_sync_block_0/U0/round_trip_delay_accum_reg_reg[11]/Q' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'time_sync_block_0/U0/round_trip_delay_accum_reg_reg[10]/Q' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'time_sync_block_0/U0/round_trip_delay_accum_reg_reg[9]/Q' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'time_sync_block_0/U0/round_trip_delay_accum_reg_reg[8]/Q' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'time_sync_block_0/U0/round_trip_delay_accum_reg_reg[7]/Q' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'time_sync_block_0/U0/round_trip_delay_accum_reg_reg[6]/Q' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'time_sync_block_0/U0/round_trip_delay_accum_reg_reg[5]/Q' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'time_sync_block_0/U0/round_trip_delay_accum_reg_reg[4]/Q' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'time_sync_block_0/U0/round_trip_delay_accum_reg_reg[3]/Q' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'time_sync_block_0/U0/round_trip_delay_accum_reg_reg[2]/Q' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'time_sync_block_0/U0/round_trip_delay_accum_reg_reg[1]/Q' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:1270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'time_sync_block_0/U0/round_trip_delay_accum_reg_reg[0]__0/Q' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:673]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:673]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/fe81/hdl/time_sync_block_v2_0.vhd:673]
INFO: [Synth 8-4471] merging register 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' into 'bus2ip_reset_reg' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2493]
INFO: [Synth 8-4471] merging register 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' into 'bus2ip_reset_reg' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2493]
INFO: [Synth 8-4471] merging register 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' into 'bus2ip_reset_reg' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2493]
INFO: [Synth 8-5545] ROM "temp_char" won't be mapped to RAM because address size (103) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_res" won't be mapped to RAM because address size (103) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vbat" won't be mapped to RAM because address size (103) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vdd" won't be mapped to RAM because address size (103) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_spi_en" won't be mapped to RAM because address size (103) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "current_screen" won't be mapped to RAM because address size (103) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_addr" won't be mapped to RAM because address size (103) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_delay_en" won't be mapped to RAM because address size (103) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:08:49 ; elapsed = 00:10:27 . Memory (MB): peak = 2181.617 ; gain = 840.332 ; free physical = 538 ; free virtual = 11099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------------------------+--------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                       | RTL Object                                                                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------+--------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|SyncDualClockFIFO:                | Mem_reg                                                                              | 256 x 25(NO_CHANGE)    | W |   | 256 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SyncDualClockFIFO:                | Mem_reg                                                                              | 256 x 25(NO_CHANGE)    | W |   | 256 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SyncDualClockFIFO:                | Mem_reg                                                                              | 256 x 25(NO_CHANGE)    | W |   | 256 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SyncDualClockFIFO:                | Mem_reg                                                                              | 256 x 25(NO_CHANGE)    | W |   | 256 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|user_cross_layer_switch_v1_0__GC0 | eth_mac_inst/tx_fifo/mem_reg                                                         | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|axis_async_fifo:                  | mem_reg                                                                              | 4 K x 10(NO_CHANGE)    | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo__parameterized2:        | mem_reg                                                                              | 2 K x 10(READ_FIRST)   | W |   | 2 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|axis_fifo__parameterized2:        | mem_reg                                                                              | 2 K x 10(READ_FIRST)   | W |   | 2 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|axis_async_fifo__parameterized0:  | mem_reg                                                                              | 512 x 10(NO_CHANGE)    | W |   | 512 x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|axis_async_fifo__parameterized1:  | mem_reg                                                                              | 32 K x 10(NO_CHANGE)   | W |   | 32 K x 10(WRITE_FIRST) |   | R | Port A and B     | 0      | 10     | 
|eth_udp_axi_arp_stack_0           | inst/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/mem_reg | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|axis_fifo__parameterized0:        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo__parameterized0:        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|eth_udp_axi_arp_stack_0           | inst/core_inst/from_audio_to_udp_fifo_bank[0].audio_payload_fifo/mem_reg             | 4 K x 9(READ_FIRST)    | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eth_udp_axi_arp_stack_0           | inst/core_inst/from_audio_to_udp_fifo_bank[1].audio_payload_fifo/mem_reg             | 4 K x 9(READ_FIRST)    | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|DualClockFIFO:                    | Mem_reg                                                                              | 256 x 25(NO_CHANGE)    | W |   | 256 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DualClockFIFO:                    | Mem_reg                                                                              | 256 x 25(NO_CHANGE)    | W |   | 256 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+----------------------------------+--------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------------------------------+-----------------------------------------------------------------------------------------+-----------+----------------------+---------------------------------+
|Module Name                                | RTL Object                                                                              | Inference | Size (Depth x Width) | Primitives                      | 
+-------------------------------------------+-----------------------------------------------------------------------------------------+-----------+----------------------+---------------------------------+
|eth_to_audio_plc_combo_interface_v2_0__GC0 | LIFO_L_OutDAC/Mem_reg                                                                   | Implied   | 8 K x 25             | RAM64X1D x 128  RAM64M x 1024   | 
|eth_to_audio_plc_combo_interface_v2_0__GC0 | LIFO_R_OutDAC/Mem_reg                                                                   | Implied   | 8 K x 25             | RAM64X1D x 128  RAM64M x 1024   | 
|user_cross_layer_switch_v1_0__GC0          | eth_axis_rx_switch_inst/from_phy_to_upper_payload_fifo/mem_reg                          | Implied   | 64 x 10              | RAM64M x 4                      | 
|eth_udp_axi_arp_stack_0                    | inst/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_length_mem_reg      | Implied   | 8 x 16               | RAM32M x 3                      | 
|eth_udp_axi_arp_stack_0                    | inst/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dscp_mem_reg         | Implied   | 8 x 6                | RAM32M x 1                      | 
|eth_udp_axi_arp_stack_0                    | inst/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_ecn_mem_reg          | Implied   | 8 x 2                | RAM16X1D x 2                    | 
|eth_udp_axi_arp_stack_0                    | inst/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_ttl_mem_reg          | Implied   | 8 x 8                | RAM32M x 2                      | 
|eth_udp_axi_arp_stack_0                    | inst/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_source_ip_mem_reg    | Implied   | 8 x 32               | RAM32M x 6                      | 
|eth_udp_axi_arp_stack_0                    | inst/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg      | Implied   | 8 x 32               | RAM32M x 6                      | 
|eth_udp_axi_arp_stack_0                    | inst/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_source_port_mem_reg | Implied   | 8 x 16               | RAM32M x 3                      | 
|eth_udp_axi_arp_stack_0                    | inst/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_dest_port_mem_reg   | Implied   | 8 x 16               | RAM32M x 3                      | 
|eth_udp_axi_arp_stack_0                    | inst/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_checksum_mem_reg    | Implied   | 8 x 16               | RAM32M x 3                      | 
+-------------------------------------------+-----------------------------------------------------------------------------------------+-----------+----------------------+---------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|compfilt    | (A:0x3827d)*B''               | 19     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|compfilt    | (PCIN>>17)+(A:0x3827d)*B''    | 19     | 11     | -      | -      | 30     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|compfilt    | (A:0x3fe69474)*B''            | 22     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|compfilt    | (PCIN>>17)+(A:0x3fe69474)*B'' | 22     | 11     | -      | -      | 33     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|compfilt    | (A:0x736ab)*B''               | 20     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|compfilt    | (PCIN>>17)+(A:0x736ab)*B''    | 20     | 11     | -      | -      | 31     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|compfilt    | (A:0x5bcabf)*B''              | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|compfilt    | (PCIN>>17)+(A:0x5bcabf)*B''   | 24     | 11     | -      | -      | 35     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|compfilt    | (A:0x736ab)*B''               | 20     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|compfilt    | (PCIN>>17)+(A:0x736ab)*B''    | 20     | 11     | -      | -      | 31     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|compfilt    | (A:0x3fe69474)*B''            | 22     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|compfilt    | (PCIN>>17)+(A:0x3fe69474)*B'' | 22     | 11     | -      | -      | 33     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|compfilt    | (A:0x3827d)*B''               | 19     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|compfilt    | (PCIN>>17)+(A:0x3827d)*B''    | 19     | 11     | -      | -      | 30     | 0    | 2    | -    | -    | -     | 0    | 0    | 
+------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0i_0/i_1/FIFO_LEFT_ODD_OutDAC/Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0i_0/i_8/FIFO_LEFT_EVEN_OutDAC/Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0i_0/i_16/FIFO_RIGHT_ODD_OutDAC/Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0i_0/i_30/FIFO_RIGHT_EVEN_OutDAC/Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cantavi_streamer_project_i/i_0/eth_udp_axi_arp_stack_0/insti_207/inst/core_inst/from_udp_to_audio_fifo_bank[1].from_udp_switch_to_audio/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cantavi_streamer_project_i/i_1/org_audio2eth_interl_0/U0i_2/U0/FIFO_EVEN_InADC/Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cantavi_streamer_project_i/i_1/org_audio2eth_interl_0/U0i_5/U0/FIFO_ODD_InADC/Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+--------------------------------------------------+------------+----------+
|      |RTL Partition                                     |Replication |Instances |
+------+--------------------------------------------------+------------+----------+
|1     |FILTER_IIR_v1_0                                   |           2|     18742|
|2     |compfilt                                          |           2|      5009|
|3     |eth_to_audio_plc_combo_interface_v2_0__GC0        |           1|     16087|
|4     |user_org_plc_seq_ip_v1_0_fm_udp_s_axis__GB0       |           1|      9302|
|5     |user_org_plc_seq_ip_v1_0_fm_udp_s_axis__GB1       |           1|      3109|
|6     |plc_seq_ip__GC0                                   |           1|      4240|
|7     |AudioProcessingChannel_imp_9FSQAF__GC0            |           1|      6103|
|8     |i2s_receiver__GC0                                 |           1|       224|
|9     |ZedCodec_imp_DC5242__GC0                          |           1|       850|
|10    |cantavi_streamer_project_clk_wiz_0_0_clk_wiz__GC0 |           1|         5|
|11    |user_cross_layer_switch_v1_0__GC0                 |           1|      6770|
|12    |cantavi_streamer_project__GCB0                    |           1|     12936|
|13    |cantavi_streamer_project__GCB1                    |           1|     12130|
|14    |cantavi_streamer_project__GCB2                    |           1|     11887|
+------+--------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk_100_in'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:09:10 ; elapsed = 00:10:52 . Memory (MB): peak = 2181.617 ; gain = 840.332 ; free physical = 160 ; free virtual = 10757
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:09:43 ; elapsed = 00:11:26 . Memory (MB): peak = 2250.125 ; gain = 908.840 ; free physical = 212 ; free virtual = 10696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------------------------+--------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                       | RTL Object                                                                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------+--------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|SyncDualClockFIFO:                | Mem_reg                                                                              | 256 x 25(NO_CHANGE)    | W |   | 256 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SyncDualClockFIFO:                | Mem_reg                                                                              | 256 x 25(NO_CHANGE)    | W |   | 256 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SyncDualClockFIFO:                | Mem_reg                                                                              | 256 x 25(NO_CHANGE)    | W |   | 256 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SyncDualClockFIFO:                | Mem_reg                                                                              | 256 x 25(NO_CHANGE)    | W |   | 256 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo:                        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|user_cross_layer_switch_v1_0__GC0 | eth_mac_inst/tx_fifo/mem_reg                                                         | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|axis_async_fifo:                  | mem_reg                                                                              | 4 K x 10(NO_CHANGE)    | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo__parameterized2:        | mem_reg                                                                              | 2 K x 10(READ_FIRST)   | W |   | 2 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|axis_fifo__parameterized2:        | mem_reg                                                                              | 2 K x 10(READ_FIRST)   | W |   | 2 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|axis_async_fifo__parameterized0:  | mem_reg                                                                              | 512 x 10(NO_CHANGE)    | W |   | 512 x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|axis_async_fifo__parameterized1:  | mem_reg                                                                              | 32 K x 10(NO_CHANGE)   | W |   | 32 K x 10(WRITE_FIRST) |   | R | Port A and B     | 0      | 10     | 
|eth_udp_axi_arp_stack_0           | inst/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/mem_reg | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|axis_fifo__parameterized0:        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_fifo__parameterized0:        | mem_reg                                                                              | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|eth_udp_axi_arp_stack_0           | inst/core_inst/from_audio_to_udp_fifo_bank[0].audio_payload_fifo/mem_reg             | 4 K x 9(READ_FIRST)    | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eth_udp_axi_arp_stack_0           | inst/core_inst/from_audio_to_udp_fifo_bank[1].audio_payload_fifo/mem_reg             | 4 K x 9(READ_FIRST)    | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|DualClockFIFO:                    | Mem_reg                                                                              | 256 x 25(NO_CHANGE)    | W |   | 256 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DualClockFIFO:                    | Mem_reg                                                                              | 256 x 25(NO_CHANGE)    | W |   | 256 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+----------------------------------+--------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+-------------------------------------------+-----------------------------------------------------------------------------------------+-----------+----------------------+---------------------------------+
|Module Name                                | RTL Object                                                                              | Inference | Size (Depth x Width) | Primitives                      | 
+-------------------------------------------+-----------------------------------------------------------------------------------------+-----------+----------------------+---------------------------------+
|eth_to_audio_plc_combo_interface_v2_0__GC0 | LIFO_L_OutDAC/Mem_reg                                                                   | Implied   | 8 K x 25             | RAM64X1D x 128  RAM64M x 1024   | 
|eth_to_audio_plc_combo_interface_v2_0__GC0 | LIFO_R_OutDAC/Mem_reg                                                                   | Implied   | 8 K x 25             | RAM64X1D x 128  RAM64M x 1024   | 
|user_cross_layer_switch_v1_0__GC0          | eth_axis_rx_switch_inst/from_phy_to_upper_payload_fifo/mem_reg                          | Implied   | 64 x 10              | RAM64M x 4                      | 
|eth_udp_axi_arp_stack_0                    | inst/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_length_mem_reg      | Implied   | 8 x 16               | RAM32M x 3                      | 
|eth_udp_axi_arp_stack_0                    | inst/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dscp_mem_reg         | Implied   | 8 x 6                | RAM32M x 1                      | 
|eth_udp_axi_arp_stack_0                    | inst/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_ecn_mem_reg          | Implied   | 8 x 2                | RAM16X1D x 2                    | 
|eth_udp_axi_arp_stack_0                    | inst/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_ttl_mem_reg          | Implied   | 8 x 8                | RAM32M x 2                      | 
|eth_udp_axi_arp_stack_0                    | inst/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_source_ip_mem_reg    | Implied   | 8 x 32               | RAM32M x 6                      | 
|eth_udp_axi_arp_stack_0                    | inst/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg      | Implied   | 8 x 32               | RAM32M x 6                      | 
|eth_udp_axi_arp_stack_0                    | inst/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_source_port_mem_reg | Implied   | 8 x 16               | RAM32M x 3                      | 
|eth_udp_axi_arp_stack_0                    | inst/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_dest_port_mem_reg   | Implied   | 8 x 16               | RAM32M x 3                      | 
|eth_udp_axi_arp_stack_0                    | inst/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_checksum_mem_reg    | Implied   | 8 x 16               | RAM32M x 3                      | 
+-------------------------------------------+-----------------------------------------------------------------------------------------+-----------+----------------------+---------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------------------+------------+----------+
|      |RTL Partition                                     |Replication |Instances |
+------+--------------------------------------------------+------------+----------+
|1     |FILTER_IIR_v1_0                                   |           2|     18742|
|2     |compfilt                                          |           2|      5009|
|3     |eth_to_audio_plc_combo_interface_v2_0__GC0        |           1|     16072|
|4     |user_org_plc_seq_ip_v1_0_fm_udp_s_axis__GB0       |           1|      9295|
|5     |user_org_plc_seq_ip_v1_0_fm_udp_s_axis__GB1       |           1|      3031|
|6     |plc_seq_ip__GC0                                   |           1|      4132|
|7     |AudioProcessingChannel_imp_9FSQAF__GC0            |           1|      6103|
|8     |i2s_receiver__GC0                                 |           1|       224|
|9     |ZedCodec_imp_DC5242__GC0                          |           1|       850|
|10    |cantavi_streamer_project_clk_wiz_0_0_clk_wiz__GC0 |           1|         5|
|11    |user_cross_layer_switch_v1_0__GC0                 |           1|      6770|
|12    |cantavi_streamer_project__GCB0                    |           1|     12936|
|13    |cantavi_streamer_project__GCB1                    |           1|     12130|
|14    |cantavi_streamer_project__GCB2                    |           1|     11887|
+------+--------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0i_0/U0/FIFO_LEFT_ODD_OutDAC/Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0i_0/U0/FIFO_LEFT_EVEN_OutDAC/Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0i_0/U0/FIFO_RIGHT_ODD_OutDAC/Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0i_0/U0/FIFO_RIGHT_EVEN_OutDAC/Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cantavi_streamer_project_i/i_0/eth_udp_axi_arp_stack_0/inst/core_inst/from_udp_to_audio_fifo_bank[1].from_udp_switch_to_audio/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cantavi_streamer_project_i/i_1/org_audio2eth_interl_0/U0/FIFO_EVEN_InADC/Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cantavi_streamer_project_i/i_1/org_audio2eth_interl_0/U0/FIFO_ODD_InADC/Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:10:15 ; elapsed = 00:12:10 . Memory (MB): peak = 2262.051 ; gain = 920.766 ; free physical = 352 ; free virtual = 10436
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------------------+------------+----------+
|      |RTL Partition                                     |Replication |Instances |
+------+--------------------------------------------------+------------+----------+
|1     |FILTER_IIR_v1_0                                   |           2|      9516|
|2     |compfilt                                          |           1|      1525|
|3     |eth_to_audio_plc_combo_interface_v2_0__GC0        |           1|      9744|
|4     |user_org_plc_seq_ip_v1_0_fm_udp_s_axis__GB0       |           1|      5829|
|5     |user_org_plc_seq_ip_v1_0_fm_udp_s_axis__GB1       |           1|      1682|
|6     |plc_seq_ip__GC0                                   |           1|      2987|
|7     |AudioProcessingChannel_imp_9FSQAF__GC0            |           1|      4048|
|8     |i2s_receiver__GC0                                 |           1|       137|
|9     |ZedCodec_imp_DC5242__GC0                          |           1|       590|
|10    |cantavi_streamer_project_clk_wiz_0_0_clk_wiz__GC0 |           1|         5|
|11    |user_cross_layer_switch_v1_0__GC0                 |           1|      3396|
|12    |cantavi_streamer_project__GCB0                    |           1|      7485|
|13    |cantavi_streamer_project__GCB1                    |           1|      7294|
|14    |cantavi_streamer_project__GCB2                    |           1|      5096|
|15    |compfilt__1                                       |           1|      1525|
+------+--------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_EVEN_OutDAC/Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_EVEN_OutDAC/Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/core_inst/from_udp_to_audio_fifo_bank[1].from_udp_switch_to_audio/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cantavi_streamer_project_i/org_audio2eth_interl_0/U0/FIFO_EVEN_InADC/Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cantavi_streamer_project_i/org_audio2eth_interl_0/U0/FIFO_ODD_InADC/Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6064] Net n_0_1060 is driving 36 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin busy_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[63] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[62] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[61] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[60] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[59] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[58] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[57] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[56] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[55] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[54] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[53] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[52] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[51] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[50] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[49] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[48] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[47] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[46] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[45] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[44] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[43] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[42] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[41] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[40] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[39] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[38] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[37] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin read_data_inferred:in0[9] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:10:33 ; elapsed = 00:12:30 . Memory (MB): peak = 2266.387 ; gain = 925.102 ; free physical = 316 ; free virtual = 10432
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:10:34 ; elapsed = 00:12:30 . Memory (MB): peak = 2266.387 ; gain = 925.102 ; free physical = 315 ; free virtual = 10431
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:11:01 ; elapsed = 00:12:58 . Memory (MB): peak = 2266.387 ; gain = 925.102 ; free physical = 285 ; free virtual = 10399
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:11:01 ; elapsed = 00:12:59 . Memory (MB): peak = 2266.387 ; gain = 925.102 ; free physical = 287 ; free virtual = 10401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:11:05 ; elapsed = 00:13:04 . Memory (MB): peak = 2266.387 ; gain = 925.102 ; free physical = 286 ; free virtual = 10400
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:11:05 ; elapsed = 00:13:05 . Memory (MB): peak = 2266.387 ; gain = 925.102 ; free physical = 285 ; free virtual = 10399
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------------------------------------+--------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                                      | RTL Name                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------------------------------------+--------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|cantavi_streamer_project_user_org_plc_seq_ip_0_0 | inst/skip_slot_in_inst/sync_reg_reg[3][0]              | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cantavi_streamer_project_user_org_plc_seq_ip_0_0 | inst/sync_cfg_disable_inst/sync_reg_reg[3][0]          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cantavi_streamer_project_synchronizer_0_0        | inst/sync_inst/sync_reg_reg[3][23]                     | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|cantavi_streamer_project_synchronizer_3_0        | inst/sync_inst/sync_reg_reg[3][23]                     | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|cantavi_streamer_project_synchronizer_3_1        | inst/sync_inst/sync_reg_reg[3][23]                     | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|cantavi_streamer_project_synchronizer_3_2        | inst/sync_inst/sync_reg_reg[3][23]                     | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|user_cross_layer_switch_v1_0                     | eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_3_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|user_cross_layer_switch_v1_0                     | eth_mac_inst/eth_mac_1g_rgmii_inst/tx_mii_select_3_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-------------------------------------------------+--------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BIBUF       |   130|
|2     |BUFG        |    24|
|3     |CARRY4      |  3153|
|4     |DSP48E1     |    28|
|5     |IDDR        |     5|
|6     |IDELAYCTRL  |     1|
|7     |IDELAYE2    |     5|
|8     |LUT1        |   891|
|9     |LUT2        |  6564|
|10    |LUT3        |  4508|
|11    |LUT4        |  4756|
|12    |LUT5        |  3047|
|13    |LUT6        | 12552|
|14    |MMCME2_ADV  |     1|
|15    |MMCME2_BASE |     1|
|16    |MUXF7       |  1732|
|17    |MUXF8       |   595|
|18    |ODDR        |     6|
|19    |PS7         |     1|
|20    |RAM16X1D    |     1|
|21    |RAM32M      |    26|
|22    |RAM64M      |  2052|
|23    |RAMB18E1    |     6|
|24    |RAMB18E1_3  |     1|
|25    |RAMB18E1_4  |     1|
|26    |RAMB18E1_5  |     1|
|27    |RAMB18E1_6  |     1|
|28    |RAMB18E1_7  |     1|
|29    |RAMB36E1_4  |    70|
|30    |RAMB36E1_5  |     1|
|31    |RAMB36E1_6  |     2|
|32    |RAMB36E1_7  |     9|
|33    |SRL16       |     1|
|34    |SRL16E      |   118|
|35    |SRLC32E     |    47|
|36    |FDCE        |  3435|
|37    |FDPE        |   151|
|38    |FDR         |    92|
|39    |FDRE        | 27549|
|40    |FDSE        |   725|
|41    |LD          |    92|
|42    |LDC         |    64|
|43    |LDP         |     2|
|44    |IBUF        |    14|
|45    |IBUFG       |     2|
|46    |IOBUF       |     1|
|47    |OBUF        |    32|
|48    |OBUFT       |     2|
+------+------------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------+---------------------------------------------------------------+------+
|      |Instance                                                            |Module                                                         |Cells |
+------+--------------------------------------------------------------------+---------------------------------------------------------------+------+
|1     |top                                                                 |                                                               | 72499|
|2     |  cantavi_streamer_project_i                                        |cantavi_streamer_project                                       | 72451|
|3     |    FILTER_IIR_0                                                    |cantavi_streamer_project_FILTER_IIR_0_0                        |  9878|
|4     |      U0                                                            |FILTER_IIR_v1_0_153                                            |  9876|
|5     |        FILTER_IIR_v1_0_S00_AXI_inst                                |FILTER_IIR_v1_0_S00_AXI_154                                    |  9876|
|6     |          Filter_Top_Level_inst                                     |Filter_Top_Level_155                                           |  8839|
|7     |            IIR_BP_L                                                |IIR_Biquad_II_v3_156                                           |  1437|
|8     |              mul                                                   |multiplier_167                                                 |   724|
|9     |            IIR_BP_R                                                |IIR_Biquad_II_v3_157                                           |  1437|
|10    |              mul                                                   |multiplier_166                                                 |   724|
|11    |            IIR_HP_L                                                |IIR_Biquad_II_v3_158                                           |  1487|
|12    |              mul                                                   |multiplier_165                                                 |   724|
|13    |            IIR_HP_R                                                |IIR_Biquad_II_v3_159                                           |  1487|
|14    |              mul                                                   |multiplier_164                                                 |   724|
|15    |            IIR_LP_L                                                |IIR_Biquad_II_v3_160                                           |  1495|
|16    |              mul                                                   |multiplier_163                                                 |   724|
|17    |            IIR_LP_R                                                |IIR_Biquad_II_v3_161                                           |  1495|
|18    |              mul                                                   |multiplier_162                                                 |   724|
|19    |    clk_wiz_0                                                       |cantavi_streamer_project_clk_wiz_0_0                           |     6|
|20    |      inst                                                          |cantavi_streamer_project_clk_wiz_0_0_clk_wiz                   |     6|
|21    |    user_cross_layer_swi_0                                          |cantavi_streamer_project_user_cross_layer_swi_0_0              |  3463|
|22    |      inst                                                          |user_cross_layer_switch_v1_0                                   |  3463|
|23    |        user_cross_layer_switch_v1_0_S00_AXI_inst                   |user_cross_layer_switch_v1_0_S00_AXI                           |   688|
|24    |        axis_arb_mux_inst                                           |axis_arb_mux                                                   |    51|
|25    |          arb_inst                                                  |arbiter__parameterized1                                        |    19|
|26    |        eth_axis_rx_switch_inst                                     |eth_axis_rx_switch                                             |   497|
|27    |          from_phy_to_cs_fifo                                       |axis_fifo__parameterized2                                      |    68|
|28    |          from_phy_to_ps_fifo                                       |axis_fifo__parameterized2_152                                  |    71|
|29    |          from_phy_to_upper_payload_fifo                            |axis_fifo__parameterized1                                      |   127|
|30    |        eth_mac_inst                                                |eth_mac_1g_rgmii_fifo                                          |  1076|
|31    |          eth_mac_1g_rgmii_inst                                     |eth_mac_1g_rgmii                                               |   512|
|32    |            eth_mac_1g_inst                                         |eth_mac_1g                                                     |   417|
|33    |              axis_gmii_rx_inst                                     |axis_gmii_rx_149                                               |   194|
|34    |                eth_crc_8                                           |lfsr_151                                                       |    45|
|35    |              axis_gmii_tx_inst                                     |axis_gmii_tx                                                   |   223|
|36    |                eth_crc_8                                           |lfsr_150                                                       |    43|
|37    |            rgmii_phy_if_inst                                       |rgmii_phy_if                                                   |    57|
|38    |              clk_oddr_inst                                         |oddr                                                           |     1|
|39    |              data_oddr_inst                                        |oddr__parameterized0                                           |     5|
|40    |              rx_ssio_ddr_inst                                      |ssio_ddr_in                                                    |    14|
|41    |                data_iddr_inst                                      |iddr                                                           |    13|
|42    |          rx_fifo                                                   |axis_async_fifo                                                |   281|
|43    |          tx_fifo                                                   |axis_async_fifo_148                                            |   261|
|44    |        from_cs_rx_fifo_inst                                        |axis_async_fifo__parameterized0                                |   252|
|45    |        from_ps_axis_gmii_rx_inst                                   |axis_gmii_rx                                                   |   193|
|46    |          eth_crc_8                                                 |lfsr_147                                                       |    44|
|47    |        from_ps_rx_fifo_inst                                        |axis_async_fifo__parameterized1                                |   358|
|48    |        sync_reset_inst                                             |sync_reset_146                                                 |     7|
|49    |        to_ps_axis_gmii_tx_inst                                     |axis_gmii_tx__parameterized0                                   |   219|
|50    |          eth_crc_8                                                 |lfsr                                                           |    43|
|51    |    eth_udp_axi_arp_stack_0                                         |cantavi_streamer_project_eth_udp_axi_arp_stack_0_0             |  5431|
|52    |      inst                                                          |user_eth_udp_axi_arp_stack_v1_0                                |  5431|
|53    |        eth_controller_v1_0_S00_AXI_inst                            |eth_controller_v1_0_S00_AXI                                    |  2117|
|54    |        core_inst                                                   |fpga_core                                                      |  3241|
|55    |          eth_axis_rx_inst                                          |eth_axis_rx                                                    |   108|
|56    |          eth_axis_tx_inst                                          |eth_axis_tx                                                    |   217|
|57    |          \from_audio_to_udp_fifo_bank[0].audio_payload_fifo        |axis_fifo__parameterized0                                      |    74|
|58    |          \from_audio_to_udp_fifo_bank[1].audio_payload_fifo        |axis_fifo__parameterized0_142                                  |    83|
|59    |          \from_udp_to_audio_fifo_bank[0].from_udp_switch_to_audio  |axis_fifo__parameterized0_143                                  |    76|
|60    |          \from_udp_to_audio_fifo_bank[1].from_udp_switch_to_audio  |axis_fifo__parameterized0_144                                  |    80|
|61    |          pkt_in_axis_arb_mux_inst                                  |udp_packet_axis_arb_mux                                        |   192|
|62    |            arb_inst                                                |arbiter                                                        |    97|
|63    |          udp_complete_inst                                         |udp_complete                                                   |  2205|
|64    |            ip_arb_mux_inst                                         |ip_arb_mux                                                     |   140|
|65    |              arb_inst                                              |arbiter__parameterized0                                        |    10|
|66    |            ip_complete_inst                                        |ip_complete                                                    |   920|
|67    |              ip_inst                                               |ip                                                             |   917|
|68    |                ip_eth_rx_inst                                      |ip_eth_rx                                                      |   270|
|69    |                ip_eth_tx_inst                                      |ip_eth_tx                                                      |   586|
|70    |            udp_inst                                                |udp                                                            |  1143|
|71    |              udp_checksum_gen_inst                                 |udp_checksum_gen                                               |   615|
|72    |                payload_fifo                                        |axis_fifo_145                                                  |    86|
|73    |              udp_ip_rx_inst                                        |udp_ip_rx                                                      |   201|
|74    |              udp_ip_tx_inst                                        |udp_ip_tx                                                      |   327|
|75    |        sync_reset_inst                                             |sync_reset_141                                                 |     7|
|76    |    processing_system7_0                                            |cantavi_streamer_project_processing_system7_0_0                |   269|
|77    |      inst                                                          |processing_system7_v5_5_processing_system7                     |   269|
|78    |    ps7_0_axi_periph                                                |cantavi_streamer_project_ps7_0_axi_periph_0                    |  1891|
|79    |      xbar                                                          |cantavi_streamer_project_xbar_0                                |   755|
|80    |        inst                                                        |axi_crossbar_v2_1_19_axi_crossbar                              |   755|
|81    |          \gen_sasd.crossbar_sasd_0                                 |axi_crossbar_v2_1_19_crossbar_sasd                             |   748|
|82    |            addr_arbiter_inst                                       |axi_crossbar_v2_1_19_addr_arbiter_sasd                         |   222|
|83    |            \gen_decerr.decerr_slave_inst                           |axi_crossbar_v2_1_19_decerr_slave                              |    16|
|84    |            reg_slice_r                                             |axi_register_slice_v2_1_18_axic_register_slice__parameterized7 |   426|
|85    |            splitter_ar                                             |axi_crossbar_v2_1_19_splitter__parameterized0                  |     6|
|86    |            splitter_aw                                             |axi_crossbar_v2_1_19_splitter                                  |    39|
|87    |      s00_couplers                                                  |s00_couplers_imp_1MTXSBB                                       |  1136|
|88    |        auto_pc                                                     |cantavi_streamer_project_auto_pc_0                             |  1136|
|89    |          inst                                                      |axi_protocol_converter_v2_1_18_axi_protocol_converter          |  1136|
|90    |            \gen_axilite.gen_b2s_conv.axilite_b2s                   |axi_protocol_converter_v2_1_18_b2s                             |  1136|
|91    |              \RD.ar_channel_0                                      |axi_protocol_converter_v2_1_18_b2s_ar_channel                  |   177|
|92    |                ar_cmd_fsm_0                                        |axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm                  |    32|
|93    |                cmd_translator_0                                    |axi_protocol_converter_v2_1_18_b2s_cmd_translator_138          |   133|
|94    |                  incr_cmd_0                                        |axi_protocol_converter_v2_1_18_b2s_incr_cmd_139                |    67|
|95    |                  wrap_cmd_0                                        |axi_protocol_converter_v2_1_18_b2s_wrap_cmd_140                |    61|
|96    |              \RD.r_channel_0                                       |axi_protocol_converter_v2_1_18_b2s_r_channel                   |    92|
|97    |                rd_data_fifo_0                                      |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1 |    50|
|98    |                transaction_fifo_0                                  |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2 |    28|
|99    |              SI_REG                                                |axi_register_slice_v2_1_18_axi_register_slice                  |   632|
|100   |                \ar.ar_pipe                                         |axi_register_slice_v2_1_18_axic_register_slice                 |   217|
|101   |                \aw.aw_pipe                                         |axi_register_slice_v2_1_18_axic_register_slice_137             |   221|
|102   |                \b.b_pipe                                           |axi_register_slice_v2_1_18_axic_register_slice__parameterized1 |    48|
|103   |                \r.r_pipe                                           |axi_register_slice_v2_1_18_axic_register_slice__parameterized2 |   146|
|104   |              \WR.aw_channel_0                                      |axi_protocol_converter_v2_1_18_b2s_aw_channel                  |   173|
|105   |                aw_cmd_fsm_0                                        |axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm                  |    16|
|106   |                cmd_translator_0                                    |axi_protocol_converter_v2_1_18_b2s_cmd_translator              |   141|
|107   |                  incr_cmd_0                                        |axi_protocol_converter_v2_1_18_b2s_incr_cmd                    |    64|
|108   |                  wrap_cmd_0                                        |axi_protocol_converter_v2_1_18_b2s_wrap_cmd                    |    73|
|109   |              \WR.b_channel_0                                       |axi_protocol_converter_v2_1_18_b2s_b_channel                   |    60|
|110   |                bid_fifo_0                                          |axi_protocol_converter_v2_1_18_b2s_simple_fifo                 |    26|
|111   |                bresp_fifo_0                                        |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0 |    10|
|112   |    time_sync_block_0                                               |cantavi_streamer_project_time_sync_block_0_0                   |  4845|
|113   |      U0                                                            |time_sync_block_v2_0                                           |  4845|
|114   |        mvn_avg_inst                                                |moving_average                                                 |  1210|
|115   |        path_dly_mvn_avg_inst                                       |moving_average_136                                             |  1177|
|116   |        time_sync_block_v2_0_S00_AXI_inst                           |time_sync_block_v2_0_S00_AXI                                   |   287|
|117   |    org_audio2eth_interl_0                                          |cantavi_streamer_project_org_audio2eth_interl_0_0              |  1306|
|118   |      U0                                                            |org_audio2eth_interleaved_packetizer_v1_0                      |  1304|
|119   |        FIFO_EVEN_InADC                                             |DualClockFIFO                                                  |   174|
|120   |          GrayCounter_pRd                                           |GrayCounter_134                                                |    29|
|121   |          GrayCounter_pWr                                           |GrayCounter_135                                                |    22|
|122   |        FIFO_ODD_InADC                                              |DualClockFIFO_131                                              |   192|
|123   |          GrayCounter_pRd                                           |GrayCounter_132                                                |    28|
|124   |          GrayCounter_pWr                                           |GrayCounter_133                                                |    22|
|125   |        org_audio2eth_interleaved_packetizer_v1_0_S00_AXI_inst      |org_audio2eth_interleaved_packetizer_v1_0_S00_AXI              |   134|
|126   |    Volume_Pregain_0                                                |cantavi_streamer_project_Volume_Pregain_0_0                    |  1148|
|127   |      U0                                                            |Volume_Pregain_v1_0_124                                        |  1148|
|128   |        Volume_Pregain_v1_0_S00_AXI_inst                            |Volume_Pregain_v1_0_S00_AXI_125                                |  1148|
|129   |          Volume_Pregain_Top_Module_inst                            |Volume_Pregain_Top_Module_126                                  |   920|
|130   |            AmplifierFP_L                                           |AmplifierFP_127                                                |   500|
|131   |              Amp_multiplier                                        |MultiplierFP_130                                               |   475|
|132   |            AmplifierFP_R                                           |AmplifierFP_128                                                |   372|
|133   |              Amp_multiplier                                        |MultiplierFP_129                                               |   348|
|134   |    mixer_0                                                         |cantavi_streamer_project_mixer_0_0                             |    60|
|135   |      U0                                                            |mixer_123                                                      |    60|
|136   |    axi_gpio_2                                                      |cantavi_streamer_project_axi_gpio_2_0                          |   261|
|137   |      U0                                                            |axi_gpio__parameterized3                                       |   261|
|138   |        AXI_LITE_IPIF_I                                             |axi_lite_ipif_118                                              |   143|
|139   |          I_SLAVE_ATTACHMENT                                        |slave_attachment_121                                           |   143|
|140   |            I_DECODER                                               |address_decoder_122                                            |    82|
|141   |        \INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                         |interrupt_control_119                                          |    11|
|142   |        gpio_core_1                                                 |GPIO_Core__parameterized1                                      |    88|
|143   |          \Not_Dual.INPUT_DOUBLE_REGS3                              |cdc_sync__parameterized0_120                                   |    32|
|144   |    pmod_controller_0                                               |cantavi_streamer_project_pmod_controller_0_1                   |   271|
|145   |      U0                                                            |pmod_controller_v1_0                                           |   271|
|146   |        pmod_controller_v1_0_S00_AXI_inst                           |pmod_controller_v1_0_S00_AXI                                   |   271|
|147   |          controller1                                               |rotary_controller                                              |    78|
|148   |            Button_debouncer                                        |debouncer                                                      |    31|
|149   |            Switch_debouncer                                        |debouncer_117                                                  |    31|
|150   |            pulsegen                                                |pulse_generator                                                |    16|
|151   |    axi_gpio_1                                                      |cantavi_streamer_project_axi_gpio_1_0                          |   269|
|152   |      U0                                                            |axi_gpio__parameterized1                                       |   269|
|153   |        AXI_LITE_IPIF_I                                             |axi_lite_ipif_113                                              |   151|
|154   |          I_SLAVE_ATTACHMENT                                        |slave_attachment_115                                           |   151|
|155   |            I_DECODER                                               |address_decoder_116                                            |    82|
|156   |        \INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                         |interrupt_control_114                                          |    11|
|157   |        gpio_core_1                                                 |GPIO_Core__parameterized0                                      |    88|
|158   |          \Not_Dual.INPUT_DOUBLE_REGS3                              |cdc_sync__parameterized0                                       |    40|
|159   |    axi_gpio_0                                                      |cantavi_streamer_project_axi_gpio_0_2                          |   223|
|160   |      U0                                                            |axi_gpio                                                       |   223|
|161   |        AXI_LITE_IPIF_I                                             |axi_lite_ipif                                                  |   139|
|162   |          I_SLAVE_ATTACHMENT                                        |slave_attachment                                               |   139|
|163   |            I_DECODER                                               |address_decoder                                                |    76|
|164   |        \INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                         |interrupt_control                                              |    11|
|165   |        gpio_core_1                                                 |GPIO_Core                                                      |    57|
|166   |          \Not_Dual.INPUT_DOUBLE_REGS3                              |cdc_sync                                                       |    25|
|167   |    rst_ps7_0_100M                                                  |cantavi_streamer_project_rst_ps7_0_100M_0                      |    66|
|168   |      U0                                                            |proc_sys_reset                                                 |    66|
|169   |        EXT_LPF                                                     |lpf                                                            |    23|
|170   |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                |cdc_sync__parameterized1                                       |     6|
|171   |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                |cdc_sync__parameterized1_112                                   |     6|
|172   |        SEQ                                                         |sequence_psr                                                   |    38|
|173   |          SEQ_COUNTER                                               |upcnt_n                                                        |    13|
|174   |    ZedboardOLED_0                                                  |cantavi_streamer_project_ZedboardOLED_0_0                      |  4014|
|175   |      inst                                                          |ZedboardOLED_v1_0                                              |  4014|
|176   |        ZedboardOLED_v1_0_S00_AXI_inst                              |ZedboardOLED_v1_0_S00_AXI                                      |  4007|
|177   |          CHAR_LIB_COMP                                             |charLib                                                        |     1|
|178   |            U0                                                      |blk_mem_gen_v8_4_2                                             |     1|
|179   |              inst_blk_mem_gen                                      |blk_mem_gen_v8_4_2_synth                                       |     1|
|180   |                \gnbram.gnativebmg.native_blk_mem_gen               |blk_mem_gen_top                                                |     1|
|181   |                  \valid.cstr                                       |blk_mem_gen_generic_cstr                                       |     1|
|182   |                    \ramloop[0].ram.r                               |blk_mem_gen_prim_width                                         |     1|
|183   |                      \prim_init.ram                                |blk_mem_gen_prim_wrapper_init                                  |     1|
|184   |          DELAY_COMP                                                |Delay                                                          |   112|
|185   |          SPI_COMP                                                  |SpiCtrl                                                        |    51|
|186   |    xlconcat_0                                                      |cantavi_streamer_project_xlconcat_0_0                          |     0|
|187   |    AudioProcessingChannel                                          |AudioProcessingChannel_imp_9FSQAF                              | 38322|
|188   |      FILTER_IIR_1                                                  |cantavi_streamer_project_FILTER_IIR_1_0                        |  9882|
|189   |        U0                                                          |FILTER_IIR_v1_0                                                |  9876|
|190   |          FILTER_IIR_v1_0_S00_AXI_inst                              |FILTER_IIR_v1_0_S00_AXI                                        |  9876|
|191   |            Filter_Top_Level_inst                                   |Filter_Top_Level                                               |  8839|
|192   |              IIR_BP_L                                              |IIR_Biquad_II_v3                                               |  1437|
|193   |                mul                                                 |multiplier_111                                                 |   724|
|194   |              IIR_BP_R                                              |IIR_Biquad_II_v3_102                                           |  1437|
|195   |                mul                                                 |multiplier_110                                                 |   724|
|196   |              IIR_HP_L                                              |IIR_Biquad_II_v3_103                                           |  1487|
|197   |                mul                                                 |multiplier_109                                                 |   724|
|198   |              IIR_HP_R                                              |IIR_Biquad_II_v3_104                                           |  1487|
|199   |                mul                                                 |multiplier_108                                                 |   724|
|200   |              IIR_LP_L                                              |IIR_Biquad_II_v3_105                                           |  1495|
|201   |                mul                                                 |multiplier_107                                                 |   724|
|202   |              IIR_LP_R                                              |IIR_Biquad_II_v3_106                                           |  1495|
|203   |                mul                                                 |multiplier                                                     |   724|
|204   |      eth_to_audio_plc_com_0                                        |cantavi_streamer_project_eth_to_audio_plc_com_0_0              | 14018|
|205   |        U0                                                          |eth_to_audio_plc_combo_interface_v2_0                          | 14011|
|206   |          FIFO_LEFT_EVEN_OutDAC                                     |SyncDualClockFIFO                                              |   169|
|207   |            GrayCounter_pRd                                         |GrayCounter_100                                                |    23|
|208   |            GrayCounter_pWr                                         |GrayCounter_101                                                |    28|
|209   |          FIFO_LEFT_ODD_OutDAC                                      |SyncDualClockFIFO_86                                           |   199|
|210   |            GrayCounter_pRd                                         |GrayCounter_98                                                 |    23|
|211   |            GrayCounter_pWr                                         |GrayCounter_99                                                 |    28|
|212   |          FIFO_RIGHT_EVEN_OutDAC                                    |SyncDualClockFIFO_87                                           |    76|
|213   |            GrayCounter_pRd                                         |GrayCounter_96                                                 |    21|
|214   |            GrayCounter_pWr                                         |GrayCounter_97                                                 |    27|
|215   |          FIFO_RIGHT_ODD_OutDAC                                     |SyncDualClockFIFO_88                                           |    76|
|216   |            GrayCounter_pRd                                         |GrayCounter                                                    |    21|
|217   |            GrayCounter_pWr                                         |GrayCounter_95                                                 |    27|
|218   |          LIFO_L_OutDAC                                             |DualClockLIFO                                                  |  3260|
|219   |            GrayCounter_pRd                                         |GrayCounterC_93                                                |  1641|
|220   |            GrayCounter_pWr                                         |GrayCounterC_94                                                |   256|
|221   |            Replace_inprogress_pedge_wclk                           |edge_detector                                                  |    47|
|222   |          LIFO_R_OutDAC                                             |DualClockLIFO_89                                               |  3215|
|223   |            GrayCounter_pRd                                         |GrayCounterC                                                   |  1641|
|224   |            GrayCounter_pWr                                         |GrayCounterC_92                                                |   256|
|225   |          cic_interpolator_left                                     |cic_filter                                                     |   529|
|226   |          cic_interpolator_right                                    |cic_filter_90                                                  |   529|
|227   |          comp_interpolator_left                                    |compfilt                                                       |  1844|
|228   |          comp_interpolator_odd_right                               |compfilt_91                                                    |  1844|
|229   |          eth_to_audio_interface_v2_0_S00_AXI_inst                  |eth_to_audio_interface_v2_0_S00_AXI                            |  1666|
|230   |      user_org_plc_seq_ip_0                                         |cantavi_streamer_project_user_org_plc_seq_ip_0_0               | 10558|
|231   |        inst                                                        |plc_seq_ip                                                     | 10558|
|232   |          sync_reset_inst                                           |sync_reset                                                     |    68|
|233   |          sync_rst_in_inst                                          |sync_reset_22                                                  |     4|
|234   |          user_org_plc_seq_ip_v1_0_S00_AXI_inst                     |user_org_plc_seq_ip_v1_0_S00_AXI                               |  3046|
|235   |          skip_slot_in_inst                                         |sync_signal__parameterized0                                    |     2|
|236   |          sync_cfg_disable_inst                                     |sync_signal__parameterized0_21                                 |     2|
|237   |          user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst               |user_org_plc_seq_ip_v1_0_fm_udp_s_axis                         |  7436|
|238   |            \ch1_fifo_bank[0].from_dmux_to_mux_payload_fifo         |axis_fifo                                                      |    75|
|239   |            \ch1_fifo_bank[10].from_dmux_to_mux_payload_fifo        |axis_fifo_23                                                   |    73|
|240   |            \ch1_fifo_bank[11].from_dmux_to_mux_payload_fifo        |axis_fifo_24                                                   |    73|
|241   |            \ch1_fifo_bank[12].from_dmux_to_mux_payload_fifo        |axis_fifo_25                                                   |    74|
|242   |            \ch1_fifo_bank[13].from_dmux_to_mux_payload_fifo        |axis_fifo_26                                                   |    74|
|243   |            \ch1_fifo_bank[14].from_dmux_to_mux_payload_fifo        |axis_fifo_27                                                   |    74|
|244   |            \ch1_fifo_bank[15].from_dmux_to_mux_payload_fifo        |axis_fifo_28                                                   |    73|
|245   |            \ch1_fifo_bank[16].from_dmux_to_mux_payload_fifo        |axis_fifo_29                                                   |    73|
|246   |            \ch1_fifo_bank[17].from_dmux_to_mux_payload_fifo        |axis_fifo_30                                                   |    74|
|247   |            \ch1_fifo_bank[18].from_dmux_to_mux_payload_fifo        |axis_fifo_31                                                   |    74|
|248   |            \ch1_fifo_bank[19].from_dmux_to_mux_payload_fifo        |axis_fifo_32                                                   |    73|
|249   |            \ch1_fifo_bank[1].from_dmux_to_mux_payload_fifo         |axis_fifo_33                                                   |    74|
|250   |            \ch1_fifo_bank[20].from_dmux_to_mux_payload_fifo        |axis_fifo_34                                                   |    73|
|251   |            \ch1_fifo_bank[21].from_dmux_to_mux_payload_fifo        |axis_fifo_35                                                   |    74|
|252   |            \ch1_fifo_bank[22].from_dmux_to_mux_payload_fifo        |axis_fifo_36                                                   |    74|
|253   |            \ch1_fifo_bank[23].from_dmux_to_mux_payload_fifo        |axis_fifo_37                                                   |    73|
|254   |            \ch1_fifo_bank[24].from_dmux_to_mux_payload_fifo        |axis_fifo_38                                                   |    74|
|255   |            \ch1_fifo_bank[25].from_dmux_to_mux_payload_fifo        |axis_fifo_39                                                   |    73|
|256   |            \ch1_fifo_bank[26].from_dmux_to_mux_payload_fifo        |axis_fifo_40                                                   |    73|
|257   |            \ch1_fifo_bank[27].from_dmux_to_mux_payload_fifo        |axis_fifo_41                                                   |    74|
|258   |            \ch1_fifo_bank[28].from_dmux_to_mux_payload_fifo        |axis_fifo_42                                                   |    73|
|259   |            \ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo        |axis_fifo_43                                                   |    74|
|260   |            \ch1_fifo_bank[2].from_dmux_to_mux_payload_fifo         |axis_fifo_44                                                   |    74|
|261   |            \ch1_fifo_bank[30].from_dmux_to_mux_payload_fifo        |axis_fifo_45                                                   |    76|
|262   |            \ch1_fifo_bank[31].from_dmux_to_mux_payload_fifo        |axis_fifo_46                                                   |    73|
|263   |            \ch1_fifo_bank[32].from_dmux_to_mux_payload_fifo        |axis_fifo_47                                                   |    74|
|264   |            \ch1_fifo_bank[33].from_dmux_to_mux_payload_fifo        |axis_fifo_48                                                   |    74|
|265   |            \ch1_fifo_bank[34].from_dmux_to_mux_payload_fifo        |axis_fifo_49                                                   |    75|
|266   |            \ch1_fifo_bank[35].from_dmux_to_mux_payload_fifo        |axis_fifo_50                                                   |    73|
|267   |            \ch1_fifo_bank[36].from_dmux_to_mux_payload_fifo        |axis_fifo_51                                                   |    73|
|268   |            \ch1_fifo_bank[37].from_dmux_to_mux_payload_fifo        |axis_fifo_52                                                   |    74|
|269   |            \ch1_fifo_bank[38].from_dmux_to_mux_payload_fifo        |axis_fifo_53                                                   |    73|
|270   |            \ch1_fifo_bank[39].from_dmux_to_mux_payload_fifo        |axis_fifo_54                                                   |    73|
|271   |            \ch1_fifo_bank[3].from_dmux_to_mux_payload_fifo         |axis_fifo_55                                                   |    73|
|272   |            \ch1_fifo_bank[40].from_dmux_to_mux_payload_fifo        |axis_fifo_56                                                   |    73|
|273   |            \ch1_fifo_bank[41].from_dmux_to_mux_payload_fifo        |axis_fifo_57                                                   |    74|
|274   |            \ch1_fifo_bank[42].from_dmux_to_mux_payload_fifo        |axis_fifo_58                                                   |    76|
|275   |            \ch1_fifo_bank[43].from_dmux_to_mux_payload_fifo        |axis_fifo_59                                                   |    73|
|276   |            \ch1_fifo_bank[44].from_dmux_to_mux_payload_fifo        |axis_fifo_60                                                   |    75|
|277   |            \ch1_fifo_bank[45].from_dmux_to_mux_payload_fifo        |axis_fifo_61                                                   |    73|
|278   |            \ch1_fifo_bank[46].from_dmux_to_mux_payload_fifo        |axis_fifo_62                                                   |    74|
|279   |            \ch1_fifo_bank[47].from_dmux_to_mux_payload_fifo        |axis_fifo_63                                                   |    73|
|280   |            \ch1_fifo_bank[48].from_dmux_to_mux_payload_fifo        |axis_fifo_64                                                   |    73|
|281   |            \ch1_fifo_bank[49].from_dmux_to_mux_payload_fifo        |axis_fifo_65                                                   |    73|
|282   |            \ch1_fifo_bank[4].from_dmux_to_mux_payload_fifo         |axis_fifo_66                                                   |    73|
|283   |            \ch1_fifo_bank[50].from_dmux_to_mux_payload_fifo        |axis_fifo_67                                                   |    73|
|284   |            \ch1_fifo_bank[51].from_dmux_to_mux_payload_fifo        |axis_fifo_68                                                   |    74|
|285   |            \ch1_fifo_bank[52].from_dmux_to_mux_payload_fifo        |axis_fifo_69                                                   |    75|
|286   |            \ch1_fifo_bank[53].from_dmux_to_mux_payload_fifo        |axis_fifo_70                                                   |    74|
|287   |            \ch1_fifo_bank[54].from_dmux_to_mux_payload_fifo        |axis_fifo_71                                                   |    73|
|288   |            \ch1_fifo_bank[55].from_dmux_to_mux_payload_fifo        |axis_fifo_72                                                   |    74|
|289   |            \ch1_fifo_bank[56].from_dmux_to_mux_payload_fifo        |axis_fifo_73                                                   |    74|
|290   |            \ch1_fifo_bank[57].from_dmux_to_mux_payload_fifo        |axis_fifo_74                                                   |    73|
|291   |            \ch1_fifo_bank[58].from_dmux_to_mux_payload_fifo        |axis_fifo_75                                                   |    74|
|292   |            \ch1_fifo_bank[59].from_dmux_to_mux_payload_fifo        |axis_fifo_76                                                   |    74|
|293   |            \ch1_fifo_bank[5].from_dmux_to_mux_payload_fifo         |axis_fifo_77                                                   |    74|
|294   |            \ch1_fifo_bank[60].from_dmux_to_mux_payload_fifo        |axis_fifo_78                                                   |    73|
|295   |            \ch1_fifo_bank[61].from_dmux_to_mux_payload_fifo        |axis_fifo_79                                                   |    75|
|296   |            \ch1_fifo_bank[62].from_dmux_to_mux_payload_fifo        |axis_fifo_80                                                   |    76|
|297   |            \ch1_fifo_bank[63].from_dmux_to_mux_payload_fifo        |axis_fifo_81                                                   |    74|
|298   |            \ch1_fifo_bank[6].from_dmux_to_mux_payload_fifo         |axis_fifo_82                                                   |    73|
|299   |            \ch1_fifo_bank[7].from_dmux_to_mux_payload_fifo         |axis_fifo_83                                                   |    73|
|300   |            \ch1_fifo_bank[8].from_dmux_to_mux_payload_fifo         |axis_fifo_84                                                   |    73|
|301   |            \ch1_fifo_bank[9].from_dmux_to_mux_payload_fifo         |axis_fifo_85                                                   |    75|
|302   |            packet_demux                                            |axis_demux                                                     |   758|
|303   |            packet_mux                                              |axis_mux                                                       |   733|
|304   |      Volume_Pregain_1                                              |cantavi_streamer_project_Volume_Pregain_1_1                    |  1148|
|305   |        U0                                                          |Volume_Pregain_v1_0                                            |  1148|
|306   |          Volume_Pregain_v1_0_S00_AXI_inst                          |Volume_Pregain_v1_0_S00_AXI                                    |  1148|
|307   |            Volume_Pregain_Top_Module_inst                          |Volume_Pregain_Top_Module                                      |   920|
|308   |              AmplifierFP_L                                         |AmplifierFP_17                                                 |   501|
|309   |                Amp_multiplier                                      |MultiplierFP_20                                                |   476|
|310   |              AmplifierFP_R                                         |AmplifierFP_18                                                 |   371|
|311   |                Amp_multiplier                                      |MultiplierFP_19                                                |   347|
|312   |      audio_fader_0                                                 |cantavi_streamer_project_audio_fader_0_0                       |  1232|
|313   |        U0                                                          |Audio_Fader_v1_0_9                                             |  1232|
|314   |          Audio_Fader_Top_Module_inst                               |Audio_Fader_Top_Module_10                                      |  1232|
|315   |            AmplifierFP_L                                           |AmplifierFP_11                                                 |   505|
|316   |              Amp_multiplier                                        |MultiplierFP_16                                                |   481|
|317   |            AmplifierFP_R                                           |AmplifierFP_12                                                 |   371|
|318   |              Amp_multiplier                                        |MultiplierFP_15                                                |   347|
|319   |            GainSweep_L                                             |Gain_Sweep_13                                                  |   153|
|320   |            GainSweep_R                                             |Gain_Sweep_14                                                  |   155|
|321   |      audio_fader_1                                                 |cantavi_streamer_project_audio_fader_0_1                       |  1232|
|322   |        U0                                                          |Audio_Fader_v1_0                                               |  1232|
|323   |          Audio_Fader_Top_Module_inst                               |Audio_Fader_Top_Module                                         |  1232|
|324   |            AmplifierFP_L                                           |AmplifierFP                                                    |   505|
|325   |              Amp_multiplier                                        |MultiplierFP_8                                                 |   481|
|326   |            AmplifierFP_R                                           |AmplifierFP_6                                                  |   371|
|327   |              Amp_multiplier                                        |MultiplierFP                                                   |   347|
|328   |            GainSweep_L                                             |Gain_Sweep                                                     |   153|
|329   |            GainSweep_R                                             |Gain_Sweep_7                                                   |   155|
|330   |      mixer_1                                                       |cantavi_streamer_project_mixer_0_1                             |    60|
|331   |        U0                                                          |mixer                                                          |    60|
|332   |      synchronizer_3                                                |cantavi_streamer_project_synchronizer_0_0                      |    48|
|333   |        inst                                                        |synchronizer_v1_0_4                                            |    48|
|334   |          sync_inst                                                 |sync_signal_5                                                  |    48|
|335   |      synchronizer_4                                                |cantavi_streamer_project_synchronizer_3_0                      |    48|
|336   |        inst                                                        |synchronizer_v1_0_2                                            |    48|
|337   |          sync_inst                                                 |sync_signal_3                                                  |    48|
|338   |      synchronizer_5                                                |cantavi_streamer_project_synchronizer_3_1                      |    48|
|339   |        inst                                                        |synchronizer_v1_0_0                                            |    48|
|340   |          sync_inst                                                 |sync_signal_1                                                  |    48|
|341   |      synchronizer_6                                                |cantavi_streamer_project_synchronizer_3_2                      |    48|
|342   |        inst                                                        |synchronizer_v1_0                                              |    48|
|343   |          sync_inst                                                 |sync_signal                                                    |    48|
|344   |    ZedCodec                                                        |ZedCodec_imp_DC5242                                            |   728|
|345   |      i2s_receiver_from_codec_adc_0                                 |cantavi_streamer_project_i2s_receiver_0_0                      |   138|
|346   |        inst                                                        |i2s_receiver                                                   |   137|
|347   |      adau1761_controller_0                                         |cantavi_streamer_project_adau1761_controller_0_0               |   485|
|348   |        inst                                                        |adau1761_controller_v1_0                                       |   485|
|349   |          adau1761_controller_v1_0_S00_AXI_inst                     |adau1761_controller_v1_0_S00_AXI                               |   231|
|350   |          adau1761_spi                                              |adau1761_spi                                                   |   254|
|351   |      i2s_transmitter_to_codec_dac_0                                |cantavi_streamer_project_i2s_transmitter_0_0                   |   105|
|352   |        inst                                                        |i2s_transmitter                                                |   105|
+------+--------------------------------------------------------------------+---------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:11:05 ; elapsed = 00:13:05 . Memory (MB): peak = 2266.387 ; gain = 925.102 ; free physical = 285 ; free virtual = 10399
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 96 critical warnings and 743 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:10:24 ; elapsed = 00:12:31 . Memory (MB): peak = 2270.297 ; gain = 530.379 ; free physical = 3212 ; free virtual = 13328
Synthesis Optimization Complete : Time (s): cpu = 00:11:07 ; elapsed = 00:13:07 . Memory (MB): peak = 2270.297 ; gain = 929.012 ; free physical = 3213 ; free virtual = 13320
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7952 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. cantavi_streamer_project_i/ZedCodec/i2s_receiver_from_codec_adc_0/inst/next_sample_ibufg_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_ibufg_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2361.621 ; gain = 0.000 ; free physical = 3154 ; free virtual = 13233
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2332 instances were transformed.
  FDR => FDRE: 92 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  LD => LDCE: 92 instances
  LDC => LDCE: 64 instances
  LDP => LDPE: 2 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 26 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2052 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
1279 Infos, 595 Warnings, 124 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:11:38 ; elapsed = 00:13:40 . Memory (MB): peak = 2361.621 ; gain = 1020.336 ; free physical = 3428 ; free virtual = 13508
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2361.621 ; gain = 0.000 ; free physical = 3428 ; free virtual = 13508
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6-single-tc-grplc-int-tm_sw_sip_cc_MKT/vivado/cantavi_streamer_project.runs/synth_1/cantavi_streamer_project_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2385.633 ; gain = 24.012 ; free physical = 3453 ; free virtual = 13539
INFO: [runtcl-4] Executing : report_utilization -file cantavi_streamer_project_wrapper_utilization_synth.rpt -pb cantavi_streamer_project_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 21 23:04:30 2023...
