var GCC_2RISC_V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h =
[
    [ "lpcount0", "GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#aa007274da0f58aa628b6ac0d0803fd15", null ],
    [ "lpcount1", "GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a50b8029109ee00fac343444fcbbc5869", null ],
    [ "lpend0", "GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a96e11c57269fbc8069e0641ca417212b", null ],
    [ "lpend1", "GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a9afba459d3e301336a97efdd8fa2a886", null ],
    [ "lpstart0", "GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa", null ],
    [ "lpstart1", "GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#aad41d103016ebc35ee8f647189529c06", null ],
    [ "portasmADDITIONAL_CONTEXT_SIZE", "GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6", null ],
    [ "portasmHAS_MTIME", "GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a8cece78107fce74b824d801a23758568", null ],
    [ "portWORD_SIZE", "GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a2653952d17f4530f5c5ce750bbca1905", null ],
    [ "lpcount0", "GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#ac7d8dbb2695c4a3ad3749e446a2daa07", null ],
    [ "lpcount1", "GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a7b8e489f77c6831f918a2f5dae1cfd00", null ],
    [ "lpend0", "GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a74e9c94679c53e464a3bee961dd42914", null ],
    [ "lpend1", "GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a069f6df796b5c79a7981c0b40685ce84", null ],
    [ "lpstart1", "GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a0c226e32fcf965262f4ef918a69fc822", null ],
    [ "sp", "GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a78954c18cde9882760485d3420c872db", null ],
    [ "t0", "GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#ae498df5bf6f1a461a5434c073031e229", null ],
    [ "t1", "GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a8f98a26688b9c260b4bad7bff808d2fb", null ],
    [ "t2", "GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a2d14ee35cd552c730fe5c5864082226e", null ],
    [ "t3", "GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a13aba58a4ba469b22e6c96173008cce8", null ],
    [ "t4", "GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#aa79ba50bf9e86aaff8aea2fc498d513c", null ],
    [ "t5", "GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a2308463bd36e47b9e0bfb702392f8d13", null ]
];