 
set ::env(PROJECT_NAME) II_auto_sync
set ::env(DESIGN_TOP) ll_auto_sync
set ::env(DESIGN_DIR) RTL_Benchmark/SVerilog/Chipalliance/aib-protocols/llink/rtl/II_auto_sync
set ::env(TOP_VERILOG) RTL_Benchmark/SVerilog/Chipalliance/aib-protocols/llink/rtl/II_auto_sync/ll_auto_sync.sv
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design