C:\lscc\iCEcube2.2020.12\synpbase\bin64\c_hdl.exe  -osyn  "C:\Users\Liam\projects\FPGA\Getting Started with FPGAs\Project2_LUT\Project2_LUT\Project2_LUT_Implmnt\synwork\Project2_LUT_comp.srs"  -hdllog  "C:\Users\Liam\projects\FPGA\Getting Started with FPGAs\Project2_LUT\Project2_LUT\Project2_LUT_Implmnt\synlog\Project2_LUT_compiler.srr"  -encrypt  -mp  4  -verification_mode 0  -verilog  -prodtype  synplify_pro  -primux -fixsmult -infer_seqShift -ice -sdff_counter -nram -divnmod -nostructver   -I "C:\Users\Liam\projects\FPGA\Getting Started with FPGAs\Project2_LUT\Project2_LUT\"  -I C:\lscc\iCEcube2.2020.12\synpbase\lib   -v2001  -devicelib  C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v  -encrypt  -pro  -dmgen  "C:\Users\Liam\projects\FPGA\Getting Started with FPGAs\Project2_LUT\Project2_LUT\Project2_LUT_Implmnt\dm"  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -lib work "C:\Users\Liam\projects\FPGA\Getting Started with FPGAs\Project2_LUT\lut.v" 
rc:0 success:1 runtime:2
file:C:\Users\Liam\projects\FPGA\Getting Started with FPGAs\Project2_LUT\Project2_LUT\Project2_LUT_Implmnt\synwork\Project2_LUT_comp.srs|io:o|time:1737475298|size:1478|exec:0
file:C:\Users\Liam\projects\FPGA\Getting Started with FPGAs\Project2_LUT\Project2_LUT\Project2_LUT_Implmnt\synlog\Project2_LUT_compiler.srr|io:o|time:1737475298|size:3109|exec:0
file:C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v|io:i|time:1737423839|size:224837|exec:0
file:C:\Users\Liam\projects\FPGA\Getting Started with FPGAs\Project2_LUT\lut.v|io:i|time:1737475260|size:141|exec:0
file:C:\lscc\iCEcube2.2020.12\synpbase\bin\c_hdl.exe|io:i|time:1737423836|size:1338368|exec:1
file:C:\lscc\iCEcube2.2020.12\synpbase\bin64\c_hdl.exe|io:i|time:1737423837|size:1754112|exec:1
