// top_module åŒ…å«basys3ç¡¬ä»¶é€»è¾‘
module riscv_cpu_top(
    input  wire         clk,           // Basys3 100MHzæ—¶é’Ÿï¼ˆW5ï¼?
    input  wire         rst_n,         // å¤ä½ï¼ˆBTNCï¼Œä½æœ‰æ•ˆï¼?
    input  wire         btn_center_in, // ä¸­é”®ï¼ˆå¯åŠ¨CPUï¼Œæ¥BTNCï¼?
    input  wire         btn_up_in,     // ä¸Šé”®ï¼ˆåŠ 1ï¼Œæ¥BTNUï¼?
    input  wire         btn_down_in,   // ä¸‹é”®ï¼ˆå‡1ï¼Œæ¥BTNDï¼?
    input  wire         btn_left_in,   // å·¦é”®ï¼ˆé?‰å‰ä¸?ä½ï¼Œæ¥BTNLï¼?
    input  wire         btn_right_in,  // å³é”®ï¼ˆé?‰åä¸?ä½ï¼Œæ¥BTNRï¼?

    output wire [3:0]   seg_an,        // æ•°ç ç®¡ä½é€‰ï¼ˆå…±é˜´æï¼‰
    output wire [7:0]   seg_seg        // æ•°ç ç®¡æ®µé€‰ï¼ˆa~g+dpï¼?
);

// å†…éƒ¨ä¿¡å·
wire [31:0] gcd_a;       // GCDè¾“å…¥æ•°A
wire [31:0] gcd_b;       // GCDè¾“å…¥æ•°B
wire [31:0] gcd_result;  // CPUè®¡ç®—å‡ºçš„GCDç»“æœ

wire        calc_start;  // æ¶ˆæŠ–åCPUå¯åŠ¨ä¿¡å·
wire        btn_up;      // ä¸Šé”®æ¶ˆæŠ–åä¿¡å?
wire        btn_down;    // ä¸‹é”®æ¶ˆæŠ–åä¿¡å?
wire        btn_left;    // å·¦é”®æ¶ˆæŠ–åä¿¡å?
wire        btn_right;   // å³é”®æ¶ˆæŠ–åä¿¡å?

reg [1:0]   curr_an;        // å½“å‰é€‰ä¸­çš„æ•°ç ç®¡ä½ï¼ˆ0-3ï¼?
reg [3:0]   curr_seg [3:0]; // å››ä½æ•°ç ç®¡æ˜¾ç¤ºæ•°æ®ï¼ˆ0-9ï¼?

// 1. æŒ‰é”®æ¶ˆæŠ–æ¨¡å—
debounce center_debounce(
    .clk    (clk),
    
    .PB     (btn_center_in), 
    .PB_down(calc_start)
);
debounce up_debounce(
    .clk    (clk),
    
    .PB     (btn_up_in), 
    .PB_down(btn_up)
);
debounce down_debounce(
    .clk    (clk),
    
    .PB     (btn_down_in), 
    .PB_down(btn_down)
);
debounce left_debounce(
    .clk    (clk),
    
    .PB     (btn_left_in), 
    .PB_down(btn_left)
);
debounce right_debounce(
    .clk    (clk),
    
    .PB     (btn_right_in), 
    .PB_down(btn_right)
);

// 2. æ•°ç ç®¡ä½é€‰æ‹©ï¼ˆå·¦å³é”®æ§åˆ¶ï¼?
always @(posedge clk or negedge rst_n) begin
    if(!rst_n) begin
        curr_an <= 2'd0; // é»˜è®¤é€‰ä¸­æœ?ä½ä½
    end else begin
        if(btn_left) begin
            curr_an <= (curr_an == 2'd0) ? 2'd3 : curr_an - 1'b1; // å¾ªç¯å·¦ç§»
        end else if(btn_right) begin
            curr_an <= (curr_an == 2'd3) ? 2'd0 : curr_an + 1'b1; // å¾ªç¯å³ç§»
        end
    end
end

// 3. æ•°å?¼åŠ å‡æ§åˆ¶ï¼ˆä¸Šä¸‹é”®æ§åˆ¶ï¼‰
always @(posedge clk or negedge rst_n) begin
    if(!rst_n) begin
        // å¤ä½åå››ä½æ•°ç ç®¡æ˜¾ç¤º0000
        curr_seg[0] <= 4'd0;
        curr_seg[1] <= 4'd0;
        curr_seg[2] <= 4'd0;
        curr_seg[3] <= 4'd0;
    end else begin
        // ä¸Šé”®ï¼šå½“å‰ä½åŠ?1ï¼?0-9å¾ªç¯ï¼?
        if(btn_up) begin
            curr_seg[curr_an] <= (curr_seg[curr_an] == 4'd9) ? 4'd0 : curr_seg[curr_an] + 1'b1;
        end
        // ä¸‹é”®ï¼šå½“å‰ä½å‡?1ï¼?0-9å¾ªç¯ï¼?
        else if(btn_down) begin
            curr_seg[curr_an] <= (curr_seg[curr_an] == 4'd0) ? 4'd9 : curr_seg[curr_an] - 1'b1;
        end
    end
end

// 4. å…³è”gcd_a/gcd_bä½?8ä½ï¼ˆé«?24ä½è¡¥0ï¼‰ä¸æ•°ç ç®¡æ•°å€?
assign gcd_a = {24'd0, curr_seg[3]*4'd10 + curr_seg[2]}; // é«˜ä¸¤ä½â†’gcd_aï¼?0-99ï¼?
assign gcd_b = {24'd0, curr_seg[1]*4'd10 + curr_seg[0]}; // ä½ä¸¤ä½â†’gcd_bï¼?0-99ï¼?

// 5. ä¾‹åŒ–RISC-V CPU
rv32i_cpu rv32i_cpu(
    .clk        (clk),
    .rst_n      (rst_n),
    .calc_start (calc_start),  // å¯åŠ¨è®¡ç®—ä¿¡å·
    .gcd_a      (gcd_a),       // è¾“å…¥æ•°A
    .gcd_b      (gcd_b),       // è¾“å…¥æ•°B
    .gcd_result (gcd_result)   // è¾“å‡ºGCDç»“æœ
);

// 6.CPUçŠ¶æ?ä¿¡å?
wire cpu_state; // 0=ç©ºé—²/è®¡ç®—ä¸­ï¼Œ1=å®Œæˆ
assign cpu_state = (gcd_result != 32'd0) ? 1'b1 : 1'b0;

// 7. ä¾‹åŒ–åŠ¨æ?æ‰«ææ•°ç ç®¡æ˜¾ç¤ºæ¨¡å—
wire [15:0] seg_data_16;
assign seg_data_16 = {curr_seg[3], curr_seg[2], curr_seg[1], curr_seg[0]};  // å°†äºŒç»´çš„4ä¸?4ä½çš„curr_segæ‹¼æ¥ä¸?16ä½ä¸€ç»´ä¿¡å·seg_data_16
seg_display seg_display(
    .clk        (clk),
    .rst_n      (rst_n),
    .seg_data_16(seg_data_16), // æ•°ç ç®¡æ˜¾ç¤ºæ•°æ?
    .gcd_result (gcd_result),  // GCDç»“æœ
    .cpu_state  (cpu_state),   // CPUçŠ¶æ??
    .seg_an     (seg_an),      // æ•°ç ç®¡ä½é€‰è¾“å‡?
    .seg_seg    (seg_seg)      // æ•°ç ç®¡æ®µé€‰è¾“å‡?
);

endmodule