{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1639705811730 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PCO_comolex EP4CE40F23C8 " "Selected device EP4CE40F23C8 for design \"PCO_comolex\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1639705811746 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639705811782 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639705811782 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1639705812086 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Device EP4CE15F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1639705812204 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1639705812204 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1639705812204 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1639705812204 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1639705812204 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1639705812204 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 1928 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1639705812211 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 1930 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1639705812211 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 1932 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1639705812211 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 1934 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1639705812211 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1639705812211 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1639705812213 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1639705812218 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "56 150 " "No exact pin location assignment(s) for 56 pins of 150 total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." 0 0 "Fitter" 0 -1 1639705812576 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PCO_comolex.sdc " "Synopsys Design Constraints File file not found: 'PCO_comolex.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1639705812897 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1639705812898 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mcpu\|qtdl\|clk_choose  from: datac  to: combout " "Cell: mcpu\|qtdl\|clk_choose  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639705812901 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1639705812901 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1639705812904 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1639705812905 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1639705812905 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN T22 (CLK7, DIFFCLK_3n)) " "Automatically promoted node clk~input (placed in PIN T22 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639705812935 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:slow\|div_clk " "Destination node clk_div:slow\|div_clk" {  } { { "rtl/clk_div.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/clk_div.v" 9 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:slow|div_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 589 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639705812935 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:quick\|div_clk " "Destination node clk_div:quick\|div_clk" {  } { { "rtl/clk_div.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/clk_div.v" 9 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:quick|div_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 517 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639705812935 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1639705812935 ""}  } { { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 7 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 1922 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639705812935 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:mcpu\|qtsj:qtdl\|clk_choose  " "Automatically promoted node cpu:mcpu\|qtsj:qtdl\|clk_choose " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639705812936 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:mcpu\|qtsj:qtdl\|clk_run " "Destination node cpu:mcpu\|qtsj:qtdl\|clk_run" {  } { { "rtl/qtsj.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/qtsj.v" 21 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|qtsj:qtdl|clk_run } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 464 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639705812936 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1639705812936 ""}  } { { "rtl/qtsj.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/qtsj.v" 21 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|qtsj:qtdl|clk_choose } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 458 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639705812936 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:mem\|div_clk  " "Automatically promoted node clk_div:mem\|div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639705812936 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:mem\|div_clk~0 " "Destination node clk_div:mem\|div_clk~0" {  } { { "rtl/clk_div.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/clk_div.v" 9 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:mem|div_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 1115 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639705812936 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1639705812936 ""}  } { { "rtl/clk_div.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/clk_div.v" 9 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:mem|div_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 520 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639705812936 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:light\|div_clk  " "Automatically promoted node clk_div:light\|div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639705812936 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:light\|div_clk~0 " "Destination node clk_div:light\|div_clk~0" {  } { { "rtl/clk_div.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/clk_div.v" 9 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:light|div_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 1079 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639705812936 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1639705812936 ""}  } { { "rtl/clk_div.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/clk_div.v" 9 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:light|div_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 518 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639705812936 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:mcpu\|qtsj:qtdl\|clk_run  " "Automatically promoted node cpu:mcpu\|qtsj:qtdl\|clk_run " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639705812936 ""}  } { { "rtl/qtsj.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/qtsj.v" 21 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|qtsj:qtdl|clk_run } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 464 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639705812936 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:delay\|div_clk  " "Automatically promoted node clk_div:delay\|div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639705812936 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:mcpu\|qtsj:qtdl\|clk_enable " "Destination node cpu:mcpu\|qtsj:qtdl\|clk_enable" {  } { { "rtl/qtsj.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/qtsj.v" 23 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|qtsj:qtdl|clk_enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 460 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639705812936 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:delay\|div_clk~0 " "Destination node clk_div:delay\|div_clk~0" {  } { { "rtl/clk_div.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/clk_div.v" 9 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:delay|div_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 1336 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639705812936 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1639705812936 ""}  } { { "rtl/clk_div.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/clk_div.v" 9 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:delay|div_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 554 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639705812936 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:mcpu\|control:mcontrol\|reset  " "Automatically promoted node cpu:mcpu\|control:mcontrol\|reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639705812936 ""}  } { { "rtl/control.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/control.v" 33 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|control:mcontrol|reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 316 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639705812936 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1639705813268 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1639705813269 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1639705813269 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1639705813270 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1639705813271 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1639705813272 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1639705813273 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1639705813273 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1639705813578 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1639705813579 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1639705813579 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "56 unused 3.3V 0 56 0 " "Number of I/O pins in group: 56 (unused VREF, 3.3V VCCIO, 0 input, 56 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1639705813592 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1639705813592 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1639705813592 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 10 25 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639705813592 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 45 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639705813592 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639705813592 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 12 31 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639705813592 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 26 15 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 26 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639705813592 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 23 14 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 23 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639705813592 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 11 32 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639705813592 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 16 27 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639705813592 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1639705813592 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1639705813592 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639705813643 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1639705813653 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1639705814456 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639705814569 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1639705814594 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1639705818484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639705818484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1639705818815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X34_Y22 X44_Y32 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32"} { { 11 { 0 ""} 34 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1639705820000 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1639705820000 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639705821175 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1639705821175 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1639705821175 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.59 " "Total time spent on timing analysis during the Fitter is 0.59 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1639705821195 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1639705821246 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1639705821458 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1639705821498 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1639705821756 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639705822145 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "38 Cyclone IV E " "38 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rambus\[0\] 3.3-V LVTTL B15 " "Pin rambus\[0\] uses I/O standard 3.3-V LVTTL at B15" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { rambus[0] } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 13 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rambus[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 63 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639705822411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rambus\[1\] 3.3-V LVTTL B18 " "Pin rambus\[1\] uses I/O standard 3.3-V LVTTL at B18" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { rambus[1] } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 13 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rambus[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 64 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639705822411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rambus\[2\] 3.3-V LVTTL F13 " "Pin rambus\[2\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { rambus[2] } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 13 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rambus[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 65 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639705822411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rambus\[3\] 3.3-V LVTTL H18 " "Pin rambus\[3\] uses I/O standard 3.3-V LVTTL at H18" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { rambus[3] } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 13 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rambus[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 66 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639705822411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rambus\[4\] 3.3-V LVTTL K19 " "Pin rambus\[4\] uses I/O standard 3.3-V LVTTL at K19" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { rambus[4] } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 13 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rambus[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 67 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639705822411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rambus\[5\] 3.3-V LVTTL G14 " "Pin rambus\[5\] uses I/O standard 3.3-V LVTTL at G14" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { rambus[5] } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 13 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rambus[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 68 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639705822411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rambus\[6\] 3.3-V LVTTL D13 " "Pin rambus\[6\] uses I/O standard 3.3-V LVTTL at D13" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { rambus[6] } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 13 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rambus[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 69 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639705822411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rambus\[7\] 3.3-V LVTTL C13 " "Pin rambus\[7\] uses I/O standard 3.3-V LVTTL at C13" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { rambus[7] } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 13 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rambus[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 70 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639705822411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[0\] 3.3-V LVTTL AA13 " "Pin data\[0\] uses I/O standard 3.3-V LVTTL at AA13" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { data[0] } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 14 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 71 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639705822411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[1\] 3.3-V LVTTL AB14 " "Pin data\[1\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { data[1] } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 14 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 72 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639705822411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[2\] 3.3-V LVTTL AB13 " "Pin data\[2\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { data[2] } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 14 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 73 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639705822411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[3\] 3.3-V LVTTL AA14 " "Pin data\[3\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { data[3] } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 14 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 74 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639705822411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[4\] 3.3-V LVTTL AA10 " "Pin data\[4\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { data[4] } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 14 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 75 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639705822411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[5\] 3.3-V LVTTL AB10 " "Pin data\[5\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { data[5] } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 14 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 76 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639705822411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[6\] 3.3-V LVTTL V11 " "Pin data\[6\] uses I/O standard 3.3-V LVTTL at V11" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { data[6] } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 14 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 77 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639705822411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[7\] 3.3-V LVTTL W10 " "Pin data\[7\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { data[7] } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 14 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 78 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639705822411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "check_out\[0\] 3.3-V LVTTL H10 " "Pin check_out\[0\] uses I/O standard 3.3-V LVTTL at H10" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { check_out[0] } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 19 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { check_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 153 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639705822411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "check_out\[1\] 3.3-V LVTTL C7 " "Pin check_out\[1\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { check_out[1] } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 19 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { check_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 154 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639705822411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "check_out\[2\] 3.3-V LVTTL B14 " "Pin check_out\[2\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { check_out[2] } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 19 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { check_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 155 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639705822411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "check_out\[3\] 3.3-V LVTTL D10 " "Pin check_out\[3\] uses I/O standard 3.3-V LVTTL at D10" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { check_out[3] } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 19 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { check_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 156 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639705822411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "check_out\[4\] 3.3-V LVTTL E12 " "Pin check_out\[4\] uses I/O standard 3.3-V LVTTL at E12" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { check_out[4] } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 19 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { check_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 157 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639705822411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "check_out\[5\] 3.3-V LVTTL F11 " "Pin check_out\[5\] uses I/O standard 3.3-V LVTTL at F11" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { check_out[5] } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 19 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { check_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 158 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639705822411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "check_out\[6\] 3.3-V LVTTL E11 " "Pin check_out\[6\] uses I/O standard 3.3-V LVTTL at E11" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { check_out[6] } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 19 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { check_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 159 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639705822411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "check_out\[7\] 3.3-V LVTTL E10 " "Pin check_out\[7\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { check_out[7] } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 19 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { check_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 160 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639705822411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW1 3.3-V LVTTL C21 " "Pin SW1 uses I/O standard 3.3-V LVTTL at C21" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { SW1 } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW1" } } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 9 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 165 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639705822411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW2 3.3-V LVTTL D21 " "Pin SW2 uses I/O standard 3.3-V LVTTL at D21" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { SW2 } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW2" } } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 9 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 166 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639705822411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW_choose 3.3-V LVTTL B21 " "Pin SW_choose uses I/O standard 3.3-V LVTTL at B21" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { SW_choose } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_choose" } } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 9 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW_choose } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 164 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639705822411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst 3.3-V LVTTL C17 " "Pin rst uses I/O standard 3.3-V LVTTL at C17" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { rst } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 7 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 162 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639705822411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[0\] 3.3-V LVTTL B4 " "Pin D\[0\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { D[0] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[0\]" } } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 10 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 39 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639705822411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[1\] 3.3-V LVTTL B5 " "Pin D\[1\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { D[1] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[1\]" } } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 10 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 40 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639705822411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[2\] 3.3-V LVTTL B6 " "Pin D\[2\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { D[2] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[2\]" } } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 10 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 41 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639705822411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[3\] 3.3-V LVTTL B7 " "Pin D\[3\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { D[3] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[3\]" } } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 10 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 42 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639705822411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[4\] 3.3-V LVTTL B8 " "Pin D\[4\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { D[4] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[4\]" } } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 10 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 43 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639705822411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[5\] 3.3-V LVTTL B9 " "Pin D\[5\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { D[5] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[5\]" } } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 10 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 44 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639705822411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[6\] 3.3-V LVTTL B10 " "Pin D\[6\] uses I/O standard 3.3-V LVTTL at B10" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { D[6] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[6\]" } } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 10 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 45 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639705822411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[7\] 3.3-V LVTTL B13 " "Pin D\[7\] uses I/O standard 3.3-V LVTTL at B13" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { D[7] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[7\]" } } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 10 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 46 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639705822411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL T22 " "Pin clk uses I/O standard 3.3-V LVTTL at T22" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { clk } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 7 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 161 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639705822411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A1 3.3-V LVTTL D17 " "Pin A1 uses I/O standard 3.3-V LVTTL at D17" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { A1 } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A1" } } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 8 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 163 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639705822411 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1639705822411 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/desks/sc/PCO_complex_stu/output_files/PCO_comolex.fit.smsg " "Generated suppressed messages file E:/desks/sc/PCO_complex_stu/output_files/PCO_comolex.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1639705822490 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6562 " "Peak virtual memory: 6562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1639705822866 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 17 09:50:22 2021 " "Processing ended: Fri Dec 17 09:50:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1639705822866 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1639705822866 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1639705822866 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1639705822866 ""}
