
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18272
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_tx with formal parameter declaration list [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/ZEDBOARD-On-ChipSensors/uartTX.v:47]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_tx with formal parameter declaration list [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/ZEDBOARD-On-ChipSensors/uartTX.v:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_tx with formal parameter declaration list [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/ZEDBOARD-On-ChipSensors/uartTX.v:49]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_tx with formal parameter declaration list [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/ZEDBOARD-On-ChipSensors/uartTX.v:50]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_tx with formal parameter declaration list [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/ZEDBOARD-On-ChipSensors/uartTX.v:51]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_rx with formal parameter declaration list [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/ZEDBOARD-On-ChipSensors/uartrx.v:23]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_rx with formal parameter declaration list [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/ZEDBOARD-On-ChipSensors/uartrx.v:24]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_rx with formal parameter declaration list [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/ZEDBOARD-On-ChipSensors/uartrx.v:25]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_rx with formal parameter declaration list [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/ZEDBOARD-On-ChipSensors/uartrx.v:26]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_rx with formal parameter declaration list [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/ZEDBOARD-On-ChipSensors/uartrx.v:27]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1256.719 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/new/top.v:7]
INFO: [Synth 8-6157] synthesizing module 'clock' [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/ZEDBOARD-On-ChipSensors/clock.v:21]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (1#1) [C:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:59963]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 12.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 100 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:59963]
WARNING: [Synth 8-7071] port 'CLKFBOUTB' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_BASE_inst1' [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/ZEDBOARD-On-ChipSensors/clock.v:77]
WARNING: [Synth 8-7071] port 'CLKFBSTOPPED' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_BASE_inst1' [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/ZEDBOARD-On-ChipSensors/clock.v:77]
WARNING: [Synth 8-7071] port 'CLKINSTOPPED' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_BASE_inst1' [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/ZEDBOARD-On-ChipSensors/clock.v:77]
WARNING: [Synth 8-7071] port 'CLKOUT0B' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_BASE_inst1' [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/ZEDBOARD-On-ChipSensors/clock.v:77]
WARNING: [Synth 8-7071] port 'CLKOUT1B' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_BASE_inst1' [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/ZEDBOARD-On-ChipSensors/clock.v:77]
WARNING: [Synth 8-7071] port 'CLKOUT2B' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_BASE_inst1' [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/ZEDBOARD-On-ChipSensors/clock.v:77]
WARNING: [Synth 8-7071] port 'CLKOUT3B' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_BASE_inst1' [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/ZEDBOARD-On-ChipSensors/clock.v:77]
WARNING: [Synth 8-7071] port 'CLKOUT6' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_BASE_inst1' [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/ZEDBOARD-On-ChipSensors/clock.v:77]
WARNING: [Synth 8-7071] port 'DO' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_BASE_inst1' [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/ZEDBOARD-On-ChipSensors/clock.v:77]
WARNING: [Synth 8-7071] port 'DRDY' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_BASE_inst1' [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/ZEDBOARD-On-ChipSensors/clock.v:77]
WARNING: [Synth 8-7071] port 'PSDONE' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_BASE_inst1' [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/ZEDBOARD-On-ChipSensors/clock.v:77]
WARNING: [Synth 8-7071] port 'CLKIN2' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_BASE_inst1' [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/ZEDBOARD-On-ChipSensors/clock.v:77]
WARNING: [Synth 8-7071] port 'DADDR' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_BASE_inst1' [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/ZEDBOARD-On-ChipSensors/clock.v:77]
WARNING: [Synth 8-7071] port 'DCLK' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_BASE_inst1' [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/ZEDBOARD-On-ChipSensors/clock.v:77]
WARNING: [Synth 8-7071] port 'DEN' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_BASE_inst1' [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/ZEDBOARD-On-ChipSensors/clock.v:77]
WARNING: [Synth 8-7071] port 'DI' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_BASE_inst1' [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/ZEDBOARD-On-ChipSensors/clock.v:77]
WARNING: [Synth 8-7071] port 'DWE' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_BASE_inst1' [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/ZEDBOARD-On-ChipSensors/clock.v:77]
WARNING: [Synth 8-7071] port 'PSCLK' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_BASE_inst1' [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/ZEDBOARD-On-ChipSensors/clock.v:77]
WARNING: [Synth 8-7071] port 'PSEN' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_BASE_inst1' [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/ZEDBOARD-On-ChipSensors/clock.v:77]
WARNING: [Synth 8-7071] port 'PSINCDEC' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_BASE_inst1' [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/ZEDBOARD-On-ChipSensors/clock.v:77]
WARNING: [Synth 8-7023] instance 'MMCME2_BASE_inst1' of module 'MMCME2_ADV' has 33 connections declared, but only 13 given [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/ZEDBOARD-On-ChipSensors/clock.v:77]
INFO: [Synth 8-6155] done synthesizing module 'clock' (3#1) [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/ZEDBOARD-On-ChipSensors/clock.v:21]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/ZEDBOARD-On-ChipSensors/uartTX.v:36]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (4#1) [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/ZEDBOARD-On-ChipSensors/uartTX.v:36]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/ZEDBOARD-On-ChipSensors/uartrx.v:14]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (5#1) [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/ZEDBOARD-On-ChipSensors/uartrx.v:14]
INFO: [Synth 8-6157] synthesizing module 'tdc_top' [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/ZEDBOARD-On-ChipSensors/tdc_top.v:130]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1487]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (6#1) [C:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1487]
INFO: [Synth 8-6157] synthesizing module 'LDPE' [C:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:58976]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'LDPE' (7#1) [C:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:58976]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [C:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:59262]
	Parameter INIT bound to: 32'b11111111111111110000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (8#1) [C:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:59262]
INFO: [Synth 8-6157] synthesizing module 'LDCE' [C:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:58815]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'LDCE' (9#1) [C:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:58815]
INFO: [Synth 8-6155] done synthesizing module 'tdc_top' (10#1) [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/ZEDBOARD-On-ChipSensors/tdc_top.v:130]
INFO: [Synth 8-638] synthesizing module 'tdc_decode' [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/ZEDBOARD-On-ChipSensors/tdc_decode.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'tdc_decode' (11#1) [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/ZEDBOARD-On-ChipSensors/tdc_decode.vhd:32]
INFO: [Synth 8-6157] synthesizing module 'simon' [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/SimonCipherVerilog-master/simon.v:44]
INFO: [Synth 8-6157] synthesizing module 'round' [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/SimonCipherVerilog-master/round.v:43]
	Parameter n bound to: 16 - type: integer 
	Parameter m bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'round' (12#1) [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/SimonCipherVerilog-master/round.v:43]
INFO: [Synth 8-6157] synthesizing module 'key_expansion' [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/SimonCipherVerilog-master/key_expansion.v:43]
	Parameter n bound to: 16 - type: integer 
	Parameter m bound to: 4 - type: integer 
WARNING: [Synth 8-567] referenced signal 'z' should be on the sensitivity list [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/SimonCipherVerilog-master/key_expansion.v:61]
INFO: [Synth 8-6155] done synthesizing module 'key_expansion' (13#1) [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/SimonCipherVerilog-master/key_expansion.v:43]
WARNING: [Synth 8-689] width (8) of port connection 'i' does not match port width (7) of module 'key_expansion' [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/SimonCipherVerilog-master/simon.v:69]
INFO: [Synth 8-6155] done synthesizing module 'simon' (14#1) [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/imports/SimonCipherVerilog-master/simon.v:44]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/new/top.v:152]
INFO: [Synth 8-6155] done synthesizing module 'top' (15#1) [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/sources_1/imports/new/top.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1256.719 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1256.719 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1256.719 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 1256.719 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/constrs_1/imports/new/our_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/constrs_1/imports/new/our_constraints.xdc:362]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/constrs_1/imports/new/our_constraints.xdc:367]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/constrs_1/imports/new/our_constraints.xdc:372]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/constrs_1/imports/new/our_constraints.xdc:375]
CRITICAL WARNING: [Designutils 20-1307] Command 'Stage' is not supported in the xdc constraint file. [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/constrs_1/imports/new/our_constraints.xdc:384]
Finished Parsing XDC File [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/constrs_1/imports/new/our_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.srcs/constrs_1/imports/new/our_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1355.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1355.277 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1355.277 ; gain = 98.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1355.277 ; gain = 98.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1355.277 ; gain = 98.559
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_IDLE |                              000 |                              000
          s_TX_START_BIT |                              001 |                              001
          s_TX_DATA_BITS |                              010 |                              010
           s_TX_STOP_BIT |                              011 |                              011
               s_CLEANUP |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1355.277 ; gain = 98.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	 159 Input   32 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 11    
	   3 Input    6 Bit       Adders := 5     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 4     
+---XORs : 
	   4 Input     16 Bit         XORs := 5     
	   2 Input     16 Bit         XORs := 5     
	   5 Input     16 Bit         XORs := 5     
+---Registers : 
	              160 Bit    Registers := 1     
	               32 Bit    Registers := 12    
	               16 Bit    Registers := 160   
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 11    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---RAMs : 
	               4K Bit	(512 X 8 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 5     
	   2 Input   32 Bit        Muxes := 5     
	   4 Input   16 Bit        Muxes := 10    
	   2 Input   16 Bit        Muxes := 15    
	   2 Input   13 Bit        Muxes := 1     
	  12 Input   13 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	  12 Input   10 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 8     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 15    
	   5 Input    3 Bit        Muxes := 1     
	  12 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 58    
	   3 Input    2 Bit        Muxes := 1     
	  64 Input    2 Bit        Muxes := 10    
	   4 Input    2 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 35    
	   6 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 161   
	  12 Input    1 Bit        Muxes := 9     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM tdc_data_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tdc_data_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tdc_data_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1355.277 ; gain = 98.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top         | tdc_data_reg | 512 x 8(NO_CHANGE)     | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1355.277 ; gain = 98.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1355.277 ; gain = 98.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top         | tdc_data_reg | 512 x 8(NO_CHANGE)     | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance tdc_data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 1360.859 ; gain = 104.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 1375.660 ; gain = 118.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 1375.660 ; gain = 118.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 1375.660 ; gain = 118.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 1375.660 ; gain = 118.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 1375.660 ; gain = 118.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 1375.660 ; gain = 118.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     7|
|2     |CARRY4     |    45|
|3     |LUT1       |     2|
|4     |LUT2       |   198|
|5     |LUT3       |   336|
|6     |LUT4       |   255|
|7     |LUT5       |   527|
|8     |LUT6       |  3333|
|9     |MMCME2_ADV |     1|
|10    |MUXF7      |  1280|
|11    |MUXF8      |   490|
|12    |RAMB18E1   |     1|
|13    |FDRE       |  3254|
|14    |FDSE       |   168|
|15    |LDCE       |    16|
|16    |LDPE       |   160|
|17    |IBUF       |     2|
|18    |OBUF       |     4|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 1375.660 ; gain = 118.941
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 1375.660 ; gain = 20.383
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1375.660 ; gain = 118.941
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 1375.660 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1817 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1395.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 3f54cac5
INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 37 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:25 . Memory (MB): peak = 1395.703 ; gain = 138.984
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/Darshana/Documents/GitHub/1LUTSesnor/VIVADO2021.1-1lut-myfsm-p2/project_1/project_1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul  7 09:14:03 2023...
