Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Jun  4 18:33:30 2024
| Host         : AntosLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file timer_incercare_noua_timing_summary_routed.rpt -pb timer_incercare_noua_timing_summary_routed.pb -rpx timer_incercare_noua_timing_summary_routed.rpx -warn_on_violation
| Design       : timer_incercare_noua
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     18          
TIMING-18  Warning           Missing input or output delay   18          
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (28)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (2)

1. checking no_clock (28)
-------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: FREQ_DIV/b_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MDEB/q2_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MDEB/q3_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SDEB/q2_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SDEB/q3_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: STATES/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: STATES/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: STATES/FSM_sequential_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (2)
----------------------------
 There are 2 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.804        0.000                      0                  110        0.178        0.000                      0                  110        4.500        0.000                       0                    79  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.804        0.000                      0                  110        0.178        0.000                      0                  110        4.500        0.000                       0                    79  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.804ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.804ns  (required time - arrival time)
  Source:                 FREQ_DIV/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FREQ_DIV/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 0.704ns (18.980%)  route 3.005ns (81.020%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.723     5.326    FREQ_DIV/CLK_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  FREQ_DIV/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  FREQ_DIV/count_reg[0]/Q
                         net (fo=3, routed)           1.013     6.794    FREQ_DIV/count[0]
    SLICE_X5Y92          LUT2 (Prop_lut2_I0_O)        0.124     6.918 r  FREQ_DIV/count[31]_i_3/O
                         net (fo=1, routed)           0.948     7.867    FREQ_DIV/count[31]_i_3_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I0_O)        0.124     7.991 r  FREQ_DIV/count[31]_i_1/O
                         net (fo=33, routed)          1.044     9.035    FREQ_DIV/b
    SLICE_X4Y98          FDRE                                         r  FREQ_DIV/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.604    15.027    FREQ_DIV/CLK_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  FREQ_DIV/count_reg[29]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y98          FDRE (Setup_fdre_C_R)       -0.429    14.838    FREQ_DIV/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.035    
  -------------------------------------------------------------------
                         slack                                  5.804    

Slack (MET) :             5.804ns  (required time - arrival time)
  Source:                 FREQ_DIV/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FREQ_DIV/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 0.704ns (18.980%)  route 3.005ns (81.020%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.723     5.326    FREQ_DIV/CLK_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  FREQ_DIV/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  FREQ_DIV/count_reg[0]/Q
                         net (fo=3, routed)           1.013     6.794    FREQ_DIV/count[0]
    SLICE_X5Y92          LUT2 (Prop_lut2_I0_O)        0.124     6.918 r  FREQ_DIV/count[31]_i_3/O
                         net (fo=1, routed)           0.948     7.867    FREQ_DIV/count[31]_i_3_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I0_O)        0.124     7.991 r  FREQ_DIV/count[31]_i_1/O
                         net (fo=33, routed)          1.044     9.035    FREQ_DIV/b
    SLICE_X4Y98          FDRE                                         r  FREQ_DIV/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.604    15.027    FREQ_DIV/CLK_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  FREQ_DIV/count_reg[30]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y98          FDRE (Setup_fdre_C_R)       -0.429    14.838    FREQ_DIV/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.035    
  -------------------------------------------------------------------
                         slack                                  5.804    

Slack (MET) :             5.804ns  (required time - arrival time)
  Source:                 FREQ_DIV/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FREQ_DIV/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 0.704ns (18.980%)  route 3.005ns (81.020%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.723     5.326    FREQ_DIV/CLK_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  FREQ_DIV/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  FREQ_DIV/count_reg[0]/Q
                         net (fo=3, routed)           1.013     6.794    FREQ_DIV/count[0]
    SLICE_X5Y92          LUT2 (Prop_lut2_I0_O)        0.124     6.918 r  FREQ_DIV/count[31]_i_3/O
                         net (fo=1, routed)           0.948     7.867    FREQ_DIV/count[31]_i_3_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I0_O)        0.124     7.991 r  FREQ_DIV/count[31]_i_1/O
                         net (fo=33, routed)          1.044     9.035    FREQ_DIV/b
    SLICE_X4Y98          FDRE                                         r  FREQ_DIV/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.604    15.027    FREQ_DIV/CLK_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  FREQ_DIV/count_reg[31]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y98          FDRE (Setup_fdre_C_R)       -0.429    14.838    FREQ_DIV/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.035    
  -------------------------------------------------------------------
                         slack                                  5.804    

Slack (MET) :             5.952ns  (required time - arrival time)
  Source:                 FREQ_DIV/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FREQ_DIV/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 0.704ns (19.771%)  route 2.857ns (80.229%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.723     5.326    FREQ_DIV/CLK_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  FREQ_DIV/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  FREQ_DIV/count_reg[0]/Q
                         net (fo=3, routed)           1.013     6.794    FREQ_DIV/count[0]
    SLICE_X5Y92          LUT2 (Prop_lut2_I0_O)        0.124     6.918 r  FREQ_DIV/count[31]_i_3/O
                         net (fo=1, routed)           0.948     7.867    FREQ_DIV/count[31]_i_3_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I0_O)        0.124     7.991 r  FREQ_DIV/count[31]_i_1/O
                         net (fo=33, routed)          0.896     8.886    FREQ_DIV/b
    SLICE_X4Y97          FDRE                                         r  FREQ_DIV/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.604    15.027    FREQ_DIV/CLK_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  FREQ_DIV/count_reg[25]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y97          FDRE (Setup_fdre_C_R)       -0.429    14.838    FREQ_DIV/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  5.952    

Slack (MET) :             5.952ns  (required time - arrival time)
  Source:                 FREQ_DIV/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FREQ_DIV/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 0.704ns (19.771%)  route 2.857ns (80.229%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.723     5.326    FREQ_DIV/CLK_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  FREQ_DIV/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  FREQ_DIV/count_reg[0]/Q
                         net (fo=3, routed)           1.013     6.794    FREQ_DIV/count[0]
    SLICE_X5Y92          LUT2 (Prop_lut2_I0_O)        0.124     6.918 r  FREQ_DIV/count[31]_i_3/O
                         net (fo=1, routed)           0.948     7.867    FREQ_DIV/count[31]_i_3_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I0_O)        0.124     7.991 r  FREQ_DIV/count[31]_i_1/O
                         net (fo=33, routed)          0.896     8.886    FREQ_DIV/b
    SLICE_X4Y97          FDRE                                         r  FREQ_DIV/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.604    15.027    FREQ_DIV/CLK_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  FREQ_DIV/count_reg[26]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y97          FDRE (Setup_fdre_C_R)       -0.429    14.838    FREQ_DIV/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  5.952    

Slack (MET) :             5.952ns  (required time - arrival time)
  Source:                 FREQ_DIV/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FREQ_DIV/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 0.704ns (19.771%)  route 2.857ns (80.229%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.723     5.326    FREQ_DIV/CLK_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  FREQ_DIV/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  FREQ_DIV/count_reg[0]/Q
                         net (fo=3, routed)           1.013     6.794    FREQ_DIV/count[0]
    SLICE_X5Y92          LUT2 (Prop_lut2_I0_O)        0.124     6.918 r  FREQ_DIV/count[31]_i_3/O
                         net (fo=1, routed)           0.948     7.867    FREQ_DIV/count[31]_i_3_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I0_O)        0.124     7.991 r  FREQ_DIV/count[31]_i_1/O
                         net (fo=33, routed)          0.896     8.886    FREQ_DIV/b
    SLICE_X4Y97          FDRE                                         r  FREQ_DIV/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.604    15.027    FREQ_DIV/CLK_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  FREQ_DIV/count_reg[27]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y97          FDRE (Setup_fdre_C_R)       -0.429    14.838    FREQ_DIV/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  5.952    

Slack (MET) :             5.952ns  (required time - arrival time)
  Source:                 FREQ_DIV/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FREQ_DIV/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 0.704ns (19.771%)  route 2.857ns (80.229%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.723     5.326    FREQ_DIV/CLK_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  FREQ_DIV/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  FREQ_DIV/count_reg[0]/Q
                         net (fo=3, routed)           1.013     6.794    FREQ_DIV/count[0]
    SLICE_X5Y92          LUT2 (Prop_lut2_I0_O)        0.124     6.918 r  FREQ_DIV/count[31]_i_3/O
                         net (fo=1, routed)           0.948     7.867    FREQ_DIV/count[31]_i_3_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I0_O)        0.124     7.991 r  FREQ_DIV/count[31]_i_1/O
                         net (fo=33, routed)          0.896     8.886    FREQ_DIV/b
    SLICE_X4Y97          FDRE                                         r  FREQ_DIV/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.604    15.027    FREQ_DIV/CLK_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  FREQ_DIV/count_reg[28]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y97          FDRE (Setup_fdre_C_R)       -0.429    14.838    FREQ_DIV/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  5.952    

Slack (MET) :             6.048ns  (required time - arrival time)
  Source:                 FREQ_DIV/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FREQ_DIV/b_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 0.828ns (21.108%)  route 3.095ns (78.892%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.723     5.326    FREQ_DIV/CLK_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  FREQ_DIV/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  FREQ_DIV/count_reg[0]/Q
                         net (fo=3, routed)           1.013     6.794    FREQ_DIV/count[0]
    SLICE_X5Y92          LUT2 (Prop_lut2_I0_O)        0.124     6.918 r  FREQ_DIV/count[31]_i_3/O
                         net (fo=1, routed)           0.948     7.867    FREQ_DIV/count[31]_i_3_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I0_O)        0.124     7.991 r  FREQ_DIV/count[31]_i_1/O
                         net (fo=33, routed)          1.134     9.124    FREQ_DIV/b
    SLICE_X5Y99          LUT2 (Prop_lut2_I0_O)        0.124     9.248 r  FREQ_DIV/b_i_1/O
                         net (fo=1, routed)           0.000     9.248    FREQ_DIV/b_i_1_n_0
    SLICE_X5Y99          FDRE                                         r  FREQ_DIV/b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.604    15.027    FREQ_DIV/CLK_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  FREQ_DIV/b_reg/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X5Y99          FDRE (Setup_fdre_C_D)        0.029    15.296    FREQ_DIV/b_reg
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -9.248    
  -------------------------------------------------------------------
                         slack                                  6.048    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 FREQ_DIV/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FREQ_DIV/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.413ns  (logic 0.704ns (20.630%)  route 2.709ns (79.370%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.723     5.326    FREQ_DIV/CLK_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  FREQ_DIV/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  FREQ_DIV/count_reg[0]/Q
                         net (fo=3, routed)           1.013     6.794    FREQ_DIV/count[0]
    SLICE_X5Y92          LUT2 (Prop_lut2_I0_O)        0.124     6.918 r  FREQ_DIV/count[31]_i_3/O
                         net (fo=1, routed)           0.948     7.867    FREQ_DIV/count[31]_i_3_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I0_O)        0.124     7.991 r  FREQ_DIV/count[31]_i_1/O
                         net (fo=33, routed)          0.747     8.738    FREQ_DIV/b
    SLICE_X4Y96          FDRE                                         r  FREQ_DIV/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.603    15.026    FREQ_DIV/CLK_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  FREQ_DIV/count_reg[21]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y96          FDRE (Setup_fdre_C_R)       -0.429    14.837    FREQ_DIV/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -8.738    
  -------------------------------------------------------------------
                         slack                                  6.099    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 FREQ_DIV/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FREQ_DIV/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.413ns  (logic 0.704ns (20.630%)  route 2.709ns (79.370%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.723     5.326    FREQ_DIV/CLK_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  FREQ_DIV/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  FREQ_DIV/count_reg[0]/Q
                         net (fo=3, routed)           1.013     6.794    FREQ_DIV/count[0]
    SLICE_X5Y92          LUT2 (Prop_lut2_I0_O)        0.124     6.918 r  FREQ_DIV/count[31]_i_3/O
                         net (fo=1, routed)           0.948     7.867    FREQ_DIV/count[31]_i_3_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I0_O)        0.124     7.991 r  FREQ_DIV/count[31]_i_1/O
                         net (fo=33, routed)          0.747     8.738    FREQ_DIV/b
    SLICE_X4Y96          FDRE                                         r  FREQ_DIV/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.603    15.026    FREQ_DIV/CLK_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  FREQ_DIV/count_reg[22]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y96          FDRE (Setup_fdre_C_R)       -0.429    14.837    FREQ_DIV/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -8.738    
  -------------------------------------------------------------------
                         slack                                  6.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 STARTDEB/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STATES/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.291ns (54.434%)  route 0.244ns (45.566%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.604     1.523    STARTDEB/CLK_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  STARTDEB/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.148     1.671 r  STARTDEB/q3_reg/Q
                         net (fo=5, routed)           0.193     1.865    STARTDEB/q3
    SLICE_X7Y100         LUT3 (Prop_lut3_I0_O)        0.098     1.963 f  STARTDEB/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.050     2.013    STATES/FSM_sequential_state_reg[0]_2
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.045     2.058 r  STATES/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.058    STATES/next_state[0]
    SLICE_X7Y100         FDRE                                         r  STATES/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.868     2.034    STATES/CLK_IBUF_BUFG
    SLICE_X7Y100         FDRE                                         r  STATES/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.092     1.880    STATES/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 STARTDEB/q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STARTDEB/q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.605     1.524    STARTDEB/CLK_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  STARTDEB/q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  STARTDEB/q1_reg/Q
                         net (fo=1, routed)           0.112     1.800    STARTDEB/q1
    SLICE_X2Y98          FDRE                                         r  STARTDEB/q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.878     2.043    STARTDEB/CLK_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  STARTDEB/q2_reg/C
                         clock pessimism             -0.502     1.540    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.063     1.603    STARTDEB/q2_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 MDEB/q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MDEB/q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.605     1.524    MDEB/CLK_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  MDEB/q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  MDEB/q1_reg/Q
                         net (fo=1, routed)           0.112     1.800    MDEB/q1_reg_n_0
    SLICE_X2Y98          FDRE                                         r  MDEB/q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.878     2.043    MDEB/CLK_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  MDEB/q2_reg/C
                         clock pessimism             -0.502     1.540    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.059     1.599    MDEB/q2_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 SDEB/q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SDEB/q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.605     1.524    SDEB/CLK_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  SDEB/q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  SDEB/q1_reg/Q
                         net (fo=1, routed)           0.112     1.800    SDEB/q1_reg_n_0
    SLICE_X2Y98          FDRE                                         r  SDEB/q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.878     2.043    SDEB/CLK_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  SDEB/q2_reg/C
                         clock pessimism             -0.502     1.540    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.052     1.592    SDEB/q2_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 MDEB/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STATES/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.291ns (46.520%)  route 0.335ns (53.480%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.604     1.523    MDEB/CLK_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  MDEB/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.148     1.671 f  MDEB/q3_reg/Q
                         net (fo=4, routed)           0.195     1.866    STATES/q3
    SLICE_X6Y100         LUT6 (Prop_lut6_I1_O)        0.098     1.964 r  STATES/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.140     2.104    STATES/FSM_sequential_state[2]_i_2_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.045     2.149 r  STATES/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.149    STATES/next_state[2]
    SLICE_X6Y100         FDRE                                         r  STATES/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.868     2.034    STATES/CLK_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  STATES/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.120     1.908    STATES/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 MDEB/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MDEB/q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.773%)  route 0.179ns (52.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.605     1.524    MDEB/CLK_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  MDEB/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  MDEB/q2_reg/Q
                         net (fo=5, routed)           0.179     1.868    MDEB/q2
    SLICE_X6Y99          FDRE                                         r  MDEB/q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.875     2.040    MDEB/CLK_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  MDEB/q3_reg/C
                         clock pessimism             -0.479     1.560    
    SLICE_X6Y99          FDRE (Hold_fdre_C_D)         0.060     1.620    MDEB/q3_reg
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter/Q_de_stocat_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/Q_de_stocat_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.599     1.518    counter/CLK_IBUF_BUFG
    SLICE_X1Y102         FDRE                                         r  counter/Q_de_stocat_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  counter/Q_de_stocat_reg[3]/Q
                         net (fo=1, routed)           0.108     1.768    counter/Q_de_stocat_reg_n_0_[3]
    SLICE_X1Y102         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  counter/Q_de_stocat_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    counter/Q_de_stocat_reg[0]_i_1_n_4
    SLICE_X1Y102         FDRE                                         r  counter/Q_de_stocat_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.872     2.037    counter/CLK_IBUF_BUFG
    SLICE_X1Y102         FDRE                                         r  counter/Q_de_stocat_reg[3]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.105     1.623    counter/Q_de_stocat_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter/Q_de_stocat_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/Q_de_stocat_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.598     1.517    counter/CLK_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  counter/Q_de_stocat_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  counter/Q_de_stocat_reg[11]/Q
                         net (fo=1, routed)           0.108     1.767    counter/Q_de_stocat_reg_n_0_[11]
    SLICE_X1Y104         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  counter/Q_de_stocat_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    counter/Q_de_stocat_reg[8]_i_1_n_4
    SLICE_X1Y104         FDRE                                         r  counter/Q_de_stocat_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.871     2.036    counter/CLK_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  counter/Q_de_stocat_reg[11]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y104         FDRE (Hold_fdre_C_D)         0.105     1.622    counter/Q_de_stocat_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter/Q_de_stocat_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/Q_de_stocat_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.598     1.517    counter/CLK_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  counter/Q_de_stocat_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  counter/Q_de_stocat_reg[7]/Q
                         net (fo=1, routed)           0.108     1.767    counter/Q_de_stocat_reg_n_0_[7]
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  counter/Q_de_stocat_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    counter/Q_de_stocat_reg[4]_i_1_n_4
    SLICE_X1Y103         FDRE                                         r  counter/Q_de_stocat_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.871     2.036    counter/CLK_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  counter/Q_de_stocat_reg[7]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y103         FDRE (Hold_fdre_C_D)         0.105     1.622    counter/Q_de_stocat_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter/Q_de_stocat_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/Q_de_stocat_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.598     1.517    counter/CLK_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  counter/Q_de_stocat_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  counter/Q_de_stocat_reg[12]/Q
                         net (fo=1, routed)           0.105     1.764    counter/Q_de_stocat_reg_n_0_[12]
    SLICE_X1Y105         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.879 r  counter/Q_de_stocat_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.879    counter/Q_de_stocat_reg[12]_i_1_n_7
    SLICE_X1Y105         FDRE                                         r  counter/Q_de_stocat_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.871     2.036    counter/CLK_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  counter/Q_de_stocat_reg[12]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y105         FDRE (Hold_fdre_C_D)         0.105     1.622    counter/Q_de_stocat_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y99     FREQ_DIV/b_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y92     FREQ_DIV/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y93     FREQ_DIV/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y93     FREQ_DIV/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y93     FREQ_DIV/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y94     FREQ_DIV/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y94     FREQ_DIV/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y94     FREQ_DIV/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y94     FREQ_DIV/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y99     FREQ_DIV/b_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y99     FREQ_DIV/b_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y92     FREQ_DIV/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y92     FREQ_DIV/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     FREQ_DIV/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     FREQ_DIV/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     FREQ_DIV/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     FREQ_DIV/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     FREQ_DIV/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     FREQ_DIV/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y99     FREQ_DIV/b_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y99     FREQ_DIV/b_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y92     FREQ_DIV/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y92     FREQ_DIV/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     FREQ_DIV/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     FREQ_DIV/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     FREQ_DIV/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     FREQ_DIV/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     FREQ_DIV/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     FREQ_DIV/count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SECONDS_COUNTER/Q_de_stocat_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            catozi[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.680ns  (logic 4.507ns (35.549%)  route 8.172ns (64.451%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE                         0.000     0.000 r  SECONDS_COUNTER/Q_de_stocat_reg[7]/C
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  SECONDS_COUNTER/Q_de_stocat_reg[7]/Q
                         net (fo=11, routed)          2.190     2.646    SECONDS_COUNTER/Q_de_stocat_reg_n_0_[7]
    SLICE_X3Y102         LUT6 (Prop_lut6_I0_O)        0.124     2.770 f  SECONDS_COUNTER/catozi_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.433     3.203    SECONDS_COUNTER/catozi_OBUF[6]_inst_i_25_n_0
    SLICE_X3Y102         LUT5 (Prop_lut5_I0_O)        0.124     3.327 r  SECONDS_COUNTER/catozi_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.814     4.140    counter/catozi_OBUF[2]_inst_i_1
    SLICE_X0Y103         LUT3 (Prop_lut3_I1_O)        0.124     4.264 r  counter/catozi_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.410     5.675    MINUTES_COUNTER/catozi[6]_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I4_O)        0.124     5.799 r  MINUTES_COUNTER/catozi_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.325     9.124    catozi_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    12.680 r  catozi_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.680    catozi[1]
    R10                                                               r  catozi[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SECONDS_COUNTER/Q_de_stocat_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            catozi[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.442ns  (logic 4.529ns (36.401%)  route 7.913ns (63.599%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE                         0.000     0.000 r  SECONDS_COUNTER/Q_de_stocat_reg[7]/C
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  SECONDS_COUNTER/Q_de_stocat_reg[7]/Q
                         net (fo=11, routed)          2.190     2.646    SECONDS_COUNTER/Q_de_stocat_reg_n_0_[7]
    SLICE_X3Y102         LUT6 (Prop_lut6_I0_O)        0.124     2.770 f  SECONDS_COUNTER/catozi_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.433     3.203    SECONDS_COUNTER/catozi_OBUF[6]_inst_i_25_n_0
    SLICE_X3Y102         LUT5 (Prop_lut5_I0_O)        0.124     3.327 r  SECONDS_COUNTER/catozi_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.814     4.140    counter/catozi_OBUF[2]_inst_i_1
    SLICE_X0Y103         LUT3 (Prop_lut3_I1_O)        0.124     4.264 r  counter/catozi_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.975     5.239    MINUTES_COUNTER/catozi[6]_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I5_O)        0.124     5.363 r  MINUTES_COUNTER/catozi_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.502     8.865    catozi_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    12.442 r  catozi_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.442    catozi[0]
    T10                                                               r  catozi[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SECONDS_COUNTER/Q_de_stocat_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            catozi[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.829ns  (logic 4.513ns (38.150%)  route 7.316ns (61.850%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE                         0.000     0.000 r  SECONDS_COUNTER/Q_de_stocat_reg[7]/C
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  SECONDS_COUNTER/Q_de_stocat_reg[7]/Q
                         net (fo=11, routed)          2.190     2.646    SECONDS_COUNTER/Q_de_stocat_reg_n_0_[7]
    SLICE_X3Y102         LUT6 (Prop_lut6_I0_O)        0.124     2.770 f  SECONDS_COUNTER/catozi_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.433     3.203    SECONDS_COUNTER/catozi_OBUF[6]_inst_i_25_n_0
    SLICE_X3Y102         LUT5 (Prop_lut5_I0_O)        0.124     3.327 r  SECONDS_COUNTER/catozi_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.814     4.140    counter/catozi_OBUF[2]_inst_i_1
    SLICE_X0Y103         LUT3 (Prop_lut3_I1_O)        0.124     4.264 r  counter/catozi_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.812     5.076    MINUTES_COUNTER/catozi[6]_0
    SLICE_X0Y100         LUT6 (Prop_lut6_I5_O)        0.124     5.200 r  MINUTES_COUNTER/catozi_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.068     8.268    catozi_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    11.829 r  catozi_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.829    catozi[5]
    T11                                                               r  catozi[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SECONDS_COUNTER/Q_de_stocat_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            catozi[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.120ns  (logic 4.486ns (40.336%)  route 6.635ns (59.664%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE                         0.000     0.000 r  SECONDS_COUNTER/Q_de_stocat_reg[7]/C
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  SECONDS_COUNTER/Q_de_stocat_reg[7]/Q
                         net (fo=11, routed)          2.190     2.646    SECONDS_COUNTER/Q_de_stocat_reg_n_0_[7]
    SLICE_X3Y102         LUT6 (Prop_lut6_I0_O)        0.124     2.770 f  SECONDS_COUNTER/catozi_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.433     3.203    SECONDS_COUNTER/catozi_OBUF[6]_inst_i_25_n_0
    SLICE_X3Y102         LUT5 (Prop_lut5_I0_O)        0.124     3.327 r  SECONDS_COUNTER/catozi_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.814     4.140    counter/catozi_OBUF[2]_inst_i_1
    SLICE_X0Y103         LUT3 (Prop_lut3_I1_O)        0.124     4.264 r  counter/catozi_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.692     4.957    MINUTES_COUNTER/catozi[6]_0
    SLICE_X0Y100         LUT6 (Prop_lut6_I4_O)        0.124     5.081 r  MINUTES_COUNTER/catozi_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.506     7.587    catozi_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    11.120 r  catozi_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.120    catozi[4]
    P15                                                               r  catozi[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SECONDS_COUNTER/Q_de_stocat_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            catozi[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.911ns  (logic 4.489ns (41.145%)  route 6.422ns (58.855%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE                         0.000     0.000 r  SECONDS_COUNTER/Q_de_stocat_reg[7]/C
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  SECONDS_COUNTER/Q_de_stocat_reg[7]/Q
                         net (fo=11, routed)          2.190     2.646    SECONDS_COUNTER/Q_de_stocat_reg_n_0_[7]
    SLICE_X3Y102         LUT6 (Prop_lut6_I0_O)        0.124     2.770 f  SECONDS_COUNTER/catozi_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.433     3.203    SECONDS_COUNTER/catozi_OBUF[6]_inst_i_25_n_0
    SLICE_X3Y102         LUT5 (Prop_lut5_I0_O)        0.124     3.327 r  SECONDS_COUNTER/catozi_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.814     4.140    counter/catozi_OBUF[2]_inst_i_1
    SLICE_X0Y103         LUT3 (Prop_lut3_I1_O)        0.124     4.264 r  counter/catozi_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.968     5.232    MINUTES_COUNTER/catozi[6]_0
    SLICE_X0Y100         LUT6 (Prop_lut6_I5_O)        0.124     5.356 r  MINUTES_COUNTER/catozi_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.017     7.374    catozi_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    10.911 r  catozi_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.911    catozi[6]
    L18                                                               r  catozi[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SECONDS_COUNTER/Q_de_stocat_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            catozi[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.735ns  (logic 4.502ns (41.941%)  route 6.233ns (58.059%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE                         0.000     0.000 r  SECONDS_COUNTER/Q_de_stocat_reg[7]/C
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  SECONDS_COUNTER/Q_de_stocat_reg[7]/Q
                         net (fo=11, routed)          2.190     2.646    SECONDS_COUNTER/Q_de_stocat_reg_n_0_[7]
    SLICE_X3Y102         LUT6 (Prop_lut6_I0_O)        0.124     2.770 f  SECONDS_COUNTER/catozi_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.433     3.203    SECONDS_COUNTER/catozi_OBUF[6]_inst_i_25_n_0
    SLICE_X3Y102         LUT5 (Prop_lut5_I0_O)        0.124     3.327 r  SECONDS_COUNTER/catozi_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.814     4.140    counter/catozi_OBUF[2]_inst_i_1
    SLICE_X0Y103         LUT3 (Prop_lut3_I1_O)        0.124     4.264 r  counter/catozi_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.695     4.960    MINUTES_COUNTER/catozi[6]_0
    SLICE_X0Y100         LUT6 (Prop_lut6_I5_O)        0.124     5.084 r  MINUTES_COUNTER/catozi_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.101     7.185    catozi_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    10.735 r  catozi_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.735    catozi[3]
    K13                                                               r  catozi[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SECONDS_COUNTER/Q_de_stocat_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            catozi[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.232ns  (logic 4.445ns (43.444%)  route 5.787ns (56.556%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE                         0.000     0.000 r  SECONDS_COUNTER/Q_de_stocat_reg[7]/C
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  SECONDS_COUNTER/Q_de_stocat_reg[7]/Q
                         net (fo=11, routed)          2.190     2.646    SECONDS_COUNTER/Q_de_stocat_reg_n_0_[7]
    SLICE_X3Y102         LUT6 (Prop_lut6_I0_O)        0.124     2.770 f  SECONDS_COUNTER/catozi_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.433     3.203    SECONDS_COUNTER/catozi_OBUF[6]_inst_i_25_n_0
    SLICE_X3Y102         LUT5 (Prop_lut5_I0_O)        0.124     3.327 r  SECONDS_COUNTER/catozi_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.814     4.140    counter/catozi_OBUF[2]_inst_i_1
    SLICE_X0Y103         LUT3 (Prop_lut3_I1_O)        0.124     4.264 r  counter/catozi_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.683     4.947    MINUTES_COUNTER/catozi[6]_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I4_O)        0.124     5.071 r  MINUTES_COUNTER/catozi_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.668     6.739    catozi_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    10.232 r  catozi_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.232    catozi[2]
    K16                                                               r  catozi[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINUTES_COUNTER/Q_de_stocat_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MINUTES_COUNTER/CARRY_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.144ns  (logic 0.952ns (22.972%)  route 3.192ns (77.028%))
  Logic Levels:           5  (FDRE=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE                         0.000     0.000 r  MINUTES_COUNTER/Q_de_stocat_reg[4]/C
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  MINUTES_COUNTER/Q_de_stocat_reg[4]/Q
                         net (fo=14, routed)          1.210     1.666    MINUTES_COUNTER/Q[4]
    SLICE_X4Y103         LUT4 (Prop_lut4_I1_O)        0.124     1.790 r  MINUTES_COUNTER/Q_de_stocat[6]_i_4/O
                         net (fo=4, routed)           0.837     2.627    MINUTES_COUNTER/Q_de_stocat[6]_i_4_n_0
    SLICE_X4Y102         LUT4 (Prop_lut4_I3_O)        0.124     2.751 r  MINUTES_COUNTER/CARRY_i_5/O
                         net (fo=1, routed)           0.847     3.598    STATES/CARRY_reg
    SLICE_X5Y102         LUT6 (Prop_lut6_I3_O)        0.124     3.722 r  STATES/CARRY_i_4/O
                         net (fo=1, routed)           0.298     4.020    MINUTES_COUNTER/CARRY2_out
    SLICE_X6Y102         LUT5 (Prop_lut5_I3_O)        0.124     4.144 r  MINUTES_COUNTER/CARRY_i_1__0/O
                         net (fo=1, routed)           0.000     4.144    MINUTES_COUNTER/CARRY_i_1__0_n_0
    SLICE_X6Y102         FDRE                                         r  MINUTES_COUNTER/CARRY_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SECONDS_COUNTER/Q_de_stocat_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SECONDS_COUNTER/Q_de_stocat_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.042ns  (logic 0.828ns (20.486%)  route 3.214ns (79.514%))
  Logic Levels:           4  (FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE                         0.000     0.000 r  SECONDS_COUNTER/Q_de_stocat_reg[7]/C
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  SECONDS_COUNTER/Q_de_stocat_reg[7]/Q
                         net (fo=11, routed)          2.033     2.489    SECONDS_COUNTER/Q_de_stocat_reg_n_0_[7]
    SLICE_X4Y100         LUT6 (Prop_lut6_I0_O)        0.124     2.613 f  SECONDS_COUNTER/CARRY_i_3__0/O
                         net (fo=2, routed)           0.172     2.785    STATES/Q_de_stocat_reg[1]_1
    SLICE_X4Y100         LUT6 (Prop_lut6_I5_O)        0.124     2.909 r  STATES/Q_de_stocat[5]_i_4/O
                         net (fo=5, routed)           1.009     3.918    SECONDS_COUNTER/Q_de_stocat_reg[5]_0
    SLICE_X3Y102         LUT6 (Prop_lut6_I5_O)        0.124     4.042 r  SECONDS_COUNTER/Q_de_stocat[5]_i_1__0/O
                         net (fo=1, routed)           0.000     4.042    SECONDS_COUNTER/Q_de_stocat[5]_i_1__0_n_0
    SLICE_X3Y102         FDRE                                         r  SECONDS_COUNTER/Q_de_stocat_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SECONDS_COUNTER/Q_de_stocat_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SECONDS_COUNTER/Q_de_stocat_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.036ns  (logic 0.828ns (20.516%)  route 3.208ns (79.484%))
  Logic Levels:           4  (FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE                         0.000     0.000 r  SECONDS_COUNTER/Q_de_stocat_reg[7]/C
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  SECONDS_COUNTER/Q_de_stocat_reg[7]/Q
                         net (fo=11, routed)          2.033     2.489    SECONDS_COUNTER/Q_de_stocat_reg_n_0_[7]
    SLICE_X4Y100         LUT6 (Prop_lut6_I0_O)        0.124     2.613 f  SECONDS_COUNTER/CARRY_i_3__0/O
                         net (fo=2, routed)           0.172     2.785    STATES/Q_de_stocat_reg[1]_1
    SLICE_X4Y100         LUT6 (Prop_lut6_I5_O)        0.124     2.909 r  STATES/Q_de_stocat[5]_i_4/O
                         net (fo=5, routed)           1.003     3.912    SECONDS_COUNTER/Q_de_stocat_reg[5]_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I5_O)        0.124     4.036 r  SECONDS_COUNTER/Q_de_stocat[3]_i_1__0/O
                         net (fo=1, routed)           0.000     4.036    SECONDS_COUNTER/Q_de_stocat[3]_i_1__0_n_0
    SLICE_X2Y99          FDRE                                         r  SECONDS_COUNTER/Q_de_stocat_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINUTES_COUNTER/Q_de_stocat_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MINUTES_COUNTER/Q_de_stocat_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.690%)  route 0.131ns (41.310%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE                         0.000     0.000 r  MINUTES_COUNTER/Q_de_stocat_reg[5]/C
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MINUTES_COUNTER/Q_de_stocat_reg[5]/Q
                         net (fo=18, routed)          0.131     0.272    MINUTES_COUNTER/Q[5]
    SLICE_X5Y103         LUT6 (Prop_lut6_I2_O)        0.045     0.317 r  MINUTES_COUNTER/Q_de_stocat[7]_i_2/O
                         net (fo=1, routed)           0.000     0.317    MINUTES_COUNTER/Q_de_stocat[7]_i_2_n_0
    SLICE_X5Y103         FDRE                                         r  MINUTES_COUNTER/Q_de_stocat_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINUTES_COUNTER/Q_de_stocat_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MINUTES_COUNTER/Q_de_stocat_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE                         0.000     0.000 r  MINUTES_COUNTER/Q_de_stocat_reg[4]/C
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MINUTES_COUNTER/Q_de_stocat_reg[4]/Q
                         net (fo=14, routed)          0.185     0.326    MINUTES_COUNTER/Q[4]
    SLICE_X4Y101         LUT5 (Prop_lut5_I2_O)        0.045     0.371 r  MINUTES_COUNTER/Q_de_stocat[4]_i_1/O
                         net (fo=1, routed)           0.000     0.371    MINUTES_COUNTER/Q_de_stocat[4]_i_1_n_0
    SLICE_X4Y101         FDRE                                         r  MINUTES_COUNTER/Q_de_stocat_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SECONDS_COUNTER/Q_de_stocat_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SECONDS_COUNTER/Q_de_stocat_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.137%)  route 0.185ns (49.863%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE                         0.000     0.000 r  SECONDS_COUNTER/Q_de_stocat_reg[6]/C
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SECONDS_COUNTER/Q_de_stocat_reg[6]/Q
                         net (fo=13, routed)          0.185     0.326    SECONDS_COUNTER/Q[6]
    SLICE_X4Y99          LUT6 (Prop_lut6_I2_O)        0.045     0.371 r  SECONDS_COUNTER/Q_de_stocat[7]_i_2__0/O
                         net (fo=1, routed)           0.000     0.371    SECONDS_COUNTER/Q_de_stocat[7]_i_2__0_n_0
    SLICE_X4Y99          FDRE                                         r  SECONDS_COUNTER/Q_de_stocat_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINUTES_COUNTER/Q_de_stocat_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MINUTES_COUNTER/Q_de_stocat_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE                         0.000     0.000 r  MINUTES_COUNTER/Q_de_stocat_reg[3]/C
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MINUTES_COUNTER/Q_de_stocat_reg[3]/Q
                         net (fo=18, routed)          0.192     0.333    MINUTES_COUNTER/Q[3]
    SLICE_X5Y101         LUT6 (Prop_lut6_I1_O)        0.045     0.378 r  MINUTES_COUNTER/Q_de_stocat[3]_i_1/O
                         net (fo=1, routed)           0.000     0.378    MINUTES_COUNTER/Q_de_stocat[3]_i_1_n_0
    SLICE_X5Y101         FDRE                                         r  MINUTES_COUNTER/Q_de_stocat_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SECONDS_COUNTER/Q_de_stocat_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SECONDS_COUNTER/Q_de_stocat_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE                         0.000     0.000 r  SECONDS_COUNTER/Q_de_stocat_reg[5]/C
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SECONDS_COUNTER/Q_de_stocat_reg[5]/Q
                         net (fo=13, routed)          0.192     0.333    SECONDS_COUNTER/Q[5]
    SLICE_X3Y102         LUT6 (Prop_lut6_I3_O)        0.045     0.378 r  SECONDS_COUNTER/Q_de_stocat[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.378    SECONDS_COUNTER/Q_de_stocat[5]_i_1__0_n_0
    SLICE_X3Y102         FDRE                                         r  SECONDS_COUNTER/Q_de_stocat_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SECONDS_COUNTER/Q_de_stocat_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SECONDS_COUNTER/Q_de_stocat_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.704%)  route 0.196ns (51.296%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE                         0.000     0.000 r  SECONDS_COUNTER/Q_de_stocat_reg[6]/C
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SECONDS_COUNTER/Q_de_stocat_reg[6]/Q
                         net (fo=13, routed)          0.196     0.337    SECONDS_COUNTER/Q[6]
    SLICE_X4Y99          LUT6 (Prop_lut6_I3_O)        0.045     0.382 r  SECONDS_COUNTER/Q_de_stocat[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.382    SECONDS_COUNTER/Q_de_stocat[6]_i_1__0_n_0
    SLICE_X4Y99          FDRE                                         r  SECONDS_COUNTER/Q_de_stocat_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SECONDS_COUNTER/Q_de_stocat_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SECONDS_COUNTER/Q_de_stocat_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE                         0.000     0.000 r  SECONDS_COUNTER/Q_de_stocat_reg[0]/C
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  SECONDS_COUNTER/Q_de_stocat_reg[0]/Q
                         net (fo=13, routed)          0.175     0.339    STATES/Q_de_stocat_reg[1]_0[0]
    SLICE_X6Y101         LUT5 (Prop_lut5_I3_O)        0.043     0.382 r  STATES/Q_de_stocat[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.382    SECONDS_COUNTER/D[1]
    SLICE_X6Y101         FDRE                                         r  SECONDS_COUNTER/Q_de_stocat_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SECONDS_COUNTER/Q_de_stocat_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SECONDS_COUNTER/Q_de_stocat_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE                         0.000     0.000 r  SECONDS_COUNTER/Q_de_stocat_reg[0]/C
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  SECONDS_COUNTER/Q_de_stocat_reg[0]/Q
                         net (fo=13, routed)          0.175     0.339    STATES/Q_de_stocat_reg[1]_0[0]
    SLICE_X6Y101         LUT3 (Prop_lut3_I2_O)        0.045     0.384 r  STATES/Q_de_stocat[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.384    SECONDS_COUNTER/D[0]
    SLICE_X6Y101         FDRE                                         r  SECONDS_COUNTER/Q_de_stocat_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINUTES_COUNTER/CARRY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            MINUTES_COUNTER/CARRY_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDRE                         0.000     0.000 r  MINUTES_COUNTER/CARRY_reg/C
    SLICE_X6Y102         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  MINUTES_COUNTER/CARRY_reg/Q
                         net (fo=3, routed)           0.175     0.339    MINUTES_COUNTER/carry_m
    SLICE_X6Y102         LUT5 (Prop_lut5_I4_O)        0.045     0.384 r  MINUTES_COUNTER/CARRY_i_1__0/O
                         net (fo=1, routed)           0.000     0.384    MINUTES_COUNTER/CARRY_i_1__0_n_0
    SLICE_X6Y102         FDRE                                         r  MINUTES_COUNTER/CARRY_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINUTES_COUNTER/Q_de_stocat_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MINUTES_COUNTER/Q_de_stocat_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.186ns (47.338%)  route 0.207ns (52.662%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE                         0.000     0.000 r  MINUTES_COUNTER/Q_de_stocat_reg[5]/C
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MINUTES_COUNTER/Q_de_stocat_reg[5]/Q
                         net (fo=18, routed)          0.207     0.348    MINUTES_COUNTER/Q[5]
    SLICE_X4Y103         LUT6 (Prop_lut6_I4_O)        0.045     0.393 r  MINUTES_COUNTER/Q_de_stocat[6]_i_1/O
                         net (fo=1, routed)           0.000     0.393    MINUTES_COUNTER/Q_de_stocat[6]_i_1_n_0
    SLICE_X4Y103         FDRE                                         r  MINUTES_COUNTER/Q_de_stocat_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter/Q_de_stocat_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catozi[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.387ns  (logic 4.507ns (39.586%)  route 6.879ns (60.414%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.709     5.311    counter/CLK_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  counter/Q_de_stocat_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  counter/Q_de_stocat_reg[14]/Q
                         net (fo=14, routed)          1.043     6.811    counter/counteroutput[0]
    SLICE_X0Y103         LUT2 (Prop_lut2_I1_O)        0.124     6.935 f  counter/catozi_OBUF[6]_inst_i_22/O
                         net (fo=2, routed)           0.989     7.924    MINUTES_COUNTER/catozi_OBUF[6]_inst_i_4_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I5_O)        0.124     8.048 r  MINUTES_COUNTER/catozi_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.670     8.718    MINUTES_COUNTER/catozi_OBUF[6]_inst_i_12_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I3_O)        0.124     8.842 f  MINUTES_COUNTER/catozi_OBUF[6]_inst_i_4/O
                         net (fo=5, routed)           0.851     9.693    MINUTES_COUNTER/catozi_OBUF[6]_inst_i_4_n_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I3_O)        0.124     9.817 r  MINUTES_COUNTER/catozi_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.325    13.142    catozi_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    16.698 r  catozi_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.698    catozi[1]
    R10                                                               r  catozi[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/Q_de_stocat_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catozi[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.072ns  (logic 4.529ns (40.907%)  route 6.543ns (59.093%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.709     5.311    counter/CLK_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  counter/Q_de_stocat_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  counter/Q_de_stocat_reg[14]/Q
                         net (fo=14, routed)          1.043     6.811    counter/counteroutput[0]
    SLICE_X0Y103         LUT2 (Prop_lut2_I1_O)        0.124     6.935 r  counter/catozi_OBUF[6]_inst_i_22/O
                         net (fo=2, routed)           0.989     7.924    MINUTES_COUNTER/catozi_OBUF[6]_inst_i_4_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I5_O)        0.124     8.048 f  MINUTES_COUNTER/catozi_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.670     8.718    MINUTES_COUNTER/catozi_OBUF[6]_inst_i_12_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I3_O)        0.124     8.842 r  MINUTES_COUNTER/catozi_OBUF[6]_inst_i_4/O
                         net (fo=5, routed)           0.338     9.180    MINUTES_COUNTER/catozi_OBUF[6]_inst_i_4_n_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I3_O)        0.124     9.304 r  MINUTES_COUNTER/catozi_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.502    12.806    catozi_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    16.383 r  catozi_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.383    catozi[0]
    T10                                                               r  catozi[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/Q_de_stocat_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catozi[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.905ns  (logic 4.513ns (41.382%)  route 6.392ns (58.618%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.709     5.311    counter/CLK_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  counter/Q_de_stocat_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  counter/Q_de_stocat_reg[14]/Q
                         net (fo=14, routed)          1.043     6.811    counter/counteroutput[0]
    SLICE_X0Y103         LUT2 (Prop_lut2_I1_O)        0.124     6.935 r  counter/catozi_OBUF[6]_inst_i_22/O
                         net (fo=2, routed)           0.989     7.924    MINUTES_COUNTER/catozi_OBUF[6]_inst_i_4_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I5_O)        0.124     8.048 f  MINUTES_COUNTER/catozi_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.670     8.718    MINUTES_COUNTER/catozi_OBUF[6]_inst_i_12_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I3_O)        0.124     8.842 r  MINUTES_COUNTER/catozi_OBUF[6]_inst_i_4/O
                         net (fo=5, routed)           0.621     9.464    MINUTES_COUNTER/catozi_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y100         LUT6 (Prop_lut6_I3_O)        0.124     9.588 r  MINUTES_COUNTER/catozi_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.068    12.656    catozi_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    16.216 r  catozi_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.216    catozi[5]
    T11                                                               r  catozi[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/Q_de_stocat_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catozi[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.980ns  (logic 4.362ns (43.701%)  route 5.619ns (56.299%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.709     5.311    counter/CLK_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  counter/Q_de_stocat_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  counter/Q_de_stocat_reg[15]/Q
                         net (fo=14, routed)          1.441     7.208    SECONDS_COUNTER/counteroutput[1]
    SLICE_X3Y101         LUT5 (Prop_lut5_I3_O)        0.124     7.332 r  SECONDS_COUNTER/catozi_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.669     8.001    MINUTES_COUNTER/catozi_OBUF[6]_inst_i_1_3
    SLICE_X2Y101         LUT6 (Prop_lut6_I1_O)        0.124     8.125 r  MINUTES_COUNTER/catozi_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.003     9.128    MINUTES_COUNTER/catozi_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y100         LUT6 (Prop_lut6_I3_O)        0.124     9.252 r  MINUTES_COUNTER/catozi_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.506    11.758    catozi_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    15.292 r  catozi_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.292    catozi[4]
    P15                                                               r  catozi[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/Q_de_stocat_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catozi[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.827ns  (logic 4.489ns (45.686%)  route 5.337ns (54.314%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.709     5.311    counter/CLK_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  counter/Q_de_stocat_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  counter/Q_de_stocat_reg[14]/Q
                         net (fo=14, routed)          1.043     6.811    counter/counteroutput[0]
    SLICE_X0Y103         LUT2 (Prop_lut2_I1_O)        0.124     6.935 r  counter/catozi_OBUF[6]_inst_i_22/O
                         net (fo=2, routed)           0.989     7.924    MINUTES_COUNTER/catozi_OBUF[6]_inst_i_4_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I5_O)        0.124     8.048 f  MINUTES_COUNTER/catozi_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.670     8.718    MINUTES_COUNTER/catozi_OBUF[6]_inst_i_12_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I3_O)        0.124     8.842 r  MINUTES_COUNTER/catozi_OBUF[6]_inst_i_4/O
                         net (fo=5, routed)           0.617     9.459    MINUTES_COUNTER/catozi_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y100         LUT6 (Prop_lut6_I3_O)        0.124     9.583 r  MINUTES_COUNTER/catozi_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.017    11.601    catozi_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    15.138 r  catozi_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.138    catozi[6]
    L18                                                               r  catozi[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/Q_de_stocat_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catozi[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.439ns  (logic 4.378ns (46.384%)  route 5.061ns (53.615%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.709     5.311    counter/CLK_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  counter/Q_de_stocat_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  counter/Q_de_stocat_reg[15]/Q
                         net (fo=14, routed)          1.441     7.208    SECONDS_COUNTER/counteroutput[1]
    SLICE_X3Y101         LUT5 (Prop_lut5_I3_O)        0.124     7.332 r  SECONDS_COUNTER/catozi_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.669     8.001    MINUTES_COUNTER/catozi_OBUF[6]_inst_i_1_3
    SLICE_X2Y101         LUT6 (Prop_lut6_I1_O)        0.124     8.125 r  MINUTES_COUNTER/catozi_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.850     8.975    MINUTES_COUNTER/catozi_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y100         LUT6 (Prop_lut6_I4_O)        0.124     9.099 r  MINUTES_COUNTER/catozi_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.101    11.200    catozi_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    14.750 r  catozi_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.750    catozi[3]
    K13                                                               r  catozi[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/Q_de_stocat_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catozi[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.430ns  (logic 4.445ns (47.140%)  route 4.984ns (52.860%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.709     5.311    counter/CLK_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  counter/Q_de_stocat_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  counter/Q_de_stocat_reg[14]/Q
                         net (fo=14, routed)          1.043     6.811    counter/counteroutput[0]
    SLICE_X0Y103         LUT2 (Prop_lut2_I1_O)        0.124     6.935 f  counter/catozi_OBUF[6]_inst_i_22/O
                         net (fo=2, routed)           0.989     7.924    MINUTES_COUNTER/catozi_OBUF[6]_inst_i_4_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I5_O)        0.124     8.048 r  MINUTES_COUNTER/catozi_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.670     8.718    MINUTES_COUNTER/catozi_OBUF[6]_inst_i_12_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I3_O)        0.124     8.842 f  MINUTES_COUNTER/catozi_OBUF[6]_inst_i_4/O
                         net (fo=5, routed)           0.614     9.456    MINUTES_COUNTER/catozi_OBUF[6]_inst_i_4_n_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I3_O)        0.124     9.580 r  MINUTES_COUNTER/catozi_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.668    11.248    catozi_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.741 r  catozi_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.741    catozi[2]
    K16                                                               r  catozi[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/Q_de_stocat_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anozi[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.590ns  (logic 4.154ns (48.365%)  route 4.435ns (51.635%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.709     5.311    counter/CLK_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  counter/Q_de_stocat_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  counter/Q_de_stocat_reg[14]/Q
                         net (fo=14, routed)          1.041     6.808    counter/counteroutput[0]
    SLICE_X0Y103         LUT3 (Prop_lut3_I1_O)        0.124     6.932 r  counter/anozi_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.394    10.326    anozi_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.901 r  anozi_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.901    anozi[2]
    T9                                                                r  anozi[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/Q_de_stocat_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anozi[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.330ns  (logic 4.362ns (59.513%)  route 2.967ns (40.487%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.709     5.311    counter/CLK_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  counter/Q_de_stocat_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  counter/Q_de_stocat_reg[14]/Q
                         net (fo=14, routed)          1.041     6.808    counter/counteroutput[0]
    SLICE_X0Y103         LUT3 (Prop_lut3_I1_O)        0.152     6.960 r  counter/anozi_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.927     8.887    anozi_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.754    12.641 r  anozi_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.641    anozi[3]
    J14                                                               r  anozi[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/Q_de_stocat_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anozi[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.066ns  (logic 4.352ns (61.584%)  route 2.714ns (38.416%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.709     5.311    counter/CLK_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  counter/Q_de_stocat_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  counter/Q_de_stocat_reg[14]/Q
                         net (fo=14, routed)          1.043     6.811    counter/counteroutput[0]
    SLICE_X0Y103         LUT3 (Prop_lut3_I1_O)        0.152     6.963 r  counter/anozi_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.671     8.634    anozi_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.744    12.377 r  anozi_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.377    anozi[0]
    J17                                                               r  anozi[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 STATES/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SECONDS_COUNTER/Q_de_stocat_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.186ns (55.705%)  route 0.148ns (44.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.598     1.517    STATES/CLK_IBUF_BUFG
    SLICE_X7Y101         FDRE                                         r  STATES/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  STATES/FSM_sequential_state_reg[1]/Q
                         net (fo=15, routed)          0.148     1.806    STATES/Q[0]
    SLICE_X6Y101         LUT3 (Prop_lut3_I1_O)        0.045     1.851 r  STATES/Q_de_stocat[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.851    SECONDS_COUNTER/D[0]
    SLICE_X6Y101         FDRE                                         r  SECONDS_COUNTER/Q_de_stocat_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STATES/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SECONDS_COUNTER/Q_de_stocat_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.189ns (56.099%)  route 0.148ns (43.901%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.598     1.517    STATES/CLK_IBUF_BUFG
    SLICE_X7Y101         FDRE                                         r  STATES/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  STATES/FSM_sequential_state_reg[1]/Q
                         net (fo=15, routed)          0.148     1.806    STATES/Q[0]
    SLICE_X6Y101         LUT5 (Prop_lut5_I0_O)        0.048     1.854 r  STATES/Q_de_stocat[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.854    SECONDS_COUNTER/D[1]
    SLICE_X6Y101         FDRE                                         r  SECONDS_COUNTER/Q_de_stocat_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STATES/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINUTES_COUNTER/Q_de_stocat_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.186ns (38.904%)  route 0.292ns (61.096%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.598     1.517    STATES/CLK_IBUF_BUFG
    SLICE_X7Y100         FDRE                                         r  STATES/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  STATES/FSM_sequential_state_reg[0]/Q
                         net (fo=15, routed)          0.292     1.951    STATES/state[0]
    SLICE_X4Y101         LUT4 (Prop_lut4_I3_O)        0.045     1.996 r  STATES/Q_de_stocat[0]_i_1/O
                         net (fo=1, routed)           0.000     1.996    MINUTES_COUNTER/D[0]
    SLICE_X4Y101         FDRE                                         r  MINUTES_COUNTER/Q_de_stocat_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STATES/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINUTES_COUNTER/Q_de_stocat_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.186ns (38.904%)  route 0.292ns (61.096%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.598     1.517    STATES/CLK_IBUF_BUFG
    SLICE_X7Y100         FDRE                                         r  STATES/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  STATES/FSM_sequential_state_reg[0]/Q
                         net (fo=15, routed)          0.292     1.951    STATES/state[0]
    SLICE_X4Y101         LUT5 (Prop_lut5_I4_O)        0.045     1.996 r  STATES/Q_de_stocat[1]_i_1/O
                         net (fo=1, routed)           0.000     1.996    MINUTES_COUNTER/D[1]
    SLICE_X4Y101         FDRE                                         r  MINUTES_COUNTER/Q_de_stocat_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STATES/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINUTES_COUNTER/CARRY_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.623ns  (logic 0.231ns (37.095%)  route 0.392ns (62.905%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.598     1.517    STATES/CLK_IBUF_BUFG
    SLICE_X7Y101         FDRE                                         r  STATES/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  STATES/FSM_sequential_state_reg[1]/Q
                         net (fo=15, routed)          0.291     1.949    STATES/Q[0]
    SLICE_X5Y102         LUT6 (Prop_lut6_I1_O)        0.045     1.994 r  STATES/CARRY_i_4/O
                         net (fo=1, routed)           0.101     2.095    MINUTES_COUNTER/CARRY2_out
    SLICE_X6Y102         LUT5 (Prop_lut5_I3_O)        0.045     2.140 r  MINUTES_COUNTER/CARRY_i_1__0/O
                         net (fo=1, routed)           0.000     2.140    MINUTES_COUNTER/CARRY_i_1__0_n_0
    SLICE_X6Y102         FDRE                                         r  MINUTES_COUNTER/CARRY_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STATES/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SECONDS_COUNTER/Q_de_stocat_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.704ns  (logic 0.206ns (29.263%)  route 0.498ns (70.737%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.598     1.517    STATES/CLK_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  STATES/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.164     1.681 f  STATES/FSM_sequential_state_reg[2]/Q
                         net (fo=18, routed)          0.291     1.972    STATES/Q[1]
    SLICE_X7Y99          LUT4 (Prop_lut4_I1_O)        0.042     2.014 r  STATES/Q_de_stocat[7]_i_1__0/O
                         net (fo=9, routed)           0.207     2.221    SECONDS_COUNTER/E[0]
    SLICE_X4Y99          FDRE                                         r  SECONDS_COUNTER/Q_de_stocat_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STATES/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SECONDS_COUNTER/Q_de_stocat_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.704ns  (logic 0.206ns (29.263%)  route 0.498ns (70.737%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.598     1.517    STATES/CLK_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  STATES/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.164     1.681 f  STATES/FSM_sequential_state_reg[2]/Q
                         net (fo=18, routed)          0.291     1.972    STATES/Q[1]
    SLICE_X7Y99          LUT4 (Prop_lut4_I1_O)        0.042     2.014 r  STATES/Q_de_stocat[7]_i_1__0/O
                         net (fo=9, routed)           0.207     2.221    SECONDS_COUNTER/E[0]
    SLICE_X4Y99          FDRE                                         r  SECONDS_COUNTER/Q_de_stocat_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STATES/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SECONDS_COUNTER/Q_de_stocat_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.705ns  (logic 0.206ns (29.236%)  route 0.499ns (70.764%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.598     1.517    STATES/CLK_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  STATES/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.164     1.681 f  STATES/FSM_sequential_state_reg[2]/Q
                         net (fo=18, routed)          0.291     1.972    STATES/Q[1]
    SLICE_X7Y99          LUT4 (Prop_lut4_I1_O)        0.042     2.014 r  STATES/Q_de_stocat[7]_i_1__0/O
                         net (fo=9, routed)           0.208     2.222    SECONDS_COUNTER/E[0]
    SLICE_X2Y99          FDRE                                         r  SECONDS_COUNTER/Q_de_stocat_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STATES/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SECONDS_COUNTER/Q_de_stocat_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.708ns  (logic 0.206ns (29.082%)  route 0.502ns (70.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.598     1.517    STATES/CLK_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  STATES/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.164     1.681 f  STATES/FSM_sequential_state_reg[2]/Q
                         net (fo=18, routed)          0.291     1.972    STATES/Q[1]
    SLICE_X7Y99          LUT4 (Prop_lut4_I1_O)        0.042     2.014 r  STATES/Q_de_stocat[7]_i_1__0/O
                         net (fo=9, routed)           0.211     2.226    SECONDS_COUNTER/E[0]
    SLICE_X3Y100         FDRE                                         r  SECONDS_COUNTER/Q_de_stocat_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STATES/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SECONDS_COUNTER/Q_de_stocat_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.740ns  (logic 0.206ns (27.821%)  route 0.534ns (72.179%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.598     1.517    STATES/CLK_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  STATES/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.164     1.681 f  STATES/FSM_sequential_state_reg[2]/Q
                         net (fo=18, routed)          0.291     1.972    STATES/Q[1]
    SLICE_X7Y99          LUT4 (Prop_lut4_I1_O)        0.042     2.014 r  STATES/Q_de_stocat[7]_i_1__0/O
                         net (fo=9, routed)           0.243     2.258    SECONDS_COUNTER/E[0]
    SLICE_X6Y101         FDRE                                         r  SECONDS_COUNTER/Q_de_stocat_reg[0]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S
                            (input port)
  Destination:            SDEB/q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.152ns  (logic 1.488ns (47.204%)  route 1.664ns (52.796%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  S (IN)
                         net (fo=0)                   0.000     0.000    S
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  S_IBUF_inst/O
                         net (fo=1, routed)           1.664     3.152    SDEB/S_IBUF
    SLICE_X2Y97          FDRE                                         r  SDEB/q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.606     5.029    SDEB/CLK_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  SDEB/q1_reg/C

Slack:                    inf
  Source:                 START
                            (input port)
  Destination:            STARTDEB/q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.801ns  (logic 1.477ns (52.712%)  route 1.325ns (47.288%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  START (IN)
                         net (fo=0)                   0.000     0.000    START
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  START_IBUF_inst/O
                         net (fo=1, routed)           1.325     2.801    STARTDEB/START_IBUF
    SLICE_X2Y97          FDRE                                         r  STARTDEB/q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.606     5.029    STARTDEB/CLK_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  STARTDEB/q1_reg/C

Slack:                    inf
  Source:                 M
                            (input port)
  Destination:            MDEB/q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.603ns  (logic 1.486ns (57.085%)  route 1.117ns (42.915%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  M (IN)
                         net (fo=0)                   0.000     0.000    M
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  M_IBUF_inst/O
                         net (fo=1, routed)           1.117     2.603    MDEB/M_IBUF
    SLICE_X2Y97          FDRE                                         r  MDEB/q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.606     5.029    MDEB/CLK_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  MDEB/q1_reg/C

Slack:                    inf
  Source:                 MINUTES_COUNTER/CARRY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            STATES/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.307ns  (logic 0.766ns (33.203%)  route 1.541ns (66.797%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDRE                         0.000     0.000 r  MINUTES_COUNTER/CARRY_reg/C
    SLICE_X6Y102         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  MINUTES_COUNTER/CARRY_reg/Q
                         net (fo=3, routed)           0.835     1.353    STATES/carry_m
    SLICE_X6Y100         LUT4 (Prop_lut4_I2_O)        0.124     1.477 r  STATES/FSM_sequential_state[0]_i_5/O
                         net (fo=1, routed)           0.706     2.183    STATES/FSM_sequential_state[0]_i_5_n_0
    SLICE_X7Y100         LUT6 (Prop_lut6_I5_O)        0.124     2.307 r  STATES/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.307    STATES/next_state[0]
    SLICE_X7Y100         FDRE                                         r  STATES/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.588     5.010    STATES/CLK_IBUF_BUFG
    SLICE_X7Y100         FDRE                                         r  STATES/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 MINUTES_COUNTER/CARRY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            STATES/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.468ns  (logic 0.642ns (43.741%)  route 0.826ns (56.259%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDRE                         0.000     0.000 r  MINUTES_COUNTER/CARRY_reg/C
    SLICE_X6Y102         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  MINUTES_COUNTER/CARRY_reg/Q
                         net (fo=3, routed)           0.826     1.344    STATES/carry_m
    SLICE_X6Y100         LUT6 (Prop_lut6_I4_O)        0.124     1.468 r  STATES/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.468    STATES/next_state[2]
    SLICE_X6Y100         FDRE                                         r  STATES/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.588     5.010    STATES/CLK_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  STATES/FSM_sequential_state_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SECONDS_COUNTER/CARRY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            STATES/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.636%)  route 0.126ns (40.364%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE                         0.000     0.000 r  SECONDS_COUNTER/CARRY_reg/C
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  SECONDS_COUNTER/CARRY_reg/Q
                         net (fo=3, routed)           0.126     0.267    STATES/carry_s
    SLICE_X6Y100         LUT6 (Prop_lut6_I5_O)        0.045     0.312 r  STATES/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.312    STATES/next_state[2]
    SLICE_X6Y100         FDRE                                         r  STATES/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.868     2.034    STATES/CLK_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  STATES/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 SECONDS_COUNTER/CARRY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            STATES/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.586ns  (logic 0.231ns (39.410%)  route 0.355ns (60.590%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE                         0.000     0.000 r  SECONDS_COUNTER/CARRY_reg/C
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  SECONDS_COUNTER/CARRY_reg/Q
                         net (fo=3, routed)           0.124     0.265    STATES/carry_s
    SLICE_X6Y100         LUT4 (Prop_lut4_I3_O)        0.045     0.310 r  STATES/FSM_sequential_state[0]_i_5/O
                         net (fo=1, routed)           0.231     0.541    STATES/FSM_sequential_state[0]_i_5_n_0
    SLICE_X7Y100         LUT6 (Prop_lut6_I5_O)        0.045     0.586 r  STATES/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.586    STATES/next_state[0]
    SLICE_X7Y100         FDRE                                         r  STATES/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.868     2.034    STATES/CLK_IBUF_BUFG
    SLICE_X7Y100         FDRE                                         r  STATES/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 M
                            (input port)
  Destination:            MDEB/q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.690ns  (logic 0.254ns (36.773%)  route 0.436ns (63.227%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  M (IN)
                         net (fo=0)                   0.000     0.000    M
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  M_IBUF_inst/O
                         net (fo=1, routed)           0.436     0.690    MDEB/M_IBUF
    SLICE_X2Y97          FDRE                                         r  MDEB/q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.878     2.043    MDEB/CLK_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  MDEB/q1_reg/C

Slack:                    inf
  Source:                 START
                            (input port)
  Destination:            STARTDEB/q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.244ns (31.743%)  route 0.526ns (68.257%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  START (IN)
                         net (fo=0)                   0.000     0.000    START
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  START_IBUF_inst/O
                         net (fo=1, routed)           0.526     0.770    STARTDEB/START_IBUF
    SLICE_X2Y97          FDRE                                         r  STARTDEB/q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.878     2.043    STARTDEB/CLK_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  STARTDEB/q1_reg/C

Slack:                    inf
  Source:                 S
                            (input port)
  Destination:            SDEB/q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.922ns  (logic 0.256ns (27.735%)  route 0.666ns (72.265%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  S (IN)
                         net (fo=0)                   0.000     0.000    S
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  S_IBUF_inst/O
                         net (fo=1, routed)           0.666     0.922    SDEB/S_IBUF
    SLICE_X2Y97          FDRE                                         r  SDEB/q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.878     2.043    SDEB/CLK_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  SDEB/q1_reg/C





