
ubuntu-preinstalled/loadunimap:     file format elf32-littlearm


Disassembly of section .init:

00000c00 <.init>:
 c00:	push	{r3, lr}
 c04:	bl	1054 <pclose@plt+0x1bc>
 c08:	pop	{r3, pc}

Disassembly of section .plt:

00000c0c <strcmp@plt-0x14>:
 c0c:	push	{lr}		; (str lr, [sp, #-4]!)
 c10:	ldr	lr, [pc, #4]	; c1c <strcmp@plt-0x4>
 c14:	add	lr, pc, lr
 c18:	ldr	pc, [lr, #8]!
 c1c:	ldrdeq	r3, [r1], -r0

00000c20 <strcmp@plt>:
 c20:	add	ip, pc, #0, 12
 c24:	add	ip, ip, #77824	; 0x13000
 c28:	ldr	pc, [ip, #720]!	; 0x2d0

00000c2c <__cxa_finalize@plt>:
 c2c:	add	ip, pc, #0, 12
 c30:	add	ip, ip, #77824	; 0x13000
 c34:	ldr	pc, [ip, #712]!	; 0x2c8

00000c38 <strtol@plt>:
 c38:			; <UNDEFINED> instruction: 0x46c04778
 c3c:	add	ip, pc, #0, 12
 c40:	add	ip, ip, #77824	; 0x13000
 c44:	ldr	pc, [ip, #700]!	; 0x2bc

00000c48 <fopen@plt>:
 c48:	add	ip, pc, #0, 12
 c4c:	add	ip, ip, #77824	; 0x13000
 c50:	ldr	pc, [ip, #692]!	; 0x2b4

00000c54 <free@plt>:
 c54:	add	ip, pc, #0, 12
 c58:	add	ip, ip, #77824	; 0x13000
 c5c:	ldr	pc, [ip, #684]!	; 0x2ac

00000c60 <fgets@plt>:
 c60:	add	ip, pc, #0, 12
 c64:	add	ip, ip, #77824	; 0x13000
 c68:	ldr	pc, [ip, #676]!	; 0x2a4

00000c6c <ferror@plt>:
 c6c:	add	ip, pc, #0, 12
 c70:	add	ip, ip, #77824	; 0x13000
 c74:	ldr	pc, [ip, #668]!	; 0x29c

00000c78 <strndup@plt>:
 c78:	add	ip, pc, #0, 12
 c7c:	add	ip, ip, #77824	; 0x13000
 c80:	ldr	pc, [ip, #660]!	; 0x294

00000c84 <dcgettext@plt>:
 c84:	add	ip, pc, #0, 12
 c88:	add	ip, ip, #77824	; 0x13000
 c8c:	ldr	pc, [ip, #652]!	; 0x28c

00000c90 <strdup@plt>:
 c90:	add	ip, pc, #0, 12
 c94:	add	ip, ip, #77824	; 0x13000
 c98:	ldr	pc, [ip, #644]!	; 0x284

00000c9c <__stack_chk_fail@plt>:
 c9c:	add	ip, pc, #0, 12
 ca0:	add	ip, ip, #77824	; 0x13000
 ca4:	ldr	pc, [ip, #636]!	; 0x27c

00000ca8 <realloc@plt>:
 ca8:	add	ip, pc, #0, 12
 cac:	add	ip, ip, #77824	; 0x13000
 cb0:	ldr	pc, [ip, #628]!	; 0x274

00000cb4 <textdomain@plt>:
 cb4:	add	ip, pc, #0, 12
 cb8:	add	ip, ip, #77824	; 0x13000
 cbc:	ldr	pc, [ip, #620]!	; 0x26c

00000cc0 <perror@plt>:
 cc0:	add	ip, pc, #0, 12
 cc4:	add	ip, ip, #77824	; 0x13000
 cc8:	ldr	pc, [ip, #612]!	; 0x264

00000ccc <__xstat@plt>:
 ccc:	add	ip, pc, #0, 12
 cd0:	add	ip, ip, #77824	; 0x13000
 cd4:	ldr	pc, [ip, #604]!	; 0x25c

00000cd8 <fwrite@plt>:
 cd8:	add	ip, pc, #0, 12
 cdc:	add	ip, ip, #77824	; 0x13000
 ce0:	ldr	pc, [ip, #596]!	; 0x254

00000ce4 <ioctl@plt>:
 ce4:	add	ip, pc, #0, 12
 ce8:	add	ip, ip, #77824	; 0x13000
 cec:	ldr	pc, [ip, #588]!	; 0x24c

00000cf0 <strcpy@plt>:
 cf0:	add	ip, pc, #0, 12
 cf4:	add	ip, ip, #77824	; 0x13000
 cf8:	ldr	pc, [ip, #580]!	; 0x244

00000cfc <__strcpy_chk@plt>:
 cfc:	add	ip, pc, #0, 12
 d00:	add	ip, ip, #77824	; 0x13000
 d04:	ldr	pc, [ip, #572]!	; 0x23c

00000d08 <fread@plt>:
 d08:	add	ip, pc, #0, 12
 d0c:	add	ip, ip, #77824	; 0x13000
 d10:	ldr	pc, [ip, #564]!	; 0x234

00000d14 <opendir@plt>:
 d14:	add	ip, pc, #0, 12
 d18:	add	ip, ip, #77824	; 0x13000
 d1c:	ldr	pc, [ip, #556]!	; 0x22c

00000d20 <malloc@plt>:
 d20:	add	ip, pc, #0, 12
 d24:	add	ip, ip, #77824	; 0x13000
 d28:	ldr	pc, [ip, #548]!	; 0x224

00000d2c <__libc_start_main@plt>:
 d2c:	add	ip, pc, #0, 12
 d30:	add	ip, ip, #77824	; 0x13000
 d34:	ldr	pc, [ip, #540]!	; 0x21c

00000d38 <strerror@plt>:
 d38:	add	ip, pc, #0, 12
 d3c:	add	ip, ip, #77824	; 0x13000
 d40:	ldr	pc, [ip, #532]!	; 0x214

00000d44 <__vfprintf_chk@plt>:
 d44:	add	ip, pc, #0, 12
 d48:	add	ip, ip, #77824	; 0x13000
 d4c:	ldr	pc, [ip, #524]!	; 0x20c

00000d50 <seekdir@plt>:
 d50:	add	ip, pc, #0, 12
 d54:	add	ip, ip, #77824	; 0x13000
 d58:	ldr	pc, [ip, #516]!	; 0x204

00000d5c <__gmon_start__@plt>:
 d5c:	add	ip, pc, #0, 12
 d60:	add	ip, ip, #77824	; 0x13000
 d64:	ldr	pc, [ip, #508]!	; 0x1fc

00000d68 <open@plt>:
 d68:	add	ip, pc, #0, 12
 d6c:	add	ip, ip, #77824	; 0x13000
 d70:	ldr	pc, [ip, #500]!	; 0x1f4

00000d74 <__ctype_b_loc@plt>:
 d74:	add	ip, pc, #0, 12
 d78:	add	ip, ip, #77824	; 0x13000
 d7c:	ldr	pc, [ip, #492]!	; 0x1ec

00000d80 <exit@plt>:
 d80:	add	ip, pc, #0, 12
 d84:	add	ip, ip, #77824	; 0x13000
 d88:	ldr	pc, [ip, #484]!	; 0x1e4

00000d8c <feof@plt>:
 d8c:	add	ip, pc, #0, 12
 d90:	add	ip, ip, #77824	; 0x13000
 d94:	ldr	pc, [ip, #476]!	; 0x1dc

00000d98 <strlen@plt>:
 d98:	add	ip, pc, #0, 12
 d9c:	add	ip, ip, #77824	; 0x13000
 da0:	ldr	pc, [ip, #468]!	; 0x1d4

00000da4 <strchr@plt>:
 da4:	add	ip, pc, #0, 12
 da8:	add	ip, ip, #77824	; 0x13000
 dac:	ldr	pc, [ip, #460]!	; 0x1cc

00000db0 <getopt@plt>:
 db0:	add	ip, pc, #0, 12
 db4:	add	ip, ip, #77824	; 0x13000
 db8:	ldr	pc, [ip, #452]!	; 0x1c4

00000dbc <__errno_location@plt>:
 dbc:	add	ip, pc, #0, 12
 dc0:	add	ip, ip, #77824	; 0x13000
 dc4:	ldr	pc, [ip, #444]!	; 0x1bc

00000dc8 <__sprintf_chk@plt>:
 dc8:	add	ip, pc, #0, 12
 dcc:	add	ip, ip, #77824	; 0x13000
 dd0:	ldr	pc, [ip, #436]!	; 0x1b4

00000dd4 <putchar@plt>:
 dd4:	add	ip, pc, #0, 12
 dd8:	add	ip, ip, #77824	; 0x13000
 ddc:	ldr	pc, [ip, #428]!	; 0x1ac

00000de0 <__printf_chk@plt>:
 de0:			; <UNDEFINED> instruction: 0x46c04778
 de4:	add	ip, pc, #0, 12
 de8:	add	ip, ip, #77824	; 0x13000
 dec:	ldr	pc, [ip, #416]!	; 0x1a0

00000df0 <__fprintf_chk@plt>:
 df0:	add	ip, pc, #0, 12
 df4:	add	ip, ip, #77824	; 0x13000
 df8:	ldr	pc, [ip, #408]!	; 0x198

00000dfc <access@plt>:
 dfc:	add	ip, pc, #0, 12
 e00:	add	ip, ip, #77824	; 0x13000
 e04:	ldr	pc, [ip, #400]!	; 0x190

00000e08 <fclose@plt>:
 e08:	add	ip, pc, #0, 12
 e0c:	add	ip, ip, #77824	; 0x13000
 e10:	ldr	pc, [ip, #392]!	; 0x188

00000e14 <setlocale@plt>:
 e14:	add	ip, pc, #0, 12
 e18:	add	ip, ip, #77824	; 0x13000
 e1c:	ldr	pc, [ip, #384]!	; 0x180

00000e20 <popen@plt>:
 e20:	add	ip, pc, #0, 12
 e24:	add	ip, ip, #77824	; 0x13000
 e28:	ldr	pc, [ip, #376]!	; 0x178

00000e2c <readdir@plt>:
 e2c:	add	ip, pc, #0, 12
 e30:	add	ip, ip, #77824	; 0x13000
 e34:	ldr	pc, [ip, #368]!	; 0x170

00000e38 <strrchr@plt>:
 e38:	add	ip, pc, #0, 12
 e3c:	add	ip, ip, #77824	; 0x13000
 e40:	ldr	pc, [ip, #360]!	; 0x168

00000e44 <bindtextdomain@plt>:
 e44:	add	ip, pc, #0, 12
 e48:	add	ip, ip, #77824	; 0x13000
 e4c:	ldr	pc, [ip, #352]!	; 0x160

00000e50 <isatty@plt>:
 e50:	add	ip, pc, #0, 12
 e54:	add	ip, ip, #77824	; 0x13000
 e58:	ldr	pc, [ip, #344]!	; 0x158

00000e5c <strncmp@plt>:
 e5c:	add	ip, pc, #0, 12
 e60:	add	ip, ip, #77824	; 0x13000
 e64:	ldr	pc, [ip, #336]!	; 0x150

00000e68 <abort@plt>:
 e68:	add	ip, pc, #0, 12
 e6c:	add	ip, ip, #77824	; 0x13000
 e70:	ldr	pc, [ip, #328]!	; 0x148

00000e74 <close@plt>:
 e74:	add	ip, pc, #0, 12
 e78:	add	ip, ip, #77824	; 0x13000
 e7c:	ldr	pc, [ip, #320]!	; 0x140

00000e80 <closedir@plt>:
 e80:	add	ip, pc, #0, 12
 e84:	add	ip, ip, #77824	; 0x13000
 e88:	ldr	pc, [ip, #312]!	; 0x138

00000e8c <__snprintf_chk@plt>:
 e8c:	add	ip, pc, #0, 12
 e90:	add	ip, ip, #77824	; 0x13000
 e94:	ldr	pc, [ip, #304]!	; 0x130

00000e98 <pclose@plt>:
 e98:	add	ip, pc, #0, 12
 e9c:	add	ip, ip, #77824	; 0x13000
 ea0:	ldr	pc, [ip, #296]!	; 0x128

Disassembly of section .text:

00000ea4 <.text>:
     ea4:	mvnsmi	lr, #737280	; 0xb4000
     ea8:			; <UNDEFINED> instruction: 0xf8d1460d
     eac:	strmi	r8, [r7], -r0
     eb0:			; <UNDEFINED> instruction: 0x212f4e48
     eb4:	ldrbtmi	r4, [lr], #-1600	; 0xfffff9c0
     eb8:	svc	0x00bef7ff
     ebc:			; <UNDEFINED> instruction: 0xf100b108
     ec0:	blmi	1142ecc <progname@@Base+0x112ee88>
     ec4:	stmdbmi	r5, {r1, r2, sp}^
     ec8:			; <UNDEFINED> instruction: 0xf8564c45
     ecc:	ldrbtmi	r9, [r9], #-3
     ed0:			; <UNDEFINED> instruction: 0xf8c9447c
     ed4:			; <UNDEFINED> instruction: 0xf7ff8000
     ed8:	stmdbmi	r2, {r1, r2, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}^
     edc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
     ee0:	svc	0x00b0f7ff
     ee4:			; <UNDEFINED> instruction: 0xf7ff4620
     ee8:	svccs	0x0002eee6
     eec:	ldcmi	0, cr13, [lr], #-108	; 0xffffff94
     ef0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     ef4:	ldrbtmi	r4, [ip], #-1729	; 0xfffff93f
     ef8:	strtmi	r4, [r9], -r2, lsr #12
     efc:			; <UNDEFINED> instruction: 0xf7ff4638
     f00:	mcrrne	15, 5, lr, r3, cr8
     f04:	stmdacs	r3, {r1, r2, r3, r5, ip, lr, pc}^
     f08:	stmdacs	pc!, {r0, r1, ip, lr, pc}^	; <UNPREDICTABLE>
     f0c:			; <UNDEFINED> instruction: 0xf000d006
     f10:	blmi	dbf32c <progname@@Base+0xdab2e8>
     f14:			; <UNDEFINED> instruction: 0xf8d358f3
     f18:	strb	r9, [sp, r0]!
     f1c:	ldmpl	r3!, {r0, r1, r4, r5, r8, r9, fp, lr}^
     f20:	ldrdhi	pc, [r0], -r3
     f24:	stmdavs	ip!, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
     f28:			; <UNDEFINED> instruction: 0x46204931
     f2c:			; <UNDEFINED> instruction: 0xf7ff4479
     f30:	teqlt	r0, r8, ror lr
     f34:	strtmi	r4, [r0], -pc, lsr #18
     f38:			; <UNDEFINED> instruction: 0xf7ff4479
     f3c:	stmdacs	r0, {r1, r4, r5, r6, r9, sl, fp, sp, lr, pc}
     f40:	pushmi	{r0, r2, r4, r6, r7, r8, ip, lr, pc}
     f44:	andcs	r2, r0, r5, lsl #4
     f48:			; <UNDEFINED> instruction: 0xf7ff4479
     f4c:	blmi	afc9c4 <progname@@Base+0xae8980>
     f50:	ldrdcs	pc, [r0], -r9
     f54:			; <UNDEFINED> instruction: 0x4601447b
     f58:			; <UNDEFINED> instruction: 0xf7ff2001
     f5c:	andcs	lr, r0, r4, asr #30
     f60:	svc	0x000ef7ff
     f64:	ldmpl	r4!, {r1, r2, r5, r8, r9, fp, lr}^
     f68:	mrrcne	8, 2, r6, sl, cr3
     f6c:	blle	ff391a5c <progname@@Base+0xff37da18>
     f70:			; <UNDEFINED> instruction: 0xd10242bb
     f74:	svceq	0x0000f1b8
     f78:	strbmi	sp, [r8], -r9, asr #1
     f7c:	stc2l	0, cr15, [ip]
     f80:	blle	6087a0 <progname@@Base+0x5f475c>
     f84:	svceq	0x0000f1b8
     f88:	strbmi	sp, [r1], -r6
     f8c:			; <UNDEFINED> instruction: 0xf0004630
     f90:	stmdavs	r3!, {r0, r1, r5, r7, r8, r9, fp, ip, sp, lr, pc}
     f94:			; <UNDEFINED> instruction: 0xd00842bb
     f98:	mrrcne	8, 2, r6, sl, cr3
     f9c:			; <UNDEFINED> instruction: 0xd00742ba
     fa0:	ldrbtmi	r4, [r9], #-2328	; 0xfffff6e8
     fa4:			; <UNDEFINED> instruction: 0xf0004630
     fa8:	andcs	pc, r0, sp, ror r9	; <UNPREDICTABLE>
     fac:	mcr	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     fb0:	eorne	pc, r3, r5, asr r8	; <UNPREDICTABLE>
     fb4:	ldmdbmi	r4, {r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
     fb8:	andcs	r2, r0, r5, lsl #4
     fbc:			; <UNDEFINED> instruction: 0xf7ff4479
     fc0:	tstcs	r0, r2, ror #28
     fc4:	andcs	r4, r1, r2, lsl #12
     fc8:	cdp2	0, 5, cr15, cr14, cr0, {0}
     fcc:	svceq	0x0000f1b8
     fd0:	ubfx	sp, fp, #3, #2
     fd4:	andeq	r3, r1, r2, lsr r0
     fd8:	andeq	r0, r0, ip, ror #1
     fdc:	andeq	r2, r0, sl, lsl r3
     fe0:	andeq	r2, r0, r8, ror #6
     fe4:	andeq	r2, r0, r6, asr #6
     fe8:	andeq	r2, r0, lr, ror #6
     fec:	andeq	r0, r0, r0, lsl r1
     ff0:	andeq	r2, r0, r0, lsl r3
     ff4:	andeq	r2, r0, r8, lsl #6
     ff8:	andeq	r2, r0, r4, lsl #6
     ffc:	andeq	r2, r0, r4, lsl #6
    1000:	strdeq	r0, [r0], -r4
    1004:	andeq	r2, r0, sl, ror r2
    1008:			; <UNDEFINED> instruction: 0x000022b0
    100c:	bleq	3d150 <progname@@Base+0x2910c>
    1010:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1014:	strbtmi	fp, [sl], -r2, lsl #24
    1018:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    101c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1020:	ldrmi	sl, [sl], #776	; 0x308
    1024:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1028:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    102c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1030:			; <UNDEFINED> instruction: 0xf85a4b06
    1034:	stmdami	r6, {r0, r1, ip, sp}
    1038:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    103c:	mrc	7, 3, APSR_nzcv, cr6, cr15, {7}
    1040:	svc	0x0012f7ff
    1044:	andeq	r2, r1, r8, lsr #29
    1048:	andeq	r0, r0, r0, ror #1
    104c:	andeq	r0, r0, r4, lsl #2
    1050:	andeq	r0, r0, r8, lsl #2
    1054:	ldr	r3, [pc, #20]	; 1070 <pclose@plt+0x1d8>
    1058:	ldr	r2, [pc, #20]	; 1074 <pclose@plt+0x1dc>
    105c:	add	r3, pc, r3
    1060:	ldr	r2, [r3, r2]
    1064:	cmp	r2, #0
    1068:	bxeq	lr
    106c:	b	d5c <__gmon_start__@plt>
    1070:	andeq	r2, r1, r8, lsl #29
    1074:	andeq	r0, r0, r0, lsl #2
    1078:	blmi	1d3098 <progname@@Base+0x1bf054>
    107c:	bmi	1d2264 <progname@@Base+0x1be220>
    1080:	addmi	r4, r3, #2063597568	; 0x7b000000
    1084:	andle	r4, r3, sl, ror r4
    1088:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    108c:	ldrmi	fp, [r8, -r3, lsl #2]
    1090:	svclt	0x00004770
    1094:	andeq	r2, r1, r0, lsr #31
    1098:	muleq	r1, ip, pc	; <UNPREDICTABLE>
    109c:	andeq	r2, r1, r4, ror #28
    10a0:	andeq	r0, r0, r8, ror #1
    10a4:	blmi	2530cc <progname@@Base+0x23f088>
    10a8:	bmi	252290 <progname@@Base+0x23e24c>
    10ac:	bne	6522a0 <progname@@Base+0x63e25c>
    10b0:	addne	r4, r9, sl, ror r4
    10b4:	bicsvc	lr, r1, r1, lsl #22
    10b8:	andle	r1, r3, r9, asr #32
    10bc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    10c0:	ldrmi	fp, [r8, -r3, lsl #2]
    10c4:	svclt	0x00004770
    10c8:	andeq	r2, r1, r4, ror pc
    10cc:	andeq	r2, r1, r0, ror pc
    10d0:	andeq	r2, r1, r8, lsr lr
    10d4:	andeq	r0, r0, ip, lsl #2
    10d8:	blmi	2ae500 <progname@@Base+0x29a4bc>
    10dc:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    10e0:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    10e4:	blmi	26f698 <progname@@Base+0x25b654>
    10e8:	ldrdlt	r5, [r3, -r3]!
    10ec:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    10f0:			; <UNDEFINED> instruction: 0xf7ff6818
    10f4:			; <UNDEFINED> instruction: 0xf7ffed9c
    10f8:	blmi	1c0ffc <progname@@Base+0x1acfb8>
    10fc:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1100:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1104:	andeq	r2, r1, lr, lsr pc
    1108:	andeq	r2, r1, r8, lsl #28
    110c:	andeq	r0, r0, r4, ror #1
    1110:	andeq	r2, r1, r2, lsl pc
    1114:	andeq	r2, r1, lr, lsl pc
    1118:	svclt	0x0000e7c4
    111c:	andcs	r4, r5, #2816	; 0xb00
    1120:	ldrbtmi	fp, [ip], #-1288	; 0xfffffaf8
    1124:	andcs	r4, r0, sl, lsl #22
    1128:	stmiapl	r3!, {r1, r3, r8, fp, lr}^
    112c:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    1130:	stc	7, cr15, [r8, #1020]!	; 0x3fc
    1134:	tstcs	r1, r8, lsl #22
    1138:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    113c:	strtmi	r4, [r8], -r2, lsl #12
    1140:	mrc	7, 2, APSR_nzcv, cr6, cr15, {7}
    1144:			; <UNDEFINED> instruction: 0xf7ff2001
    1148:	svclt	0x0000ee1c
    114c:	andeq	r2, r1, r6, asr #27
    1150:	strdeq	r0, [r0], -ip
    1154:			; <UNDEFINED> instruction: 0x00001ebc
    1158:	andeq	r0, r0, ip, ror #1
    115c:			; <UNDEFINED> instruction: 0x460db570
    1160:	strmi	r4, [r6], -ip, lsl #24
    1164:	ldmib	r4, {r2, r3, r4, r5, r6, sl, lr}^
    1168:	stmiavs	r0!, {r8, r9, ip}
    116c:	mulle	r9, r9, r2
    1170:	bl	13d9c <_IO_stdin_used@@Base+0x10db4>
    1174:	ldrbtmi	r0, [fp], #-641	; 0xfffffd7f
    1178:	mcrrne	0, 5, r8, sl, cr6
    117c:	eorpl	pc, r1, r0, lsr #16
    1180:	ldcllt	0, cr6, [r0, #-104]!	; 0xffffff98
    1184:	orrpl	pc, r0, r1, lsl #10
    1188:			; <UNDEFINED> instruction: 0xf0006061
    118c:	stmdavs	r1!, {r0, r2, r4, r8, sl, fp, ip, sp, lr, pc}
    1190:	strb	r6, [sp, r0, lsr #1]!
    1194:			; <UNDEFINED> instruction: 0x00012ebc
    1198:	andeq	r2, r1, sl, lsr #29
    119c:	stmdavs	r4, {r3, r4, r5, r8, sl, ip, sp, pc}
    11a0:	blcs	25f234 <progname@@Base+0x24b1f0>
    11a4:	blcs	830e0c <progname@@Base+0x81cdc8>
    11a8:			; <UNDEFINED> instruction: 0xf814d105
    11ac:	blcs	250db8 <progname@@Base+0x23cd74>
    11b0:	blcs	830e18 <progname@@Base+0x81cdd4>
    11b4:	blcs	15755a0 <progname@@Base+0x156155c>
    11b8:	stmdavc	r3!, {r3, r5, r8, ip, lr, pc}^
    11bc:			; <UNDEFINED> instruction: 0xd1252b2b
    11c0:			; <UNDEFINED> instruction: 0xf7ff4605
    11c4:	stmiavc	r2!, {r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    11c8:			; <UNDEFINED> instruction: 0xf8336803
    11cc:	ldrbeq	r2, [r2], #18
    11d0:	stmiavc	r2!, {r2, r3, r4, r8, sl, ip, lr, pc}^
    11d4:	andscs	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
    11d8:	ldrle	r0, [r7, #-1232]	; 0xfffffb30
    11dc:			; <UNDEFINED> instruction: 0xf8337922
    11e0:	ldrbeq	r2, [r1], #18
    11e4:	stmdbvc	r2!, {r1, r4, r8, sl, ip, lr, pc}^
    11e8:	andscs	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
    11ec:	strle	r0, [sp, #-1234]	; 0xfffffb2e
    11f0:			; <UNDEFINED> instruction: 0xf83379a2
    11f4:			; <UNDEFINED> instruction: 0xf4111012
    11f8:	smlabble	r7, r0, r1, r5
    11fc:	stcne	13, cr1, [r0], #652	; 0x28c
    1200:	andscs	r6, r0, #43	; 0x2b
    1204:	ldrhtmi	lr, [r8], -sp
    1208:	ldclt	7, cr15, [r6, #-1020]	; 0xfffffc04
    120c:	rscscc	pc, pc, pc, asr #32
    1210:	svclt	0x0000bd38
    1214:	mvnsmi	lr, sp, lsr #18
    1218:	ldcmi	0, cr11, [ip], {134}	; 0x86
    121c:	blmi	72c630 <progname@@Base+0x7185ec>
    1220:	ldrbtmi	r4, [ip], #-1542	; 0xfffff9fa
    1224:	strtmi	r4, [r9], -r8, lsl #12
    1228:	ldmdavs	fp!, {r0, r1, r2, r5, r6, r7, fp, ip, lr}
    122c:			; <UNDEFINED> instruction: 0xf0019305
    1230:	bllt	c3fc34 <progname@@Base+0xc2bbf0>
    1234:			; <UNDEFINED> instruction: 0xf8bd4a17
    1238:	stmiapl	r3!, {r2, r3, pc}
    123c:	svceq	0x0001f1b8
    1240:	andeq	pc, r5, #79	; 0x4f
    1244:	andsle	r6, r7, ip, lsl r8
    1248:	ldrbtmi	r4, [r9], #-2323	; 0xfffff6ed
    124c:	ldc	7, cr15, [sl, #-1020]	; 0xfffffc04
    1250:			; <UNDEFINED> instruction: 0x46434a12
    1254:	mrscs	r9, (UNDEF: 1)
    1258:			; <UNDEFINED> instruction: 0x4620447a
    125c:	stcl	7, cr15, [r8, #1020]	; 0x3fc
    1260:	ldmdavs	fp!, {r0, r2, r9, fp, ip, pc}
    1264:	muleq	r3, r5, r8
    1268:	stm	r6, {r1, r3, r4, r7, r9, lr}
    126c:	ldrtmi	r0, [r0], -r3
    1270:	andlt	sp, r6, sl, lsl #2
    1274:	ldrhhi	lr, [r0, #141]!	; 0x8d
    1278:	ldrbtmi	r4, [r9], #-2313	; 0xfffff6f7
    127c:	stc	7, cr15, [r2, #-1020]	; 0xfffffc04
    1280:	andcs	lr, r1, r6, ror #15
    1284:	ldcl	7, cr15, [ip, #-1020]!	; 0xfffffc04
    1288:	stc	7, cr15, [r8, #-1020]	; 0xfffffc04
    128c:	andeq	r2, r1, r6, asr #25
    1290:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1294:	strdeq	r0, [r0], -ip
    1298:	andeq	r1, r0, lr, asr #27
    129c:	andeq	r1, r0, r8, asr #27
    12a0:	muleq	r0, r6, sp
    12a4:	svcmi	0x00f0e92d
    12a8:	cfstr32cc	mvfx15, [r8, #692]	; 0x2b4
    12ac:	mvnlt	pc, #14614528	; 0xdf0000
    12b0:	ldclmi	0, cr11, [r8], #580	; 0x244
    12b4:	ldrbtmi	sl, [fp], #3856	; 0xf10
    12b8:	andls	r9, r9, r4, lsl #2
    12bc:	strcc	pc, [r8, #1293]	; 0x50d
    12c0:	andmi	pc, r4, fp, asr r8	; <UNPREDICTABLE>
    12c4:	stmdbeq	ip, {r0, r1, r2, r5, r7, r8, ip, sp, lr, pc}
    12c8:	ldrcc	r4, [ip, #-2803]!	; 0xfffff50d
    12cc:	strbmi	r4, [fp], -r8, lsl #12
    12d0:	ldrbtmi	r9, [sl], #-1032	; 0xfffffbf8
    12d4:			; <UNDEFINED> instruction: 0xf1026824
    12d8:	eorvs	r0, ip, r0, lsl r1
    12dc:	ldc2	0, cr15, [r2, #-4]!
    12e0:			; <UNDEFINED> instruction: 0xf0402800
    12e4:	blmi	ffb61948 <progname@@Base+0xffb4d904>
    12e8:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    12ec:			; <UNDEFINED> instruction: 0xf0402b00
    12f0:	blmi	ffae175c <progname@@Base+0xffacd718>
    12f4:	strpl	pc, [r1], sp, lsl #10
    12f8:	ldrbtmi	r3, [fp], #-1564	; 0xfffff9e4
    12fc:	blmi	ffa65f1c <progname@@Base+0xffa51ed8>
    1300:	movwls	r4, #29819	; 0x747b
    1304:	ldrbtmi	r4, [fp], #-3048	; 0xfffff418
    1308:			; <UNDEFINED> instruction: 0xf8d99305
    130c:	vst4.8	{d18-d21}, [pc], r0
    1310:	ldrtmi	r3, [r0], -r0, lsl #3
    1314:	stc	7, cr15, [r4], #1020	; 0x3fc
    1318:	rsbsle	r2, r3, r0, lsl #16
    131c:	ldrtmi	r2, [r0], -sl, lsl #2
    1320:	stcl	7, cr15, [r0, #-1020]	; 0xfffffc04
    1324:			; <UNDEFINED> instruction: 0xf0002800
    1328:	andcs	r8, r0, #147	; 0x93
    132c:	ldmdavc	r3!, {r1, ip, sp, lr}
    1330:	ldreq	pc, [r4, #-423]	; 0xfffffe59
    1334:	ldcvs	8, cr15, [r4], {71}	; 0x47
    1338:	blcs	812c00 <progname@@Base+0x7febbc>
    133c:	blcs	270fa4 <progname@@Base+0x25cf60>
    1340:			; <UNDEFINED> instruction: 0xf810d106
    1344:	blcs	250f50 <progname@@Base+0x23cf0c>
    1348:	blcs	830fb0 <progname@@Base+0x81cf6c>
    134c:	strdvs	sp, [r8], -r9	; <UNPREDICTABLE>
    1350:	stmdaeq	r3!, {r0, r1, r5, r7, r8, ip, sp, lr, pc}
    1354:			; <UNDEFINED> instruction: 0xf888fab8
    1358:	ldmdane	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    135c:	svclt	0x00082b00
    1360:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1364:	svceq	0x0000f1b8
    1368:			; <UNDEFINED> instruction: 0xf1a7d1cf
    136c:			; <UNDEFINED> instruction: 0x46420a10
    1370:			; <UNDEFINED> instruction: 0xf7ff4651
    1374:	stmdavs	fp!, {r2, r5, r6, sl, fp, sp, lr, pc}
    1378:			; <UNDEFINED> instruction: 0xf8574604
    137c:	addsmi	r0, r8, #16, 24	; 0x1000
    1380:	tst	ip, r1, lsl #2
    1384:	eorvs	r3, r8, r1
    1388:	blcs	25f39c <progname@@Base+0x24b358>
    138c:	blcs	830ff4 <progname@@Base+0x81cfb0>
    1390:	blcs	b75778 <progname@@Base+0xb61734>
    1394:			; <UNDEFINED> instruction: 0xf5b4d070
    1398:	movwle	r7, #16128	; 0x3f00
    139c:			; <UNDEFINED> instruction: 0x4620e0fb
    13a0:	mrc2	7, 6, pc, cr12, cr15, {7}
    13a4:			; <UNDEFINED> instruction: 0xf7ff4628
    13a8:	mcrne	14, 0, pc, cr1, cr9, {7}	; <UNPREDICTABLE>
    13ac:	stmdavs	sl!, {r0, r1, r2, r4, r5, r6, r7, r9, fp, ip, lr, pc}
    13b0:	blcs	25f404 <progname@@Base+0x24b3c0>
    13b4:	blcs	83101c <progname@@Base+0x81cfd8>
    13b8:	andcc	sp, r1, #-2147483647	; 0x80000001
    13bc:	ldmdavc	r3, {r1, r3, r5, sp, lr}
    13c0:	svclt	0x00182b09
    13c4:	rscsle	r2, r8, r0, lsr #22
    13c8:	svclt	0x00182b00
    13cc:	addsle	r2, ip, r3, lsr #22
    13d0:	andcs	r4, r5, #186368	; 0x2d800
    13d4:	andcs	r9, r0, r7, lsl #18
    13d8:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    13dc:			; <UNDEFINED> instruction: 0xf7ff681c
    13e0:	stmdavs	sl!, {r1, r4, r6, sl, fp, sp, lr, pc}
    13e4:	blls	1097f0 <progname@@Base+0xf57ac>
    13e8:	strmi	r9, [r2], -r0, lsl #4
    13ec:			; <UNDEFINED> instruction: 0xf7ff4620
    13f0:			; <UNDEFINED> instruction: 0xf8d9ed00
    13f4:	vst4.8	{d18-d21}, [pc], r0
    13f8:	ldrtmi	r3, [r0], -r0, lsl #3
    13fc:	ldc	7, cr15, [r0], #-1020	; 0xfffffc04
    1400:	orrle	r2, fp, r0, lsl #16
    1404:	strmi	r4, [r4], -sl, lsr #27
    1408:	ldrbtmi	r4, [sp], #-1608	; 0xfffff9b8
    140c:	stc2	0, cr15, [r6], {1}
    1410:	stmdbvs	r8!, {r1, r3, r5, fp, sp, lr}
    1414:			; <UNDEFINED> instruction: 0xf0004310
    1418:	stmiavs	fp!, {r0, r1, r3, r5, r7, pc}
    141c:	adchi	r4, sl, #34603008	; 0x2100000
    1420:	andseq	pc, r4, #1073741825	; 0x40000001
    1424:			; <UNDEFINED> instruction: 0x61ab9809
    1428:	blx	bd434 <progname@@Base+0xa93f0>
    142c:			; <UNDEFINED> instruction: 0xf0402800
    1430:	eorvs	r8, r8, lr, ror #1
    1434:	orrcc	pc, r8, #54525952	; 0x3400000
    1438:	ldmdavs	sl, {r2, r3, r4, r5, r8, r9, ip, sp}
    143c:	ldmdavs	fp, {r3, r8, r9, fp, ip, pc}
    1440:			; <UNDEFINED> instruction: 0xf040429a
    1444:			; <UNDEFINED> instruction: 0xf50d80f3
    1448:	andslt	r3, r1, r8, lsl #27
    144c:	svchi	0x00f0e8bd
    1450:	andcs	r4, r5, #153600	; 0x25800
    1454:			; <UNDEFINED> instruction: 0xf85b9906
    1458:	ldmdavs	ip, {r0, r1, ip, sp}
    145c:	ldc	7, cr15, [r2], {255}	; 0xff
    1460:			; <UNDEFINED> instruction: 0x21014b94
    1464:			; <UNDEFINED> instruction: 0xf85b9a04
    1468:	andls	r3, r0, #3
    146c:			; <UNDEFINED> instruction: 0x4602681b
    1470:			; <UNDEFINED> instruction: 0xf7ff4620
    1474:			; <UNDEFINED> instruction: 0xe75aecbe
    1478:	ldrbmi	r3, [r1], -r1
    147c:	eorvs	r2, r8, r0, lsl #4
    1480:	bl	ff73f484 <progname@@Base+0xff72b440>
    1484:	ldrdge	pc, [r0], -sl
    1488:	ldrmi	r6, [sl, #2091]	; 0x82b
    148c:			; <UNDEFINED> instruction: 0xf0004680
    1490:			; <UNDEFINED> instruction: 0xf5b480c7
    1494:			; <UNDEFINED> instruction: 0xf8c57f00
    1498:	rsbsle	sl, ip, #0
    149c:	addle	r2, r1, r0, lsl #16
    14a0:	svclt	0x00d84284
    14a4:	svcvc	0x0000f5b0
    14a8:	addshi	pc, ip, r0, lsl #5
    14ac:	mulcc	r0, sl, r8
    14b0:	svclt	0x00182b09
    14b4:	svclt	0x00082b20
    14b8:	tstle	r7, r3, asr r6
    14bc:	eorvs	r3, fp, r1, lsl #6
    14c0:	bcs	25f530 <progname@@Base+0x24b4ec>
    14c4:	bcs	83112c <progname@@Base+0x81d0e8>
    14c8:			; <UNDEFINED> instruction: 0x469ad0f8
    14cc:	stmdbls	r5, {r2, r9, sp}
    14d0:			; <UNDEFINED> instruction: 0xf7ff4650
    14d4:	ldmdblt	r0, {r2, r6, r7, sl, fp, sp, lr, pc}^
    14d8:	movweq	pc, #16650	; 0x410a	; <UNPREDICTABLE>
    14dc:	strtmi	r6, [r1], -fp, lsr #32
    14e0:	strcc	r4, [r1], #-1568	; 0xfffff9e0
    14e4:	mrc2	7, 1, pc, cr10, cr15, {7}
    14e8:	ble	ffe12b70 <progname@@Base+0xffdfeb2c>
    14ec:			; <UNDEFINED> instruction: 0x4628e75f
    14f0:	mrc2	7, 2, pc, cr4, cr15, {7}
    14f4:	ldmdavc	sl, {r0, r1, r3, r5, fp, sp, lr}
    14f8:	svclt	0x00182a20
    14fc:	strmi	r2, [r2], r9, lsl #20
    1500:	movwcc	sp, #4358	; 0x1106
    1504:	ldmdavc	sl, {r0, r1, r3, r5, sp, lr}
    1508:	svclt	0x00182a09
    150c:	rscsle	r2, r8, r0, lsr #20
    1510:	andsle	r2, r2, sp, lsr #20
    1514:	ldrbmi	r4, [r1], -r0, lsr #12
    1518:			; <UNDEFINED> instruction: 0xf7ff3401
    151c:	strmi	pc, [r0, #3615]!	; 0xe1f
    1520:			; <UNDEFINED> instruction: 0xe744daf8
    1524:	andcs	r4, r5, #100, 18	; 0x190000
    1528:			; <UNDEFINED> instruction: 0xf7ff4479
    152c:	svcne	0x003aebac
    1530:	andcs	r4, r1, r1, lsl #12
    1534:	mrrc	7, 15, pc, r6, cr15	; <UNPREDICTABLE>
    1538:			; <UNDEFINED> instruction: 0x4628e6db
    153c:	eorvs	r3, fp, r1, lsl #6
    1540:	mcr2	7, 1, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    1544:	b	14c5458 <progname@@Base+0x14b1414>
    1548:	ldrsble	r7, [r1, #-58]!	; 0xffffffc6
    154c:	andeq	lr, sl, #160, 22	; 0x28000
    1550:	smlatbeq	r4, r8, fp, lr
    1554:			; <UNDEFINED> instruction: 0xf040428a
    1558:	bl	feaa1764 <progname@@Base+0xfea8d720>
    155c:	bl	103d74 <progname@@Base+0xefd30>
    1560:	strtmi	r0, [r0], -sl, lsl #2
    1564:			; <UNDEFINED> instruction: 0xf7ff3401
    1568:	strmi	pc, [r0, #3577]!	; 0xdf9
    156c:			; <UNDEFINED> instruction: 0xe71edaf7
    1570:	andcs	r4, r5, #79872	; 0x13800
    1574:			; <UNDEFINED> instruction: 0xf85b4951
    1578:	ldrbtmi	r3, [r9], #-3
    157c:			; <UNDEFINED> instruction: 0xf7ff681c
    1580:	blmi	133c390 <progname@@Base+0x132834c>
    1584:			; <UNDEFINED> instruction: 0xf85b2101
    1588:	ldmdavs	fp, {r0, r1, ip, sp}
    158c:	strtmi	r4, [r0], -r2, lsl #12
    1590:	stc	7, cr15, [lr], #-1020	; 0xfffffc04
    1594:	blmi	117b2d4 <progname@@Base+0x1167290>
    1598:	stmdbmi	r9, {r0, r2, r9, sp}^
    159c:			; <UNDEFINED> instruction: 0xf85b2000
    15a0:	ldrbtmi	r3, [r9], #-3
    15a4:			; <UNDEFINED> instruction: 0xf7ff681d
    15a8:	strls	lr, [r0], #-2926	; 0xfffff492
    15ac:	blls	1099b8 <progname@@Base+0xf5974>
    15b0:	strtmi	r4, [r8], -r2, lsl #12
    15b4:	ldc	7, cr15, [ip], {255}	; 0xff
    15b8:			; <UNDEFINED> instruction: 0xf7ff2041
    15bc:	stmdbmi	r1, {r1, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    15c0:	blmi	e92ec8 <progname@@Base+0xe7ee84>
    15c4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    15c8:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    15cc:			; <UNDEFINED> instruction: 0xf7ff681c
    15d0:			; <UNDEFINED> instruction: 0x4633eb5a
    15d4:	strmi	r2, [r2], -r1, lsl #2
    15d8:			; <UNDEFINED> instruction: 0xf7ff4620
    15dc:	subcs	lr, r1, sl, lsl #24
    15e0:	bl	ff3bf5e4 <progname@@Base+0xff3ab5a0>
    15e4:	andcs	r4, r5, #50176	; 0xc400
    15e8:	andcs	r4, r0, r7, lsr r9
    15ec:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    15f0:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    15f4:	bl	11bf5f8 <progname@@Base+0x11ab5b4>
    15f8:	andhi	pc, r0, sp, asr #17
    15fc:	blls	109a08 <progname@@Base+0xf59c4>
    1600:	strtmi	r4, [r0], -r2, lsl #12
    1604:	bl	ffd3f608 <progname@@Base+0xffd2b5c4>
    1608:			; <UNDEFINED> instruction: 0xf7ff2041
    160c:			; <UNDEFINED> instruction: 0x2001ebba
    1610:	bl	fedbf614 <progname@@Base+0xfedab5d0>
    1614:			; <UNDEFINED> instruction: 0xf7ff9804
    1618:	subcs	lr, r2, r4, asr fp
    161c:	bl	fec3f620 <progname@@Base+0xfec2b5dc>
    1620:	andcs	r4, r5, #688128	; 0xa8000
    1624:	andcs	r4, r0, r1, lsr #22
    1628:			; <UNDEFINED> instruction: 0xe7cd4479
    162c:	bl	dbf630 <progname@@Base+0xdab5ec>
    1630:	andcs	r4, r5, #30720	; 0x7800
    1634:	andcs	r4, r0, r6, lsr #18
    1638:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    163c:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    1640:	bl	83f644 <progname@@Base+0x82b600>
    1644:	andhi	pc, r4, sp, asr #17
    1648:	blls	109a54 <progname@@Base+0xf5a10>
    164c:	strmi	r9, [r2], -r0, lsl #8
    1650:			; <UNDEFINED> instruction: 0xf7ff4628
    1654:	subcs	lr, r1, lr, asr #23
    1658:	bl	fe4bf65c <progname@@Base+0xfe4ab618>
    165c:	ldrmi	r4, [r8], -r6, lsl #12
    1660:	andcs	r4, r5, #18432	; 0x4800
    1664:			; <UNDEFINED> instruction: 0xf85b491b
    1668:	ldrbtmi	r3, [r9], #-3
    166c:			; <UNDEFINED> instruction: 0xf7ff681d
    1670:			; <UNDEFINED> instruction: 0xf8cdeb0a
    1674:	tstcs	r1, ip
    1678:	strls	r9, [r2], #-2820	; 0xfffff4fc
    167c:	strge	lr, [r0], -sp, asr #19
    1680:	strtmi	r4, [r8], -r2, lsl #12
    1684:	bl	fed3f688 <progname@@Base+0xfed2b644>
    1688:			; <UNDEFINED> instruction: 0xf7ff2041
    168c:	svclt	0x0000eb7a
    1690:	andeq	r2, r1, r2, lsr ip
    1694:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1698:	ldrdeq	r2, [r1], -lr
    169c:	andeq	r2, r1, r8, lsr sp
    16a0:	andeq	r1, r0, r6, asr sp
    16a4:	andeq	r1, r0, r0, lsl #29
    16a8:	ldrdeq	r1, [r0], -r2
    16ac:	strdeq	r0, [r0], -ip
    16b0:	andeq	r2, r1, r6, lsl ip
    16b4:	andeq	r0, r0, ip, ror #1
    16b8:	andeq	r1, r0, r4, lsl #22
    16bc:	andeq	r1, r0, r6, lsr #24
    16c0:	andeq	r1, r0, r2, ror #21
    16c4:	andeq	r1, r0, sl, lsr #21
    16c8:	andeq	r1, r0, r8, asr #21
    16cc:	andeq	r1, r0, r8, asr #20
    16d0:	andeq	r1, r0, r4, lsr #21
    16d4:			; <UNDEFINED> instruction: 0x00001abe
    16d8:	bmi	b1438c <progname@@Base+0xb00348>
    16dc:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    16e0:			; <UNDEFINED> instruction: 0x468a47f0
    16e4:	andls	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    16e8:	stmdbmi	r9!, {r1, r2, r7, ip, sp, pc}
    16ec:	ldrbmi	r4, [r0], -r4, lsl #12
    16f0:	ldrdcc	pc, [r0], -r9
    16f4:	movwls	r4, #21625	; 0x5479
    16f8:	b	fe9bf6fc <progname@@Base+0xfe9ab6b8>
    16fc:	eorsle	r2, sl, r0, lsl #16
    1700:	strmi	r4, [r7], -r1, lsr #12
    1704:			; <UNDEFINED> instruction: 0xf7ffa803
    1708:			; <UNDEFINED> instruction: 0xf8bdfd85
    170c:	stcls	0, cr6, [r4], {12}
    1710:			; <UNDEFINED> instruction: 0xf8dfb17e
    1714:	bl	12191c <progname@@Base+0x10d8d8>
    1718:	ldrbtmi	r0, [r8], #1670	; 0x686
    171c:	strbmi	r8, [r2], -r3, ror #16
    1720:	blpl	13f7f8 <progname@@Base+0x12b7b4>
    1724:	ldrtmi	r2, [r8], -r1, lsl #2
    1728:			; <UNDEFINED> instruction: 0xf7ff9500
    172c:	adcmi	lr, r6, #100352	; 0x18800
    1730:			; <UNDEFINED> instruction: 0x4638d1f4
    1734:	bl	1a3f738 <progname@@Base+0x1a2b6f4>
    1738:	ldrbtmi	r4, [fp], #-2839	; 0xfffff4e9
    173c:	ldmdblt	fp!, {r0, r1, r3, r4, r6, r7, fp, sp, lr}
    1740:			; <UNDEFINED> instruction: 0xf8d99a05
    1744:	addsmi	r3, sl, #0
    1748:	andlt	sp, r6, fp, lsl r1
    174c:			; <UNDEFINED> instruction: 0x87f0e8bd
    1750:	andcs	r4, r5, #294912	; 0x48000
    1754:	ldrbtmi	r2, [r9], #-0
    1758:	b	fe53f75c <progname@@Base+0xfe52b718>
    175c:			; <UNDEFINED> instruction: 0xf8d99a05
    1760:	addsmi	r3, sl, #0
    1764:	tstle	ip, r1, lsl #12
    1768:	andcs	r4, r1, r2, asr r6
    176c:	pop	{r1, r2, ip, sp, pc}
    1770:			; <UNDEFINED> instruction: 0xf7ff47f0
    1774:			; <UNDEFINED> instruction: 0x4650bb35
    1778:	b	fe8bf77c <progname@@Base+0xfe8ab738>
    177c:			; <UNDEFINED> instruction: 0xf7ff2001
    1780:			; <UNDEFINED> instruction: 0xf7ffeb00
    1784:	svclt	0x0000ea8c
    1788:	andeq	r2, r1, ip, lsl #16
    178c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1790:	strdeq	r1, [r0], -r8
    1794:	ldrdeq	r1, [r0], -r6
    1798:	andeq	r2, r1, r6, ror #17
    179c:	andeq	r1, r0, sl, lsr #21
    17a0:	svcmi	0x00f0e92d
    17a4:	mcrrmi	6, 1, r4, r1, cr15
    17a8:	stclmi	0, cr11, [r1, #-556]	; 0xfffffdd4
    17ac:	ldrbtmi	r4, [ip], #-1550	; 0xfffff9f2
    17b0:	stmdage	r7, {r0, r9, sl, lr}
    17b4:			; <UNDEFINED> instruction: 0x46234691
    17b8:	movwls	r5, #22883	; 0x5963
    17bc:	movwls	r6, #38939	; 0x981b
    17c0:	stc2	7, cr15, [r8, #-1020]!	; 0xfffffc04
    17c4:			; <UNDEFINED> instruction: 0x301cf8bd
    17c8:	svceq	0x0000f1b9
    17cc:	blls	2263d8 <progname@@Base+0x212394>
    17d0:	ldcle	3, cr9, [r6, #-8]!
    17d4:	movwcs	lr, #6621	; 0x19dd
    17d8:	beq	3d91c <progname@@Base+0x298d8>
    17dc:	ldrsblt	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    17e0:	streq	lr, [r2, #2819]	; 0xb03
    17e4:			; <UNDEFINED> instruction: 0xf8df4b34
    17e8:	ldrbtmi	r8, [fp], #212	; 0xd4
    17ec:	movwls	r4, #17531	; 0x447b
    17f0:	ldrbtmi	r4, [r8], #2867	; 0xb33
    17f4:	movwls	r4, #13435	; 0x347b
    17f8:	ldrbmi	r4, [r1], fp, asr #12
    17fc:			; <UNDEFINED> instruction: 0xf8db469a
    1800:	bcs	9878 <_IO_stdin_used@@Base+0x6890>
    1804:	blls	75cdc <progname@@Base+0x61c98>
    1808:	ldmdblt	fp, {r1, sl, fp, ip, pc}
    180c:	strcc	lr, [r4], #-16
    1810:	andle	r4, sp, r5, lsr #5
    1814:	strbmi	r8, [fp, #-2147]	; 0xfffff79d
    1818:			; <UNDEFINED> instruction: 0xf8d8d1f9
    181c:	stmdahi	r1!, {r2, r3, r4, ip, sp}
    1820:			; <UNDEFINED> instruction: 0x463ab9fb
    1824:	strcc	r4, [r4], #-1584	; 0xfffff9d0
    1828:	stc2l	0, cr15, [r8]
    182c:	mvnsle	r4, r5, lsr #5
    1830:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    1834:	tstcs	r0, sl, lsr r6
    1838:			; <UNDEFINED> instruction: 0xf0004630
    183c:	strbmi	pc, [sl, #3445]	; 0xd75	; <UNPREDICTABLE>
    1840:	blmi	835fbc <progname@@Base+0x821f78>
    1844:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1848:	blmi	7eff5c <progname@@Base+0x7dbf18>
    184c:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1850:	blls	16ff64 <progname@@Base+0x15bf20>
    1854:	ldmdavs	fp, {r0, r3, r9, fp, ip, pc}
    1858:			; <UNDEFINED> instruction: 0xd125429a
    185c:	pop	{r0, r1, r3, ip, sp, pc}
    1860:			; <UNDEFINED> instruction: 0x460a8ff0
    1864:	stmdbls	r3, {r0, sp}
    1868:	b	fef3f86c <progname@@Base+0xfef2b828>
    186c:	ldrb	r8, [r8, r1, lsr #16]
    1870:	stmdbls	r4, {r1, r3, r6, r9, sl, lr}
    1874:			; <UNDEFINED> instruction: 0xf7ff2001
    1878:			; <UNDEFINED> instruction: 0xe7c4eab6
    187c:			; <UNDEFINED> instruction: 0xf7ff200a
    1880:	strb	lr, [r2, sl, lsr #21]!
    1884:	andcs	r4, r5, #278528	; 0x44000
    1888:	ldrbtmi	r2, [r9], #-0
    188c:	ldmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1890:	bls	2684ac <progname@@Base+0x254468>
    1894:	addsmi	r6, sl, #1769472	; 0x1b0000
    1898:	tstle	r5, r1, lsl #12
    189c:	andlt	r2, fp, r1
    18a0:	svcmi	0x00f0e8bd
    18a4:	blt	fe73f8a8 <progname@@Base+0xfe72b864>
    18a8:	ldmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    18ac:	andeq	r2, r1, sl, lsr r7
    18b0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    18b4:	andeq	r2, r1, r6, lsr r8
    18b8:			; <UNDEFINED> instruction: 0x00001ab8
    18bc:	andeq	r2, r1, lr, lsr #16
    18c0:	andeq	r1, r0, r0, asr #21
    18c4:	ldrdeq	r2, [r1], -ip
    18c8:	ldrdeq	r2, [r1], -r4
    18cc:	andeq	r1, r0, r2, lsr sl
    18d0:	tstcs	r2, r0, lsl r5
    18d4:			; <UNDEFINED> instruction: 0xf7ff4604
    18d8:	stmdacs	r0, {r3, r6, r9, fp, sp, lr, pc}
    18dc:	vldrlt	d13, [r0, #-0]
    18e0:	strtmi	r2, [r0], -r1, lsl #2
    18e4:	b	103f8e8 <progname@@Base+0x102b8a4>
    18e8:	ble	ffe0b8f0 <progname@@Base+0xffdf78ac>
    18ec:	tstcs	r0, r0, lsr #12
    18f0:	b	ebf8f4 <progname@@Base+0xeab8b0>
    18f4:	rscvc	lr, r0, r0, asr #20
    18f8:	svclt	0x0000bd10
    18fc:	tstcs	r0, r4, lsl fp
    1900:	ldrbtmi	r4, [fp], #-2580	; 0xfffff5ec
    1904:	addlt	fp, r3, r0, lsr r5
    1908:			; <UNDEFINED> instruction: 0x4605589c
    190c:	andne	pc, r3, sp, lsl #17
    1910:	movwls	r6, #6179	; 0x1823
    1914:	b	fe73f918 <progname@@Base+0xfe72b8d4>
    1918:	andcs	fp, r0, r0, lsr r9
    191c:	stmdavs	r3!, {r0, r9, fp, ip, pc}
    1920:			; <UNDEFINED> instruction: 0xd112429a
    1924:	ldclt	0, cr11, [r0, #-12]!
    1928:			; <UNDEFINED> instruction: 0xf10d4628
    192c:			; <UNDEFINED> instruction: 0xf6440203
    1930:			; <UNDEFINED> instruction: 0xf7ff3133
    1934:	stmdacs	r0, {r3, r4, r6, r7, r8, fp, sp, lr, pc}
    1938:			; <UNDEFINED> instruction: 0xf89dd1ef
    193c:	stmdacc	r1, {r0, r1}
    1940:	svclt	0x008c2801
    1944:	andcs	r2, r1, r0
    1948:			; <UNDEFINED> instruction: 0xf7ffe7e8
    194c:	svclt	0x0000e9a8
    1950:	andeq	r2, r1, r6, ror #11
    1954:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1958:	mcrmi	5, 1, fp, cr9, cr0, {3}
    195c:	hvclt	33870	; 0x844e
    1960:			; <UNDEFINED> instruction: 0xf7ff4605
    1964:	mcrne	15, 0, pc, cr4, cr5, {5}	; <UNPREDICTABLE>
    1968:			; <UNDEFINED> instruction: 0xf7ffdb38
    196c:	orrslt	pc, r0, #796	; 0x31c
    1970:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    1974:	stmdami	r4!, {r0, r1, r5, r8, sl, fp, lr}
    1978:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
    197c:	and	r3, r2, r4, lsl #10
    1980:	bleq	13fadc <progname@@Base+0x12ba98>
    1984:			; <UNDEFINED> instruction: 0xf7ffb170
    1988:	cdpne	15, 0, cr15, cr4, cr3, {5}
    198c:			; <UNDEFINED> instruction: 0xf7ffdbf8
    1990:	stmdacs	r0, {r0, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    1994:	strtmi	sp, [r0], -ip, ror #3
    1998:	b	1b3f99c <progname@@Base+0x1b2b958>
    199c:	bleq	13faf8 <progname@@Base+0x12bab4>
    19a0:	mvnsle	r2, r0, lsl #16
    19a4:	strtmi	r4, [r0], -r4, lsl #12
    19a8:			; <UNDEFINED> instruction: 0xffa8f7ff
    19ac:	bicsle	r2, pc, r0, lsl #16
    19b0:	cfstrscs	mvf3, [r3], {1}
    19b4:	blmi	576198 <progname@@Base+0x562154>
    19b8:	ldmdbmi	r5, {r0, r2, r9, sp}
    19bc:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    19c0:			; <UNDEFINED> instruction: 0xf7ff681c
    19c4:	tstcs	r1, r0, ror #18
    19c8:	strtmi	r4, [r0], -r2, lsl #12
    19cc:	b	43f9d0 <progname@@Base+0x42b98c>
    19d0:			; <UNDEFINED> instruction: 0xf7ff2001
    19d4:			; <UNDEFINED> instruction: 0x4620e9d6
    19d8:	b	133f9dc <progname@@Base+0x132b998>
    19dc:	andcs	r4, r5, #11264	; 0x2c00
    19e0:	andcs	r4, r0, ip, lsl #18
    19e4:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    19e8:			; <UNDEFINED> instruction: 0xf7ff681c
    19ec:	strtmi	lr, [fp], -ip, asr #18
    19f0:	strmi	r2, [r2], -r1, lsl #2
    19f4:			; <UNDEFINED> instruction: 0xf7ff4620
    19f8:	strdcs	lr, [r1], -ip
    19fc:	stmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a00:	andeq	r2, r1, ip, lsl #11
    1a04:	andeq	r2, r1, r4, asr r4
    1a08:	andeq	r1, r0, sl, lsl #19
    1a0c:	strdeq	r0, [r0], -ip
    1a10:	andeq	r1, r0, sl, ror #18
    1a14:	andeq	r1, r0, lr, lsr #18
    1a18:	svcmi	0x00f0e92d
    1a1c:			; <UNDEFINED> instruction: 0xf8dfb089
    1a20:	mvfgesp	f0, #0.0
    1a24:			; <UNDEFINED> instruction: 0xf10d4a49
    1a28:	stmdbmi	r9, {r2, r3, r9, fp}^
    1a2c:	ldrbtmi	r4, [sl], #-1272	; 0xfffffb08
    1a30:	stclmi	6, cr4, [r8, #-204]	; 0xffffff34
    1a34:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    1a38:	andls	pc, r1, r8, asr r8	; <UNPREDICTABLE>
    1a3c:	ldrbtmi	ip, [sp], #-2567	; 0xfffff5f9
    1a40:	ldrdmi	pc, [r0], -r9
    1a44:	movwgt	r3, #13572	; 0x3504
    1a48:	andsvc	r4, sl, r3, asr #16
    1a4c:	strls	r2, [r7], #-768	; 0xfffffd00
    1a50:			; <UNDEFINED> instruction: 0xf8ad4478
    1a54:	and	r3, r2, r9, lsl r0
    1a58:	bleq	13fbb4 <progname@@Base+0x12bb70>
    1a5c:			; <UNDEFINED> instruction: 0xf7ffb1f8
    1a60:	mcrne	15, 0, pc, cr4, cr7, {1}	; <UNPREDICTABLE>
    1a64:			; <UNDEFINED> instruction: 0xf7ffdbf8
    1a68:	orrlt	pc, r8, r9, asr #30
    1a6c:			; <UNDEFINED> instruction: 0xf6444652
    1a70:	strtmi	r3, [r0], -r4, asr #2
    1a74:	ldmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1a78:	blle	24ba80 <progname@@Base+0x237a3c>
    1a7c:	blcs	e8690 <progname@@Base+0xd464c>
    1a80:	blcs	75bcc <progname@@Base+0x61b88>
    1a84:			; <UNDEFINED> instruction: 0xf1b7bf08
    1a88:	svclt	0x00083fff
    1a8c:	rscle	r4, r3, r7, lsr #12
    1a90:			; <UNDEFINED> instruction: 0xf7ff4620
    1a94:			; <UNDEFINED> instruction: 0xf855e9f0
    1a98:	stmdacs	r0, {r2, r8, r9, fp}
    1a9c:			; <UNDEFINED> instruction: 0xf8dfd1df
    1aa0:			; <UNDEFINED> instruction: 0xf10db0bc
    1aa4:	strcs	r0, [r1, #-2584]	; 0xfffff5e8
    1aa8:	strd	r4, [r2], -fp
    1aac:	cfstr32cs	mvfx3, [sp, #-4]
    1ab0:	movwcs	sp, #12327	; 0x3027
    1ab4:	ldrmi	r2, [r9], -r1, lsl #4
    1ab8:	strlt	lr, [r0, #-2509]	; 0xfffff633
    1abc:			; <UNDEFINED> instruction: 0xf7ff4650
    1ac0:	ldrtmi	lr, [r0], -r6, ror #19
    1ac4:			; <UNDEFINED> instruction: 0xff04f7ff
    1ac8:	blle	ffbc92e0 <progname@@Base+0xffbb529c>
    1acc:			; <UNDEFINED> instruction: 0xff16f7ff
    1ad0:	bge	ee0f8 <progname@@Base+0xda0b4>
    1ad4:	cmpcc	r4, r4, asr #12	; <UNPREDICTABLE>
    1ad8:			; <UNDEFINED> instruction: 0xf7ff4620
    1adc:	stmdacs	r0, {r2, r8, fp, sp, lr, pc}
    1ae0:	blls	f870c <progname@@Base+0xe46c8>
    1ae4:	andsle	r2, lr, r3, lsl #22
    1ae8:	svclt	0x00082b01
    1aec:	svccc	0x00fff1b7
    1af0:	strtmi	fp, [r7], -r8, lsl #30
    1af4:			; <UNDEFINED> instruction: 0x4620d0da
    1af8:			; <UNDEFINED> instruction: 0xf7ff3501
    1afc:	vstrcs.16	s28, [sp, #-376]	; 0xfffffe88	; <UNPREDICTABLE>
    1b00:	blmi	5f6264 <progname@@Base+0x5e2220>
    1b04:	ldmdbmi	r7, {r0, r2, r9, sp}
    1b08:			; <UNDEFINED> instruction: 0xf8582000
    1b0c:	ldrbtmi	r3, [r9], #-3
    1b10:			; <UNDEFINED> instruction: 0xf7ff681c
    1b14:			; <UNDEFINED> instruction: 0x2101e8b8
    1b18:	strtmi	r4, [r0], -r2, lsl #12
    1b1c:	stmdb	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b20:			; <UNDEFINED> instruction: 0xf7ff2001
    1b24:			; <UNDEFINED> instruction: 0x1c7be92e
    1b28:	bls	1f5f50 <progname@@Base+0x1e1f0c>
    1b2c:			; <UNDEFINED> instruction: 0xf8d94620
    1b30:	addsmi	r3, sl, #0
    1b34:	andlt	sp, r9, r6, lsl #2
    1b38:	svchi	0x00f0e8bd
    1b3c:			; <UNDEFINED> instruction: 0xf7ff4638
    1b40:			; <UNDEFINED> instruction: 0xe7f2e99a
    1b44:	stmia	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b48:			; <UNDEFINED> instruction: 0x000124bc
    1b4c:	andeq	r1, r0, sl, asr #17
    1b50:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1b54:	andeq	r2, r1, lr, lsl #7
    1b58:			; <UNDEFINED> instruction: 0x000018b4
    1b5c:			; <UNDEFINED> instruction: 0x000018bc
    1b60:	strdeq	r0, [r0], -ip
    1b64:	andeq	r1, r0, sl, lsl r8
    1b68:	andcs	r4, r5, #2816	; 0xb00
    1b6c:	ldrbtmi	fp, [ip], #-1288	; 0xfffffaf8
    1b70:	andcs	r4, r0, sl, lsl #22
    1b74:	stmiapl	r3!, {r1, r3, r8, fp, lr}^
    1b78:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    1b7c:	stm	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b80:	tstcs	r1, r8, lsl #22
    1b84:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    1b88:	strtmi	r4, [r8], -r2, lsl #12
    1b8c:	ldmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b90:			; <UNDEFINED> instruction: 0xf7ff2047
    1b94:	svclt	0x0000e8f6
    1b98:	andeq	r2, r1, sl, ror r3
    1b9c:	strdeq	r0, [r0], -ip
    1ba0:	andeq	r1, r0, r4, lsr #16
    1ba4:	andeq	r0, r0, ip, ror #1
    1ba8:			; <UNDEFINED> instruction: 0xf7ffb508
    1bac:			; <UNDEFINED> instruction: 0xb100e8ba
    1bb0:			; <UNDEFINED> instruction: 0xf7ffbd08
    1bb4:	svclt	0x0000ffd9
    1bb8:			; <UNDEFINED> instruction: 0xf7ffb508
    1bbc:	tstlt	r0, r6, ror r8
    1bc0:			; <UNDEFINED> instruction: 0xf7ffbd08
    1bc4:	svclt	0x0000ffd1
    1bc8:			; <UNDEFINED> instruction: 0xf7ffb508
    1bcc:	tstlt	r0, r2, ror #16
    1bd0:			; <UNDEFINED> instruction: 0xf7ffbd08
    1bd4:	svclt	0x0000ffc9
    1bd8:			; <UNDEFINED> instruction: 0xf7ffb508
    1bdc:	tstlt	r0, lr, asr #16
    1be0:			; <UNDEFINED> instruction: 0xf7ffbd08
    1be4:	svclt	0x0000ffc1
    1be8:	strlt	fp, [r8, #-288]	; 0xfffffee0
    1bec:	ldmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1bf0:	stclt	0, cr2, [r8, #-0]
    1bf4:	ldrbmi	r2, [r0, -r0]!
    1bf8:	tstcs	r1, lr, lsl #8
    1bfc:	ldrblt	r4, [r0, #2844]!	; 0xb1c
    1c00:	cfldrsmi	mvf4, [ip, #-492]	; 0xfffffe14
    1c04:	bge	26de1c <progname@@Base+0x259dd8>
    1c08:			; <UNDEFINED> instruction: 0x46064c1b
    1c0c:	ldmdbpl	sp, {r0, r1, r3, r4, fp, lr}^
    1c10:	blvc	13fd60 <progname@@Base+0x12bd1c>
    1c14:	ldrdgt	pc, [r0], -r5
    1c18:	bmi	666428 <progname@@Base+0x6523e4>
    1c1c:	andgt	pc, ip, sp, asr #17
    1c20:	ldrbtmi	r5, [sl], #-2332	; 0xfffff6e4
    1c24:	ldmdapl	ip, {r0, sl, ip, pc}
    1c28:	stmdavs	r0!, {r0, r8, r9, fp, ip, pc}
    1c2c:			; <UNDEFINED> instruction: 0xf7ff681b
    1c30:	ldrtmi	lr, [sl], -r0, ror #17
    1c34:	tstcs	r1, r0, lsr #16
    1c38:			; <UNDEFINED> instruction: 0xf7ff9b02
    1c3c:	cdpcs	8, 0, cr14, cr0, cr4, {4}
    1c40:	ldrtmi	sp, [r0], -sl, lsl #26
    1c44:			; <UNDEFINED> instruction: 0xf7ff6824
    1c48:	bmi	3bbe30 <progname@@Base+0x3a7dec>
    1c4c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    1c50:	strtmi	r4, [r0], -r3, lsl #12
    1c54:	stmia	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c58:	stmdavs	fp!, {r0, r1, r9, fp, ip, pc}
    1c5c:			; <UNDEFINED> instruction: 0xd104429a
    1c60:	pop	{r2, ip, sp, pc}
    1c64:	strdlt	r4, [r3], -r0
    1c68:			; <UNDEFINED> instruction: 0xf7ff4770
    1c6c:	svclt	0x0000e818
    1c70:	andeq	r2, r1, r8, ror #5
    1c74:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1c78:	andeq	r0, r0, ip, ror #1
    1c7c:	strdeq	r0, [r0], -ip
    1c80:	andeq	r1, r0, lr, lsl #15
    1c84:	andeq	r1, r0, sl, ror #14
    1c88:	strmi	fp, [r6], -ip, lsl #8
    1c8c:			; <UNDEFINED> instruction: 0x460d4b19
    1c90:	addlt	fp, r4, r0, lsl #11
    1c94:	ldrbtmi	r4, [fp], #-2584	; 0xfffff5e8
    1c98:	ldfeqd	f7, [r8], {13}
    1c9c:	ldmdami	r8, {r0, r1, r2, r4, sl, fp, lr}
    1ca0:	ldmpl	sl, {r0, r8, sp}
    1ca4:	blvc	13fe1c <progname@@Base+0x12bdd8>
    1ca8:	andgt	pc, r8, sp, asr #17
    1cac:	ldrdgt	pc, [r0], -r2
    1cb0:			; <UNDEFINED> instruction: 0xf8cd4a14
    1cb4:	ldrbtmi	ip, [sl], #-12
    1cb8:	strls	r5, [r1], #-2332	; 0xfffff6e4
    1cbc:	blls	57d34 <progname@@Base+0x43cf0>
    1cc0:	ldmdavs	fp, {r5, fp, sp, lr}
    1cc4:	ldm	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1cc8:	stmdavs	r0!, {r1, r3, r4, r5, r9, sl, lr}
    1ccc:	blls	8a0d8 <progname@@Base+0x76094>
    1cd0:	ldmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1cd4:	stcle	13, cr2, [sl, #-0]
    1cd8:	stmdavs	r4!, {r3, r5, r9, sl, lr}
    1cdc:	stmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ce0:	tstcs	r1, r9, lsl #20
    1ce4:			; <UNDEFINED> instruction: 0x4603447a
    1ce8:			; <UNDEFINED> instruction: 0xf7ff4620
    1cec:	ldrtmi	lr, [r0], -r2, lsl #17
    1cf0:	stmda	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1cf4:	andeq	r2, r1, r2, asr r2
    1cf8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1cfc:	andeq	r0, r0, ip, ror #1
    1d00:	strdeq	r0, [r0], -ip
    1d04:	strdeq	r1, [r0], -sl
    1d08:	ldrdeq	r1, [r0], -r4
    1d0c:	svcmi	0x00f0e92d
    1d10:			; <UNDEFINED> instruction: 0xf8dfb097
    1d14:	strmi	r4, [pc], -r4, lsr #9
    1d18:			; <UNDEFINED> instruction: 0xf8df4698
    1d1c:	ldmib	sp, {r5, r7, sl, ip}^
    1d20:	ldrbtmi	fp, [ip], #-800	; 0xfffffce0
    1d24:	strls	r4, [r9], #-1682	; 0xfffff96e
    1d28:	movwls	r9, #18978	; 0x4a22
    1d2c:	andls	r5, r6, #6488064	; 0x630000
    1d30:	movwls	r9, #35364	; 0x8a24
    1d34:	andls	r6, r7, #1769472	; 0x1b0000
    1d38:	stmdacs	r0, {r0, r2, r4, r8, r9, ip, pc}
    1d3c:	rscshi	pc, r5, r0
    1d40:	vst1.8	{d20-d22}, [pc], r6
    1d44:			; <UNDEFINED> instruction: 0xf7ff4080
    1d48:	strcs	pc, [r0], #-3887	; 0xfffff0d1
    1d4c:	stmibmi	r0, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}
    1d50:	bl	fea5356c <progname@@Base+0xfea3f528>
    1d54:	stmdbne	r8!, {r2, r9}
    1d58:	tstcs	r1, r3, lsr r6
    1d5c:	svc	0x00d4f7fe
    1d60:	ldrtmi	r4, [r0], -r4, lsl #8
    1d64:	svc	0x0082f7fe
    1d68:			; <UNDEFINED> instruction: 0xf0402800
    1d6c:	ldrtmi	r8, [r0], -lr, asr #3
    1d70:	stmda	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d74:	strmi	fp, [r1, #2376]!	; 0x948
    1d78:	b	13f812c <progname@@Base+0x13e40e8>
    1d7c:	strtmi	r0, [r8], -r9, asr #18
    1d80:			; <UNDEFINED> instruction: 0xf7ff4649
    1d84:			; <UNDEFINED> instruction: 0x4605ff19
    1d88:	smlattlt	r7, r3, r7, lr
    1d8c:			; <UNDEFINED> instruction: 0xf1ba603d
    1d90:	andle	r0, r1, r0, lsl #30
    1d94:	andmi	pc, r0, sl, asr #17
    1d98:			; <UNDEFINED> instruction: 0xf2402c03
    1d9c:	stmdavc	fp!, {r0, r1, r3, r4, r5, r7, pc}
    1da0:			; <UNDEFINED> instruction: 0xf0002b36
    1da4:	ldfcsd	f0, [pc], {97}	; 0x61
    1da8:	adcshi	pc, r4, r0, asr #4
    1dac:			; <UNDEFINED> instruction: 0xf0402b72
    1db0:	stmdavc	fp!, {r0, r4, r5, r7, pc}^
    1db4:			; <UNDEFINED> instruction: 0xf0402bb5
    1db8:	stmiavc	fp!, {r0, r2, r3, r5, r7, pc}
    1dbc:			; <UNDEFINED> instruction: 0xf0402b4a
    1dc0:	stmiavc	fp!, {r0, r3, r5, r7, pc}^
    1dc4:			; <UNDEFINED> instruction: 0xf0402b86
    1dc8:	stmdavs	r8!, {r0, r2, r5, r7, pc}
    1dcc:	ldfeqd	f7, [r4], #-52	; 0xffffffcc
    1dd0:	stmiavs	sl!, {r0, r3, r5, r6, fp, sp, lr}
    1dd4:	stmia	ip!, {r0, r1, r3, r5, r6, r7, fp, sp, lr}
    1dd8:	stmdbvs	r8!, {r0, r1, r2, r3}
    1ddc:	stmibvs	sl!, {r0, r3, r5, r6, r8, fp, sp, lr}
    1de0:	vmlsls.f16	s12, s29, s23	; <UNPREDICTABLE>
    1de4:	andeq	lr, pc, ip, lsr #17
    1de8:			; <UNDEFINED> instruction: 0xf0402e00
    1dec:			; <UNDEFINED> instruction: 0xf89d81cc
    1df0:			; <UNDEFINED> instruction: 0xf89d6049
    1df4:			; <UNDEFINED> instruction: 0xf89d103d
    1df8:			; <UNDEFINED> instruction: 0xf89d0048
    1dfc:			; <UNDEFINED> instruction: 0xf89d303c
    1e00:	bl	9f4c <_IO_stdin_used@@Base+0x6f64>
    1e04:			; <UNDEFINED> instruction: 0xf89d2006
    1e08:	bl	d9f08 <progname@@Base+0xc5ec4>
    1e0c:			; <UNDEFINED> instruction: 0xf89d2301
    1e10:			; <UNDEFINED> instruction: 0xf89d1050
    1e14:			; <UNDEFINED> instruction: 0xf89dc045
    1e18:	bl	65f48 <progname@@Base+0x51f04>
    1e1c:	bl	ca22c <progname@@Base+0xb61e8>
    1e20:			; <UNDEFINED> instruction: 0xf89d4306
    1e24:			; <UNDEFINED> instruction: 0xf89d2044
    1e28:			; <UNDEFINED> instruction: 0xf89d6046
    1e2c:	bl	b9f7c <progname@@Base+0xa5f38>
    1e30:	bl	a668 <_IO_stdin_used@@Base+0x7680>
    1e34:			; <UNDEFINED> instruction: 0xf89d4009
    1e38:	bl	a5f6c <progname@@Base+0x91f28>
    1e3c:			; <UNDEFINED> instruction: 0xf89d4206
    1e40:	bl	59f64 <progname@@Base+0x45f20>
    1e44:			; <UNDEFINED> instruction: 0xf89d410e
    1e48:			; <UNDEFINED> instruction: 0xf89dc053
    1e4c:	bl	39f50 <progname@@Base+0x25f0c>
    1e50:	bl	499e7c <progname@@Base+0x485e38>
    1e54:			; <UNDEFINED> instruction: 0xf89d6206
    1e58:	andls	r9, r5, #64	; 0x40
    1e5c:	tstvs	ip, r1, lsl #22
    1e60:	andcs	fp, r1, #24, 30	; 0x60
    1e64:	movwvs	lr, #60163	; 0xeb03
    1e68:	stmdbeq	r1, {r0, r3, ip, sp, lr, pc}
    1e6c:	andls	fp, r3, #24, 30	; 0x60
    1e70:	orrshi	pc, r7, r0
    1e74:			; <UNDEFINED> instruction: 0xf0002800
    1e78:	bls	1624e4 <progname@@Base+0x14e4a0>
    1e7c:			; <UNDEFINED> instruction: 0xf002fb00
    1e80:	adcsmi	r1, r4, #12976128	; 0xc60000
    1e84:	cmphi	r4, r0, asr #1	; <UNPREDICTABLE>
    1e88:	svclt	0x00181ba2
    1e8c:			; <UNDEFINED> instruction: 0xf1b92201
    1e90:	svclt	0x00180f00
    1e94:	bcs	a69c <_IO_stdin_used@@Base+0x76b4>
    1e98:	cmphi	sl, r0, asr #32	; <UNPREDICTABLE>
    1e9c:	svceq	0x0000f1b8
    1ea0:	svccs	0x0000bf18
    1ea4:	ldmdavs	sl!, {r1, r2, r3, r4, r8, r9, sl, fp, ip, sp, pc}
    1ea8:			; <UNDEFINED> instruction: 0xf8c8189b
    1eac:			; <UNDEFINED> instruction: 0xf1bb3000
    1eb0:	andle	r0, r1, r0, lsl #30
    1eb4:	andeq	pc, r0, fp, asr #17
    1eb8:	tstlt	fp, r6, lsl #22
    1ebc:	andsvs	r9, sl, r5, lsl #20
    1ec0:	tstlt	r3, r4, lsl #22
    1ec4:	blls	1d9f30 <progname@@Base+0x1c5eec>
    1ec8:	bls	8eeb1c <progname@@Base+0x8daad8>
    1ecc:	stmdaeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1ed0:	svcls	0x00079b05
    1ed4:	ldmdavs	r8!, {r0, r4, r6, r7, fp, ip}
    1ed8:			; <UNDEFINED> instruction: 0xf101fb08
    1edc:	mcr2	7, 3, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    1ee0:			; <UNDEFINED> instruction: 0xf1b96038
    1ee4:	teqle	sp, r0, lsl #30
    1ee8:	ldrtmi	r9, [ip], -r3, lsr #20
    1eec:	blx	22830a <progname@@Base+0x2142c6>
    1ef0:	strbmi	pc, [sl], -r2, lsl #16	; <UNPREDICTABLE>
    1ef4:	stmdavs	r0!, {sp, lr, pc}
    1ef8:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    1efc:	movweq	lr, #35584	; 0x8b00
    1f00:			; <UNDEFINED> instruction: 0xf8404589
    1f04:	addsvs	r2, sl, r8
    1f08:	stmdaeq	ip, {r3, r8, ip, sp, lr, pc}
    1f0c:	mvnsle	r6, #91	; 0x5b
    1f10:	and	r2, r1, r0
    1f14:	rscscc	pc, pc, pc, asr #32
    1f18:	bls	568b40 <progname@@Base+0x554afc>
    1f1c:	addsmi	r6, sl, #1769472	; 0x1b0000
    1f20:	cmphi	r8, r0, asr #32	; <UNPREDICTABLE>
    1f24:	pop	{r0, r1, r2, r4, ip, sp, pc}
    1f28:			; <UNDEFINED> instruction: 0xf1ba8ff0
    1f2c:	svclt	0x00180f00
    1f30:	svclt	0x001c2f00
    1f34:	ldrdmi	pc, [r0], -sl
    1f38:			; <UNDEFINED> instruction: 0xf47f683d
    1f3c:	stmibmi	r0!, {r0, r2, r3, r5, r8, r9, sl, fp, sp, pc}
    1f40:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1f44:	mrc	7, 4, APSR_nzcv, cr14, cr14, {7}
    1f48:	blmi	fe7a8f74 <progname@@Base+0xfe794f30>
    1f4c:	bmi	fe78a358 <progname@@Base+0xfe776314>
    1f50:	stmiapl	r4!, {r1, r5, r7, fp, ip, lr}^
    1f54:			; <UNDEFINED> instruction: 0x46026813
    1f58:			; <UNDEFINED> instruction: 0xf7fe6820
    1f5c:	subcs	lr, r6, sl, asr #30
    1f60:	svc	0x000ef7fe
    1f64:	strtmi	r9, [ip], #-2851	; 0xfffff4dd
    1f68:	strls	r2, [r6, -r0, lsl #14]
    1f6c:	vqrdmulh.s<illegal width 8>	d15, d3, d8
    1f70:	stmibne	fp!, {r2, r8, r9, ip, pc}
    1f74:	bls	126ba8 <progname@@Base+0x112b64>
    1f78:			; <UNDEFINED> instruction: 0xf64f2500
    1f7c:	stmne	r6, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip, sp, lr}
    1f80:	stmib	r6, {r0, r1, r2, r7, ip, lr}^
    1f84:	addsmi	r6, ip, #262144	; 0x40000
    1f88:	addhi	pc, r7, r0
    1f8c:	bcs	287a0 <progname@@Base+0x1475c>
    1f90:	mrrcne	0, 4, sp, sl, cr0
    1f94:	ldmdavc	r9, {r0, r1, r3, r9, ip, pc}
    1f98:	ldrshle	r2, [r0], #-159	; 0xffffff61
    1f9c:	strdle	r2, [fp], #-158	; 0xffffff62
    1fa0:	bne	ff86c7d8 <progname@@Base+0xff858794>
    1fa4:	movwls	sl, #47115	; 0xb80b
    1fa8:	blx	c3dfb2 <progname@@Base+0xc29f6e>
    1fac:	strmi	r9, [r2], ip, lsl #20
    1fb0:			; <UNDEFINED> instruction: 0xf0402a00
    1fb4:	stccs	0, cr8, [r1, #-536]	; 0xfffffde8
    1fb8:	ldmdavs	r3!, {r1, r2, r4, r8, sl, fp, ip, lr, pc}^
    1fbc:	ldrdlt	pc, [r8], -r3
    1fc0:	ldrmi	lr, [fp], r0
    1fc4:	ldrdcc	pc, [r0], -fp
    1fc8:	mvnsle	r2, r0, lsl #22
    1fcc:	ldrmi	r2, [r9], ip
    1fd0:	stc2l	7, cr15, [sl, #1020]!	; 0x3fc
    1fd4:	blt	7c6dc <progname@@Base+0x68698>
    1fd8:	andls	pc, r0, r0, asr #17
    1fdc:	andeq	pc, r0, fp, asr #17
    1fe0:	bls	2cf3ec <progname@@Base+0x2bb3a8>
    1fe4:	bfi	r4, r3, #12, #3
    1fe8:			; <UNDEFINED> instruction: 0xf7ff200c
    1fec:	pkhtbmi	pc, r3, sp, asr #27	; <UNPREDICTABLE>
    1ff0:			; <UNDEFINED> instruction: 0xf7ff200c
    1ff4:	ldmdavs	r3!, {r0, r3, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
    1ff8:	beq	7c700 <progname@@Base+0x686bc>
    1ffc:	stmib	fp, {r0, r1, r2, sp, lr}^
    2000:			; <UNDEFINED> instruction: 0xf8c33001
    2004:			; <UNDEFINED> instruction: 0xf8cbb000
    2008:			; <UNDEFINED> instruction: 0xf8c67000
    200c:	stccs	0, cr11, [r0, #-16]
    2010:	strb	sp, [r5, r7, ror #1]!
    2014:	bcs	48ba4 <progname@@Base+0x34b60>
    2018:	ldrmi	sp, [sl], -fp, ror #26
    201c:	tstls	fp, r9, asr ip
    2020:	blge	c0070 <progname@@Base+0xac02c>
    2024:	ldmdavc	fp, {r0, r1, r3, r9, ip, pc}^
    2028:	bcs	fc958 <progname@@Base+0xe8914>
    202c:	andle	r4, r6, r2, asr #11
    2030:	mvnsvc	pc, #82837504	; 0x4f00000
    2034:			; <UNDEFINED> instruction: 0xd1be459a
    2038:	ldrmi	r2, [r3], -r1, lsl #10
    203c:	stmdbls	r4, {r0, r1, r5, r7, r8, r9, sl, sp, lr, pc}
    2040:	tstcc	ip, r6, lsl #22
    2044:	stmdbls	r5, {r2, r8, ip, pc}
    2048:	movwls	r3, #25345	; 0x6301
    204c:	andle	r4, r3, #-1342177272	; 0xb0000008
    2050:	bls	1d38a4 <progname@@Base+0x1bf860>
    2054:	usada8	lr, r0, r8, r6
    2058:			; <UNDEFINED> instruction: 0xf43f4294
    205c:	ldmdbmi	fp, {r0, r3, r4, r6, r8, r9, sl, fp, sp, pc}^
    2060:	andcs	r2, r0, r5, lsl #4
    2064:	sub	r4, r8, r9, ror r4
    2068:	blcs	12021c <progname@@Base+0x10c1d8>
    206c:	svcge	0x0052f47f
    2070:	mulls	r2, r5, r8
    2074:	svceq	0x0005f1b9
    2078:			; <UNDEFINED> instruction: 0xf019d86f
    207c:	stmiavc	r8!, {r0, r8, r9, sl, fp}^
    2080:	stmdbeq	r6, {r0, r3, ip, sp, lr, pc}
    2084:	tsteq	r8, pc, asr #32	; <UNPREDICTABLE>
    2088:			; <UNDEFINED> instruction: 0xf44fbf14
    208c:	vst1.8	{d23-d26}, [pc], r0
    2090:	andls	r7, r5, #128, 4
    2094:	andls	r2, r3, #0, 4
    2098:	stmdbmi	sp, {r2, r3, r5, r6, r7, r9, sl, sp, lr, pc}^
    209c:	andcs	r2, r0, r5, lsl #4
    20a0:			; <UNDEFINED> instruction: 0xf7fe4479
    20a4:	bmi	123d86c <progname@@Base+0x1229828>
    20a8:	tstcs	r1, r9, lsl #24
    20ac:	stmiapl	r2!, {r0, r2, r6, r8, r9, fp, lr}
    20b0:	ldmdavs	r3, {r2, r5, r6, r7, fp, ip, lr}
    20b4:	stmdavs	r0!, {r1, r9, sl, lr}
    20b8:	mrc	7, 4, APSR_nzcv, cr10, cr14, {7}
    20bc:			; <UNDEFINED> instruction: 0xf7fe2041
    20c0:	ldcne	14, cr14, [r3], {96}	; 0x60
    20c4:	andcc	sp, r1, #45	; 0x2d
    20c8:	stmdbmi	r2, {r2, r5, ip, lr, pc}^
    20cc:	andcs	r2, r0, r5, lsl #4
    20d0:			; <UNDEFINED> instruction: 0xf7fe4479
    20d4:			; <UNDEFINED> instruction: 0x4602edd8
    20d8:	stmdals	r9, {r1, r3, r4, r5, r8, r9, fp, lr}
    20dc:	ldfmis	f2, [sl], #-4
    20e0:	stmiapl	r0, {r2, r8, fp, ip, lr}^
    20e4:	stmdavs	r0, {r0, r1, r5, fp, sp, lr}
    20e8:	mcr	7, 4, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    20ec:			; <UNDEFINED> instruction: 0xf7fe2041
    20f0:	ldmdbmi	r9!, {r3, r6, r9, sl, fp, sp, lr, pc}
    20f4:	stmdals	r3, {r0, r2, r9, sp}
    20f8:			; <UNDEFINED> instruction: 0xf7fe4479
    20fc:	bmi	cbd814 <progname@@Base+0xca97d0>
    2100:	tstcs	r1, r9, lsl #24
    2104:	stmiapl	r2!, {r0, r1, r2, r3, r5, r8, r9, fp, lr}
    2108:	ldmdbmi	r4!, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    210c:	andcs	r2, r0, r5, lsl #4
    2110:			; <UNDEFINED> instruction: 0xe7f24479
    2114:	andcs	r4, r5, #819200	; 0xc8000
    2118:	ldrbtmi	r2, [r9], #-0
    211c:	ldc	7, cr15, [r2, #1016]!	; 0x3f8
    2120:	ldmdbmi	r0!, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    2124:	andcs	r2, r0, r5, lsl #4
    2128:			; <UNDEFINED> instruction: 0xf7fe4479
    212c:	ldrb	lr, [r2, ip, lsr #27]
    2130:	andcs	r4, r5, #737280	; 0xb4000
    2134:	ldrbtmi	r2, [r9], #-0
    2138:	stc	7, cr15, [r4, #1016]!	; 0x3f8
    213c:	blmi	869568 <progname@@Base+0x855524>
    2140:	bmi	84a54c <progname@@Base+0x836508>
    2144:	stmiapl	sp!, {r1, r3, r5, r7, fp, ip, lr}^
    2148:	ldmdavs	r3, {sl, ip, pc}
    214c:	stmdavs	r8!, {r1, r9, sl, lr}
    2150:	mcr	7, 2, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    2154:			; <UNDEFINED> instruction: 0xf7fe2041
    2158:	stmdbmi	r4!, {r2, r4, r9, sl, fp, sp, lr, pc}
    215c:	andcs	r2, r0, r5, lsl #4
    2160:			; <UNDEFINED> instruction: 0xf7fe4479
    2164:	stcls	13, cr14, [r9], {144}	; 0x90
    2168:	tstcs	r1, r7, lsl sl
    216c:	stmiavc	sp!, {r0, r2, r4, r8, r9, fp, lr}
    2170:	stmiapl	r4!, {r1, r5, r7, fp, ip, lr}^
    2174:	ldmdavs	r3, {r8, sl, ip, pc}
    2178:	stmdavs	r0!, {r1, r9, sl, lr}
    217c:	mrc	7, 1, APSR_nzcv, cr8, cr14, {7}
    2180:			; <UNDEFINED> instruction: 0xf7fe2041
    2184:	ldmdbmi	sl, {r1, r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    2188:	andcs	r2, r0, r5, lsl #4
    218c:			; <UNDEFINED> instruction: 0xf7fe4479
    2190:	stcls	13, cr14, [r9], {122}	; 0x7a
    2194:	tstcs	r1, ip, lsl #20
    2198:	stmiapl	r2!, {r1, r3, r8, r9, fp, lr}
    219c:	strls	r5, [r0], -r4, ror #17
    21a0:	ldmdbmi	r4, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    21a4:	andcs	r4, r5, #16, 12	; 0x1000000
    21a8:			; <UNDEFINED> instruction: 0xe7a64479
    21ac:	andcs	r4, r5, #294912	; 0x48000
    21b0:			; <UNDEFINED> instruction: 0xe7a24479
    21b4:	ldcl	7, cr15, [r2, #-1016]!	; 0xfffffc08
    21b8:	andeq	r2, r1, r6, asr #3
    21bc:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    21c0:	muleq	r0, lr, r4
    21c4:	strdeq	r0, [r0], -ip
    21c8:	andeq	r0, r0, ip, ror #1
    21cc:	ldrdeq	r1, [r0], -r0
    21d0:	andeq	r1, r0, r0, lsl r4
    21d4:	andeq	r1, r0, ip, lsr #8
    21d8:	andeq	r1, r0, ip, lsl r4
    21dc:			; <UNDEFINED> instruction: 0x000012b0
    21e0:	ldrdeq	r1, [r0], -r2
    21e4:	andeq	r1, r0, r4, lsr #7
    21e8:	andeq	r1, r0, r2, asr r3
    21ec:	andeq	r1, r0, r0, lsr #5
    21f0:	muleq	r0, r8, r2
    21f4:	andeq	r1, r0, r0, lsr #5
    21f8:			; <UNDEFINED> instruction: 0x000012b8
    21fc:	mvnsmi	lr, #737280	; 0xb4000
    2200:	stclmi	6, cr4, [r1, #-12]
    2204:	stmdami	r1, {r0, r1, r2, r4, r9, sl, lr}^
    2208:	ldrbtmi	fp, [sp], #-133	; 0xffffff7b
    220c:	stmdapl	lr!, {r2, r3, r9, sl, fp, ip}
    2210:	andls	r6, r3, #3276800	; 0x320000
    2214:	rsclt	sp, r2, #96256	; 0x17800
    2218:	ldfcsp	f3, [pc], #-828	; 1ee4 <pclose@plt+0x104c>
    221c:	andcs	sp, r5, r2, lsr r8
    2220:	strmi	r2, [r0], r1, lsl #2
    2224:	andcs	pc, r9, sp, lsl #17
    2228:	andcs	sl, r1, #256	; 0x100
    222c:			; <UNDEFINED> instruction: 0xf7fe4420
    2230:	stmdacs	r1, {r2, r4, r6, r8, sl, fp, sp, lr, pc}
    2234:	cmple	pc, r1, lsl #13
    2238:	stmiapl	fp!, {r0, r2, r4, r5, r8, r9, fp, lr}^
    223c:	stmdblt	r3!, {r0, r1, r3, r4, fp, sp, lr}^
    2240:	ldmdavs	r3!, {r0, r1, r9, fp, ip, pc}
    2244:			; <UNDEFINED> instruction: 0xd143429a
    2248:	pop	{r0, r2, ip, sp, pc}
    224c:	strdcs	r8, [r4], -r0
    2250:	andmi	pc, r8, sp, lsr #17
    2254:	smlabbcs	r2, r0, r6, r4
    2258:	eorcs	lr, r8, r6, ror #15
    225c:	ldc	7, cr15, [sl, #1016]!	; 0x3f8
    2260:	svcmi	0x002cb387
    2264:			; <UNDEFINED> instruction: 0xf10d4444
    2268:	ldrbtmi	r0, [pc], #-1290	; 2270 <pclose@plt+0x13d8>
    226c:	blcs	802c4 <progname@@Base+0x6c280>
    2270:	andcs	r4, r1, r9, lsr r6
    2274:	ldc	7, cr15, [r6, #1016]!	; 0x3f8
    2278:	mvnsle	r4, r5, lsr #5
    227c:			; <UNDEFINED> instruction: 0xf7fe2029
    2280:	ldrb	lr, [sp, sl, lsr #27]
    2284:	andeq	pc, r9, sp, lsl #2
    2288:			; <UNDEFINED> instruction: 0xf04f213f
    228c:	and	r0, r0, r6, lsl #16
    2290:			; <UNDEFINED> instruction: 0xf0044690
    2294:	subne	r0, r9, pc, lsr r2
    2298:	bcc	fe004930 <progname@@Base+0xfdff08ec>
    229c:	stmdbcs	r1, {fp, ip, sp, lr, pc}
    22a0:	rscscc	pc, pc, #8, 2
    22a4:			; <UNDEFINED> instruction: 0x0c01ea34
    22a8:			; <UNDEFINED> instruction: 0xf1a8d1f2
    22ac:	bge	1042bc <progname@@Base+0xf0278>
    22b0:	cfstrscc	mvf4, [r2], {66}	; 0x42
    22b4:	strbeq	lr, [r1], #-2980	; 0xfffff45c
    22b8:			; <UNDEFINED> instruction: 0xf1c84640
    22bc:			; <UNDEFINED> instruction: 0xf8020106
    22c0:	ldr	r4, [r1, ip, lsl #24]!
    22c4:			; <UNDEFINED> instruction: 0x46484914
    22c8:			; <UNDEFINED> instruction: 0xf7fe4479
    22cc:	strb	lr, [r8, ip, lsl #27]
    22d0:	stcl	7, cr15, [r4], #1016	; 0x3f8
    22d4:	andcs	r4, r5, #17408	; 0x4400
    22d8:	andcs	r4, r0, r1, lsl r9
    22dc:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    22e0:			; <UNDEFINED> instruction: 0xf7fe681d
    22e4:			; <UNDEFINED> instruction: 0x4623ecd0
    22e8:	strmi	r2, [r2], -r1, lsl #2
    22ec:			; <UNDEFINED> instruction: 0xf7fe4628
    22f0:	andcs	lr, r1, r0, lsl #27
    22f4:	stcl	7, cr15, [r4, #-1016]	; 0xfffffc08
    22f8:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    22fc:	stcl	7, cr15, [r0], #1016	; 0x3f8
    2300:			; <UNDEFINED> instruction: 0xf7fe2001
    2304:	svclt	0x0000ed3e
    2308:	ldrdeq	r1, [r1], -lr
    230c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2310:	strdeq	r0, [r0], -r8
    2314:	andeq	r1, r0, r6, lsr #6
    2318:	andeq	r1, r0, r4, asr #5
    231c:	strdeq	r0, [r0], -ip
    2320:	andeq	r1, r0, sl, ror r2
    2324:	andeq	r1, r0, r2, lsl #5
    2328:			; <UNDEFINED> instruction: 0x4603b530
    232c:	addlt	r4, r3, sl, lsl ip
    2330:	ldrbtmi	r4, [ip], #-3354	; 0xfffff2e6
    2334:	stmdavs	r0!, {r2, r5, r6, r8, fp, ip, lr}
    2338:			; <UNDEFINED> instruction: 0xb1a29001
    233c:			; <UNDEFINED> instruction: 0xf04f2900
    2340:	ldrmi	r0, [r1], -r1, lsl #4
    2344:	andeq	pc, r2, sp, lsl #2
    2348:	ldrbcs	fp, [lr, #3860]!	; 0xf14
    234c:			; <UNDEFINED> instruction: 0xf88d25ff
    2350:			; <UNDEFINED> instruction: 0xf7fe5002
    2354:	stmdacs	r1, {r1, r6, r7, sl, fp, sp, lr, pc}
    2358:	bls	767bc <progname@@Base+0x62778>
    235c:	addsmi	r6, sl, #2293760	; 0x230000
    2360:	andlt	sp, r3, r1, lsl r1
    2364:			; <UNDEFINED> instruction: 0xf64fbd30
    2368:	andcs	r7, r1, #255	; 0xff
    236c:	ldrbvc	pc, [lr, #1615]!	; 0x64f	; <UNPREDICTABLE>
    2370:	svclt	0x00082900
    2374:	tstcs	r2, r5, lsl #12
    2378:	andeq	lr, r1, sp, lsl #22
    237c:	andpl	pc, r2, sp, lsr #17
    2380:	stc	7, cr15, [sl], #1016	; 0x3f8
    2384:			; <UNDEFINED> instruction: 0xf7fee7e7
    2388:	stmdami	r5, {r1, r3, r7, sl, fp, sp, lr, pc}
    238c:			; <UNDEFINED> instruction: 0xf7fe4478
    2390:	mulcs	r1, r8, ip
    2394:	ldcl	7, cr15, [r4], #1016	; 0x3f8
    2398:			; <UNDEFINED> instruction: 0x00011bb6
    239c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    23a0:	andeq	r1, r0, ip, lsl #4
    23a4:	mvnsmi	lr, sp, lsr #18
    23a8:	stfeqd	f7, [r7], {17}
    23ac:			; <UNDEFINED> instruction: 0xf1014e43
    23b0:	svcmi	0x0043040e
    23b4:	ldrbtmi	r4, [lr], #-1549	; 0xfffff9f3
    23b8:			; <UNDEFINED> instruction: 0xf5a34619
    23bc:	svclt	0x00587380
    23c0:	ldmibpl	r7!, {r2, r5, r6, r9, sl, lr}^
    23c4:	vld1.32	{d4-d6}, [r3 :64], r4
    23c8:	strmi	r7, [r3], -r0, lsl #5
    23cc:	bcs	2e5fc <progname@@Base+0x1a5b8>
    23d0:	stccs	15, cr11, [r8, #-32]	; 0xffffffe0
    23d4:	b	13dc4bc <progname@@Base+0x13c8478>
    23d8:			; <UNDEFINED> instruction: 0xf8dd04e4
    23dc:	svclt	0x00188040
    23e0:	blx	30abee <progname@@Base+0x2f6baa>
    23e4:			; <UNDEFINED> instruction: 0xf8ddf404
    23e8:	andls	lr, r9, r4, asr #32
    23ec:	andcs	fp, r0, #8, 30
    23f0:	andcs	sp, r2, #39	; 0x27
    23f4:	andcs	pc, r0, r8, asr #17
    23f8:	stmdaeq	r0!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    23fc:	andcs	r9, r1, #1073741825	; 0x40000001
    2400:	stmdage	r1, {r0, r6, r9, sl, lr}
    2404:	cdpeq	0, 0, cr15, cr1, cr14, {0}
    2408:	strcs	r9, [r0], #-1030	; 0xfffffbfa
    240c:	strgt	lr, [r7, #-2509]	; 0xfffff633
    2410:	ldrbpl	pc, [r2, #-587]!	; 0xfffffdb5	; <UNPREDICTABLE>
    2414:	ands	pc, r0, sp, lsl #17
    2418:	strbvs	pc, [sl, #-712]	; 0xfffffd38	; <UNPREDICTABLE>
    241c:	andhi	pc, ip, sp, asr #17
    2420:	strpl	lr, [r1], #-2509	; 0xfffff633
    2424:	andsmi	pc, r1, sp, lsl #17
    2428:	andsmi	pc, r2, sp, lsr #17
    242c:	mrrc	7, 15, pc, r4, cr14	; <UNPREDICTABLE>
    2430:	teqle	r2, r1, lsl #16
    2434:	ldmdavs	fp!, {r0, r3, r9, fp, ip, pc}
    2438:			; <UNDEFINED> instruction: 0xd12c429a
    243c:	pop	{r1, r3, ip, sp, pc}
    2440:			; <UNDEFINED> instruction: 0xf8d881f0
    2444:	stmdacs	r2, {}	; <UNPREDICTABLE>
    2448:			; <UNDEFINED> instruction: 0xf5b1d0d6
    244c:	vmax.f32	d23, d0, d0
    2450:			; <UNDEFINED> instruction: 0xf8ad4036
    2454:	svclt	0x00080004
    2458:			; <UNDEFINED> instruction: 0xf01e2201
    245c:			; <UNDEFINED> instruction: 0xf88d0f02
    2460:	tstle	r1, r6
    2464:	svceq	0x0001f01e
    2468:			; <UNDEFINED> instruction: 0xf89dbf1e
    246c:			; <UNDEFINED> instruction: 0xf0422006
    2470:			; <UNDEFINED> instruction: 0xf88d0202
    2474:	tstcs	r4, r6
    2478:	bl	34ac84 <progname@@Base+0x336c40>
    247c:			; <UNDEFINED> instruction: 0xf88d0001
    2480:			; <UNDEFINED> instruction: 0xf7fe4007
    2484:	ldrb	lr, [r3, sl, lsr #24]
    2488:	mulcs	r6, sp, r8
    248c:	andeq	pc, r4, #66	; 0x42
    2490:	andcs	pc, r6, sp, lsl #17
    2494:			; <UNDEFINED> instruction: 0xf7fee7ef
    2498:	blmi	2bd4a8 <progname@@Base+0x2a9464>
    249c:	stmdbmi	sl, {r0, r2, r9, sp}
    24a0:	ldmpl	r3!, {sp}^
    24a4:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    24a8:	bl	ffb404a8 <progname@@Base+0xffb2c464>
    24ac:	strmi	r2, [r2], -r1, lsl #2
    24b0:			; <UNDEFINED> instruction: 0xf7fe4620
    24b4:	umaalcs	lr, sl, lr, ip
    24b8:	stcl	7, cr15, [r2], #-1016	; 0xfffffc08
    24bc:	andeq	r1, r1, r2, lsr fp
    24c0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    24c4:	strdeq	r0, [r0], -ip
    24c8:	andeq	r1, r0, r4, lsl #2
    24cc:	ldrbmi	lr, [r0, sp, lsr #18]!
    24d0:	streq	pc, [lr], -r2, lsl #2
    24d4:	ldrmi	fp, [r5], -r2, lsl #1
    24d8:			; <UNDEFINED> instruction: 0xf8df3207
    24dc:	stflsd	f1, [ip], {36}	; 0x24
    24e0:	svclt	0x0058468a
    24e4:	ldrbtmi	r4, [r9], #1558	; 0x616
    24e8:			; <UNDEFINED> instruction: 0x460610f7
    24ec:	ldrdhi	pc, [r8], -sp	; <UNPREDICTABLE>
    24f0:			; <UNDEFINED> instruction: 0xf707fb03
    24f4:	subsle	r2, fp, r0, lsl #24
    24f8:	svceq	0x0000f1b8
    24fc:			; <UNDEFINED> instruction: 0x4622dd10
    2500:	stceq	0, cr15, [r0], {79}	; 0x4f
    2504:	teqlt	r1, r1, lsl r8
    2508:	smlabblt	r8, r8, r8, r6
    250c:	stmdblt	r8, {fp, sp, lr}^
    2510:	stmdbcs	r0, {r0, r3, fp, sp, lr}
    2514:			; <UNDEFINED> instruction: 0xf10cd1f8
    2518:	andcc	r0, ip, #256	; 0x100
    251c:	mvnsle	r4, r4, asr #11
    2520:	and	r2, r0, r1, lsl #4
    2524:	strtmi	r2, [r9], -r3, lsl #4
    2528:	stmdage	fp, {r0, r9, ip, pc}
    252c:	andls	r4, r0, sl, lsl r6
    2530:	ldrtmi	r4, [r0], -r3, asr #12
    2534:			; <UNDEFINED> instruction: 0xff36f7ff
    2538:			; <UNDEFINED> instruction: 0x46504639
    253c:			; <UNDEFINED> instruction: 0x46424633
    2540:			; <UNDEFINED> instruction: 0xf7fe9d0b
    2544:			; <UNDEFINED> instruction: 0xf1a5ebca
    2548:	blx	fed43958 <progname@@Base+0xfed2f914>
    254c:	stmdbeq	sp!, {r0, r2, r7, r8, sl, ip, sp, lr, pc}^
    2550:	cmple	r3, r0, asr #10
    2554:	svccc	0x00fff1b4
    2558:	eorle	r4, r5, r1, lsr #13
    255c:	svceq	0x0000f1b8
    2560:	movwcs	sp, #49186	; 0xc022
    2564:	stmdami	r8, {r0, r1, r8, r9, fp, ip, sp, lr, pc}
    2568:	ldrdvc	pc, [r0], -r9
    256c:	ldmvs	ip!, {r0, r1, r2, r3, r4, r7, r8, ip, sp, pc}
    2570:	stmdavs	r3!, {r2, r4, r5, r6, r8, ip, sp, pc}
    2574:	strtmi	fp, [sl], -r3, lsr #2
    2578:	ldrtmi	r2, [r0], -r1, lsl #2
    257c:	mrc2	7, 6, pc, cr4, cr15, {7}
    2580:	strtmi	r6, [sl], -r1, lsr #17
    2584:			; <UNDEFINED> instruction: 0xf7ff4630
    2588:	stmdavs	r4!, {r0, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    258c:	mvnsle	r2, r0, lsl #24
    2590:	svccs	0x0000683f
    2594:			; <UNDEFINED> instruction: 0xf109d1eb
    2598:	strtmi	r0, [sl], -ip, lsl #18
    259c:	ldrtmi	r2, [r0], -r0, lsl #2
    25a0:	mcr2	7, 6, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    25a4:	bicsle	r4, pc, r1, asr #11
    25a8:	andlt	r4, r2, r8, lsr #12
    25ac:			; <UNDEFINED> instruction: 0x87f0e8bd
    25b0:			; <UNDEFINED> instruction: 0x4629461a
    25b4:	strls	sl, [r1], #-2827	; 0xfffff4f5
    25b8:	strbmi	r9, [r3], -r0, lsl #6
    25bc:	mrc2	7, 7, pc, cr2, cr15, {7}
    25c0:			; <UNDEFINED> instruction: 0x46394633
    25c4:			; <UNDEFINED> instruction: 0x46424650
    25c8:			; <UNDEFINED> instruction: 0xf7fe9d0b
    25cc:			; <UNDEFINED> instruction: 0xf1a5eb86
    25d0:	blx	fed439e0 <progname@@Base+0xfed2f99c>
    25d4:	stmdbeq	sp!, {r0, r2, r7, r8, sl, ip, sp, lr, pc}^
    25d8:	rscle	r4, r5, r0, lsl #11
    25dc:	andcs	r4, r5, #9216	; 0x2400
    25e0:	andcs	r4, r0, r9, lsl #18
    25e4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    25e8:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    25ec:	bl	12c05ec <progname@@Base+0x12ac5a8>
    25f0:	strmi	r2, [r2], -r1, lsl #2
    25f4:			; <UNDEFINED> instruction: 0xf7fe4620
    25f8:	strdcs	lr, [sl], #-188	; 0xffffff44
    25fc:	bl	ff0405fc <progname@@Base+0xff02c5b8>
    2600:	andeq	r1, r1, r2, lsl #20
    2604:	strdeq	r0, [r0], -ip
    2608:	andeq	r0, r0, r0, ror #31
    260c:	ldrdgt	pc, [r0], -r0
    2610:			; <UNDEFINED> instruction: 0x4607b4f0
    2614:			; <UNDEFINED> instruction: 0xf8144664
    2618:	strteq	r5, [fp], -r1, lsl #22
    261c:	orrcs	sp, r0, #222298112	; 0xd400000
    2620:	subsne	r2, fp, r0, lsl #12
    2624:	b	4c97fc <progname@@Base+0x4b57b8>
    2628:	strtmi	r0, [r6], -r5
    262c:	stmdbcs	r0, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    2630:	addmi	fp, ip, #24, 30	; 0x60
    2634:	stccs	12, cr13, [r1], {45}	; 0x2d
    2638:			; <UNDEFINED> instruction: 0xf89cd022
    263c:	blcc	46648 <progname@@Base+0x32604>
    2640:			; <UNDEFINED> instruction: 0xf10c402b
    2644:			; <UNDEFINED> instruction: 0xf0010502
    2648:	cdpcs	6, 8, cr0, cr0, cr0, {6}
    264c:	strbtmi	sp, [r4], #-280	; 0xfffffee8
    2650:	teqeq	pc, r1	; <UNPREDICTABLE>
    2654:	b	10530f0 <progname@@Base+0x103f0ac>
    2658:	andle	r1, fp, r3, lsl #7
    265c:	blne	806b8 <progname@@Base+0x6c674>
    2660:	strbeq	pc, [r0], r1	; <UNPREDICTABLE>
    2664:	smlabble	fp, r0, lr, r2
    2668:			; <UNDEFINED> instruction: 0xf00142a5
    266c:	b	1042b70 <progname@@Base+0x102eb2c>
    2670:	mvnsle	r1, r3, lsl #7
    2674:	eorsvs	r4, ip, r8, lsl r6
    2678:	andsvs	r2, r3, r0, lsl #6
    267c:			; <UNDEFINED> instruction: 0x4770bcf0
    2680:	mvnscc	pc, #79	; 0x4f
    2684:	ldcllt	0, cr6, [r0], #76	; 0x4c
    2688:	stmdbcs	r0, {r4, r5, r6, r8, r9, sl, lr}
    268c:	strtmi	fp, [r8], -r8, lsr #31
    2690:			; <UNDEFINED> instruction: 0xf06fdaf1
    2694:	andcs	r0, r0, r1, lsl #6
    2698:	ldcllt	0, cr6, [r0], #76	; 0x4c
    269c:	svclt	0x00004770
    26a0:	strmi	fp, [sl], -r8, lsl #10
    26a4:	cmpcc	r0, r4, asr #12	; <UNPREDICTABLE>
    26a8:	bl	7406a8 <progname@@Base+0x72c664>
    26ac:	vstrlt.16	s22, [r8, #-0]	; <UNPREDICTABLE>
    26b0:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    26b4:	bl	1406b4 <progname@@Base+0x12c670>
    26b8:	rscscc	pc, pc, pc, asr #32
    26bc:	svclt	0x0000bd08
    26c0:	andeq	r0, r0, lr, lsr #30
    26c4:	strmi	fp, [sl], -r8, lsl #10
    26c8:	cmpcc	r1, r4, asr #12	; <UNPREDICTABLE>
    26cc:	bl	2c06cc <progname@@Base+0x2ac688>
    26d0:	vstrlt.16	s22, [r8, #-0]	; <UNPREDICTABLE>
    26d4:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    26d8:	b	ffcc06d8 <progname@@Base+0xffcac694>
    26dc:	rscscc	pc, pc, pc, asr #32
    26e0:	svclt	0x0000bd08
    26e4:	andeq	r0, r0, r6, lsl pc
    26e8:	strmi	fp, [sl], -r8, lsl #10
    26ec:	msrcc	(UNDEF: 105), r4
    26f0:	b	ffe406f0 <progname@@Base+0xffe2c6ac>
    26f4:	vstrlt.16	s22, [r8, #-0]	; <UNPREDICTABLE>
    26f8:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    26fc:	b	ff8406fc <progname@@Base+0xff82c6b8>
    2700:	rscscc	pc, pc, pc, asr #32
    2704:	svclt	0x0000bd08
    2708:	strdeq	r0, [r0], -lr
    270c:	strmi	fp, [sl], -r8, lsl #10
    2710:	msrcc	(UNDEF: 106), r4
    2714:	b	ff9c0714 <progname@@Base+0xff9ac6d0>
    2718:	vstrlt.16	s22, [r8, #-0]	; <UNPREDICTABLE>
    271c:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    2720:	b	ff3c0720 <progname@@Base+0xff3ac6dc>
    2724:	rscscc	pc, pc, pc, asr #32
    2728:	svclt	0x0000bd08
    272c:	andeq	r0, r0, sl, ror #29
    2730:	mvnsmi	lr, #737280	; 0xb4000
    2734:	ldcmi	0, cr11, [r6, #-540]!	; 0xfffffde4
    2738:	blmi	dad74c <progname@@Base+0xd99708>
    273c:	ldrbtmi	r4, [sp], #-1672	; 0xfffff978
    2740:			; <UNDEFINED> instruction: 0xf6444622
    2744:	strcs	r3, [r0, -r6, ror #2]
    2748:	strmi	r5, [r1], lr, ror #17
    274c:	andvc	pc, ip, sp, lsr #17
    2750:	ldmdavs	r3!, {r2, r8, r9, sl, ip, pc}
    2754:			; <UNDEFINED> instruction: 0xf7fe9305
    2758:	movtlt	lr, #35526	; 0x8ac6
    275c:	bl	bc075c <progname@@Base+0xbac718>
    2760:	blcs	31c774 <progname@@Base+0x308730>
    2764:			; <UNDEFINED> instruction: 0xf8bdd131
    2768:	cmnlt	r7, #12
    276c:			; <UNDEFINED> instruction: 0xf7fe00b8
    2770:	ldrdls	lr, [r4], -r8
    2774:	eorsle	r2, r6, r0, lsl #16
    2778:	strtmi	r4, [r2], -r8, asr #12
    277c:	msrcc	(UNDEF: 102), r4
    2780:	b	fec40780 <progname@@Base+0xfec2c73c>
    2784:			; <UNDEFINED> instruction: 0xf8bdbb40
    2788:	adcsmi	r3, fp, #12
    278c:	blmi	8b67d4 <progname@@Base+0x8a2790>
    2790:	stmdbmi	r2!, {r0, r2, r9, sp}
    2794:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    2798:			; <UNDEFINED> instruction: 0xf7fe681d
    279c:			; <UNDEFINED> instruction: 0xf8bdea74
    27a0:	ldrtmi	r2, [fp], -ip
    27a4:	andls	r2, r0, #1073741824	; 0x40000000
    27a8:	strtmi	r4, [r8], -r2, lsl #12
    27ac:	bl	8407ac <progname@@Base+0x82c768>
    27b0:	muleq	r3, r4, r8
    27b4:	stm	r8, {r8, r9, sp}
    27b8:	bls	1427cc <progname@@Base+0x12e788>
    27bc:	ldmdavs	r3!, {r3, r4, r9, sl, lr}
    27c0:			; <UNDEFINED> instruction: 0xd123429a
    27c4:	pop	{r0, r1, r2, ip, sp, pc}
    27c8:	ldmdami	r5, {r4, r5, r6, r7, r8, r9, pc}
    27cc:			; <UNDEFINED> instruction: 0xf7fe4478
    27d0:			; <UNDEFINED> instruction: 0xf04fea78
    27d4:	udf	#831	; 0x33f
    27d8:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
    27dc:	b	1c407dc <progname@@Base+0x1c2c798>
    27e0:	mvnscc	pc, #79	; 0x4f
    27e4:	blmi	33c790 <progname@@Base+0x32874c>
    27e8:	stmdbmi	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    27ec:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    27f0:			; <UNDEFINED> instruction: 0xf7fe681c
    27f4:	blmi	37d11c <progname@@Base+0x3690d8>
    27f8:	stmiapl	fp!, {r0, r8, sp}^
    27fc:			; <UNDEFINED> instruction: 0x4602681b
    2800:			; <UNDEFINED> instruction: 0xf7fe4620
    2804:			; <UNDEFINED> instruction: 0xf04feaf6
    2808:			; <UNDEFINED> instruction: 0xe7d633ff
    280c:	b	11c080c <progname@@Base+0x11ac7c8>
    2810:	andeq	r1, r1, sl, lsr #15
    2814:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2818:	strdeq	r0, [r0], -ip
    281c:	muleq	r0, lr, lr
    2820:	andeq	r0, r0, ip, asr #28
    2824:	andeq	r0, r0, lr, asr #28
    2828:	andeq	r0, r0, lr, lsr #23
    282c:	andeq	r0, r0, ip, ror #1
    2830:	push	{r0, r1, r2, r5, r8, r9, fp, lr}
    2834:			; <UNDEFINED> instruction: 0x460541f0
    2838:	ldrbtmi	r4, [fp], #-2086	; 0xfffff7da
    283c:	ldrmi	fp, [r6], -r4, lsl #1
    2840:	andhi	pc, r0, r3, asr r8	; <UNPREDICTABLE>
    2844:	ldrdcc	pc, [r0], -r8
    2848:	stmdbcs	r0, {r0, r1, r8, r9, ip, pc}
    284c:	stmdavs	r8, {r3, r4, r5, ip, lr, pc}
    2850:	stmhi	fp, {r0, r8, r9, sl, fp, sp, pc}
    2854:	adcshi	r9, fp, r1
    2858:	movwlt	lr, #57363	; 0xe013
    285c:			; <UNDEFINED> instruction: 0xf6444632
    2860:	strtmi	r3, [r8], -r7, ror #2
    2864:	b	fc0864 <progname@@Base+0xfac820>
    2868:			; <UNDEFINED> instruction: 0xf7feb1d0
    286c:	stmdavs	r3, {r3, r5, r7, r9, fp, sp, lr, pc}
    2870:	tstle	lr, ip, lsl #22
    2874:			; <UNDEFINED> instruction: 0x3008f8bd
    2878:	ldmdale	sl, {r0, r1, r5, r6, r8, r9, fp, sp}
    287c:			; <UNDEFINED> instruction: 0xf8ad3301
    2880:	ldrtmi	r3, [sl], -r8
    2884:	msrcc	(UNDEF: 104), r4
    2888:			; <UNDEFINED> instruction: 0xf7fe4628
    288c:	strmi	lr, [r4], -ip, lsr #20
    2890:	rscle	r2, r2, r0, lsl #16
    2894:			; <UNDEFINED> instruction: 0xf04f4810
    2898:	ldrbtmi	r3, [r8], #-1279	; 0xfffffb01
    289c:	b	44089c <progname@@Base+0x42c858>
    28a0:	strtmi	r9, [r0], -r3, lsl #20
    28a4:	ldrdcc	pc, [r0], -r8
    28a8:			; <UNDEFINED> instruction: 0xd10e429a
    28ac:	pop	{r2, ip, sp, pc}
    28b0:	stmdami	sl, {r4, r5, r6, r7, r8, pc}
    28b4:	ldrbtcc	pc, [pc], #79	; 28bc <pclose@plt+0x1a24>	; <UNPREDICTABLE>
    28b8:			; <UNDEFINED> instruction: 0xf7fe4478
    28bc:	strb	lr, [pc, r2, lsl #20]!
    28c0:	tstls	r1, r1, lsl #30
    28c4:	andne	pc, r8, sp, lsr #17
    28c8:			; <UNDEFINED> instruction: 0xf7fee7db
    28cc:	svclt	0x0000e9e8
    28d0:	andeq	r1, r1, lr, lsr #13
    28d4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    28d8:	andeq	r0, r0, r2, asr #27
    28dc:			; <UNDEFINED> instruction: 0x00000db4
    28e0:	mvnsmi	lr, sp, lsr #18
    28e4:			; <UNDEFINED> instruction: 0xf101b082
    28e8:	strmi	r0, [sp], -r8, lsl #12
    28ec:			; <UNDEFINED> instruction: 0xf7fe4680
    28f0:			; <UNDEFINED> instruction: 0x4604ea54
    28f4:			; <UNDEFINED> instruction: 0xf7fe4630
    28f8:	strtmi	lr, [r0], #-2640	; 0xfffff5b0
    28fc:			; <UNDEFINED> instruction: 0xf7fe3002
    2900:	mvnlt	lr, r0, lsl sl
    2904:			; <UNDEFINED> instruction: 0xf04f4b10
    2908:	strdcs	r3, [r1, -pc]
    290c:	ldrbtmi	r9, [fp], #-1537	; 0xfffff9ff
    2910:	andhi	pc, r0, sp, asr #17
    2914:			; <UNDEFINED> instruction: 0xf7fe4607
    2918:	stmdbmi	ip, {r3, r4, r6, r9, fp, sp, lr, pc}
    291c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    2920:	b	1fc0920 <progname@@Base+0x1fac8dc>
    2924:	rsbvs	r2, fp, r1, lsl #6
    2928:	eorvs	r4, r8, r4, lsl #12
    292c:			; <UNDEFINED> instruction: 0xf7fe4638
    2930:	blx	fed3cf80 <progname@@Base+0xfed28f3c>
    2934:	stmdbeq	r0, {r2, r7, ip, sp, lr, pc}^
    2938:	andlt	r4, r2, r0, asr #4
    293c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2940:	rscscc	pc, pc, pc, asr #32
    2944:	svclt	0x0000e7f9
    2948:	andeq	r0, r0, sl, ror #26
    294c:	andeq	r0, r0, r6, lsr #25
    2950:	push	{r0, r1, r3, r5, r8, r9, fp, lr}
    2954:	ldrbtmi	r4, [fp], #-1008	; 0xfffffc10
    2958:	addslt	r4, r9, sl, lsr #24
    295c:	streq	pc, [r8, -r0, lsl #2]
    2960:	strbtmi	r4, [sl], -r0, lsl #13
    2964:			; <UNDEFINED> instruction: 0xf8532003
    2968:	ldrtmi	r9, [r9], -r4
    296c:	ldrdcc	pc, [r0], -r9
    2970:			; <UNDEFINED> instruction: 0xf7fe9317
    2974:	andcc	lr, r1, ip, lsr #19
    2978:	blls	136a74 <progname@@Base+0x122a30>
    297c:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    2980:	svcmi	0x0000f5b3
    2984:	tstcs	r4, r7, lsr r1
    2988:			; <UNDEFINED> instruction: 0xf7fe4638
    298c:	andcc	lr, r1, r8, lsr sl
    2990:			; <UNDEFINED> instruction: 0x212ed031
    2994:			; <UNDEFINED> instruction: 0xf7fe4638
    2998:			; <UNDEFINED> instruction: 0x4606ea50
    299c:	ldfmid	f3, [sl], {168}	; 0xa8
    29a0:	stmdavs	r5!, {r2, r3, r4, r5, r6, sl, lr}^
    29a4:	strcc	fp, [r8], #-397	; 0xfffffe73
    29a8:	strcc	lr, [r8], #-3
    29ac:	stcpl	8, cr15, [r4], {84}	; 0x54
    29b0:			; <UNDEFINED> instruction: 0xf854b15d
    29b4:	ldrtmi	r1, [r0], -r8, lsl #24
    29b8:	ldmdb	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    29bc:	mvnsle	r2, r0, lsl #16
    29c0:	strtmi	r4, [r8], -r1, asr #12
    29c4:			; <UNDEFINED> instruction: 0xff8cf7ff
    29c8:	ldmdbmi	r0, {r0, r2, r3, sp, lr, pc}
    29cc:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    29d0:	ldmdb	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    29d4:			; <UNDEFINED> instruction: 0xf8c82200
    29d8:	blx	fec0a9f0 <progname@@Base+0xfebf69ac>
    29dc:			; <UNDEFINED> instruction: 0xf8c8f380
    29e0:	ldmdbeq	fp, {}^	; <UNPREDICTABLE>
    29e4:	bls	5d334c <progname@@Base+0x5bf308>
    29e8:	ldrdcc	pc, [r0], -r9
    29ec:			; <UNDEFINED> instruction: 0xd105429a
    29f0:	pop	{r0, r3, r4, ip, sp, pc}
    29f4:			; <UNDEFINED> instruction: 0xf04f83f0
    29f8:	udf	#17167	; 0x430f
    29fc:	stmdb	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2a00:	muleq	r1, r2, r5
    2a04:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2a08:	andeq	r1, r1, r4, ror #12
    2a0c:	strdeq	r0, [r0], -r6
    2a10:	svcmi	0x00f0e92d
    2a14:	ldcmi	0, cr11, [r9], #668	; 0x29c
    2a18:	ldcls	6, cr4, [r0, #-56]!	; 0xffffffc8
    2a1c:	smlabbls	r5, r0, r6, r4
    2a20:	ldmibmi	r7!, {r2, r3, r4, r5, r6, sl, lr}
    2a24:	mulls	r8, r3, r6
    2a28:	movwls	r2, #41472	; 0xa200
    2a2c:	strls	r4, [r9, #-1571]	; 0xfffff9dd
    2a30:	stmdapl	r4!, {r4, r5, r9, sl, lr}^
    2a34:	stmdavs	r3!, {r1, r3, r5, r6, sp, lr}
    2a38:	strls	r6, [fp], #-42	; 0xffffffd6
    2a3c:			; <UNDEFINED> instruction: 0xf7fe9325
    2a40:	stmdacs	r0, {r1, r3, r5, r6, r8, fp, sp, lr, pc}
    2a44:	mrshi	pc, (UNDEF: 76)	; <UNPREDICTABLE>
    2a48:	ldrtmi	r4, [r0], -r7, lsl #12
    2a4c:	stmib	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2a50:	andls	r2, r3, pc, lsr #2
    2a54:			; <UNDEFINED> instruction: 0xf7fe4640
    2a58:	strmi	lr, [r1], r6, lsr #19
    2a5c:			; <UNDEFINED> instruction: 0xf0002800
    2a60:			; <UNDEFINED> instruction: 0x46408134
    2a64:	smlatbeq	r8, r9, fp, lr
    2a68:	stmdb	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2a6c:	stmdacs	r0, {r2, ip, pc}
    2a70:	teqhi	sl, r0	; <UNPREDICTABLE>
    2a74:	strcs	r4, [r0], -r3, lsr #23
    2a78:	movwls	r4, #50299	; 0xc47b
    2a7c:	ldrbtmi	r4, [fp], #-2978	; 0xfffff45e
    2a80:			; <UNDEFINED> instruction: 0xf04f930d
    2a84:	movwls	r3, #29695	; 0x73ff
    2a88:			; <UNDEFINED> instruction: 0xf7fe4638
    2a8c:			; <UNDEFINED> instruction: 0x4604e9d0
    2a90:			; <UNDEFINED> instruction: 0xf0002800
    2a94:			; <UNDEFINED> instruction: 0xf10480d2
    2a98:	strtmi	r0, [r8], -fp, lsl #10
    2a9c:	ldmdb	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2aa0:	strmi	r2, [r0], r2, lsl #16
    2aa4:	ldmibmi	r9, {r0, r2, r3, fp, ip, lr, pc}
    2aa8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    2aac:	ldm	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2ab0:	rscle	r2, r9, r0, lsl #16
    2ab4:			; <UNDEFINED> instruction: 0x46284996
    2ab8:			; <UNDEFINED> instruction: 0xf7fe4479
    2abc:	stmdacs	r0, {r1, r4, r5, r7, fp, sp, lr, pc}
    2ac0:	blls	f6e50 <progname@@Base+0xe2e0c>
    2ac4:	beq	beed8 <progname@@Base+0xaae94>
    2ac8:			; <UNDEFINED> instruction: 0xf5ba44c2
    2acc:	ldmle	fp, {r7, r8, r9, sl, fp, ip, lr}^
    2ad0:	stmdaeq	r0, {r0, r1, r3, r4, r8, ip, sp, lr, pc}
    2ad4:			; <UNDEFINED> instruction: 0xf04fbf18
    2ad8:			; <UNDEFINED> instruction: 0xf1b90801
    2adc:			; <UNDEFINED> instruction: 0xf0000f00
    2ae0:	stmdbls	r4, {r0, r1, r6, r7, pc}
    2ae4:			; <UNDEFINED> instruction: 0xf7fe4628
    2ae8:	stmdacs	r0, {r2, r3, r4, r7, fp, sp, lr, pc}
    2aec:	adcshi	pc, r5, r0, asr #32
    2af0:	movwls	r2, #25345	; 0x6301
    2af4:			; <UNDEFINED> instruction: 0xf7fe4650
    2af8:	pkhbtmi	lr, r2, r4, lsl #18
    2afc:			; <UNDEFINED> instruction: 0xf0002800
    2b00:	blls	162d34 <progname@@Base+0x14ecf0>
    2b04:	rscscc	pc, pc, #79	; 0x4f
    2b08:	strls	r2, [r1, #-257]	; 0xfffffeff
    2b0c:	blmi	fe067714 <progname@@Base+0xfe0536d0>
    2b10:			; <UNDEFINED> instruction: 0xf7fe447b
    2b14:	bge	3bd084 <progname@@Base+0x3a9040>
    2b18:	andcs	r4, r3, r1, asr r6
    2b1c:	ldm	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b20:	blls	4b0fe8 <progname@@Base+0x49cfa4>
    2b24:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    2b28:	svcmi	0x0080f5b3
    2b2c:	adchi	pc, r4, r0
    2b30:			; <UNDEFINED> instruction: 0xf7fe4650
    2b34:	b	167cd7c <progname@@Base+0x1668d38>
    2b38:			; <UNDEFINED> instruction: 0xd1a50306
    2b3c:	strtmi	r7, [ip], -r3, ror #21
    2b40:	stmdavc	sl, {r3, r8, fp, ip, pc}
    2b44:	addsmi	fp, r3, #-1073741804	; 0xc0000014
    2b48:	and	sp, r7, r2
    2b4c:			; <UNDEFINED> instruction: 0xd105429a
    2b50:	svccc	0x0001f814
    2b54:	svccs	0x0001f811
    2b58:	mvnsle	r2, r0, lsl #22
    2b5c:	orrsle	r2, r3, r0, lsl #20
    2b60:	tstcs	r1, r9, lsl #22
    2b64:			; <UNDEFINED> instruction: 0xf1039501
    2b68:	blls	143390 <progname@@Base+0x12f34c>
    2b6c:			; <UNDEFINED> instruction: 0x46104615
    2b70:			; <UNDEFINED> instruction: 0xf04f9300
    2b74:	blls	30f778 <progname@@Base+0x2fb734>
    2b78:	stmdb	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2b7c:	bge	394428 <progname@@Base+0x3803e4>
    2b80:			; <UNDEFINED> instruction: 0xf7fe2003
    2b84:	stmdacs	r0, {r2, r5, r7, fp, sp, lr, pc}
    2b88:	svcge	0x007ef47f
    2b8c:			; <UNDEFINED> instruction: 0xf4039b12
    2b90:			; <UNDEFINED> instruction: 0xf5b34370
    2b94:			; <UNDEFINED> instruction: 0xf47f4f00
    2b98:	mcrls	15, 0, sl, cr10, cr7, {3}
    2b9c:	stccs	8, cr6, [r0, #-212]	; 0xffffff2c
    2ba0:	addshi	pc, r6, r0
    2ba4:	smlsdls	r6, ip, fp, r4
    2ba8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2bac:	mul	r4, r8, r6
    2bb0:	svcpl	0x0004f856
    2bb4:			; <UNDEFINED> instruction: 0xf0002d00
    2bb8:	strtmi	r8, [r9], -sl, lsl #1
    2bbc:			; <UNDEFINED> instruction: 0xf7fe4620
    2bc0:	stmdacs	r0, {r4, r5, fp, sp, lr, pc}
    2bc4:	addhi	pc, r6, r0
    2bc8:			; <UNDEFINED> instruction: 0xf7fe4628
    2bcc:	strtmi	lr, [r9], -r6, ror #17
    2bd0:	strmi	r4, [r2], -r7, lsl #12
    2bd4:			; <UNDEFINED> instruction: 0xf7fe4620
    2bd8:	stmdacs	r0, {r1, r6, r8, fp, sp, lr, pc}
    2bdc:			; <UNDEFINED> instruction: 0xf1b8d1e8
    2be0:	rscle	r0, r5, r0, lsl #30
    2be4:	stmibne	r5!, {r0, r2, r3, r8, r9, fp, ip, pc}^
    2be8:			; <UNDEFINED> instruction: 0xf1034647
    2bec:	and	r0, r5, r8, lsl #20
    2bf0:	beq	23f020 <progname@@Base+0x22afdc>
    2bf4:	stcvc	8, cr15, [r4], {90}	; 0x5a
    2bf8:	sbcsle	r2, r9, r0, lsl #30
    2bfc:	stcne	8, cr15, [r8], {90}	; 0x5a
    2c00:			; <UNDEFINED> instruction: 0xf7fe4628
    2c04:	stmdacs	r0, {r1, r2, r3, fp, sp, lr, pc}
    2c08:			; <UNDEFINED> instruction: 0x46b8d1f2
    2c0c:	strbmi	r9, [r0], -r9, lsl #18
    2c10:			; <UNDEFINED> instruction: 0xf7ff9f06
    2c14:	andls	pc, r7, r5, ror #28
    2c18:	tstlt	r3, r4, lsl #22
    2c1c:			; <UNDEFINED> instruction: 0xf7fe4618
    2c20:			; <UNDEFINED> instruction: 0x4638e81a
    2c24:	stmdb	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c28:	bls	96985c <progname@@Base+0x955818>
    2c2c:	ldmdavs	fp, {r0, r1, r2, fp, ip, pc}
    2c30:			; <UNDEFINED> instruction: 0xd160429a
    2c34:	pop	{r0, r1, r2, r5, ip, sp, pc}
    2c38:			; <UNDEFINED> instruction: 0xf0868ff0
    2c3c:			; <UNDEFINED> instruction: 0xf1bb0601
    2c40:	svclt	0x00d40f00
    2c44:			; <UNDEFINED> instruction: 0xf0062600
    2c48:	cfmadd32cs	mvax0, mvfx0, mvfx0, mvfx1
    2c4c:	strmi	sp, [r1], -r4, ror #1
    2c50:			; <UNDEFINED> instruction: 0xf7fe4638
    2c54:			; <UNDEFINED> instruction: 0x2601e87e
    2c58:	b	63c8b8 <progname@@Base+0x628874>
    2c5c:			; <UNDEFINED> instruction: 0xf43f0806
    2c60:	movwcs	sl, #3859	; 0xf13
    2c64:	strb	r9, [r5, -r6, lsl #6]
    2c68:	stmdaeq	r6, {r3, r4, r9, fp, sp, lr, pc}
    2c6c:			; <UNDEFINED> instruction: 0xf8cdbf18
    2c70:			; <UNDEFINED> instruction: 0xf43f9018
    2c74:	ldr	sl, [sp, -r0, ror #30]!
    2c78:	stmiblt	fp!, {r1, r2, r8, r9, fp, ip, pc}
    2c7c:	svceq	0x0000f1b8
    2c80:	svcge	0x0056f43f
    2c84:			; <UNDEFINED> instruction: 0xf10b9b09
    2c88:			; <UNDEFINED> instruction: 0x465132ff
    2c8c:	movwls	r9, #2056	; 0x808
    2c90:			; <UNDEFINED> instruction: 0xf7ff9b0a
    2c94:			; <UNDEFINED> instruction: 0x9007febd
    2c98:	blcs	298bc <progname@@Base+0x15878>
    2c9c:	svcge	0x0048f47f
    2ca0:			; <UNDEFINED> instruction: 0xf7fd4650
    2ca4:	sbfx	lr, r8, #31, #24
    2ca8:	strmi	r9, [r2], -r9, lsl #22
    2cac:			; <UNDEFINED> instruction: 0xf1094651
    2cb0:	movwls	r0, #1
    2cb4:			; <UNDEFINED> instruction: 0xf7ff9b0a
    2cb8:	stmdacs	r0, {r0, r1, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    2cbc:			; <UNDEFINED> instruction: 0x4643bf14
    2cc0:	andls	r2, r7, r0, lsl #6
    2cc4:	rscle	r2, r7, r0, lsl #22
    2cc8:	ldrdls	lr, [r4], -ip
    2ccc:	svcls	0x0006e6d2
    2cd0:	ldrb	r2, [r9], r0, lsl #12
    2cd4:	svcls	0x00069809
    2cd8:	mrc2	7, 1, pc, cr10, cr15, {7}
    2cdc:	ldr	r9, [fp, r7]
    2ce0:	mvnscc	pc, #79	; 0x4f
    2ce4:	ldr	r9, [pc, r7, lsl #6]
    2ce8:			; <UNDEFINED> instruction: 0xf04f4638
    2cec:	movwls	r3, #29695	; 0x73ff
    2cf0:	stmia	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2cf4:			; <UNDEFINED> instruction: 0xf7fde798
    2cf8:	svclt	0x0000efd2
    2cfc:	andeq	r1, r1, r8, asr #9
    2d00:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2d04:	andeq	r0, r0, r0, lsl ip
    2d08:	andeq	r1, r1, r6, lsl #11
    2d0c:	ldrdeq	r0, [r0], -r6
    2d10:	andeq	r0, r0, ip, asr #23
    2d14:	andeq	r0, r0, r8, ror fp
    2d18:	andeq	r1, r1, ip, asr r4
    2d1c:	stmdavs	r3, {r7, r8, ip, sp, pc}
    2d20:	stmdavs	r2, {r0, r1, r4, r5, r6, r8, ip, sp, pc}^
    2d24:			; <UNDEFINED> instruction: 0x4604b510
    2d28:	stmdblt	r2!, {r3, r4, r9, sl, lr}
    2d2c:	stmda	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2d30:	eorvs	r2, r3, r0, lsl #6
    2d34:			; <UNDEFINED> instruction: 0xf7febd10
    2d38:	movwcs	lr, #2224	; 0x8b0
    2d3c:	ldclt	0, cr6, [r0, #-140]	; 0xffffff74
    2d40:	svclt	0x00004770
    2d44:	svcmi	0x00f0e92d
    2d48:	stcmi	0, cr11, [r0], {163}	; 0xa3
    2d4c:			; <UNDEFINED> instruction: 0xf8df4699
    2d50:			; <UNDEFINED> instruction: 0xf103c200
    2d54:	ldrbtmi	r0, [ip], #-1288	; 0xfffffaf8
    2d58:	strmi	r9, [r7], -r5, lsl #2
    2d5c:			; <UNDEFINED> instruction: 0xf8542600
    2d60:	strtmi	r1, [r3], -ip
    2d64:			; <UNDEFINED> instruction: 0xf8c94628
    2d68:	andls	r6, r7, #4
    2d6c:	tstls	r6, ip, lsl #12
    2d70:	ldrtmi	r6, [r9], -r3, lsr #16
    2d74:	andvs	pc, r0, r9, asr #17
    2d78:			; <UNDEFINED> instruction: 0xf7fd9321
    2d7c:			; <UNDEFINED> instruction: 0x4648efba
    2d80:	stc2l	7, cr15, [r6, #1020]!	; 0x3fc
    2d84:	rsble	r2, r0, r0, lsl #16
    2d88:	blcs	be0e7c <progname@@Base+0xbcce38>
    2d8c:	blls	176f48 <progname@@Base+0x162f04>
    2d90:			; <UNDEFINED> instruction: 0xb3a6681e
    2d94:	stcls	12, cr4, [r5, #-444]	; 0xfffffe44
    2d98:			; <UNDEFINED> instruction: 0xf8dd447c
    2d9c:			; <UNDEFINED> instruction: 0x4623801c
    2da0:	ldrmi	r4, [r9], ip, asr #12
    2da4:			; <UNDEFINED> instruction: 0xf7fd4630
    2da8:			; <UNDEFINED> instruction: 0x4684eff8
    2dac:	subsle	r2, r6, r0, lsl #16
    2db0:	ldmne	r3!, {r1, r6, r9, sl, fp, ip}
    2db4:	bcs	a9a084 <progname@@Base+0xa86040>
    2db8:	eor	sp, r2, r4
    2dbc:	stccs	8, cr15, [r1, #-76]	; 0xffffffb4
    2dc0:			; <UNDEFINED> instruction: 0xd1212a2a
    2dc4:	bl	feb10dd0 <progname@@Base+0xfeafcd8c>
    2dc8:	strmi	r0, [r1], -r0, lsl #20
    2dcc:	mvnsle	r2, r0, lsl #16
    2dd0:			; <UNDEFINED> instruction: 0xf7fd4648
    2dd4:			; <UNDEFINED> instruction: 0x4606ef5e
    2dd8:	ldrbmi	fp, [r2], -lr, lsl #3
    2ddc:	strbmi	r9, [r3], -r0, lsl #8
    2de0:			; <UNDEFINED> instruction: 0x46384631
    2de4:	mrc2	7, 0, pc, cr4, cr15, {7}
    2de8:	ldrtmi	r4, [r0], -r2, lsl #13
    2dec:	svc	0x0032f7fd
    2df0:	svceq	0x0000f1ba
    2df4:			; <UNDEFINED> instruction: 0xf855d029
    2df8:	cdpcs	15, 0, cr6, cr0, cr4, {0}
    2dfc:	strcs	sp, [r1], #-466	; 0xfffffe2e
    2e00:	strmi	lr, [r1], -r4, lsr #32
    2e04:	beq	3ef48 <progname@@Base+0x2af04>
    2e08:	svclt	0x00042a2f
    2e0c:	mvnscc	pc, r0, lsl #2
    2e10:	tstle	r7, r3, ror r8
    2e14:	sbcsle	r2, fp, r0, lsl #18
    2e18:	stccs	8, cr15, [r1, #-76]	; 0xffffffb4
    2e1c:	tstle	r1, pc, lsr #20
    2e20:	ldrb	r3, [r7, r1, lsl #18]!
    2e24:			; <UNDEFINED> instruction: 0xf7fd4630
    2e28:	strmi	lr, [r6], -r8, lsr #30
    2e2c:	ldrdcs	lr, [r4, -r4]
    2e30:			; <UNDEFINED> instruction: 0xf7fd4628
    2e34:	stmdacs	r0, {r2, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    2e38:			; <UNDEFINED> instruction: 0xf8ddd170
    2e3c:	stmdavs	r0!, {r2, r5, ip, pc}^
    2e40:			; <UNDEFINED> instruction: 0xf7ff4649
    2e44:	stmdacs	r0, {r0, r2, r3, r6, r8, sl, fp, ip, sp, lr, pc}
    2e48:	strcs	sp, [r0], #-417	; 0xfffffe5f
    2e4c:	strtmi	r9, [r0], -r6, lsl #22
    2e50:	ldmdavs	fp, {r0, r5, r9, fp, ip, pc}
    2e54:			; <UNDEFINED> instruction: 0xd176429a
    2e58:	pop	{r0, r1, r5, ip, sp, pc}
    2e5c:			; <UNDEFINED> instruction: 0x46828ff0
    2e60:			; <UNDEFINED> instruction: 0xf7fd4648
    2e64:			; <UNDEFINED> instruction: 0x4606ef16
    2e68:			; <UNDEFINED> instruction: 0xf8c9e7b6
    2e6c:	ldrtmi	r6, [r8], -r4
    2e70:	svc	0x0092f7fd
    2e74:	ldmdavs	ip, {r0, r1, r2, r8, r9, fp, ip, pc}
    2e78:	addle	r2, r8, r0, lsl #24
    2e7c:			; <UNDEFINED> instruction: 0x46984a36
    2e80:	eorls	pc, r4, sp, asr #17
    2e84:	andls	r4, r8, #2046820352	; 0x7a000000
    2e88:	andls	r1, r4, #16896	; 0x4200
    2e8c:	ldrbtmi	r4, [sl], #-2611	; 0xfffff5cd
    2e90:			; <UNDEFINED> instruction: 0x46204692
    2e94:	svc	0x0080f7fd
    2e98:	ldmdane	lr, {r2, r8, r9, fp, ip, pc}
    2e9c:	svcpl	0x0080f5b6
    2ea0:			; <UNDEFINED> instruction: 0xf10dd840
    2ea4:	stmib	sp, {r3, r5, r8, fp}^
    2ea8:	blls	21feb0 <progname@@Base+0x20be6c>
    2eac:	rscscc	pc, pc, #79	; 0x4f
    2eb0:	strtmi	r2, [r8], -r1, lsl #2
    2eb4:	svc	0x0088f7fd
    2eb8:	strtmi	r4, [r9], -sl, asr #12
    2ebc:			; <UNDEFINED> instruction: 0xf7fd2003
    2ec0:	strmi	lr, [r4], -r6, lsl #30
    2ec4:	blls	3b136c <progname@@Base+0x39d328>
    2ec8:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    2ecc:	svcmi	0x0000f5b3
    2ed0:	stcmi	0, cr13, [r3], #-188	; 0xffffff44
    2ed4:	ldrbtmi	r4, [ip], #-1715	; 0xfffff94d
    2ed8:	tstlt	fp, #6488064	; 0x630000
    2edc:	ldrtmi	r6, [r0], -r6, lsr #16
    2ee0:	svc	0x005af7fd
    2ee4:			; <UNDEFINED> instruction: 0xf5b04458
    2ee8:	ldmdale	r7, {r7, r8, r9, sl, fp, ip, lr}
    2eec:	ldrdeq	pc, [r0], -r8
    2ef0:	rscscc	pc, pc, #79	; 0x4f
    2ef4:	ldrbmi	r2, [r3], -r1, lsl #2
    2ef8:	andls	r9, r1, r2, lsl #12
    2efc:	strls	r4, [r0, -r8, lsr #12]
    2f00:	svc	0x0062f7fd
    2f04:	strtmi	r4, [r9], -sl, asr #12
    2f08:			; <UNDEFINED> instruction: 0xf7fd2003
    2f0c:	stmdblt	r8!, {r5, r6, r7, r9, sl, fp, sp, lr, pc}
    2f10:			; <UNDEFINED> instruction: 0xf4039b0e
    2f14:			; <UNDEFINED> instruction: 0xf5b34370
    2f18:	addle	r4, r8, r0, lsl #30
    2f1c:	stmdavs	r3!, {r3, sl, ip, sp}^
    2f20:	bicsle	r2, fp, r0, lsl #22
    2f24:	svcmi	0x0004f858
    2f28:			; <UNDEFINED> instruction: 0xd1b22c00
    2f2c:	ldrdls	pc, [r4], -sp	; <UNPREDICTABLE>
    2f30:	stmdbmi	ip, {r0, r2, r3, r5, r8, r9, sl, sp, lr, pc}
    2f34:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    2f38:	mcr	7, 4, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    2f3c:	andsvs	r9, r8, r9, lsl #22
    2f40:	sbcle	r2, r6, r0, lsl #16
    2f44:			; <UNDEFINED> instruction: 0xf7fde782
    2f48:	svclt	0x0000eeaa
    2f4c:	muleq	r1, r2, r1
    2f50:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2f54:	andeq	r0, r0, r8, ror #17
    2f58:	andeq	r0, r0, ip, lsl #16
    2f5c:	andeq	r0, r0, sl, lsl #16
    2f60:	andeq	r1, r1, lr, lsr #2
    2f64:	andeq	r0, r0, lr, lsl #13
    2f68:			; <UNDEFINED> instruction: 0x4605b538
    2f6c:	andeq	pc, r8, r1, asr #4
    2f70:	mrc	7, 6, APSR_nzcv, cr6, cr13, {7}
    2f74:	cmplt	r0, r4, lsl #12
    2f78:	vst1.8	{d20-d22}, [pc :128], r9
    2f7c:	andcc	r5, r8, r0, lsl #5
    2f80:	mrc	7, 5, APSR_nzcv, cr12, cr13, {7}
    2f84:			; <UNDEFINED> instruction: 0xf7ff4620
    2f88:	stmdacs	r0, {r0, r1, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    2f8c:	strtmi	sp, [r0], -r1, lsl #22
    2f90:			; <UNDEFINED> instruction: 0x4620bd38
    2f94:			; <UNDEFINED> instruction: 0xf7fd2400
    2f98:	ubfx	lr, lr, #28, #25
    2f9c:	mvnsmi	lr, #737280	; 0xb4000
    2fa0:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    2fa4:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    2fa8:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    2fac:	mcr	7, 1, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    2fb0:	blne	1d941ac <progname@@Base+0x1d80168>
    2fb4:	strhle	r1, [sl], -r6
    2fb8:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    2fbc:			; <UNDEFINED> instruction: 0xf8553401
    2fc0:	strbmi	r3, [sl], -r4, lsl #30
    2fc4:	ldrtmi	r4, [r8], -r1, asr #12
    2fc8:	adcmi	r4, r6, #152, 14	; 0x2600000
    2fcc:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    2fd0:	svclt	0x000083f8
    2fd4:	andeq	r0, r1, r2, lsl #28
    2fd8:	strdeq	r0, [r1], -r8
    2fdc:	svclt	0x00004770

Disassembly of section .fini:

00002fe0 <.fini>:
    2fe0:	push	{r3, lr}
    2fe4:	pop	{r3, pc}
