{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670564280102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670564280110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 08 23:37:59 2022 " "Processing started: Thu Dec 08 23:37:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670564280110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564280110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject1 -c FinalProject1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject1 -c FinalProject1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564280110 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670564282903 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670564282903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pacman_chomp_pcm.sv 1 1 " "Found 1 design units, including 1 entities, in source file pacman_chomp_pcm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pacman_chomp_pcm_rom " "Found entity 1: pacman_chomp_pcm_rom" {  } { { "pacman_chomp_pcm.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/pacman_chomp_pcm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564294690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564294690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "endscreen/endscreen_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file endscreen/endscreen_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 endScreen_rom " "Found entity 1: endScreen_rom" {  } { { "endScreen/endScreen_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/endScreen/endScreen_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564294705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564294705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "endscreen/endscreen_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file endscreen/endscreen_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 endScreen_palette " "Found entity 1: endScreen_palette" {  } { { "endScreen/endScreen_palette.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/endScreen/endScreen_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564294720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564294720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghostorange/ghostorange_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghostorange/ghostorange_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghostOrange_rom " "Found entity 1: ghostOrange_rom" {  } { { "ghostOrange/ghostOrange_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/ghostOrange/ghostOrange_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564294731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564294731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghostorange/ghostorange_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghostorange/ghostorange_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghostOrange_palette " "Found entity 1: ghostOrange_palette" {  } { { "ghostOrange/ghostOrange_palette.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/ghostOrange/ghostOrange_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564294740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564294740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghostblue/ghostblue_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghostblue/ghostblue_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghostBlue_rom " "Found entity 1: ghostBlue_rom" {  } { { "ghostBlue/ghostBlue_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/ghostBlue/ghostBlue_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564294756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564294756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghostblue/ghostblue_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghostblue/ghostblue_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghostBlue_palette " "Found entity 1: ghostBlue_palette" {  } { { "ghostBlue/ghostBlue_palette.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/ghostBlue/ghostBlue_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564294763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564294763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "startscreen/startscreen_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file startscreen/startscreen_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StartScreen_rom " "Found entity 1: StartScreen_rom" {  } { { "StartScreen/StartScreen_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/StartScreen/StartScreen_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564294780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564294780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "startscreen/startscreen_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file startscreen/startscreen_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StartScreen_palette " "Found entity 1: StartScreen_palette" {  } { { "StartScreen/StartScreen_palette.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/StartScreen/StartScreen_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564294790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564294790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghostpink/ghostpink_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghostpink/ghostpink_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghostPink_rom " "Found entity 1: ghostPink_rom" {  } { { "ghostPink/ghostPink_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/ghostPink/ghostPink_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564294800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564294800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghostpink/ghostpink_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghostpink/ghostpink_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghostPink_palette " "Found entity 1: ghostPink_palette" {  } { { "ghostPink/ghostPink_palette.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/ghostPink/ghostPink_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564294811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564294811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghostred/ghostred_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghostred/ghostred_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghostRed_rom " "Found entity 1: ghostRed_rom" {  } { { "ghostRed/ghostRed_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/ghostRed/ghostRed_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564294830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564294830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghostred/ghostred_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghostred/ghostred_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghostRed_palette " "Found entity 1: ghostRed_palette" {  } { { "ghostRed/ghostRed_palette.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/ghostRed/ghostRed_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564294842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564294842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pacmanopend/pacmanopend_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file pacmanopend/pacmanopend_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pacManOpenD_palette " "Found entity 1: pacManOpenD_palette" {  } { { "pacManOpenD/pacManOpenD_palette.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/pacManOpenD/pacManOpenD_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564294855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564294855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pacmanopend/pacmanopend_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file pacmanopend/pacmanopend_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pacManOpenD_rom " "Found entity 1: pacManOpenD_rom" {  } { { "pacManOpenD/pacManOpenD_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/pacManOpenD/pacManOpenD_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564294860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564294860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pacmanopenu/pacmanopenu_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file pacmanopenu/pacmanopenu_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pacManOpenU_rom " "Found entity 1: pacManOpenU_rom" {  } { { "pacManOpenU/pacManOpenU_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/pacManOpenU/pacManOpenU_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564294880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564294880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pacmanopenu/pacmanopenu_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file pacmanopenu/pacmanopenu_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pacManOpenU_palette " "Found entity 1: pacManOpenU_palette" {  } { { "pacManOpenU/pacManOpenU_palette.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/pacManOpenU/pacManOpenU_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564294891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564294891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pacmanopenl/pacmanopenl_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file pacmanopenl/pacmanopenl_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pacManOpenL_rom " "Found entity 1: pacManOpenL_rom" {  } { { "pacManOpenL/pacManOpenL_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/pacManOpenL/pacManOpenL_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564294900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564294900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pacmanopenl/pacmanopenl_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file pacmanopenl/pacmanopenl_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pacManOpenL_palette " "Found entity 1: pacManOpenL_palette" {  } { { "pacManOpenL/pacManOpenL_palette.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/pacManOpenL/pacManOpenL_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564294915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564294915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pacmanopenr/pacmanopenr_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file pacmanopenr/pacmanopenr_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pacManOpenR_rom " "Found entity 1: pacManOpenR_rom" {  } { { "pacManOpenR/pacManOpenR_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/pacManOpenR/pacManOpenR_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564294930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564294930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pacmanopenr/pacmanopenr_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file pacmanopenr/pacmanopenr_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pacManOpenR_palette " "Found entity 1: pacManOpenR_palette" {  } { { "pacManOpenR/pacManOpenR_palette.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/pacManOpenR/pacManOpenR_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564294940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564294940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "map/map_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file map/map_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 map_rom " "Found entity 1: map_rom" {  } { { "map/map_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/map/map_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564294954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564294954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "map/map_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file map/map_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 map_palette " "Found entity 1: map_palette" {  } { { "map/map_palette.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/map/map_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564294960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564294960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "map/map_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file map/map_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 map_mapper " "Found entity 1: map_mapper" {  } { { "map/map_mapper.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/map/map_mapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564294970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564294970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/finalproject1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/finalproject1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject1_soc " "Found entity 1: FinalProject1_soc" {  } { { "FinalProject1_soc/synthesis/FinalProject1_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/FinalProject1_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564294986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564294986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "FinalProject1_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564294995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564294995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "FinalProject1_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/finalproject1_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/finalproject1_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject1_soc_irq_mapper " "Found entity 1: FinalProject1_soc_irq_mapper" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/finalproject1_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/finalproject1_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject1_soc_mm_interconnect_0 " "Found entity 1: FinalProject1_soc_mm_interconnect_0" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/finalproject1_soc_mm_interconnect_0_avalon_st_adapter_006.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/finalproject1_soc_mm_interconnect_0_avalon_st_adapter_006.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject1_soc_mm_interconnect_0_avalon_st_adapter_006 " "Found entity 1: FinalProject1_soc_mm_interconnect_0_avalon_st_adapter_006" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_avalon_st_adapter_006.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_avalon_st_adapter_006.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/finalproject1_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/finalproject1_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject1_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 " "Found entity 1: FinalProject1_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/finalproject1_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/finalproject1_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject1_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: FinalProject1_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/finalproject1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/finalproject1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: FinalProject1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "FinalProject1_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "FinalProject1_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "FinalProject1_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "FinalProject1_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/finalproject1_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/finalproject1_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject1_soc_mm_interconnect_0_rsp_mux " "Found entity 1: FinalProject1_soc_mm_interconnect_0_rsp_mux" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "FinalProject1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295145 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "FinalProject1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/finalproject1_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/finalproject1_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject1_soc_mm_interconnect_0_rsp_demux " "Found entity 1: FinalProject1_soc_mm_interconnect_0_rsp_demux" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/finalproject1_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/finalproject1_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject1_soc_mm_interconnect_0_cmd_mux " "Found entity 1: FinalProject1_soc_mm_interconnect_0_cmd_mux" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/finalproject1_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/finalproject1_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject1_soc_mm_interconnect_0_cmd_demux " "Found entity 1: FinalProject1_soc_mm_interconnect_0_cmd_demux" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "FinalProject1_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "FinalProject1_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file finalproject1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "FinalProject1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295210 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "FinalProject1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295210 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "FinalProject1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295210 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "FinalProject1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295210 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "FinalProject1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "FinalProject1_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670564295220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "FinalProject1_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "FinalProject1_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295236 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "FinalProject1_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670564295240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "FinalProject1_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "FinalProject1_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295265 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FinalProject1_soc_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at FinalProject1_soc_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_router_008.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670564295271 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FinalProject1_soc_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at FinalProject1_soc_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_router_008.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670564295271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/finalproject1_soc_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject1_soc/synthesis/submodules/finalproject1_soc_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject1_soc_mm_interconnect_0_router_008_default_decode " "Found entity 1: FinalProject1_soc_mm_interconnect_0_router_008_default_decode" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_router_008.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295280 ""} { "Info" "ISGN_ENTITY_NAME" "2 FinalProject1_soc_mm_interconnect_0_router_008 " "Found entity 2: FinalProject1_soc_mm_interconnect_0_router_008" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_router_008.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295280 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FinalProject1_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at FinalProject1_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670564295280 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FinalProject1_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at FinalProject1_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670564295280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/finalproject1_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject1_soc/synthesis/submodules/finalproject1_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject1_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: FinalProject1_soc_mm_interconnect_0_router_002_default_decode" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295290 ""} { "Info" "ISGN_ENTITY_NAME" "2 FinalProject1_soc_mm_interconnect_0_router_002 " "Found entity 2: FinalProject1_soc_mm_interconnect_0_router_002" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295290 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FinalProject1_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at FinalProject1_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670564295290 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FinalProject1_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at FinalProject1_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670564295290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/finalproject1_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject1_soc/synthesis/submodules/finalproject1_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject1_soc_mm_interconnect_0_router_default_decode " "Found entity 1: FinalProject1_soc_mm_interconnect_0_router_default_decode" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295303 ""} { "Info" "ISGN_ENTITY_NAME" "2 FinalProject1_soc_mm_interconnect_0_router " "Found entity 2: FinalProject1_soc_mm_interconnect_0_router" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "FinalProject1_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "FinalProject1_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "FinalProject1_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "FinalProject1_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/finalproject1_soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/finalproject1_soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject1_soc_usb_rst " "Found entity 1: FinalProject1_soc_usb_rst" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_usb_rst.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/finalproject1_soc_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/finalproject1_soc_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject1_soc_usb_gpx " "Found entity 1: FinalProject1_soc_usb_gpx" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_usb_gpx.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/finalproject1_soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/finalproject1_soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject1_soc_timer_0 " "Found entity 1: FinalProject1_soc_timer_0" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_timer_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/finalproject1_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/finalproject1_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject1_soc_sysid_qsys_0 " "Found entity 1: FinalProject1_soc_sysid_qsys_0" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_sysid_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/finalproject1_soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/finalproject1_soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject1_soc_spi_0 " "Found entity 1: FinalProject1_soc_spi_0" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_spi_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/finalproject1_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file finalproject1_soc/synthesis/submodules/finalproject1_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject1_soc_sdram_pll_dffpipe_l2c " "Found entity 1: FinalProject1_soc_sdram_pll_dffpipe_l2c" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295420 ""} { "Info" "ISGN_ENTITY_NAME" "2 FinalProject1_soc_sdram_pll_stdsync_sv6 " "Found entity 2: FinalProject1_soc_sdram_pll_stdsync_sv6" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295420 ""} { "Info" "ISGN_ENTITY_NAME" "3 FinalProject1_soc_sdram_pll_altpll_vg92 " "Found entity 3: FinalProject1_soc_sdram_pll_altpll_vg92" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295420 ""} { "Info" "ISGN_ENTITY_NAME" "4 FinalProject1_soc_sdram_pll " "Found entity 4: FinalProject1_soc_sdram_pll" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/finalproject1_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file finalproject1_soc/synthesis/submodules/finalproject1_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject1_soc_sdram_input_efifo_module " "Found entity 1: FinalProject1_soc_sdram_input_efifo_module" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295440 ""} { "Info" "ISGN_ENTITY_NAME" "2 FinalProject1_soc_sdram " "Found entity 2: FinalProject1_soc_sdram" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/finalproject1_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/finalproject1_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject1_soc_onchip_memory2_0 " "Found entity 1: FinalProject1_soc_onchip_memory2_0" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/finalproject1_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/finalproject1_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject1_soc_nios2_gen2_0 " "Found entity 1: FinalProject1_soc_nios2_gen2_0" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/finalproject1_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file finalproject1_soc/synthesis/submodules/finalproject1_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject1_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: FinalProject1_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295560 ""} { "Info" "ISGN_ENTITY_NAME" "2 FinalProject1_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: FinalProject1_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295560 ""} { "Info" "ISGN_ENTITY_NAME" "3 FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295560 ""} { "Info" "ISGN_ENTITY_NAME" "4 FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295560 ""} { "Info" "ISGN_ENTITY_NAME" "5 FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295560 ""} { "Info" "ISGN_ENTITY_NAME" "6 FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295560 ""} { "Info" "ISGN_ENTITY_NAME" "7 FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295560 ""} { "Info" "ISGN_ENTITY_NAME" "8 FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295560 ""} { "Info" "ISGN_ENTITY_NAME" "9 FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295560 ""} { "Info" "ISGN_ENTITY_NAME" "10 FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295560 ""} { "Info" "ISGN_ENTITY_NAME" "11 FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295560 ""} { "Info" "ISGN_ENTITY_NAME" "12 FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295560 ""} { "Info" "ISGN_ENTITY_NAME" "13 FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295560 ""} { "Info" "ISGN_ENTITY_NAME" "14 FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295560 ""} { "Info" "ISGN_ENTITY_NAME" "15 FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295560 ""} { "Info" "ISGN_ENTITY_NAME" "16 FinalProject1_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: FinalProject1_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295560 ""} { "Info" "ISGN_ENTITY_NAME" "17 FinalProject1_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: FinalProject1_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295560 ""} { "Info" "ISGN_ENTITY_NAME" "18 FinalProject1_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: FinalProject1_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295560 ""} { "Info" "ISGN_ENTITY_NAME" "19 FinalProject1_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: FinalProject1_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295560 ""} { "Info" "ISGN_ENTITY_NAME" "20 FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295560 ""} { "Info" "ISGN_ENTITY_NAME" "21 FinalProject1_soc_nios2_gen2_0_cpu " "Found entity 21: FinalProject1_soc_nios2_gen2_0_cpu" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/finalproject1_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/finalproject1_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/finalproject1_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/finalproject1_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/finalproject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/finalproject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/finalproject1_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/finalproject1_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject1_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: FinalProject1_soc_nios2_gen2_0_cpu_test_bench" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/finalproject1_soc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/finalproject1_soc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject1_soc_leds_pio " "Found entity 1: FinalProject1_soc_leds_pio" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_leds_pio.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/finalproject1_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/finalproject1_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject1_soc_keycode " "Found entity 1: FinalProject1_soc_keycode" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_keycode.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/finalproject1_soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/finalproject1_soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject1_soc_key " "Found entity 1: FinalProject1_soc_key" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_key.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/finalproject1_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file finalproject1_soc/synthesis/submodules/finalproject1_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject1_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: FinalProject1_soc_jtag_uart_0_sim_scfifo_w" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295670 ""} { "Info" "ISGN_ENTITY_NAME" "2 FinalProject1_soc_jtag_uart_0_scfifo_w " "Found entity 2: FinalProject1_soc_jtag_uart_0_scfifo_w" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295670 ""} { "Info" "ISGN_ENTITY_NAME" "3 FinalProject1_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: FinalProject1_soc_jtag_uart_0_sim_scfifo_r" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295670 ""} { "Info" "ISGN_ENTITY_NAME" "4 FinalProject1_soc_jtag_uart_0_scfifo_r " "Found entity 4: FinalProject1_soc_jtag_uart_0_scfifo_r" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295670 ""} { "Info" "ISGN_ENTITY_NAME" "5 FinalProject1_soc_jtag_uart_0 " "Found entity 5: FinalProject1_soc_jtag_uart_0" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/altera_avalon_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/altera_avalon_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c " "Found entity 1: altera_avalon_i2c" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/altera_avalon_i2c_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/altera_avalon_i2c_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_csr " "Found entity 1: altera_avalon_i2c_csr" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_clk_cnt " "Found entity 1: altera_avalon_i2c_clk_cnt" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295710 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_det.v(157) " "Verilog HDL warning at altera_avalon_i2c_condt_det.v(157): extended using \"x\" or \"z\"" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1670564295715 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bus_idle BUS_IDLE altera_avalon_i2c_condt_det.v(38) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_det.v(38): object \"bus_idle\" differs only in case from object \"BUS_IDLE\" in the same scope" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670564295715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_det " "Found entity 1: altera_avalon_i2c_condt_det" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295720 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(127) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(127): extended using \"x\" or \"z\"" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1670564295720 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(244) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(244): extended using \"x\" or \"z\"" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 244 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1670564295730 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(418) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(418): extended using \"x\" or \"z\"" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1670564295730 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_done START_DONE altera_avalon_i2c_condt_gen.v(36) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(36): object \"start_done\" differs only in case from object \"START_DONE\" in the same scope" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670564295730 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "restart_done RESTART_DONE altera_avalon_i2c_condt_gen.v(45) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(45): object \"restart_done\" differs only in case from object \"RESTART_DONE\" in the same scope" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670564295730 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stop_done STOP_DONE altera_avalon_i2c_condt_gen.v(53) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(53): object \"stop_done\" differs only in case from object \"STOP_DONE\" in the same scope" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670564295730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_gen " "Found entity 1: altera_avalon_i2c_condt_gen" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/altera_avalon_i2c_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_fifo " "Found entity 1: altera_avalon_i2c_fifo" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_mstfsm " "Found entity 1: altera_avalon_i2c_mstfsm" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295762 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_rxshifter.v(197) " "Verilog HDL warning at altera_avalon_i2c_rxshifter.v(197): extended using \"x\" or \"z\"" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1670564295762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_rxshifter " "Found entity 1: altera_avalon_i2c_rxshifter" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295770 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_txshifter.v(175) " "Verilog HDL warning at altera_avalon_i2c_txshifter.v(175): extended using \"x\" or \"z\"" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1670564295780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txshifter " "Found entity 1: altera_avalon_i2c_txshifter" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_spksupp " "Found entity 1: altera_avalon_i2c_spksupp" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/altera_avalon_i2c_txout.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/altera_avalon_i2c_txout.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txout " "Found entity 1: altera_avalon_i2c_txout" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_txout.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_txout.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1_soc/synthesis/submodules/finalproject1_soc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1_soc/synthesis/submodules/finalproject1_soc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject1_soc_hex_digits_pio " "Found entity 1: FinalProject1_soc_hex_digits_pio" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_hex_digits_pio.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jakel/downloads/lab 62 provided files (fp)/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/jakel/downloads/lab 62 provided files (fp)/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/VGA_controller.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295840 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/HexDriver.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1670564295842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jakel/downloads/lab 62 provided files (fp)/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/jakel/downloads/lab 62 provided files (fp)/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/HexDriver.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295857 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Color_Mapper.sv(308) " "Verilog HDL Expression warning at Color_Mapper.sv(308): truncated literal to match 4 bits" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 308 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1670564295859 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Color_Mapper.sv(309) " "Verilog HDL Expression warning at Color_Mapper.sv(309): truncated literal to match 4 bits" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 309 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1670564295859 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Color_Mapper.sv(310) " "Verilog HDL Expression warning at Color_Mapper.sv(310): truncated literal to match 4 bits" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 310 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1670564295859 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Color_Mapper.sv(234) " "Verilog HDL information at Color_Mapper.sv(234): always construct contains both blocking and non-blocking assignments" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 234 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1670564295859 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Color_Mapper.sv(633) " "Verilog HDL Expression warning at Color_Mapper.sv(633): truncated literal to match 4 bits" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 633 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1670564295859 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Color_Mapper.sv(634) " "Verilog HDL Expression warning at Color_Mapper.sv(634): truncated literal to match 4 bits" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 634 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1670564295859 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Color_Mapper.sv(635) " "Verilog HDL Expression warning at Color_Mapper.sv(635): truncated literal to match 4 bits" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 635 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1670564295859 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Color_Mapper.sv(646) " "Verilog HDL Expression warning at Color_Mapper.sv(646): truncated literal to match 4 bits" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 646 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1670564295859 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Color_Mapper.sv(647) " "Verilog HDL Expression warning at Color_Mapper.sv(647): truncated literal to match 4 bits" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 647 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1670564295859 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Color_Mapper.sv(648) " "Verilog HDL Expression warning at Color_Mapper.sv(648): truncated literal to match 4 bits" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 648 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1670564295859 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Color_Mapper.sv(659) " "Verilog HDL Expression warning at Color_Mapper.sv(659): truncated literal to match 4 bits" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 659 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1670564295859 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Color_Mapper.sv(660) " "Verilog HDL Expression warning at Color_Mapper.sv(660): truncated literal to match 4 bits" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 660 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1670564295859 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Color_Mapper.sv(661) " "Verilog HDL Expression warning at Color_Mapper.sv(661): truncated literal to match 4 bits" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 661 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1670564295859 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Color_Mapper.sv(672) " "Verilog HDL Expression warning at Color_Mapper.sv(672): truncated literal to match 4 bits" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 672 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1670564295859 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Color_Mapper.sv(673) " "Verilog HDL Expression warning at Color_Mapper.sv(673): truncated literal to match 4 bits" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 673 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1670564295859 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Color_Mapper.sv(674) " "Verilog HDL Expression warning at Color_Mapper.sv(674): truncated literal to match 4 bits" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 674 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1670564295859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jakel/downloads/lab 62 provided files (fp)/color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/jakel/downloads/lab 62 provided files (fp)/color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295873 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ball.sv(114) " "Verilog HDL information at ball.sv(114): always construct contains both blocking and non-blocking assignments" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/ball.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/ball.sv" 114 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1670564295880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jakel/downloads/lab 62 provided files (fp)/ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/jakel/downloads/lab 62 provided files (fp)/ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/ball.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/ball.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject1.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject1 " "Found entity 1: FinalProject1" {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghost.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghost.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghost " "Found entity 1: ghost" {  } { { "ghost.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/ghost.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295930 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "state State FSM.sv(7) " "Verilog HDL Declaration information at FSM.sv(7): object \"state\" differs only in case from object \"State\" in the same scope" {  } { { "FSM.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FSM.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670564295935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_shift " "Found entity 1: reg_shift" {  } { { "shift_reg.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/shift_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564295960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564295960 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "FinalProject1_soc_sdram.v(318) " "Verilog HDL or VHDL warning at FinalProject1_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670564295990 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "FinalProject1_soc_sdram.v(328) " "Verilog HDL or VHDL warning at FinalProject1_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670564295990 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "FinalProject1_soc_sdram.v(338) " "Verilog HDL or VHDL warning at FinalProject1_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670564295990 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "FinalProject1_soc_sdram.v(682) " "Verilog HDL or VHDL warning at FinalProject1_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670564295990 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "FinalProject1_soc_spi_0.v(402) " "Verilog HDL or VHDL warning at FinalProject1_soc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_spi_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670564295990 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FinalProject1.sv(168) " "Verilog HDL Instantiation warning at FinalProject1.sv(168): instance has no name" {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 168 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670564296040 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalProject1 " "Elaborating entity \"FinalProject1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670564296836 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 FinalProject1.sv(130) " "Verilog HDL assignment warning at FinalProject1.sv(130): truncated value with size 32 to match size of target (2)" {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670564296840 "|FinalProject1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FinalProject1.sv(139) " "Verilog HDL assignment warning at FinalProject1.sv(139): truncated value with size 32 to match size of target (1)" {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670564296840 "|FinalProject1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 FinalProject1.sv(160) " "Verilog HDL assignment warning at FinalProject1.sv(160): truncated value with size 32 to match size of target (14)" {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670564296840 "|FinalProject1"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "ARDUINO_IO\[1\] ARDUINO_IO\[2\] FinalProject1.sv(45) " "Bidirectional port \"ARDUINO_IO\[2\]\" at FinalProject1.sv(45) has a one-way connection to bidirectional port \"ARDUINO_IO\[1\]\"" {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 45 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564296845 "|FinalProject1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "FinalProject1.sv" "hex_driver4" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564296875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacman_chomp_pcm_rom pacman_chomp_pcm_rom:comb_144 " "Elaborating entity \"pacman_chomp_pcm_rom\" for hierarchy \"pacman_chomp_pcm_rom:comb_144\"" {  } { { "FinalProject1.sv" "comb_144" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564296925 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 pacman_chomp_pcm.sv(7) " "Net \"rom.data_a\" at pacman_chomp_pcm.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "pacman_chomp_pcm.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/pacman_chomp_pcm.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1670564297580 "|FinalProject1|pacman_chomp_pcm_rom:comb_144"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 pacman_chomp_pcm.sv(7) " "Net \"rom.waddr_a\" at pacman_chomp_pcm.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "pacman_chomp_pcm.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/pacman_chomp_pcm.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1670564297580 "|FinalProject1|pacman_chomp_pcm_rom:comb_144"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 pacman_chomp_pcm.sv(7) " "Net \"rom.we_a\" at pacman_chomp_pcm.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "pacman_chomp_pcm.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/pacman_chomp_pcm.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1670564297580 "|FinalProject1|pacman_chomp_pcm_rom:comb_144"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_shift reg_shift:audio_left " "Elaborating entity \"reg_shift\" for hierarchy \"reg_shift:audio_left\"" {  } { { "FinalProject1.sv" "audio_left" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564297608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc FinalProject1_soc:u0 " "Elaborating entity \"FinalProject1_soc\" for hierarchy \"FinalProject1_soc:u0\"" {  } { { "FinalProject1.sv" "u0" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564297640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_hex_digits_pio FinalProject1_soc:u0\|FinalProject1_soc_hex_digits_pio:hex_digits_pio " "Elaborating entity \"FinalProject1_soc_hex_digits_pio\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_hex_digits_pio:hex_digits_pio\"" {  } { { "FinalProject1_soc/synthesis/FinalProject1_soc.v" "hex_digits_pio" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/FinalProject1_soc.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564297695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c FinalProject1_soc:u0\|altera_avalon_i2c:i2c " "Elaborating entity \"altera_avalon_i2c\" for hierarchy \"FinalProject1_soc:u0\|altera_avalon_i2c:i2c\"" {  } { { "FinalProject1_soc/synthesis/FinalProject1_soc.v" "i2c" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/FinalProject1_soc.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564297725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_csr FinalProject1_soc:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_csr:u_csr " "Elaborating entity \"altera_avalon_i2c_csr\" for hierarchy \"FinalProject1_soc:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_csr:u_csr\"" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c.v" "u_csr" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564297760 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(255) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(255): truncated value with size 32 to match size of target (3)" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670564297767 "|FinalProject1|FinalProject1_soc:u0|altera_avalon_i2c:i2c|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(256) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(256): truncated value with size 32 to match size of target (3)" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670564297767 "|FinalProject1|FinalProject1_soc:u0|altera_avalon_i2c:i2c|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(257) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(257): truncated value with size 32 to match size of target (3)" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670564297767 "|FinalProject1|FinalProject1_soc:u0|altera_avalon_i2c:i2c|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(267) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(267): truncated value with size 32 to match size of target (3)" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670564297767 "|FinalProject1|FinalProject1_soc:u0|altera_avalon_i2c:i2c|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(268) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(268): truncated value with size 32 to match size of target (3)" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670564297767 "|FinalProject1|FinalProject1_soc:u0|altera_avalon_i2c:i2c|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(269) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(269): truncated value with size 32 to match size of target (3)" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670564297767 "|FinalProject1|FinalProject1_soc:u0|altera_avalon_i2c:i2c|altera_avalon_i2c_csr:u_csr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_mstfsm FinalProject1_soc:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_mstfsm:u_mstfsm " "Elaborating entity \"altera_avalon_i2c_mstfsm\" for hierarchy \"FinalProject1_soc:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_mstfsm:u_mstfsm\"" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c.v" "u_mstfsm" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564297805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_rxshifter FinalProject1_soc:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_rxshifter:u_rxshifter " "Elaborating entity \"altera_avalon_i2c_rxshifter\" for hierarchy \"FinalProject1_soc:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_rxshifter:u_rxshifter\"" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c.v" "u_rxshifter" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564297840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txshifter FinalProject1_soc:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_txshifter:u_txshifter " "Elaborating entity \"altera_avalon_i2c_txshifter\" for hierarchy \"FinalProject1_soc:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_txshifter:u_txshifter\"" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c.v" "u_txshifter" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564297870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_spksupp FinalProject1_soc:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_spksupp:u_spksupp " "Elaborating entity \"altera_avalon_i2c_spksupp\" for hierarchy \"FinalProject1_soc:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_spksupp:u_spksupp\"" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c.v" "u_spksupp" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564297910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_det FinalProject1_soc:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_condt_det:u_condt_det " "Elaborating entity \"altera_avalon_i2c_condt_det\" for hierarchy \"FinalProject1_soc:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_condt_det:u_condt_det\"" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c.v" "u_condt_det" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564297940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_gen FinalProject1_soc:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_condt_gen:u_condt_gen " "Elaborating entity \"altera_avalon_i2c_condt_gen\" for hierarchy \"FinalProject1_soc:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_condt_gen:u_condt_gen\"" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c.v" "u_condt_gen" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564297980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_clk_cnt FinalProject1_soc:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_clk_cnt:u_clk_cnt " "Elaborating entity \"altera_avalon_i2c_clk_cnt\" for hierarchy \"FinalProject1_soc:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_clk_cnt:u_clk_cnt\"" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c.v" "u_clk_cnt" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564298010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txout FinalProject1_soc:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_txout:u_txout " "Elaborating entity \"altera_avalon_i2c_txout\" for hierarchy \"FinalProject1_soc:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_txout:u_txout\"" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c.v" "u_txout" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564298045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo FinalProject1_soc:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"FinalProject1_soc:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo\"" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c.v" "u_txfifo" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564298070 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1670564298075 "|FinalProject1|FinalProject1_soc:u0|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_txfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FinalProject1_soc:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"FinalProject1_soc:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564298255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FinalProject1_soc:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"FinalProject1_soc:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564298270 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FinalProject1_soc:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"FinalProject1_soc:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564298274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564298274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564298274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564298274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564298274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564298274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564298274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564298274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564298274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564298274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564298274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564298274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564298274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564298274 ""}  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670564298274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_33b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_33b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_33b1 " "Found entity 1: altsyncram_33b1" {  } { { "db/altsyncram_33b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/altsyncram_33b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564298365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564298365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_33b1 FinalProject1_soc:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_33b1:auto_generated " "Elaborating entity \"altsyncram_33b1\" for hierarchy \"FinalProject1_soc:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_33b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564298369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo FinalProject1_soc:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"FinalProject1_soc:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo\"" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c.v" "u_rxfifo" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564298437 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1670564298437 "|FinalProject1|FinalProject1_soc:u0|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_rxfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FinalProject1_soc:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"FinalProject1_soc:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564298475 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FinalProject1_soc:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"FinalProject1_soc:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564298490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FinalProject1_soc:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"FinalProject1_soc:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564298490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564298490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564298490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564298490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564298490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564298490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564298490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564298490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564298490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564298490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564298490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564298490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564298490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564298490 ""}  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670564298490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h0b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h0b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h0b1 " "Found entity 1: altsyncram_h0b1" {  } { { "db/altsyncram_h0b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/altsyncram_h0b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564298585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564298585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h0b1 FinalProject1_soc:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_h0b1:auto_generated " "Elaborating entity \"altsyncram_h0b1\" for hierarchy \"FinalProject1_soc:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_h0b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564298590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_jtag_uart_0 FinalProject1_soc:u0\|FinalProject1_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"FinalProject1_soc_jtag_uart_0\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "FinalProject1_soc/synthesis/FinalProject1_soc.v" "jtag_uart_0" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/FinalProject1_soc.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564298650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_jtag_uart_0_scfifo_w FinalProject1_soc:u0\|FinalProject1_soc_jtag_uart_0:jtag_uart_0\|FinalProject1_soc_jtag_uart_0_scfifo_w:the_FinalProject1_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"FinalProject1_soc_jtag_uart_0_scfifo_w\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_jtag_uart_0:jtag_uart_0\|FinalProject1_soc_jtag_uart_0_scfifo_w:the_FinalProject1_soc_jtag_uart_0_scfifo_w\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_jtag_uart_0.v" "the_FinalProject1_soc_jtag_uart_0_scfifo_w" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564298680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FinalProject1_soc:u0\|FinalProject1_soc_jtag_uart_0:jtag_uart_0\|FinalProject1_soc_jtag_uart_0_scfifo_w:the_FinalProject1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_jtag_uart_0:jtag_uart_0\|FinalProject1_soc_jtag_uart_0_scfifo_w:the_FinalProject1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_jtag_uart_0.v" "wfifo" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564298990 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FinalProject1_soc:u0\|FinalProject1_soc_jtag_uart_0:jtag_uart_0\|FinalProject1_soc_jtag_uart_0_scfifo_w:the_FinalProject1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"FinalProject1_soc:u0\|FinalProject1_soc_jtag_uart_0:jtag_uart_0\|FinalProject1_soc_jtag_uart_0_scfifo_w:the_FinalProject1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564299000 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FinalProject1_soc:u0\|FinalProject1_soc_jtag_uart_0:jtag_uart_0\|FinalProject1_soc_jtag_uart_0_scfifo_w:the_FinalProject1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"FinalProject1_soc:u0\|FinalProject1_soc_jtag_uart_0:jtag_uart_0\|FinalProject1_soc_jtag_uart_0_scfifo_w:the_FinalProject1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564299000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564299000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564299000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564299000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564299000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564299000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564299000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564299000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564299000 ""}  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670564299000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564299090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564299090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 FinalProject1_soc:u0\|FinalProject1_soc_jtag_uart_0:jtag_uart_0\|FinalProject1_soc_jtag_uart_0_scfifo_w:the_FinalProject1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_jtag_uart_0:jtag_uart_0\|FinalProject1_soc_jtag_uart_0_scfifo_w:the_FinalProject1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564299100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564299150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564299150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 FinalProject1_soc:u0\|FinalProject1_soc_jtag_uart_0:jtag_uart_0\|FinalProject1_soc_jtag_uart_0_scfifo_w:the_FinalProject1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_jtag_uart_0:jtag_uart_0\|FinalProject1_soc_jtag_uart_0_scfifo_w:the_FinalProject1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564299165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564299220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564299220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf FinalProject1_soc:u0\|FinalProject1_soc_jtag_uart_0:jtag_uart_0\|FinalProject1_soc_jtag_uart_0_scfifo_w:the_FinalProject1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_jtag_uart_0:jtag_uart_0\|FinalProject1_soc_jtag_uart_0_scfifo_w:the_FinalProject1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564299240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564299320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564299320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 FinalProject1_soc:u0\|FinalProject1_soc_jtag_uart_0:jtag_uart_0\|FinalProject1_soc_jtag_uart_0_scfifo_w:the_FinalProject1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_jtag_uart_0:jtag_uart_0\|FinalProject1_soc_jtag_uart_0_scfifo_w:the_FinalProject1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564299345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564299444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564299444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 FinalProject1_soc:u0\|FinalProject1_soc_jtag_uart_0:jtag_uart_0\|FinalProject1_soc_jtag_uart_0_scfifo_w:the_FinalProject1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_jtag_uart_0:jtag_uart_0\|FinalProject1_soc_jtag_uart_0_scfifo_w:the_FinalProject1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564299459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564299555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564299555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b FinalProject1_soc:u0\|FinalProject1_soc_jtag_uart_0:jtag_uart_0\|FinalProject1_soc_jtag_uart_0_scfifo_w:the_FinalProject1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_jtag_uart_0:jtag_uart_0\|FinalProject1_soc_jtag_uart_0_scfifo_w:the_FinalProject1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564299571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_jtag_uart_0_scfifo_r FinalProject1_soc:u0\|FinalProject1_soc_jtag_uart_0:jtag_uart_0\|FinalProject1_soc_jtag_uart_0_scfifo_r:the_FinalProject1_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"FinalProject1_soc_jtag_uart_0_scfifo_r\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_jtag_uart_0:jtag_uart_0\|FinalProject1_soc_jtag_uart_0_scfifo_r:the_FinalProject1_soc_jtag_uart_0_scfifo_r\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_jtag_uart_0.v" "the_FinalProject1_soc_jtag_uart_0_scfifo_r" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564299650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic FinalProject1_soc:u0\|FinalProject1_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:FinalProject1_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:FinalProject1_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_jtag_uart_0.v" "FinalProject1_soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564300675 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FinalProject1_soc:u0\|FinalProject1_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:FinalProject1_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"FinalProject1_soc:u0\|FinalProject1_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:FinalProject1_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564300732 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FinalProject1_soc:u0\|FinalProject1_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:FinalProject1_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"FinalProject1_soc:u0\|FinalProject1_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:FinalProject1_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564300732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564300732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564300732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564300732 ""}  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670564300732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter FinalProject1_soc:u0\|FinalProject1_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:FinalProject1_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:FinalProject1_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564301425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl FinalProject1_soc:u0\|FinalProject1_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:FinalProject1_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:FinalProject1_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564301633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_key FinalProject1_soc:u0\|FinalProject1_soc_key:key " "Elaborating entity \"FinalProject1_soc_key\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_key:key\"" {  } { { "FinalProject1_soc/synthesis/FinalProject1_soc.v" "key" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/FinalProject1_soc.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564301700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_keycode FinalProject1_soc:u0\|FinalProject1_soc_keycode:keycode " "Elaborating entity \"FinalProject1_soc_keycode\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_keycode:keycode\"" {  } { { "FinalProject1_soc/synthesis/FinalProject1_soc.v" "keycode" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/FinalProject1_soc.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564301730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_leds_pio FinalProject1_soc:u0\|FinalProject1_soc_leds_pio:leds_pio " "Elaborating entity \"FinalProject1_soc_leds_pio\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_leds_pio:leds_pio\"" {  } { { "FinalProject1_soc/synthesis/FinalProject1_soc.v" "leds_pio" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/FinalProject1_soc.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564301755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_nios2_gen2_0 FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"FinalProject1_soc_nios2_gen2_0\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "FinalProject1_soc/synthesis/FinalProject1_soc.v" "nios2_gen2_0" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/FinalProject1_soc.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564301780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_nios2_gen2_0_cpu FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"FinalProject1_soc_nios2_gen2_0_cpu\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0.v" "cpu" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564301810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_nios2_gen2_0_cpu_test_bench FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_test_bench:the_FinalProject1_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"FinalProject1_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_test_bench:the_FinalProject1_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "the_FinalProject1_soc_nios2_gen2_0_cpu_test_bench" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564301938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_nios2_gen2_0_cpu_register_bank_a_module FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_register_bank_a_module:FinalProject1_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"FinalProject1_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_register_bank_a_module:FinalProject1_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "FinalProject1_soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564301970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_register_bank_a_module:FinalProject1_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_register_bank_a_module:FinalProject1_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564302005 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_register_bank_a_module:FinalProject1_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_register_bank_a_module:FinalProject1_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564302020 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_register_bank_a_module:FinalProject1_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_register_bank_a_module:FinalProject1_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564302020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564302020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564302020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564302020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564302020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564302020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564302020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564302020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564302020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564302020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564302020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564302020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564302020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564302020 ""}  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670564302020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564302130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564302130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_register_bank_a_module:FinalProject1_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_register_bank_a_module:FinalProject1_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564302140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_nios2_gen2_0_cpu_register_bank_b_module FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_register_bank_b_module:FinalProject1_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"FinalProject1_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_register_bank_b_module:FinalProject1_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "FinalProject1_soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564302205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564302290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_debug FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564302335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564302415 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564302421 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564302421 ""}  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670564302421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_break FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_break:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_break:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564302440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_xbrk FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564302520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_dbrk FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564302540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_itrace FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564302570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_dtrace FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564302600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_td_mode FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564302680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_fifo FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564302706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564302753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564302780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564302800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_pib FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564302830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_im FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_im:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_im:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564302850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_nios2_gen2_0_cpu_nios2_avalon_reg FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"FinalProject1_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564302885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_nios2_gen2_0_cpu_nios2_ocimem FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_ocimem:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"FinalProject1_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_ocimem:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564302910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_nios2_gen2_0_cpu_ociram_sp_ram_module FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_ocimem:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_ocimem\|FinalProject1_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:FinalProject1_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"FinalProject1_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_ocimem:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_ocimem\|FinalProject1_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:FinalProject1_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "FinalProject1_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564302965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_ocimem:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_ocimem\|FinalProject1_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:FinalProject1_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_ocimem:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_ocimem\|FinalProject1_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:FinalProject1_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564303005 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_ocimem:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_ocimem\|FinalProject1_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:FinalProject1_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_ocimem:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_ocimem\|FinalProject1_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:FinalProject1_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564303021 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_ocimem:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_ocimem\|FinalProject1_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:FinalProject1_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_ocimem:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_ocimem\|FinalProject1_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:FinalProject1_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564303021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564303021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564303021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564303021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564303021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564303021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564303021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564303021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564303021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564303021 ""}  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670564303021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564303116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564303116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_ocimem:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_ocimem\|FinalProject1_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:FinalProject1_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_ocimem:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_ocimem\|FinalProject1_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:FinalProject1_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564303125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "the_FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564303190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_tck FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_tck:the_FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_tck:the_FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564303220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_sysclk FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564303310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564303455 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564303464 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564303464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564303464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564303464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564303464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564303464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564303464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564303464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564303464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564303464 ""}  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670564303464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564303480 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564303495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564303511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_nios2_gen2_0:nios2_gen2_0\|FinalProject1_soc_nios2_gen2_0_cpu:cpu\|FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci:the_FinalProject1_soc_nios2_gen2_0_cpu_nios2_oci\|FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:FinalProject1_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564303543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_onchip_memory2_0 FinalProject1_soc:u0\|FinalProject1_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"FinalProject1_soc_onchip_memory2_0\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "FinalProject1_soc/synthesis/FinalProject1_soc.v" "onchip_memory2_0" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/FinalProject1_soc.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564303591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FinalProject1_soc:u0\|FinalProject1_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_onchip_memory2_0.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564303622 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FinalProject1_soc:u0\|FinalProject1_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"FinalProject1_soc:u0\|FinalProject1_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564303640 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FinalProject1_soc:u0\|FinalProject1_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"FinalProject1_soc:u0\|FinalProject1_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564303640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FinalProject1_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"FinalProject1_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564303640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564303640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564303640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564303640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564303640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564303640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564303640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564303640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564303640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564303640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564303640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564303640 ""}  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670564303640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t3h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t3h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t3h1 " "Found entity 1: altsyncram_t3h1" {  } { { "db/altsyncram_t3h1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/altsyncram_t3h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564303740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564303740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t3h1 FinalProject1_soc:u0\|FinalProject1_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_t3h1:auto_generated " "Elaborating entity \"altsyncram_t3h1\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_t3h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564303755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_sdram FinalProject1_soc:u0\|FinalProject1_soc_sdram:sdram " "Elaborating entity \"FinalProject1_soc_sdram\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_sdram:sdram\"" {  } { { "FinalProject1_soc/synthesis/FinalProject1_soc.v" "sdram" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/FinalProject1_soc.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564304271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_sdram_input_efifo_module FinalProject1_soc:u0\|FinalProject1_soc_sdram:sdram\|FinalProject1_soc_sdram_input_efifo_module:the_FinalProject1_soc_sdram_input_efifo_module " "Elaborating entity \"FinalProject1_soc_sdram_input_efifo_module\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_sdram:sdram\|FinalProject1_soc_sdram_input_efifo_module:the_FinalProject1_soc_sdram_input_efifo_module\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_sdram.v" "the_FinalProject1_soc_sdram_input_efifo_module" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564304360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_sdram_pll FinalProject1_soc:u0\|FinalProject1_soc_sdram_pll:sdram_pll " "Elaborating entity \"FinalProject1_soc_sdram_pll\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_sdram_pll:sdram_pll\"" {  } { { "FinalProject1_soc/synthesis/FinalProject1_soc.v" "sdram_pll" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/FinalProject1_soc.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564304395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_sdram_pll_stdsync_sv6 FinalProject1_soc:u0\|FinalProject1_soc_sdram_pll:sdram_pll\|FinalProject1_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"FinalProject1_soc_sdram_pll_stdsync_sv6\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_sdram_pll:sdram_pll\|FinalProject1_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_sdram_pll.v" "stdsync2" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564304420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_sdram_pll_dffpipe_l2c FinalProject1_soc:u0\|FinalProject1_soc_sdram_pll:sdram_pll\|FinalProject1_soc_sdram_pll_stdsync_sv6:stdsync2\|FinalProject1_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"FinalProject1_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_sdram_pll:sdram_pll\|FinalProject1_soc_sdram_pll_stdsync_sv6:stdsync2\|FinalProject1_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_sdram_pll.v" "dffpipe3" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564304440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_sdram_pll_altpll_vg92 FinalProject1_soc:u0\|FinalProject1_soc_sdram_pll:sdram_pll\|FinalProject1_soc_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"FinalProject1_soc_sdram_pll_altpll_vg92\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_sdram_pll:sdram_pll\|FinalProject1_soc_sdram_pll_altpll_vg92:sd1\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_sdram_pll.v" "sd1" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564304465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_spi_0 FinalProject1_soc:u0\|FinalProject1_soc_spi_0:spi_0 " "Elaborating entity \"FinalProject1_soc_spi_0\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_spi_0:spi_0\"" {  } { { "FinalProject1_soc/synthesis/FinalProject1_soc.v" "spi_0" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/FinalProject1_soc.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564304492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_sysid_qsys_0 FinalProject1_soc:u0\|FinalProject1_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"FinalProject1_soc_sysid_qsys_0\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "FinalProject1_soc/synthesis/FinalProject1_soc.v" "sysid_qsys_0" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/FinalProject1_soc.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564304530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_timer_0 FinalProject1_soc:u0\|FinalProject1_soc_timer_0:timer_0 " "Elaborating entity \"FinalProject1_soc_timer_0\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_timer_0:timer_0\"" {  } { { "FinalProject1_soc/synthesis/FinalProject1_soc.v" "timer_0" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/FinalProject1_soc.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564304555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_usb_gpx FinalProject1_soc:u0\|FinalProject1_soc_usb_gpx:usb_gpx " "Elaborating entity \"FinalProject1_soc_usb_gpx\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_usb_gpx:usb_gpx\"" {  } { { "FinalProject1_soc/synthesis/FinalProject1_soc.v" "usb_gpx" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/FinalProject1_soc.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564304600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_usb_rst FinalProject1_soc:u0\|FinalProject1_soc_usb_rst:usb_rst " "Elaborating entity \"FinalProject1_soc_usb_rst\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_usb_rst:usb_rst\"" {  } { { "FinalProject1_soc/synthesis/FinalProject1_soc.v" "usb_rst" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/FinalProject1_soc.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564304640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_mm_interconnect_0 FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"FinalProject1_soc_mm_interconnect_0\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "FinalProject1_soc/synthesis/FinalProject1_soc.v" "mm_interconnect_0" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/FinalProject1_soc.v" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564304666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" 1372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564305320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" 1432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564305370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" 1496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564305400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" 1560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564305435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_csr_translator\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" "i2c_csr_translator" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" 1624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564305465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" 1688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564305495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564305530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" 1816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564305560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564305597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" "keycode_s1_translator" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" 1944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564305625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" 2200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564305693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" 2456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564305771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" 2537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564305802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" 2618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564305830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" 2702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564305860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "FinalProject1_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564305895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" 2743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564305930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" "i2c_csr_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" 2993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564306040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" 3452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564306205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "FinalProject1_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564306239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" 3493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564306270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" 3534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564306365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_mm_interconnect_0_router FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|FinalProject1_soc_mm_interconnect_0_router:router " "Elaborating entity \"FinalProject1_soc_mm_interconnect_0_router\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|FinalProject1_soc_mm_interconnect_0_router:router\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" "router" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" 4675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564306745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_mm_interconnect_0_router_default_decode FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|FinalProject1_soc_mm_interconnect_0_router:router\|FinalProject1_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"FinalProject1_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|FinalProject1_soc_mm_interconnect_0_router:router\|FinalProject1_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_router.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564306798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_mm_interconnect_0_router_002 FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|FinalProject1_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"FinalProject1_soc_mm_interconnect_0_router_002\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|FinalProject1_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" "router_002" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" 4707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564306845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_mm_interconnect_0_router_002_default_decode FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|FinalProject1_soc_mm_interconnect_0_router_002:router_002\|FinalProject1_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"FinalProject1_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|FinalProject1_soc_mm_interconnect_0_router_002:router_002\|FinalProject1_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564306870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_mm_interconnect_0_router_008 FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|FinalProject1_soc_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"FinalProject1_soc_mm_interconnect_0_router_008\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|FinalProject1_soc_mm_interconnect_0_router_008:router_008\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" "router_008" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" 4803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564307020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_mm_interconnect_0_router_008_default_decode FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|FinalProject1_soc_mm_interconnect_0_router_008:router_008\|FinalProject1_soc_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"FinalProject1_soc_mm_interconnect_0_router_008_default_decode\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|FinalProject1_soc_mm_interconnect_0_router_008:router_008\|FinalProject1_soc_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_router_008.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564307045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" 4997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564307290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "FinalProject1_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564307320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_mm_interconnect_0_cmd_demux FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|FinalProject1_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"FinalProject1_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|FinalProject1_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" 5104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564307355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_mm_interconnect_0_cmd_mux FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|FinalProject1_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"FinalProject1_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|FinalProject1_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" 5234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564307420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|FinalProject1_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|FinalProject1_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564307450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|FinalProject1_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|FinalProject1_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "FinalProject1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564307470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_mm_interconnect_0_rsp_demux FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|FinalProject1_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"FinalProject1_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|FinalProject1_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" 5602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564308020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_mm_interconnect_0_rsp_mux FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|FinalProject1_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"FinalProject1_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|FinalProject1_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" 6054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564308220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|FinalProject1_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|FinalProject1_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_rsp_mux.sv" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564308320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|FinalProject1_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|FinalProject1_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "FinalProject1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564308342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" 6227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564308405 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "FinalProject1_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670564308409 "|FinalProject1|FinalProject1_soc:u0|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "FinalProject1_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670564308409 "|FinalProject1|FinalProject1_soc:u0|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "FinalProject1_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670564308409 "|FinalProject1|FinalProject1_soc:u0|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" 6293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564308490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" "crosser" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" 6327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564308531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564308560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564308635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_mm_interconnect_0_avalon_st_adapter FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|FinalProject1_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"FinalProject1_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|FinalProject1_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" 6458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564308810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|FinalProject1_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|FinalProject1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"FinalProject1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|FinalProject1_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|FinalProject1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564308831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_mm_interconnect_0_avalon_st_adapter_006 FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|FinalProject1_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006 " "Elaborating entity \"FinalProject1_soc_mm_interconnect_0_avalon_st_adapter_006\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|FinalProject1_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" "avalon_st_adapter_006" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0.v" 6632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564308965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|FinalProject1_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|FinalProject1_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0 " "Elaborating entity \"FinalProject1_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|FinalProject1_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|FinalProject1_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0\"" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_avalon_st_adapter_006.v" "error_adapter_0" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_mm_interconnect_0_avalon_st_adapter_006.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564308985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject1_soc_irq_mapper FinalProject1_soc:u0\|FinalProject1_soc_irq_mapper:irq_mapper " "Elaborating entity \"FinalProject1_soc_irq_mapper\" for hierarchy \"FinalProject1_soc:u0\|FinalProject1_soc_irq_mapper:irq_mapper\"" {  } { { "FinalProject1_soc/synthesis/FinalProject1_soc.v" "irq_mapper" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/FinalProject1_soc.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564309205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller FinalProject1_soc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"FinalProject1_soc:u0\|altera_reset_controller:rst_controller\"" {  } { { "FinalProject1_soc/synthesis/FinalProject1_soc.v" "rst_controller" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/FinalProject1_soc.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564309226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer FinalProject1_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"FinalProject1_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "FinalProject1_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564309243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer FinalProject1_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"FinalProject1_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "FinalProject1_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564309270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller FinalProject1_soc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"FinalProject1_soc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "FinalProject1_soc/synthesis/FinalProject1_soc.v" "rst_controller_001" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/FinalProject1_soc.v" 605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564309290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:f " "Elaborating entity \"FSM\" for hierarchy \"FSM:f\"" {  } { { "FinalProject1.sv" "f" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564309330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:v " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:v\"" {  } { { "FinalProject1.sv" "v" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564309352 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/VGA_controller.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670564309352 "|FinalProject1|vga_controller:v"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/VGA_controller.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670564309352 "|FinalProject1|vga_controller:v"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball ball:b " "Elaborating entity \"ball\" for hierarchy \"ball:b\"" {  } { { "FinalProject1.sv" "b" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564309375 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "map_check_u ball.sv(50) " "Verilog HDL or VHDL warning at ball.sv(50): object \"map_check_u\" assigned a value but never read" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/ball.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/ball.sv" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670564309380 "|FinalProject1|ball:b"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "map_check_d ball.sv(51) " "Verilog HDL or VHDL warning at ball.sv(51): object \"map_check_d\" assigned a value but never read" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/ball.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/ball.sv" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670564309380 "|FinalProject1|ball:b"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "score ball.sv(114) " "Verilog HDL Always Construct warning at ball.sv(114): inferring latch(es) for variable \"score\", which holds its previous value in one or more paths through the always construct" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/ball.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/ball.sv" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670564309425 "|FinalProject1|ball:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(172) " "Verilog HDL assignment warning at ball.sv(172): truncated value with size 32 to match size of target (10)" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/ball.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/ball.sv" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670564309425 "|FinalProject1|ball:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(201) " "Verilog HDL assignment warning at ball.sv(201): truncated value with size 32 to match size of target (10)" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/ball.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/ball.sv" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670564309425 "|FinalProject1|ball:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[0\] ball.sv(114) " "Inferred latch for \"score\[0\]\" at ball.sv(114)" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/ball.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/ball.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564309490 "|FinalProject1|ball:b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghost ball:b\|ghost:r " "Elaborating entity \"ghost\" for hierarchy \"ball:b\|ghost:r\"" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/ball.sv" "r" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/ball.sv" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564309636 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ghost.sv(102) " "Verilog HDL assignment warning at ghost.sv(102): truncated value with size 32 to match size of target (10)" {  } { { "ghost.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/ghost.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670564309660 "|FinalProject1|ball:b|ghost:r"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ghost.sv(113) " "Verilog HDL assignment warning at ghost.sv(113): truncated value with size 32 to match size of target (10)" {  } { { "ghost.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/ghost.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670564309668 "|FinalProject1|ball:b|ghost:r"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ghost.sv(140) " "Verilog HDL assignment warning at ghost.sv(140): truncated value with size 32 to match size of target (10)" {  } { { "ghost.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/ghost.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670564309668 "|FinalProject1|ball:b|ghost:r"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ghost.sv(144) " "Verilog HDL assignment warning at ghost.sv(144): truncated value with size 32 to match size of target (10)" {  } { { "ghost.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/ghost.sv" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670564309668 "|FinalProject1|ball:b|ghost:r"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ghost.sv(157) " "Verilog HDL assignment warning at ghost.sv(157): truncated value with size 32 to match size of target (10)" {  } { { "ghost.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/ghost.sv" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670564309668 "|FinalProject1|ball:b|ghost:r"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ghost.sv(166) " "Verilog HDL assignment warning at ghost.sv(166): truncated value with size 32 to match size of target (10)" {  } { { "ghost.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/ghost.sv" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670564309668 "|FinalProject1|ball:b|ghost:r"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ghost.sv(193) " "Verilog HDL assignment warning at ghost.sv(193): truncated value with size 32 to match size of target (10)" {  } { { "ghost.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/ghost.sv" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670564309670 "|FinalProject1|ball:b|ghost:r"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ghost.sv(199) " "Verilog HDL assignment warning at ghost.sv(199): truncated value with size 32 to match size of target (10)" {  } { { "ghost.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/ghost.sv" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670564309670 "|FinalProject1|ball:b|ghost:r"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ghost.sv(223) " "Verilog HDL assignment warning at ghost.sv(223): truncated value with size 32 to match size of target (10)" {  } { { "ghost.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/ghost.sv" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670564309670 "|FinalProject1|ball:b|ghost:r"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ghost.sv(234) " "Verilog HDL assignment warning at ghost.sv(234): truncated value with size 32 to match size of target (10)" {  } { { "ghost.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/ghost.sv" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670564309670 "|FinalProject1|ball:b|ghost:r"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ghost.sv(261) " "Verilog HDL assignment warning at ghost.sv(261): truncated value with size 32 to match size of target (10)" {  } { { "ghost.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/ghost.sv" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670564309670 "|FinalProject1|ball:b|ghost:r"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ghost.sv(265) " "Verilog HDL assignment warning at ghost.sv(265): truncated value with size 32 to match size of target (10)" {  } { { "ghost.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/ghost.sv" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670564309670 "|FinalProject1|ball:b|ghost:r"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ghost.sv(278) " "Verilog HDL assignment warning at ghost.sv(278): truncated value with size 32 to match size of target (10)" {  } { { "ghost.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/ghost.sv" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670564309670 "|FinalProject1|ball:b|ghost:r"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ghost.sv(287) " "Verilog HDL assignment warning at ghost.sv(287): truncated value with size 32 to match size of target (10)" {  } { { "ghost.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/ghost.sv" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670564309670 "|FinalProject1|ball:b|ghost:r"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ghost.sv(314) " "Verilog HDL assignment warning at ghost.sv(314): truncated value with size 32 to match size of target (10)" {  } { { "ghost.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/ghost.sv" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670564309670 "|FinalProject1|ball:b|ghost:r"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ghost.sv(320) " "Verilog HDL assignment warning at ghost.sv(320): truncated value with size 32 to match size of target (10)" {  } { { "ghost.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/ghost.sv" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670564309670 "|FinalProject1|ball:b|ghost:r"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:m " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:m\"" {  } { { "FinalProject1.sv" "m" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564309856 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DistX Color_Mapper.sv(29) " "Verilog HDL or VHDL warning at Color_Mapper.sv(29): object \"DistX\" assigned a value but never read" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670564309856 "|FinalProject1|color_mapper:m"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DistY Color_Mapper.sv(29) " "Verilog HDL or VHDL warning at Color_Mapper.sv(29): object \"DistY\" assigned a value but never read" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670564309856 "|FinalProject1|color_mapper:m"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(64) " "Verilog HDL assignment warning at Color_Mapper.sv(64): truncated value with size 32 to match size of target (19)" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670564309860 "|FinalProject1|color_mapper:m"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Color_Mapper.sv(65) " "Verilog HDL assignment warning at Color_Mapper.sv(65): truncated value with size 32 to match size of target (18)" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670564309860 "|FinalProject1|color_mapper:m"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 Color_Mapper.sv(80) " "Verilog HDL assignment warning at Color_Mapper.sv(80): truncated value with size 32 to match size of target (15)" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670564309860 "|FinalProject1|color_mapper:m"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Color_Mapper.sv(149) " "Verilog HDL assignment warning at Color_Mapper.sv(149): truncated value with size 32 to match size of target (9)" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670564309860 "|FinalProject1|color_mapper:m"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Color_Mapper.sv(150) " "Verilog HDL assignment warning at Color_Mapper.sv(150): truncated value with size 32 to match size of target (9)" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670564309860 "|FinalProject1|color_mapper:m"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Color_Mapper.sv(160) " "Verilog HDL assignment warning at Color_Mapper.sv(160): truncated value with size 32 to match size of target (9)" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670564309865 "|FinalProject1|color_mapper:m"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Color_Mapper.sv(161) " "Verilog HDL assignment warning at Color_Mapper.sv(161): truncated value with size 32 to match size of target (9)" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670564309865 "|FinalProject1|color_mapper:m"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Color_Mapper.sv(171) " "Verilog HDL assignment warning at Color_Mapper.sv(171): truncated value with size 32 to match size of target (9)" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670564309865 "|FinalProject1|color_mapper:m"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Color_Mapper.sv(172) " "Verilog HDL assignment warning at Color_Mapper.sv(172): truncated value with size 32 to match size of target (9)" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670564309865 "|FinalProject1|color_mapper:m"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Color_Mapper.sv(182) " "Verilog HDL assignment warning at Color_Mapper.sv(182): truncated value with size 32 to match size of target (9)" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670564309865 "|FinalProject1|color_mapper:m"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Color_Mapper.sv(183) " "Verilog HDL assignment warning at Color_Mapper.sv(183): truncated value with size 32 to match size of target (9)" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670564309865 "|FinalProject1|color_mapper:m"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Color_Mapper.sv(193) " "Verilog HDL assignment warning at Color_Mapper.sv(193): truncated value with size 32 to match size of target (9)" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670564309865 "|FinalProject1|color_mapper:m"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Color_Mapper.sv(194) " "Verilog HDL assignment warning at Color_Mapper.sv(194): truncated value with size 32 to match size of target (9)" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670564309865 "|FinalProject1|color_mapper:m"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Color_Mapper.sv(202) " "Verilog HDL assignment warning at Color_Mapper.sv(202): truncated value with size 32 to match size of target (9)" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670564309865 "|FinalProject1|color_mapper:m"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Color_Mapper.sv(203) " "Verilog HDL assignment warning at Color_Mapper.sv(203): truncated value with size 32 to match size of target (9)" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670564309865 "|FinalProject1|color_mapper:m"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Color_Mapper.sv(204) " "Verilog HDL assignment warning at Color_Mapper.sv(204): truncated value with size 32 to match size of target (9)" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670564309865 "|FinalProject1|color_mapper:m"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Color_Mapper.sv(205) " "Verilog HDL assignment warning at Color_Mapper.sv(205): truncated value with size 32 to match size of target (9)" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670564309865 "|FinalProject1|color_mapper:m"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Color_Mapper.sv(206) " "Verilog HDL assignment warning at Color_Mapper.sv(206): truncated value with size 32 to match size of target (9)" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670564309865 "|FinalProject1|color_mapper:m"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "Color_Mapper.sv(516) " "Verilog HDL Case Statement warning at Color_Mapper.sv(516): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 516 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1670564309871 "|FinalProject1|color_mapper:m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StartScreen_rom color_mapper:m\|StartScreen_rom:StartScreen_rom " "Elaborating entity \"StartScreen_rom\" for hierarchy \"color_mapper:m\|StartScreen_rom:StartScreen_rom\"" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "StartScreen_rom" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564309995 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory StartScreen_rom.sv(7) " "Verilog HDL warning at StartScreen_rom.sv(7): object memory used but never assigned" {  } { { "StartScreen/StartScreen_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/StartScreen/StartScreen_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670564310105 "|FinalProject1|color_mapper:m|StartScreen_rom:StartScreen_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StartScreen_palette color_mapper:m\|StartScreen_palette:StartScreen_palette " "Elaborating entity \"StartScreen_palette\" for hierarchy \"color_mapper:m\|StartScreen_palette:StartScreen_palette\"" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "StartScreen_palette" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564310290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map_rom color_mapper:m\|map_rom:map_rom " "Elaborating entity \"map_rom\" for hierarchy \"color_mapper:m\|map_rom:map_rom\"" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "map_rom" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564310300 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory map_rom.sv(7) " "Verilog HDL warning at map_rom.sv(7): object memory used but never assigned" {  } { { "map/map_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/map/map_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670564310630 "|FinalProject1|color_mapper:m|map_rom:map_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map_palette color_mapper:m\|map_palette:map_palette " "Elaborating entity \"map_palette\" for hierarchy \"color_mapper:m\|map_palette:map_palette\"" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "map_palette" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564311144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacManOpenR_rom color_mapper:m\|pacManOpenR_rom:pacManOpenR_rom " "Elaborating entity \"pacManOpenR_rom\" for hierarchy \"color_mapper:m\|pacManOpenR_rom:pacManOpenR_rom\"" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "pacManOpenR_rom" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564311160 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory pacManOpenR_rom.sv(7) " "Verilog HDL warning at pacManOpenR_rom.sv(7): object memory used but never assigned" {  } { { "pacManOpenR/pacManOpenR_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/pacManOpenR/pacManOpenR_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670564311160 "|FinalProject1|color_mapper:m|pacManOpenR_rom:pacManOpenR_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacManOpenR_palette color_mapper:m\|pacManOpenR_palette:pacManOpenR_palette " "Elaborating entity \"pacManOpenR_palette\" for hierarchy \"color_mapper:m\|pacManOpenR_palette:pacManOpenR_palette\"" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "pacManOpenR_palette" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564311171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacManOpenL_rom color_mapper:m\|pacManOpenL_rom:pacManOpenL_rom " "Elaborating entity \"pacManOpenL_rom\" for hierarchy \"color_mapper:m\|pacManOpenL_rom:pacManOpenL_rom\"" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "pacManOpenL_rom" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564311180 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory pacManOpenL_rom.sv(7) " "Verilog HDL warning at pacManOpenL_rom.sv(7): object memory used but never assigned" {  } { { "pacManOpenL/pacManOpenL_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/pacManOpenL/pacManOpenL_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670564311180 "|FinalProject1|color_mapper:m|pacManOpenL_rom:pacManOpenL_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacManOpenL_palette color_mapper:m\|pacManOpenL_palette:pacManOpenL_palette " "Elaborating entity \"pacManOpenL_palette\" for hierarchy \"color_mapper:m\|pacManOpenL_palette:pacManOpenL_palette\"" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "pacManOpenL_palette" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564311190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacManOpenU_rom color_mapper:m\|pacManOpenU_rom:pacManOpenU_rom " "Elaborating entity \"pacManOpenU_rom\" for hierarchy \"color_mapper:m\|pacManOpenU_rom:pacManOpenU_rom\"" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "pacManOpenU_rom" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564311203 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory pacManOpenU_rom.sv(7) " "Verilog HDL warning at pacManOpenU_rom.sv(7): object memory used but never assigned" {  } { { "pacManOpenU/pacManOpenU_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/pacManOpenU/pacManOpenU_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670564311210 "|FinalProject1|color_mapper:m|pacManOpenU_rom:pacManOpenU_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacManOpenU_palette color_mapper:m\|pacManOpenU_palette:pacManOpenU_palette " "Elaborating entity \"pacManOpenU_palette\" for hierarchy \"color_mapper:m\|pacManOpenU_palette:pacManOpenU_palette\"" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "pacManOpenU_palette" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564311220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacManOpenD_rom color_mapper:m\|pacManOpenD_rom:pacManOpenD_rom " "Elaborating entity \"pacManOpenD_rom\" for hierarchy \"color_mapper:m\|pacManOpenD_rom:pacManOpenD_rom\"" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "pacManOpenD_rom" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564311235 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory pacManOpenD_rom.sv(7) " "Verilog HDL warning at pacManOpenD_rom.sv(7): object memory used but never assigned" {  } { { "pacManOpenD/pacManOpenD_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/pacManOpenD/pacManOpenD_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670564311235 "|FinalProject1|color_mapper:m|pacManOpenD_rom:pacManOpenD_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacManOpenD_palette color_mapper:m\|pacManOpenD_palette:pacManOpenD_palette " "Elaborating entity \"pacManOpenD_palette\" for hierarchy \"color_mapper:m\|pacManOpenD_palette:pacManOpenD_palette\"" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "pacManOpenD_palette" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564311244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghostRed_palette color_mapper:m\|ghostRed_palette:ghostRed_palette " "Elaborating entity \"ghostRed_palette\" for hierarchy \"color_mapper:m\|ghostRed_palette:ghostRed_palette\"" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "ghostRed_palette" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564311250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghostRed_rom color_mapper:m\|ghostRed_rom:ghostRed_rom " "Elaborating entity \"ghostRed_rom\" for hierarchy \"color_mapper:m\|ghostRed_rom:ghostRed_rom\"" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "ghostRed_rom" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564311270 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory ghostRed_rom.sv(7) " "Verilog HDL warning at ghostRed_rom.sv(7): object memory used but never assigned" {  } { { "ghostRed/ghostRed_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/ghostRed/ghostRed_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670564311270 "|FinalProject1|color_mapper:m|ghostRed_rom:ghostRed_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghostPink_palette color_mapper:m\|ghostPink_palette:ghostPink_palette " "Elaborating entity \"ghostPink_palette\" for hierarchy \"color_mapper:m\|ghostPink_palette:ghostPink_palette\"" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "ghostPink_palette" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564311281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghostPink_rom color_mapper:m\|ghostPink_rom:ghostPink_rom " "Elaborating entity \"ghostPink_rom\" for hierarchy \"color_mapper:m\|ghostPink_rom:ghostPink_rom\"" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "ghostPink_rom" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564311290 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory ghostPink_rom.sv(7) " "Verilog HDL warning at ghostPink_rom.sv(7): object memory used but never assigned" {  } { { "ghostPink/ghostPink_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/ghostPink/ghostPink_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670564311290 "|FinalProject1|color_mapper:m|ghostPink_rom:ghostPink_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghostBlue_palette color_mapper:m\|ghostBlue_palette:ghostBlue_palette " "Elaborating entity \"ghostBlue_palette\" for hierarchy \"color_mapper:m\|ghostBlue_palette:ghostBlue_palette\"" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "ghostBlue_palette" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564311300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghostBlue_rom color_mapper:m\|ghostBlue_rom:ghostBlue_rom " "Elaborating entity \"ghostBlue_rom\" for hierarchy \"color_mapper:m\|ghostBlue_rom:ghostBlue_rom\"" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "ghostBlue_rom" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564311313 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory ghostBlue_rom.sv(7) " "Verilog HDL warning at ghostBlue_rom.sv(7): object memory used but never assigned" {  } { { "ghostBlue/ghostBlue_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/ghostBlue/ghostBlue_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670564311313 "|FinalProject1|color_mapper:m|ghostBlue_rom:ghostBlue_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghostOrange_palette color_mapper:m\|ghostOrange_palette:ghostOrange_palette " "Elaborating entity \"ghostOrange_palette\" for hierarchy \"color_mapper:m\|ghostOrange_palette:ghostOrange_palette\"" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "ghostOrange_palette" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564311320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghostOrange_rom color_mapper:m\|ghostOrange_rom:ghostOrange_rom " "Elaborating entity \"ghostOrange_rom\" for hierarchy \"color_mapper:m\|ghostOrange_rom:ghostOrange_rom\"" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "ghostOrange_rom" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564311330 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory ghostOrange_rom.sv(7) " "Verilog HDL warning at ghostOrange_rom.sv(7): object memory used but never assigned" {  } { { "ghostOrange/ghostOrange_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/ghostOrange/ghostOrange_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670564311330 "|FinalProject1|color_mapper:m|ghostOrange_rom:ghostOrange_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "endScreen_palette color_mapper:m\|endScreen_palette:endScreen_palette " "Elaborating entity \"endScreen_palette\" for hierarchy \"color_mapper:m\|endScreen_palette:endScreen_palette\"" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "endScreen_palette" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564311345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "endScreen_rom color_mapper:m\|endScreen_rom:endScreen_rom " "Elaborating entity \"endScreen_rom\" for hierarchy \"color_mapper:m\|endScreen_rom:endScreen_rom\"" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "endScreen_rom" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564311355 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory endScreen_rom.sv(7) " "Verilog HDL warning at endScreen_rom.sv(7): object memory used but never assigned" {  } { { "endScreen/endScreen_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/endScreen/endScreen_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670564311361 "|FinalProject1|color_mapper:m|endScreen_rom:endScreen_rom"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:m\|rom_q\[4\] " "Net \"color_mapper:m\|rom_q\[4\]\" is missing source, defaulting to GND" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "rom_q\[4\]" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670564313070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:m\|rom_q\[3\] " "Net \"color_mapper:m\|rom_q\[3\]\" is missing source, defaulting to GND" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "rom_q\[3\]" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670564313070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:m\|pac_qr\[2\] " "Net \"color_mapper:m\|pac_qr\[2\]\" is missing source, defaulting to GND" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "pac_qr\[2\]" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670564313070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:m\|pac_ql\[2\] " "Net \"color_mapper:m\|pac_ql\[2\]\" is missing source, defaulting to GND" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "pac_ql\[2\]" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670564313070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:m\|pac_qu\[2\] " "Net \"color_mapper:m\|pac_qu\[2\]\" is missing source, defaulting to GND" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "pac_qu\[2\]" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670564313070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:m\|pac_qd\[2\] " "Net \"color_mapper:m\|pac_qd\[2\]\" is missing source, defaulting to GND" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "pac_qd\[2\]" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670564313070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:m\|ghost_qR\[4\] " "Net \"color_mapper:m\|ghost_qR\[4\]\" is missing source, defaulting to GND" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "ghost_qR\[4\]" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670564313070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:m\|ghost_qR\[3\] " "Net \"color_mapper:m\|ghost_qR\[3\]\" is missing source, defaulting to GND" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "ghost_qR\[3\]" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670564313070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:m\|ghost_qP\[4\] " "Net \"color_mapper:m\|ghost_qP\[4\]\" is missing source, defaulting to GND" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "ghost_qP\[4\]" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670564313070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:m\|ghost_qP\[3\] " "Net \"color_mapper:m\|ghost_qP\[3\]\" is missing source, defaulting to GND" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "ghost_qP\[3\]" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670564313070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:m\|ghost_qP\[2\] " "Net \"color_mapper:m\|ghost_qP\[2\]\" is missing source, defaulting to GND" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "ghost_qP\[2\]" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670564313070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:m\|ghost_qB\[4\] " "Net \"color_mapper:m\|ghost_qB\[4\]\" is missing source, defaulting to GND" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "ghost_qB\[4\]" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670564313070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:m\|ghost_qB\[3\] " "Net \"color_mapper:m\|ghost_qB\[3\]\" is missing source, defaulting to GND" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "ghost_qB\[3\]" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670564313070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:m\|ghost_qB\[2\] " "Net \"color_mapper:m\|ghost_qB\[2\]\" is missing source, defaulting to GND" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "ghost_qB\[2\]" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670564313070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:m\|ghost_qO\[4\] " "Net \"color_mapper:m\|ghost_qO\[4\]\" is missing source, defaulting to GND" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "ghost_qO\[4\]" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670564313070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:m\|ghost_qO\[3\] " "Net \"color_mapper:m\|ghost_qO\[3\]\" is missing source, defaulting to GND" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "ghost_qO\[3\]" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670564313070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:m\|ghost_qO\[2\] " "Net \"color_mapper:m\|ghost_qO\[2\]\" is missing source, defaulting to GND" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "ghost_qO\[2\]" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670564313070 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1670564313070 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1670564314335 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.12.08.23:38:39 Progress: Loading sld7479d85e/alt_sld_fab_wrapper_hw.tcl " "2022.12.08.23:38:39 Progress: Loading sld7479d85e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564319273 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564322920 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564323110 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564327030 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564327140 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564327256 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564327413 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564327420 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564327420 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1670564328165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7479d85e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7479d85e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7479d85e/alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/ip/sld7479d85e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564328480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564328480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7479d85e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7479d85e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7479d85e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/ip/sld7479d85e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564328603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564328603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7479d85e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7479d85e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7479d85e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/ip/sld7479d85e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564328640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564328640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7479d85e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7479d85e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7479d85e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/ip/sld7479d85e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564328725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564328725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7479d85e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7479d85e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7479d85e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/ip/sld7479d85e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564328830 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7479d85e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/ip/sld7479d85e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564328830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564328830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7479d85e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7479d85e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7479d85e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/ip/sld7479d85e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564328935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564328935 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "9 " "Found 9 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "color_mapper:m\|ghostOrange_rom:ghostOrange_rom\|memory " "RAM logic \"color_mapper:m\|ghostOrange_rom:ghostOrange_rom\|memory\" is uninferred due to inappropriate RAM size" {  } { { "ghostOrange/ghostOrange_rom.sv" "memory" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/ghostOrange/ghostOrange_rom.sv" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670564335280 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "color_mapper:m\|ghostBlue_rom:ghostBlue_rom\|memory " "RAM logic \"color_mapper:m\|ghostBlue_rom:ghostBlue_rom\|memory\" is uninferred due to inappropriate RAM size" {  } { { "ghostBlue/ghostBlue_rom.sv" "memory" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/ghostBlue/ghostBlue_rom.sv" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670564335280 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "color_mapper:m\|ghostRed_rom:ghostRed_rom\|memory " "RAM logic \"color_mapper:m\|ghostRed_rom:ghostRed_rom\|memory\" is uninferred due to inappropriate RAM size" {  } { { "ghostRed/ghostRed_rom.sv" "memory" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/ghostRed/ghostRed_rom.sv" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670564335280 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "color_mapper:m\|ghostPink_rom:ghostPink_rom\|memory " "RAM logic \"color_mapper:m\|ghostPink_rom:ghostPink_rom\|memory\" is uninferred due to inappropriate RAM size" {  } { { "ghostPink/ghostPink_rom.sv" "memory" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/ghostPink/ghostPink_rom.sv" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670564335280 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "color_mapper:m\|pacManOpenR_rom:pacManOpenR_rom\|memory " "RAM logic \"color_mapper:m\|pacManOpenR_rom:pacManOpenR_rom\|memory\" is uninferred due to inappropriate RAM size" {  } { { "pacManOpenR/pacManOpenR_rom.sv" "memory" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/pacManOpenR/pacManOpenR_rom.sv" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670564335280 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "color_mapper:m\|pacManOpenL_rom:pacManOpenL_rom\|memory " "RAM logic \"color_mapper:m\|pacManOpenL_rom:pacManOpenL_rom\|memory\" is uninferred due to inappropriate RAM size" {  } { { "pacManOpenL/pacManOpenL_rom.sv" "memory" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/pacManOpenL/pacManOpenL_rom.sv" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670564335280 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "color_mapper:m\|pacManOpenD_rom:pacManOpenD_rom\|memory " "RAM logic \"color_mapper:m\|pacManOpenD_rom:pacManOpenD_rom\|memory\" is uninferred due to inappropriate RAM size" {  } { { "pacManOpenD/pacManOpenD_rom.sv" "memory" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/pacManOpenD/pacManOpenD_rom.sv" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670564335280 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "color_mapper:m\|pacManOpenU_rom:pacManOpenU_rom\|memory " "RAM logic \"color_mapper:m\|pacManOpenU_rom:pacManOpenU_rom\|memory\" is uninferred due to inappropriate RAM size" {  } { { "pacManOpenU/pacManOpenU_rom.sv" "memory" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/pacManOpenU/pacManOpenU_rom.sv" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670564335280 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"FinalProject1_soc:u0\|FinalProject1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "FinalProject1_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670564335280 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1670564335280 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32768 23600 C:/intelFPGA_lite/18.1/ECE385/FinalProject1/endScreen/endScreen.mif " "Memory depth (32768) in the design file differs from memory depth (23600) in the Memory Initialization File \"C:/intelFPGA_lite/18.1/ECE385/FinalProject1/endScreen/endScreen.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1670564335380 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:m\|StartScreen_rom:StartScreen_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:m\|StartScreen_rom:StartScreen_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670564344865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670564344865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 19 " "Parameter WIDTHAD_A set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670564344865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 307200 " "Parameter NUMWORDS_A set to 307200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670564344865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670564344865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670564344865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670564344865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670564344865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670564344865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./StartScreen/StartScreen.mif " "Parameter INIT_FILE set to ./StartScreen/StartScreen.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670564344865 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670564344865 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:m\|map_rom:map_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:m\|map_rom:map_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670564344865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670564344865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 19 " "Parameter WIDTHAD_A set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670564344865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 307200 " "Parameter NUMWORDS_A set to 307200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670564344865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670564344865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670564344865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670564344865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670564344865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670564344865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./map/map.mif " "Parameter INIT_FILE set to ./map/map.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670564344865 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670564344865 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pacman_chomp_pcm_rom:comb_144\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"pacman_chomp_pcm_rom:comb_144\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670564344865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670564344865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670564344865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 15800 " "Parameter NUMWORDS_A set to 15800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670564344865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670564344865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670564344865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670564344865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670564344865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670564344865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/FinalProject1.ram0_pacman_chomp_pcm_rom_21415dbb.hdl.mif " "Parameter INIT_FILE set to db/FinalProject1.ram0_pacman_chomp_pcm_rom_21415dbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670564344865 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670564344865 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1670564344865 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:m\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:m\|Div6\"" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "Div6" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 589 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670564344870 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:m\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:m\|Mod1\"" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "Mod1" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 589 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670564344870 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:m\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:m\|Div5\"" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "Div5" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 552 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670564344870 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:m\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:m\|Mod0\"" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "Mod0" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 552 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670564344870 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:m\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:m\|Div4\"" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "Div4" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 515 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670564344870 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:m\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:m\|Mult0\"" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "Mult0" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 80 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670564344870 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1670564344870 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:m\|StartScreen_rom:StartScreen_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:m\|StartScreen_rom:StartScreen_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564344925 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:m\|StartScreen_rom:StartScreen_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:m\|StartScreen_rom:StartScreen_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564344925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564344925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 19 " "Parameter \"WIDTHAD_A\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564344925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 307200 " "Parameter \"NUMWORDS_A\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564344925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564344925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564344925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564344925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564344925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564344925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./StartScreen/StartScreen.mif " "Parameter \"INIT_FILE\" = \"./StartScreen/StartScreen.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564344925 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670564344925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7o51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7o51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7o51 " "Found entity 1: altsyncram_7o51" {  } { { "db/altsyncram_7o51.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/altsyncram_7o51.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564345020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564345020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_0l9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_0l9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_0l9 " "Found entity 1: decode_0l9" {  } { { "db/decode_0l9.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/decode_0l9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564346320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564346320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_g3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_g3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_g3b " "Found entity 1: mux_g3b" {  } { { "db/mux_g3b.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/mux_g3b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564346426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564346426 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:m\|map_rom:map_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:m\|map_rom:map_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564346490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:m\|map_rom:map_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:m\|map_rom:map_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564346490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564346490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 19 " "Parameter \"WIDTHAD_A\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564346490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 307200 " "Parameter \"NUMWORDS_A\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564346490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564346490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564346490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564346490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564346490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564346490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./map/map.mif " "Parameter \"INIT_FILE\" = \"./map/map.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564346490 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670564346490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9141.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9141.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9141 " "Found entity 1: altsyncram_9141" {  } { { "db/altsyncram_9141.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/altsyncram_9141.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564346615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564346615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_i3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_i3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_i3b " "Found entity 1: mux_i3b" {  } { { "db/mux_i3b.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/mux_i3b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564348340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564348340 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pacman_chomp_pcm_rom:comb_144\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"pacman_chomp_pcm_rom:comb_144\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564348420 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pacman_chomp_pcm_rom:comb_144\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"pacman_chomp_pcm_rom:comb_144\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564348420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564348420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564348420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 15800 " "Parameter \"NUMWORDS_A\" = \"15800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564348420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564348420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564348420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564348420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564348420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564348420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/FinalProject1.ram0_pacman_chomp_pcm_rom_21415dbb.hdl.mif " "Parameter \"INIT_FILE\" = \"db/FinalProject1.ram0_pacman_chomp_pcm_rom_21415dbb.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564348420 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670564348420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j981.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j981.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j981 " "Found entity 1: altsyncram_j981" {  } { { "db/altsyncram_j981.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/altsyncram_j981.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564348511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564348511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_2j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2j9 " "Found entity 1: decode_2j9" {  } { { "db/decode_2j9.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/decode_2j9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564348830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564348830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_p1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_p1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_p1b " "Found entity 1: mux_p1b" {  } { { "db/mux_p1b.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/mux_p1b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564348930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564348930 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:m\|lpm_divide:Div6 " "Elaborated megafunction instantiation \"color_mapper:m\|lpm_divide:Div6\"" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 589 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564349080 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:m\|lpm_divide:Div6 " "Instantiated megafunction \"color_mapper:m\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564349080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564349080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564349080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564349080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564349080 ""}  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 589 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670564349080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fbo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fbo " "Found entity 1: lpm_divide_fbo" {  } { { "db/lpm_divide_fbo.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/lpm_divide_fbo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564349160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564349160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/abs_divider_kbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564349230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564349230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_she.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_she " "Found entity 1: alt_u_div_she" {  } { { "db/alt_u_div_she.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/alt_u_div_she.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564349335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564349335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564349515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564349515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564349630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564349630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_o99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_o99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_o99 " "Found entity 1: lpm_abs_o99" {  } { { "db/lpm_abs_o99.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/lpm_abs_o99.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564349720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564349720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/lpm_abs_8b9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564349800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564349800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:m\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"color_mapper:m\|lpm_divide:Mod1\"" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 589 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564349880 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:m\|lpm_divide:Mod1 " "Instantiated megafunction \"color_mapper:m\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564349880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564349880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564349880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564349880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564349880 ""}  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 589 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670564349880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_i3o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_i3o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_i3o " "Found entity 1: lpm_divide_i3o" {  } { { "db/lpm_divide_i3o.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/lpm_divide_i3o.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564349960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564349960 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:m\|lpm_divide:Div5 " "Elaborated megafunction instantiation \"color_mapper:m\|lpm_divide:Div5\"" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 552 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564350240 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:m\|lpm_divide:Div5 " "Instantiated megafunction \"color_mapper:m\|lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564350240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564350240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564350240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564350240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564350240 ""}  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 552 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670564350240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibo " "Found entity 1: lpm_divide_ibo" {  } { { "db/lpm_divide_ibo.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/lpm_divide_ibo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564350320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564350320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_nbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_nbg " "Found entity 1: abs_divider_nbg" {  } { { "db/abs_divider_nbg.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/abs_divider_nbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564350390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564350390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2ie " "Found entity 1: alt_u_div_2ie" {  } { { "db/alt_u_div_2ie.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/alt_u_div_2ie.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564350520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564350520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_r99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_r99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_r99 " "Found entity 1: lpm_abs_r99" {  } { { "db/lpm_abs_r99.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/lpm_abs_r99.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564350750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564350750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:m\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"color_mapper:m\|lpm_divide:Div4\"" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 515 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564351105 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:m\|lpm_divide:Div4 " "Instantiated megafunction \"color_mapper:m\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564351105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564351105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564351105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564351105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564351105 ""}  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 515 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670564351105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sco.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sco.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sco " "Found entity 1: lpm_divide_sco" {  } { { "db/lpm_divide_sco.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/lpm_divide_sco.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564351195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564351195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_1dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_1dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_1dg " "Found entity 1: abs_divider_1dg" {  } { { "db/abs_divider_1dg.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/abs_divider_1dg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564351260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564351260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mke " "Found entity 1: alt_u_div_mke" {  } { { "db/alt_u_div_mke.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/alt_u_div_mke.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564351376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564351376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_5b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_5b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_5b9 " "Found entity 1: lpm_abs_5b9" {  } { { "db/lpm_abs_5b9.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/lpm_abs_5b9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564351629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564351629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:m\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:m\|lpm_mult:Mult0\"" {  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 80 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564351865 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:m\|lpm_mult:Mult0 " "Instantiated megafunction \"color_mapper:m\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564351865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564351865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564351865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564351865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564351865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564351865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564351865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564351865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670564351865 ""}  } { { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 80 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670564351865 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:m\|lpm_mult:Mult0\|multcore:mult_core color_mapper:m\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:m\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"color_mapper:m\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 80 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564352140 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:m\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder color_mapper:m\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:m\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"color_mapper:m\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 80 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564352285 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:m\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] color_mapper:m\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:m\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"color_mapper:m\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 80 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564352480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_brg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_brg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_brg " "Found entity 1: add_sub_brg" {  } { { "db/add_sub_brg.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/add_sub_brg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564352595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564352595 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:m\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add color_mapper:m\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:m\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"color_mapper:m\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 80 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564352772 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:m\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] color_mapper:m\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:m\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:m\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 80 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564352830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_frg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_frg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_frg " "Found entity 1: add_sub_frg" {  } { { "db/add_sub_frg.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/add_sub_frg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670564352940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564352940 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:m\|lpm_mult:Mult0\|altshift:external_latency_ffs color_mapper:m\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:m\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"color_mapper:m\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 80 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564353050 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:m\|map_rom:map_rom\|altsyncram:memory_rtl_0\|altsyncram_9141:auto_generated\|ram_block1a96 " "Synthesized away node \"color_mapper:m\|map_rom:map_rom\|altsyncram:memory_rtl_0\|altsyncram_9141:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_9141.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/altsyncram_9141.tdf" 2057 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 365 0 0 } } { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 265 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670564353390 "|FinalProject1|color_mapper:m|map_rom:map_rom|altsyncram:memory_rtl_0|altsyncram_9141:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:m\|map_rom:map_rom\|altsyncram:memory_rtl_0\|altsyncram_9141:auto_generated\|ram_block1a97 " "Synthesized away node \"color_mapper:m\|map_rom:map_rom\|altsyncram:memory_rtl_0\|altsyncram_9141:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_9141.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/altsyncram_9141.tdf" 2078 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 365 0 0 } } { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 265 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670564353390 "|FinalProject1|color_mapper:m|map_rom:map_rom|altsyncram:memory_rtl_0|altsyncram_9141:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:m\|map_rom:map_rom\|altsyncram:memory_rtl_0\|altsyncram_9141:auto_generated\|ram_block1a98 " "Synthesized away node \"color_mapper:m\|map_rom:map_rom\|altsyncram:memory_rtl_0\|altsyncram_9141:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_9141.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/altsyncram_9141.tdf" 2099 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 365 0 0 } } { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 265 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670564353390 "|FinalProject1|color_mapper:m|map_rom:map_rom|altsyncram:memory_rtl_0|altsyncram_9141:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:m\|map_rom:map_rom\|altsyncram:memory_rtl_0\|altsyncram_9141:auto_generated\|ram_block1a99 " "Synthesized away node \"color_mapper:m\|map_rom:map_rom\|altsyncram:memory_rtl_0\|altsyncram_9141:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_9141.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/altsyncram_9141.tdf" 2120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 365 0 0 } } { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 265 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670564353390 "|FinalProject1|color_mapper:m|map_rom:map_rom|altsyncram:memory_rtl_0|altsyncram_9141:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:m\|map_rom:map_rom\|altsyncram:memory_rtl_0\|altsyncram_9141:auto_generated\|ram_block1a100 " "Synthesized away node \"color_mapper:m\|map_rom:map_rom\|altsyncram:memory_rtl_0\|altsyncram_9141:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_9141.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/altsyncram_9141.tdf" 2141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 365 0 0 } } { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 265 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670564353390 "|FinalProject1|color_mapper:m|map_rom:map_rom|altsyncram:memory_rtl_0|altsyncram_9141:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:m\|map_rom:map_rom\|altsyncram:memory_rtl_0\|altsyncram_9141:auto_generated\|ram_block1a101 " "Synthesized away node \"color_mapper:m\|map_rom:map_rom\|altsyncram:memory_rtl_0\|altsyncram_9141:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_9141.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/altsyncram_9141.tdf" 2162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 365 0 0 } } { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 265 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670564353390 "|FinalProject1|color_mapper:m|map_rom:map_rom|altsyncram:memory_rtl_0|altsyncram_9141:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:m\|map_rom:map_rom\|altsyncram:memory_rtl_0\|altsyncram_9141:auto_generated\|ram_block1a102 " "Synthesized away node \"color_mapper:m\|map_rom:map_rom\|altsyncram:memory_rtl_0\|altsyncram_9141:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_9141.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/altsyncram_9141.tdf" 2183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 365 0 0 } } { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 265 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670564353390 "|FinalProject1|color_mapper:m|map_rom:map_rom|altsyncram:memory_rtl_0|altsyncram_9141:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:m\|map_rom:map_rom\|altsyncram:memory_rtl_0\|altsyncram_9141:auto_generated\|ram_block1a103 " "Synthesized away node \"color_mapper:m\|map_rom:map_rom\|altsyncram:memory_rtl_0\|altsyncram_9141:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_9141.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/altsyncram_9141.tdf" 2204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 365 0 0 } } { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 265 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670564353390 "|FinalProject1|color_mapper:m|map_rom:map_rom|altsyncram:memory_rtl_0|altsyncram_9141:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:m\|map_rom:map_rom\|altsyncram:memory_rtl_0\|altsyncram_9141:auto_generated\|ram_block1a104 " "Synthesized away node \"color_mapper:m\|map_rom:map_rom\|altsyncram:memory_rtl_0\|altsyncram_9141:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_9141.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/altsyncram_9141.tdf" 2225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 365 0 0 } } { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 265 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670564353390 "|FinalProject1|color_mapper:m|map_rom:map_rom|altsyncram:memory_rtl_0|altsyncram_9141:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:m\|map_rom:map_rom\|altsyncram:memory_rtl_0\|altsyncram_9141:auto_generated\|ram_block1a105 " "Synthesized away node \"color_mapper:m\|map_rom:map_rom\|altsyncram:memory_rtl_0\|altsyncram_9141:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_9141.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/altsyncram_9141.tdf" 2246 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 365 0 0 } } { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 265 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670564353390 "|FinalProject1|color_mapper:m|map_rom:map_rom|altsyncram:memory_rtl_0|altsyncram_9141:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:m\|map_rom:map_rom\|altsyncram:memory_rtl_0\|altsyncram_9141:auto_generated\|ram_block1a106 " "Synthesized away node \"color_mapper:m\|map_rom:map_rom\|altsyncram:memory_rtl_0\|altsyncram_9141:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_9141.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/altsyncram_9141.tdf" 2267 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 365 0 0 } } { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 265 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670564353390 "|FinalProject1|color_mapper:m|map_rom:map_rom|altsyncram:memory_rtl_0|altsyncram_9141:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:m\|map_rom:map_rom\|altsyncram:memory_rtl_0\|altsyncram_9141:auto_generated\|ram_block1a107 " "Synthesized away node \"color_mapper:m\|map_rom:map_rom\|altsyncram:memory_rtl_0\|altsyncram_9141:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_9141.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/altsyncram_9141.tdf" 2288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 365 0 0 } } { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 265 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670564353390 "|FinalProject1|color_mapper:m|map_rom:map_rom|altsyncram:memory_rtl_0|altsyncram_9141:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:m\|map_rom:map_rom\|altsyncram:memory_rtl_0\|altsyncram_9141:auto_generated\|ram_block1a108 " "Synthesized away node \"color_mapper:m\|map_rom:map_rom\|altsyncram:memory_rtl_0\|altsyncram_9141:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_9141.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/altsyncram_9141.tdf" 2309 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 365 0 0 } } { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 265 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670564353390 "|FinalProject1|color_mapper:m|map_rom:map_rom|altsyncram:memory_rtl_0|altsyncram_9141:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:m\|map_rom:map_rom\|altsyncram:memory_rtl_0\|altsyncram_9141:auto_generated\|ram_block1a109 " "Synthesized away node \"color_mapper:m\|map_rom:map_rom\|altsyncram:memory_rtl_0\|altsyncram_9141:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_9141.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/altsyncram_9141.tdf" 2330 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 365 0 0 } } { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 265 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670564353390 "|FinalProject1|color_mapper:m|map_rom:map_rom|altsyncram:memory_rtl_0|altsyncram_9141:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:m\|map_rom:map_rom\|altsyncram:memory_rtl_0\|altsyncram_9141:auto_generated\|ram_block1a110 " "Synthesized away node \"color_mapper:m\|map_rom:map_rom\|altsyncram:memory_rtl_0\|altsyncram_9141:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_9141.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/altsyncram_9141.tdf" 2351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 365 0 0 } } { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 265 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670564353390 "|FinalProject1|color_mapper:m|map_rom:map_rom|altsyncram:memory_rtl_0|altsyncram_9141:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:m\|map_rom:map_rom\|altsyncram:memory_rtl_0\|altsyncram_9141:auto_generated\|ram_block1a111 " "Synthesized away node \"color_mapper:m\|map_rom:map_rom\|altsyncram:memory_rtl_0\|altsyncram_9141:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_9141.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/altsyncram_9141.tdf" 2372 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 365 0 0 } } { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 265 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670564353390 "|FinalProject1|color_mapper:m|map_rom:map_rom|altsyncram:memory_rtl_0|altsyncram_9141:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:m\|map_rom:map_rom\|altsyncram:memory_rtl_0\|altsyncram_9141:auto_generated\|ram_block1a112 " "Synthesized away node \"color_mapper:m\|map_rom:map_rom\|altsyncram:memory_rtl_0\|altsyncram_9141:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_9141.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/altsyncram_9141.tdf" 2393 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 365 0 0 } } { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 265 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670564353390 "|FinalProject1|color_mapper:m|map_rom:map_rom|altsyncram:memory_rtl_0|altsyncram_9141:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:m\|map_rom:map_rom\|altsyncram:memory_rtl_0\|altsyncram_9141:auto_generated\|ram_block1a113 " "Synthesized away node \"color_mapper:m\|map_rom:map_rom\|altsyncram:memory_rtl_0\|altsyncram_9141:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_9141.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/db/altsyncram_9141.tdf" 2414 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/Color_Mapper.sv" 365 0 0 } } { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 265 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670564353390 "|FinalProject1|color_mapper:m|map_rom:map_rom|altsyncram:memory_rtl_0|altsyncram_9141:auto_generated|ram_block1a113"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1670564353390 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1670564353390 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "24 " "24 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1670564355233 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "152 " "Ignored 152 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "152 " "Ignored 152 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1670564355455 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1670564355455 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[2\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[2\]\" and its non-tri-state driver." {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 45 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670564355525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[3\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[3\]\" and its non-tri-state driver." {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 45 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670564355525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[7\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[7\]\" and its non-tri-state driver." {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 45 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670564355525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 45 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670564355525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 45 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670564355525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 45 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670564355525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 48 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670564355525 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1670564355525 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670564355525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670564355525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670564355525 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1670564355525 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[6\] VCC pin " "The pin \"ARDUINO_IO\[6\]\" is fed by VCC" {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 45 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1670564355525 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1670564355525 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[2\]\" is moved to its source" {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 45 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1670564355565 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1670564355565 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_sdram.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_sdram.v" 356 -1 0 } } { "FinalProject1_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "ghost.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/ghost.sv" 86 -1 0 } } { "../../../../Users/jakel/Downloads/Lab 62 provided files (FP)/ball.sv" "" { Text "C:/Users/jakel/Downloads/Lab 62 provided files (FP)/ball.sv" 142 -1 0 } } { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_jtag_uart_0.v" 352 -1 0 } } { "FinalProject1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_spi_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_spi_0.v" 243 -1 0 } } { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_spi_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_spi_0.v" 132 -1 0 } } { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_jtag_uart_0.v" 398 -1 0 } } { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_spi_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_spi_0.v" 253 -1 0 } } { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 37 -1 0 } } { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" 36 -1 0 } } { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 37 -1 0 } } { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 46 -1 0 } } { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 54 -1 0 } } { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 245 -1 0 } } { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 36 -1 0 } } { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" 35 -1 0 } } { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 47 -1 0 } } { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 56 -1 0 } } { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v" 73 -1 0 } } { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 229 -1 0 } } { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 237 -1 0 } } { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_sdram_pll.v" 272 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 43 -1 0 } } { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 42 -1 0 } } { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 85 -1 0 } } { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 127 -1 0 } } { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" 107 -1 0 } } { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 130 -1 0 } } { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 49 -1 0 } } { "FinalProject1_soc/synthesis/submodules/FinalProject1_soc_timer_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/FinalProject1_soc_timer_0.v" 181 -1 0 } } { "FinalProject1_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 38 -1 0 } } { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 38 -1 0 } } { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 39 -1 0 } } { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 34 -1 0 } } { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 48 -1 0 } } { "FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 37 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1670564355650 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1670564355650 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[1\]~synth " "Node \"ARDUINO_IO\[1\]~synth\"" {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670564367290 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[2\]~synth " "Node \"ARDUINO_IO\[2\]~synth\"" {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670564367290 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[3\]~synth " "Node \"ARDUINO_IO\[3\]~synth\"" {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670564367290 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[6\]~synth " "Node \"ARDUINO_IO\[6\]~synth\"" {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670564367290 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670564367290 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670564367290 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670564367290 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670564367290 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670564367290 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670564367290 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670564367297 "|FinalProject1|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670564367297 "|FinalProject1|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670564367297 "|FinalProject1|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670564367297 "|FinalProject1|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670564367297 "|FinalProject1|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670564367297 "|FinalProject1|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670564367297 "|FinalProject1|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670564367297 "|FinalProject1|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670564367297 "|FinalProject1|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670564367297 "|FinalProject1|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670564367297 "|FinalProject1|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670564367297 "|FinalProject1|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670564367297 "|FinalProject1|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670564367297 "|FinalProject1|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670564367297 "|FinalProject1|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670564367297 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564367810 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "491 " "491 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670564382420 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 24 " "Ignored 24 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670564382765 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670564382765 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670564382765 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670564382765 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670564382765 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670564382765 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670564382765 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670564382765 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670564382765 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670564382765 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670564382765 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670564382765 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670564382765 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670564382765 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670564382765 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670564382765 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670564382765 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670564382765 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670564382765 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670564382765 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670564382765 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670564382765 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670564382765 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670564382765 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1670564382765 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/output_files/FinalProject1.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/ECE385/FinalProject1/output_files/FinalProject1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564384440 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670564390295 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670564390295 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670564391363 "|FinalProject1|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670564391363 "|FinalProject1|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670564391363 "|FinalProject1|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670564391363 "|FinalProject1|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670564391363 "|FinalProject1|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670564391363 "|FinalProject1|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670564391363 "|FinalProject1|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670564391363 "|FinalProject1|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670564391363 "|FinalProject1|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "FinalProject1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FinalProject1/FinalProject1.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670564391363 "|FinalProject1|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1670564391363 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13702 " "Implemented 13702 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670564391370 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670564391370 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1670564391370 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13243 " "Implemented 13243 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670564391370 ""} { "Info" "ICUT_CUT_TM_RAMS" "312 " "Implemented 312 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1670564391370 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1670564391370 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670564391370 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 209 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 209 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5169 " "Peak virtual memory: 5169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670564391510 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 08 23:39:51 2022 " "Processing ended: Thu Dec 08 23:39:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670564391510 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:52 " "Elapsed time: 00:01:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670564391510 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:30 " "Total CPU time (on all processors): 00:01:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670564391510 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670564391510 ""}
