// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// *****************************************************************************
// This file contains a Verilog test bench with test vectors .The test vectors  
// are exported from a vector file in the Quartus Waveform Editor and apply to  
// the top level entity of the current Quartus project .The user can use this   
// testbench to simulate his design using a third-party simulation tool .       
// *****************************************************************************
// Generated on "06/25/2024 13:59:55"
                                                                                
// Verilog Test Bench (with test vectors) for design :                          vga_peripheral_adapter_test
// 
// Simulation tool : 3rd Party
// 

`timescale 1 ps/ 1 ps
module vga_peripheral_adapter_test_vlg_vec_tst();
// constants                                           
// general purpose registers
reg add;
reg [3:0] byteen;
reg clock;
reg [31:0] data;
reg nrst;
reg rw;
reg vgaen;
// wires                                               
wire [7:0] colorbg;
wire [7:0] colorfg;
wire [5:0] iconh;
wire [5:0] iconw;
wire [9:0] iconx;
wire [9:0] icony;

// assign statements (if any)                          
vga_peripheral_adapter_test i1 (
// port map - connection between master ports and signals/registers   
	.add(add),
	.byteen(byteen),
	.clock(clock),
	.colorbg(colorbg),
	.colorfg(colorfg),
	.data(data),
	.iconh(iconh),
	.iconw(iconw),
	.iconx(iconx),
	.icony(icony),
	.nrst(nrst),
	.rw(rw),
	.vgaen(vgaen)
);
initial 
begin 
#1000000 $finish;
end 

// clock
always
begin
	clock = 1'b0;
	clock = #50000 1'b1;
	#50000;
end 

// rw
initial
begin
	rw = 1'b0;
end 

// vgaen
initial
begin
	vgaen = 1'b0;
	vgaen = #220000 1'b1;
end 

// nrst
initial
begin
	nrst = 1'b0;
	nrst = #90000 1'b1;
end 

// add
initial
begin
	add = 1'b1;
	add = #620000 1'b0;
	add = #320000 1'b1;
end 
// data[ 31 ]
initial
begin
	data[31] = 1'b0;
end 
// data[ 30 ]
initial
begin
	data[30] = 1'b0;
end 
// data[ 29 ]
initial
begin
	data[29] = 1'b0;
end 
// data[ 28 ]
initial
begin
	data[28] = 1'b0;
end 
// data[ 27 ]
initial
begin
	data[27] = 1'b0;
end 
// data[ 26 ]
initial
begin
	data[26] = 1'b0;
end 
// data[ 25 ]
initial
begin
	data[25] = 1'b0;
end 
// data[ 24 ]
initial
begin
	data[24] = 1'b0;
end 
// data[ 23 ]
initial
begin
	data[23] = 1'b0;
end 
// data[ 22 ]
initial
begin
	data[22] = 1'b0;
end 
// data[ 21 ]
initial
begin
	data[21] = 1'b0;
end 
// data[ 20 ]
initial
begin
	data[20] = 1'b0;
end 
// data[ 19 ]
initial
begin
	data[19] = 1'b0;
end 
// data[ 18 ]
initial
begin
	data[18] = 1'b0;
end 
// data[ 17 ]
initial
begin
	data[17] = 1'b0;
end 
// data[ 16 ]
initial
begin
	data[16] = 1'b0;
end 
// data[ 15 ]
initial
begin
	data[15] = 1'b0;
end 
// data[ 14 ]
initial
begin
	data[14] = 1'b0;
end 
// data[ 13 ]
initial
begin
	data[13] = 1'b0;
end 
// data[ 12 ]
initial
begin
	data[12] = 1'b1;
end 
// data[ 11 ]
initial
begin
	data[11] = 1'b0;
end 
// data[ 10 ]
initial
begin
	data[10] = 1'b0;
end 
// data[ 9 ]
initial
begin
	data[9] = 1'b1;
end 
// data[ 8 ]
initial
begin
	data[8] = 1'b0;
end 
// data[ 7 ]
initial
begin
	data[7] = 1'b0;
end 
// data[ 6 ]
initial
begin
	data[6] = 1'b0;
end 
// data[ 5 ]
initial
begin
	data[5] = 1'b1;
end 
// data[ 4 ]
initial
begin
	data[4] = 1'b1;
end 
// data[ 3 ]
initial
begin
	data[3] = 1'b0;
end 
// data[ 2 ]
initial
begin
	data[2] = 1'b1;
end 
// data[ 1 ]
initial
begin
	data[1] = 1'b0;
end 
// data[ 0 ]
initial
begin
	data[0] = 1'b0;
end 
// byteen[ 3 ]
initial
begin
	byteen[3] = 1'b0;
	byteen[3] = #620000 1'b1;
	byteen[3] = #60000 1'b0;
end 
// byteen[ 2 ]
initial
begin
	byteen[2] = 1'b0;
	byteen[2] = #620000 1'b1;
	byteen[2] = #60000 1'b0;
end 
// byteen[ 1 ]
initial
begin
	byteen[1] = 1'b0;
	byteen[1] = #430000 1'b1;
	byteen[1] = #150000 1'b0;
	byteen[1] = #230000 1'b1;
	byteen[1] = #90000 1'b0;
end 
// byteen[ 0 ]
initial
begin
	byteen[0] = 1'b1;
	byteen[0] = #430000 1'b0;
	byteen[0] = #100000 1'b1;
	byteen[0] = #90000 1'b0;
	byteen[0] = #60000 1'b1;
	byteen[0] = #130000 1'b0;
	byteen[0] = #90000 1'b1;
end 
endmodule

