Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Feb 27 20:49:42 2024
| Host         : 0K running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Circuito_para_pruebas_v1_0_control_sets_placed.rpt
| Design       : Circuito_para_pruebas_v1_0
| Device       : xc7z020
-------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    22 |
| Unused register locations in slices containing registers |    60 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              17 |           10 |
| No           | Yes                   | No                     |               7 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              48 |           16 |
| Yes          | Yes                   | No                     |             100 |           24 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------------------------------+------------------+----------------+
|                                  Clock Signal                                 |                         Enable Signal                         |                                    Set/Reset Signal                                   | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------------------------------+------------------+----------------+
|  clk_generador_dato_IBUF_BUFG                                                 |                                                               | Logica_usuario/Sincronizador_reset_generador_dato/Q[0]                                |                1 |              1 |
|  Logica_usuario/Contador_tiempo/en_contador_tiempo0                           |                                                               | Logica_usuario/Detector_frente_positivo/pulso_inicio                                  |                1 |              1 |
|  Logica_usuario/Detector_frente_positivo_circuito_test/desbordamiento_signal0 |                                                               | Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/rco_contador_eventos |                1 |              1 |
|  clk_generador_dato_IBUF_BUFG                                                 |                                                               | Circuito_para_pruebas_v1_0_S00_AXI_inst/AS[0]                                         |                1 |              2 |
|  s00_axi_aclk_IBUF_BUFG                                                       |                                                               | Logica_usuario/Sincronizador_reset_reloj_bus/Q[0]                                     |                1 |              2 |
|  s00_axi_aclk_IBUF_BUFG                                                       | Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_arready_i_1_n_0   | Circuito_para_pruebas_v1_0_S00_AXI_inst/AS[0]                                         |                1 |              2 |
|  s00_axi_aclk_IBUF_BUFG                                                       | Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_awready_i_2_n_0   | Circuito_para_pruebas_v1_0_S00_AXI_inst/AS[0]                                         |                1 |              2 |
|  clk_circuito_test_IBUF_BUFG                                                  |                                                               | Circuito_para_pruebas_v1_0_S00_AXI_inst/AS[0]                                         |                1 |              2 |
| ~clk_circuito_test_IBUF_BUFG                                                  |                                                               | Logica_usuario/Sincronizador_reset_circuito_test/Q[0]                                 |                1 |              2 |
|  clk_circuito_test_IBUF_BUFG                                                  |                                                               | Logica_usuario/Sincronizador_reset_circuito_test/Q[0]                                 |                4 |              6 |
|  s00_axi_aclk_IBUF_BUFG                                                       |                                                               | Circuito_para_pruebas_v1_0_S00_AXI_inst/AS[0]                                         |                3 |              7 |
|  s00_axi_aclk_IBUF_BUFG                                                       | Circuito_para_pruebas_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0  | Circuito_para_pruebas_v1_0_S00_AXI_inst/AS[0]                                         |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                       | Circuito_para_pruebas_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0  | Circuito_para_pruebas_v1_0_S00_AXI_inst/AS[0]                                         |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                       | Circuito_para_pruebas_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0  | Circuito_para_pruebas_v1_0_S00_AXI_inst/AS[0]                                         |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                       | Circuito_para_pruebas_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0   | Circuito_para_pruebas_v1_0_S00_AXI_inst/AS[0]                                         |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                       | Circuito_para_pruebas_v1_0_S00_AXI_inst/p_1_in[1]             | Circuito_para_pruebas_v1_0_S00_AXI_inst/AS[0]                                         |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                       | Circuito_para_pruebas_v1_0_S00_AXI_inst/p_1_in[15]            | Circuito_para_pruebas_v1_0_S00_AXI_inst/AS[0]                                         |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                       | Circuito_para_pruebas_v1_0_S00_AXI_inst/p_1_in[23]            | Circuito_para_pruebas_v1_0_S00_AXI_inst/AS[0]                                         |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                       | Circuito_para_pruebas_v1_0_S00_AXI_inst/p_1_in[31]            | Circuito_para_pruebas_v1_0_S00_AXI_inst/AS[0]                                         |                2 |              8 |
|  clk_circuito_test_IBUF_BUFG                                                  | Logica_usuario/Detector_frente_positivo_circuito_test/E[0]    | Logica_usuario/Sincronizador_reset_circuito_test/Q[0]                                 |                6 |             16 |
|  s00_axi_aclk_IBUF_BUFG                                                       | Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0 | Circuito_para_pruebas_v1_0_S00_AXI_inst/AS[0]                                         |               10 |             32 |
|  s00_axi_aclk_IBUF_BUFG                                                       | Logica_usuario/Detector_frente_positivo/E[0]                  | Logica_usuario/Sincronizador_reset_reloj_bus/Q[0]                                     |               10 |             32 |
+-------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 2      |                     6 |
| 6      |                     1 |
| 7      |                     1 |
| 8      |                     8 |
| 16+    |                     3 |
+--------+-----------------------+


