V3 6
FL /home/ktown/caeShepard3/verilog/coregen/fifo_64x512/implement/../example_design/fifo_64x512_top.vhd 2012/04/01.12:23:14 O.87xd
EN work/fifo_64x512_top 1333309320 \
      FL /home/ktown/caeShepard3/verilog/coregen/fifo_64x512/implement/../example_design/fifo_64x512_top.vhd \
      PB ieee/std_logic_1164 1325952872 PB ieee/std_logic_arith 1325952873 \
      PB ieee/STD_LOGIC_UNSIGNED 1325952875 LB unisim PH unisim/VCOMPONENTS 1325952880
AR work/fifo_64x512_top/xilinx 1333309321 \
      FL /home/ktown/caeShepard3/verilog/coregen/fifo_64x512/implement/../example_design/fifo_64x512_top.vhd \
      EN work/fifo_64x512_top 1333309320 CP bufg CP fifo_64x512
