package zhujiang.device.bridge

import chisel3._
import org.chipsalliance.cde.config.Parameters
import zhujiang.{ZJBundle, device}
import zhujiang.chi.{ReqFlit, ReqOpcode}
import zhujiang.device.bridge.{DownstreamOpVec, IcnIoDevCtrlInfoCommon, IcnIoDevCtrlOpVecCommon, IcnIoDevRsEntryCommon}

package object tlul {
    class TlulDownstreamOpVec(implicit p: Parameters) extends DownstreamOpVec {
        val wreq  = Bool()
        val rreq  = Bool()
        val wresp = Bool()
        val rdata = Bool()
        private def readReq(): Unit = {
            wreq  := true.B
            rreq  := false.B
            wresp := true.B
            rdata := false.B
        }
        private def writeReq(): Unit = {
            wreq  := false.B
            rreq  := true.B
            wresp := false.B
            rdata := true.B
        }
        def completed: Bool = this.asUInt.andR
        def issued: Bool = wreq & rreq
        def decode(req: ReqFlit, check: Bool): Unit = {
            when(check) {
                assert(req.Opcode === ReqOpcode.ReadNoSnp || req.Opcode === ReqOpcode.WriteNoSnpPtl)
                assert(req.Size <= 3.U)
            }
            when(req.Opcode === ReqOpcode.ReadNoSnp) {
                readReq()
            }.otherwise {
                writeReq()
            }
        }
    }

    class TLULBridgeCtrlOpVec(sn: Boolean)(implicit p: Parameters) extends IcnIoDevCtrlOpVecCommon(sn) {
        val d = new TlulDownstreamOpVec
        def icnReadReceipt: Bool = !u.receiptResp
        def icnDBID: Bool = !u.dbidResp
        def icnComp: Bool = !u.comp

        def tlaPut: Bool = !d.wreq & u.wdata
        def tlaGet: Bool = !d.rreq

        def needIssue: Bool = icnReadReceipt || icnDBID || icnComp || tlaPut || tlaGet
        def wakeup: Bool = d.wreq && d.rreq
    }

    class TLULCtrlInfo(ioDataBits: Int, sn: Boolean)(implicit p: Parameters) extends IcnIoDevCtrlInfoCommon(ioDataBits = ioDataBits, withData = true, mem = sn)

    class TLULRsEntry(dataBits: Int, sn: Boolean)(implicit p: Parameters) extends IcnIoDevRsEntryCommon[TLULBridgeCtrlOpVec, TLULCtrlInfo] {
        val state = new TLULBridgeCtrlOpVec(sn)
        val info  = new TLULCtrlInfo(dataBits, sn)
    }
}
