INFO: [VRFC 10-163] Analyzing VHDL file "/home/btech/cs1190372/col215/vivado/a6/a6.srcs/sources_1/new/bch_to_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bch_to_display
INFO: [VRFC 10-163] Analyzing VHDL file "/home/btech/cs1190372/col215/vivado/a6/a6.srcs/sim_1/new/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test
