Loading plugins phase: Elapsed time ==> 0s.743ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p D:\Users\gizmo\Documents\Develop\Rhythm Machine\Master_PSoC5LP_Test\PSoC\Sequencer_Master\Project  'Sequencer_Master[CY8C4245AXI-483].cydsn\Project  'Sequencer_Master[CY8C4245AXI-483].cyprj -d CY8C5868AXI-LP035 -s D:\Users\gizmo\Documents\Develop\Rhythm Machine\Master_PSoC5LP_Test\PSoC\Sequencer_Master\Project  'Sequencer_Master[CY8C4245AXI-483].cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.636ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.136ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Project  'Sequencer_Master[CY8C4245AXI-483].v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\gizmo\Documents\Develop\Rhythm Machine\Master_PSoC5LP_Test\PSoC\Sequencer_Master\Project  'Sequencer_Master[CY8C4245AXI-483].cydsn\Project  'Sequencer_Master[CY8C4245AXI-483].cyprj -dcpsoc3 Project  'Sequencer_Master[CY8C4245AXI-483].v -verilog
======================================================================

======================================================================
Compiling:  Project  'Sequencer_Master[CY8C4245AXI-483].v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\gizmo\Documents\Develop\Rhythm Machine\Master_PSoC5LP_Test\PSoC\Sequencer_Master\Project  'Sequencer_Master[CY8C4245AXI-483].cydsn\Project  'Sequencer_Master[CY8C4245AXI-483].cyprj -dcpsoc3 Project  'Sequencer_Master[CY8C4245AXI-483].v -verilog
======================================================================

======================================================================
Compiling:  Project  'Sequencer_Master[CY8C4245AXI-483].v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\gizmo\Documents\Develop\Rhythm Machine\Master_PSoC5LP_Test\PSoC\Sequencer_Master\Project  'Sequencer_Master[CY8C4245AXI-483].cydsn\Project  'Sequencer_Master[CY8C4245AXI-483].cyprj -dcpsoc3 -verilog Project  'Sequencer_Master[CY8C4245AXI-483].v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Nov 07 15:22:12 2015


======================================================================
Compiling:  Project  'Sequencer_Master[CY8C4245AXI-483].v
Program  :   vpp
Options  :    -yv2 -q10 Project  'Sequencer_Master[CY8C4245AXI-483].v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Nov 07 15:22:12 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Project  'Sequencer_Master[CY8C4245AXI-483].ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v (line 836, col 120):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v (line 915, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Project  'Sequencer_Master[CY8C4245AXI-483].v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\gizmo\Documents\Develop\Rhythm Machine\Master_PSoC5LP_Test\PSoC\Sequencer_Master\Project  'Sequencer_Master[CY8C4245AXI-483].cydsn\Project  'Sequencer_Master[CY8C4245AXI-483].cyprj -dcpsoc3 -verilog Project  'Sequencer_Master[CY8C4245AXI-483].v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Nov 07 15:22:13 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Users\gizmo\Documents\Develop\Rhythm Machine\Master_PSoC5LP_Test\PSoC\Sequencer_Master\Project  'Sequencer_Master[CY8C4245AXI-483].cydsn\codegentemp\Project  'Sequencer_Master[CY8C4245AXI-483].ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\Users\gizmo\Documents\Develop\Rhythm Machine\Master_PSoC5LP_Test\PSoC\Sequencer_Master\Project  'Sequencer_Master[CY8C4245AXI-483].cydsn\codegentemp\Project  'Sequencer_Master[CY8C4245AXI-483].v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Project  'Sequencer_Master[CY8C4245AXI-483].v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\gizmo\Documents\Develop\Rhythm Machine\Master_PSoC5LP_Test\PSoC\Sequencer_Master\Project  'Sequencer_Master[CY8C4245AXI-483].cydsn\Project  'Sequencer_Master[CY8C4245AXI-483].cyprj -dcpsoc3 -verilog Project  'Sequencer_Master[CY8C4245AXI-483].v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Nov 07 15:22:13 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Users\gizmo\Documents\Develop\Rhythm Machine\Master_PSoC5LP_Test\PSoC\Sequencer_Master\Project  'Sequencer_Master[CY8C4245AXI-483].cydsn\codegentemp\Project  'Sequencer_Master[CY8C4245AXI-483].ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\Users\gizmo\Documents\Develop\Rhythm Machine\Master_PSoC5LP_Test\PSoC\Sequencer_Master\Project  'Sequencer_Master[CY8C4245AXI-483].cydsn\codegentemp\Project  'Sequencer_Master[CY8C4245AXI-483].v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\I2CM_LCD:bI2C_UDB:ctrl_hw_addr_en\
	\I2CM_LCD:bI2C_UDB:scl_went_high\
	\I2CM_LCD:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_1\
	\I2CM_LCD:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_1\
	\I2CM_LCD:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lt_0\
	\I2CM_LCD:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gt_0\
	\I2CM_LCD:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lti_0\
	\I2CM_LCD:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gti_0\
	\I2CM_LCD:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_0\
	\I2CM_LCD:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_0\
	\I2CM_LCD:bI2C_UDB:genblk6:MODULE_1:g1:a0:xeq\
	\I2CM_LCD:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlt\
	\I2CM_LCD:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlte\
	\I2CM_LCD:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgt\
	\I2CM_LCD:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgte\
	\I2CM_LCD:bI2C_UDB:genblk6:MODULE_1:lt\
	\I2CM_LCD:bI2C_UDB:genblk6:MODULE_1:eq\
	\I2CM_LCD:bI2C_UDB:genblk6:MODULE_1:gt\
	\I2CM_LCD:bI2C_UDB:genblk6:MODULE_1:gte\
	\I2CM_LCD:bI2C_UDB:genblk6:MODULE_1:lte\
	\I2CM_LCD:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_1\
	\I2CM_LCD:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_1\
	\I2CM_LCD:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lt_0\
	\I2CM_LCD:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gt_0\
	\I2CM_LCD:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lti_0\
	\I2CM_LCD:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gti_0\
	\I2CM_LCD:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_0\
	\I2CM_LCD:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_0\
	\I2CM_LCD:bI2C_UDB:genblk6:MODULE_2:g1:a0:xneq\
	\I2CM_LCD:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlt\
	\I2CM_LCD:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlte\
	\I2CM_LCD:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgt\
	\I2CM_LCD:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgte\
	\I2CM_LCD:bI2C_UDB:genblk6:MODULE_2:lt\
	\I2CM_LCD:bI2C_UDB:genblk6:MODULE_2:gt\
	\I2CM_LCD:bI2C_UDB:genblk6:MODULE_2:gte\
	\I2CM_LCD:bI2C_UDB:genblk6:MODULE_2:lte\
	\I2CM_LCD:bI2C_UDB:genblk6:MODULE_2:neq\
	Net_531
	\I2CM_LCD:Net_973\
	Net_532
	\I2CM_LCD:Net_974\
	\I2CM_LCD:timeout_clk\
	Net_537
	\I2CM_LCD:Net_975\
	Net_536
	Net_535
	\SPIM:BSPIM:mosi_after_ld\
	\SPIM:BSPIM:so_send\
	\SPIM:BSPIM:mosi_fin\
	\SPIM:BSPIM:mosi_cpha_0\
	\SPIM:BSPIM:mosi_cpha_1\
	\SPIM:BSPIM:pre_mosi\
	\SPIM:BSPIM:dpcounter_zero\
	\SPIM:BSPIM:control_7\
	\SPIM:BSPIM:control_6\
	\SPIM:BSPIM:control_5\
	\SPIM:BSPIM:control_4\
	\SPIM:BSPIM:control_3\
	\SPIM:BSPIM:control_2\
	\SPIM:BSPIM:control_1\
	\SPIM:BSPIM:control_0\
	\SPIM:Net_294\
	\I2CM_Sequencer:bI2C_UDB:ctrl_hw_addr_en\
	\I2CM_Sequencer:bI2C_UDB:scl_went_high\
	\I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:albi_1\
	\I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:agbi_1\
	\I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:lt_0\
	\I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:gt_0\
	\I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:lti_0\
	\I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:gti_0\
	\I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:albi_0\
	\I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:agbi_0\
	\I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_3:g1:a0:xeq\
	\I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_3:g1:a0:xlt\
	\I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_3:g1:a0:xlte\
	\I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_3:g1:a0:xgt\
	\I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_3:g1:a0:xgte\
	\I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_3:lt\
	\I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_3:eq\
	\I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_3:gt\
	\I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_3:gte\
	\I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_3:lte\
	\I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:albi_1\
	\I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:agbi_1\
	\I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:lt_0\
	\I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:gt_0\
	\I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:lti_0\
	\I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:gti_0\
	\I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:albi_0\
	\I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:agbi_0\
	\I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_4:g1:a0:xneq\
	\I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_4:g1:a0:xlt\
	\I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_4:g1:a0:xlte\
	\I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_4:g1:a0:xgt\
	\I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_4:g1:a0:xgte\
	\I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_4:lt\
	\I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_4:gt\
	\I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_4:gte\
	\I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_4:lte\
	\I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_4:neq\
	Net_504
	\I2CM_Sequencer:Net_973\
	Net_505
	\I2CM_Sequencer:Net_974\
	\I2CM_Sequencer:timeout_clk\
	Net_510
	\I2CM_Sequencer:Net_975\
	Net_509
	Net_508


Deleted 110 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \I2CM_LCD:bI2C_UDB:status_6\ to zero
Aliasing \I2CM_LCD:bI2C_UDB:cs_addr_shifter_2\ to zero
Aliasing \I2CM_LCD:bI2C_UDB:cs_addr_clkgen_2\ to zero
Aliasing \I2CM_LCD:bI2C_UDB:bus_busy\ to zero
Aliasing \I2CM_LCD:bI2C_UDB:lost_arb\ to zero
Aliasing \I2CM_LCD:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\ to \I2CM_LCD:sda_x_wire\
Aliasing \I2CM_LCD:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \I2CM_LCD:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \I2CM_LCD:scl_x_wire\ to \I2CM_LCD:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\
Aliasing \I2CM_LCD:Net_969\ to one
Aliasing \I2CM_LCD:Net_968\ to one
Aliasing tmpOE__Pin_Sequencer_Reset_net_0 to one
Aliasing tmpOE__Pin_LED_RED_net_0 to one
Aliasing tmpOE__Pin_LED_GREEN_net_0 to one
Aliasing \SPIM:BSPIM:pol_supprt\ to zero
Aliasing \SPIM:BSPIM:tx_status_3\ to \SPIM:BSPIM:load_rx_data\
Aliasing \SPIM:BSPIM:tx_status_6\ to zero
Aliasing \SPIM:BSPIM:tx_status_5\ to zero
Aliasing \SPIM:BSPIM:rx_status_3\ to zero
Aliasing \SPIM:BSPIM:rx_status_2\ to zero
Aliasing \SPIM:BSPIM:rx_status_1\ to zero
Aliasing \SPIM:BSPIM:rx_status_0\ to zero
Aliasing \SPIM:Net_289\ to zero
Aliasing tmpOE__Pin_MISO_net_0 to one
Aliasing tmpOE__Pin_MOSI_net_0 to one
Aliasing tmpOE__Pin_SCLK_net_0 to one
Aliasing tmpOE__Pin_SS_net_0 to one
Aliasing tmpOE__Pin_LDAC_net_0 to one
Aliasing \I2CM_Sequencer:bI2C_UDB:status_6\ to zero
Aliasing \I2CM_Sequencer:bI2C_UDB:cs_addr_shifter_2\ to zero
Aliasing \I2CM_Sequencer:bI2C_UDB:cs_addr_clkgen_2\ to zero
Aliasing \I2CM_Sequencer:bI2C_UDB:bus_busy\ to zero
Aliasing \I2CM_Sequencer:bI2C_UDB:lost_arb\ to zero
Aliasing \I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_3:g1:a0:newa_0\ to \I2CM_Sequencer:sda_x_wire\
Aliasing \I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \I2CM_Sequencer:scl_x_wire\ to \I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_4:g1:a0:newa_0\
Aliasing \I2CM_Sequencer:Net_969\ to one
Aliasing \I2CM_Sequencer:Net_968\ to one
Aliasing tmpOE__Pin_I2CM_Sequencer_Reset_net_0 to one
Aliasing tmpOE__Pin_Timer_Sampling_TC_net_0 to one
Aliasing tmpOE__Pin_ISR_Check_net_0 to one
Aliasing tmpOE__Pin_Sequencer_SCL_net_0 to one
Aliasing tmpOE__Pin_Sequencer_SDA_net_0 to one
Aliasing tmpOE__Pin_RE1_in_net_1 to one
Aliasing tmpOE__Pin_RE1_in_net_0 to one
Aliasing tmpOE__Pin_RE1_net_1 to one
Aliasing tmpOE__Pin_RE1_net_0 to one
Aliasing tmpOE__Pin_RE2_in_net_1 to one
Aliasing tmpOE__Pin_RE2_in_net_0 to one
Aliasing tmpOE__Pin_RE2_net_1 to one
Aliasing tmpOE__Pin_RE2_net_0 to one
Aliasing tmpOE__Pin_RE3_in_net_1 to one
Aliasing tmpOE__Pin_RE3_in_net_0 to one
Aliasing tmpOE__Pin_RE3_net_1 to one
Aliasing tmpOE__Pin_RE3_net_0 to one
Aliasing tmpOE__Pin_LCD_SCL_net_0 to one
Aliasing tmpOE__Pin_LCD_SDA_net_0 to one
Aliasing tmpOE__Pin_I2CM_LCD_Reset_net_0 to one
Aliasing tmpOE__Pin_LED_BLUE_net_0 to one
Aliasing Net_12 to zero
Aliasing \Timer_Sampling:Net_260\ to zero
Aliasing \Timer_Sampling:Net_102\ to one
Aliasing \I2CM_LCD:bI2C_UDB:scl_in_reg\\D\ to \I2CM_LCD:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\
Aliasing \I2CM_LCD:bI2C_UDB:sda_in_last_reg\\D\ to \I2CM_LCD:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\
Aliasing \SPIM:BSPIM:so_send_reg\\D\ to zero
Aliasing \SPIM:BSPIM:mosi_pre_reg\\D\ to zero
Aliasing \SPIM:BSPIM:dpcounter_one_reg\\D\ to \SPIM:BSPIM:load_rx_data\
Aliasing \I2CM_Sequencer:bI2C_UDB:scl_in_reg\\D\ to \I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_4:g1:a0:newb_0\
Aliasing \I2CM_Sequencer:bI2C_UDB:sda_in_last_reg\\D\ to \I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_3:g1:a0:newb_0\
Aliasing \Debouncer_RE1_A:DEBOUNCER[0]:d_sync_1\\D\ to Net_256
Aliasing Net_225D to zero
Aliasing Net_223D to zero
Aliasing Net_224D to zero
Aliasing \Debouncer_RE1_B:DEBOUNCER[0]:d_sync_1\\D\ to Net_258
Aliasing Net_231D to zero
Aliasing Net_229D to zero
Aliasing Net_230D to zero
Aliasing \Debouncer_RE2_B:DEBOUNCER[0]:d_sync_1\\D\ to Net_266
Aliasing Net_280D to zero
Aliasing Net_278D to zero
Aliasing Net_279D to zero
Aliasing \Debouncer_RE2_A:DEBOUNCER[0]:d_sync_1\\D\ to Net_261
Aliasing Net_283D to zero
Aliasing Net_281D to zero
Aliasing Net_282D to zero
Aliasing \Debouncer_RE3_A:DEBOUNCER[0]:d_sync_1\\D\ to Net_293
Aliasing Net_307D to zero
Aliasing Net_305D to zero
Aliasing Net_306D to zero
Aliasing \Debouncer_RE3_B:DEBOUNCER[0]:d_sync_1\\D\ to Net_298
Aliasing Net_310D to zero
Aliasing Net_308D to zero
Aliasing Net_309D to zero
Removing Rhs of wire \I2CM_LCD:sda_x_wire\[0] = \I2CM_LCD:Net_643_4\[1]
Removing Rhs of wire \I2CM_LCD:sda_x_wire\[0] = \I2CM_LCD:bI2C_UDB:m_sda_out_reg\[213]
Removing Rhs of wire \I2CM_LCD:Net_697\[3] = \I2CM_LCD:Net_643_5\[4]
Removing Rhs of wire \I2CM_LCD:Net_697\[3] = \I2CM_LCD:bI2C_UDB:sts_irq\[27]
Removing Lhs of wire \I2CM_LCD:udb_clk\[6] = Net_519[220]
Removing Lhs of wire \I2CM_LCD:bI2C_UDB:status_6\[20] = zero[10]
Removing Rhs of wire \I2CM_LCD:bI2C_UDB:status_5\[21] = \I2CM_LCD:bI2C_UDB:stop_detect\[109]
Removing Rhs of wire \I2CM_LCD:bI2C_UDB:status_3\[23] = \I2CM_LCD:bI2C_UDB:m_address_reg\[115]
Removing Rhs of wire \I2CM_LCD:bI2C_UDB:status_2\[24] = \I2CM_LCD:bI2C_UDB:master_mode_reg\[116]
Removing Rhs of wire \I2CM_LCD:bI2C_UDB:status_1\[25] = \I2CM_LCD:bI2C_UDB:m_lrb_reg\[117]
Removing Rhs of wire \I2CM_LCD:bI2C_UDB:status_0\[26] = \I2CM_LCD:bI2C_UDB:m_byte_complete_reg\[118]
Removing Lhs of wire \I2CM_LCD:bI2C_UDB:cs_addr_shifter_2\[29] = zero[10]
Removing Rhs of wire \I2CM_LCD:bI2C_UDB:cs_addr_shifter_1\[30] = \I2CM_LCD:bI2C_UDB:m_load_dummy\[138]
Removing Rhs of wire \I2CM_LCD:bI2C_UDB:cs_addr_shifter_0\[31] = \I2CM_LCD:bI2C_UDB:m_shift_en\[151]
Removing Lhs of wire \I2CM_LCD:bI2C_UDB:cs_addr_clkgen_2\[66] = zero[10]
Removing Rhs of wire \I2CM_LCD:bI2C_UDB:cs_addr_clkgen_0\[68] = \I2CM_LCD:bI2C_UDB:clkgen_en\[150]
Removing Lhs of wire \I2CM_LCD:bI2C_UDB:ctrl_start_gen\[101] = \I2CM_LCD:bI2C_UDB:control_7\[11]
Removing Lhs of wire \I2CM_LCD:bI2C_UDB:ctrl_stop_gen\[102] = \I2CM_LCD:bI2C_UDB:control_6\[12]
Removing Lhs of wire \I2CM_LCD:bI2C_UDB:ctrl_restart_gen\[103] = \I2CM_LCD:bI2C_UDB:control_5\[13]
Removing Lhs of wire \I2CM_LCD:bI2C_UDB:ctrl_nack\[104] = \I2CM_LCD:bI2C_UDB:control_4\[14]
Removing Lhs of wire \I2CM_LCD:bI2C_UDB:ctrl_transmit\[106] = \I2CM_LCD:bI2C_UDB:control_2\[16]
Removing Lhs of wire \I2CM_LCD:bI2C_UDB:ctrl_master_en\[107] = \I2CM_LCD:bI2C_UDB:control_1\[17]
Removing Lhs of wire \I2CM_LCD:bI2C_UDB:ctrl_slave_en\[108] = \I2CM_LCD:bI2C_UDB:control_0\[18]
Removing Rhs of wire \I2CM_LCD:Net_1109_0\[120] = \I2CM_LCD:scl_yfb\[226]
Removing Rhs of wire \I2CM_LCD:Net_1109_1\[123] = \I2CM_LCD:sda_yfb\[227]
Removing Rhs of wire \I2CM_LCD:bI2C_UDB:m_reset\[131] = \I2CM_LCD:bI2C_UDB:master_rst_reg\[216]
Removing Lhs of wire \I2CM_LCD:bI2C_UDB:bus_busy\[133] = zero[10]
Removing Lhs of wire cmp_vv_vv_MODGEN_1[141] = \I2CM_LCD:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\[172]
Removing Lhs of wire \I2CM_LCD:bI2C_UDB:lost_arb\[143] = zero[10]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[148] = \I2CM_LCD:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[201]
Removing Rhs of wire \I2CM_LCD:Net_643_3\[149] = \I2CM_LCD:bI2C_UDB:m_scl_out_reg\[212]
Removing Lhs of wire \I2CM_LCD:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\[152] = \I2CM_LCD:sda_x_wire\[0]
Removing Lhs of wire \I2CM_LCD:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\[153] = \I2CM_LCD:bI2C_UDB:sda_in_reg\[32]
Removing Lhs of wire \I2CM_LCD:bI2C_UDB:genblk6:MODULE_1:g1:a0:dataa_0\[154] = \I2CM_LCD:sda_x_wire\[0]
Removing Lhs of wire \I2CM_LCD:bI2C_UDB:genblk6:MODULE_1:g1:a0:datab_0\[155] = \I2CM_LCD:bI2C_UDB:sda_in_reg\[32]
Removing Lhs of wire \I2CM_LCD:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:a_0\[156] = \I2CM_LCD:sda_x_wire\[0]
Removing Lhs of wire \I2CM_LCD:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:b_0\[157] = \I2CM_LCD:bI2C_UDB:sda_in_reg\[32]
Removing Lhs of wire \I2CM_LCD:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\[159] = one[7]
Removing Lhs of wire \I2CM_LCD:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eq_0\[160] = \I2CM_LCD:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\[158]
Removing Lhs of wire \I2CM_LCD:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eqi_0\[161] = \I2CM_LCD:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\[158]
Removing Lhs of wire \I2CM_LCD:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\[182] = \I2CM_LCD:Net_643_3\[149]
Removing Lhs of wire \I2CM_LCD:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\[183] = \I2CM_LCD:Net_1109_0\[120]
Removing Lhs of wire \I2CM_LCD:bI2C_UDB:genblk6:MODULE_2:g1:a0:dataa_0\[184] = \I2CM_LCD:Net_643_3\[149]
Removing Lhs of wire \I2CM_LCD:bI2C_UDB:genblk6:MODULE_2:g1:a0:datab_0\[185] = \I2CM_LCD:Net_1109_0\[120]
Removing Lhs of wire \I2CM_LCD:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:a_0\[186] = \I2CM_LCD:Net_643_3\[149]
Removing Lhs of wire \I2CM_LCD:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:b_0\[187] = \I2CM_LCD:Net_1109_0\[120]
Removing Lhs of wire \I2CM_LCD:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\[189] = one[7]
Removing Lhs of wire \I2CM_LCD:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eq_0\[190] = \I2CM_LCD:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\[188]
Removing Lhs of wire \I2CM_LCD:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eqi_0\[191] = \I2CM_LCD:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\[188]
Removing Rhs of wire \I2CM_LCD:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[201] = \I2CM_LCD:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_1\[192]
Removing Lhs of wire \I2CM_LCD:scl_x_wire\[217] = \I2CM_LCD:Net_643_3\[149]
Removing Lhs of wire \I2CM_LCD:Net_969\[218] = one[7]
Removing Lhs of wire \I2CM_LCD:Net_968\[219] = one[7]
Removing Lhs of wire \I2CM_LCD:tmpOE__Bufoe_scl_net_0\[229] = one[7]
Removing Lhs of wire \I2CM_LCD:tmpOE__Bufoe_sda_net_0\[232] = one[7]
Removing Lhs of wire tmpOE__Pin_Sequencer_Reset_net_0[240] = one[7]
Removing Lhs of wire tmpOE__Pin_LED_RED_net_0[246] = one[7]
Removing Lhs of wire tmpOE__Pin_LED_GREEN_net_0[252] = one[7]
Removing Lhs of wire \SPIM:Net_276\[257] = Net_42[258]
Removing Rhs of wire \SPIM:BSPIM:load_rx_data\[261] = \SPIM:BSPIM:dpcounter_one\[262]
Removing Lhs of wire \SPIM:BSPIM:pol_supprt\[263] = zero[10]
Removing Lhs of wire \SPIM:BSPIM:miso_to_dp\[264] = \SPIM:Net_244\[265]
Removing Lhs of wire \SPIM:Net_244\[265] = Net_45[407]
Removing Rhs of wire Net_38[269] = \SPIM:BSPIM:mosi_reg\[270]
Removing Rhs of wire \SPIM:BSPIM:mosi_from_dp\[276] = \SPIM:BSPIM:mosi_from_dpL\[390]
Removing Rhs of wire \SPIM:BSPIM:tx_status_1\[292] = \SPIM:BSPIM:dpMOSI_fifo_empty\[293]
Removing Rhs of wire \SPIM:BSPIM:tx_status_2\[294] = \SPIM:BSPIM:dpMOSI_fifo_not_full\[295]
Removing Lhs of wire \SPIM:BSPIM:tx_status_3\[296] = \SPIM:BSPIM:load_rx_data\[261]
Removing Rhs of wire \SPIM:BSPIM:rx_status_4\[298] = \SPIM:BSPIM:dpMISO_fifo_full\[299]
Removing Rhs of wire \SPIM:BSPIM:rx_status_5\[300] = \SPIM:BSPIM:dpMISO_fifo_not_empty\[301]
Removing Lhs of wire \SPIM:BSPIM:tx_status_6\[303] = zero[10]
Removing Lhs of wire \SPIM:BSPIM:tx_status_5\[304] = zero[10]
Removing Lhs of wire \SPIM:BSPIM:rx_status_3\[305] = zero[10]
Removing Lhs of wire \SPIM:BSPIM:rx_status_2\[306] = zero[10]
Removing Lhs of wire \SPIM:BSPIM:rx_status_1\[307] = zero[10]
Removing Lhs of wire \SPIM:BSPIM:rx_status_0\[308] = zero[10]
Removing Lhs of wire \SPIM:Net_273\[318] = zero[10]
Removing Lhs of wire \SPIM:Net_289\[408] = zero[10]
Removing Lhs of wire tmpOE__Pin_MISO_net_0[410] = one[7]
Removing Lhs of wire tmpOE__Pin_MOSI_net_0[415] = one[7]
Removing Lhs of wire tmpOE__Pin_SCLK_net_0[421] = one[7]
Removing Lhs of wire tmpOE__Pin_SS_net_0[427] = one[7]
Removing Lhs of wire tmpOE__Pin_LDAC_net_0[434] = one[7]
Removing Rhs of wire \I2CM_Sequencer:sda_x_wire\[439] = \I2CM_Sequencer:Net_643_4\[440]
Removing Rhs of wire \I2CM_Sequencer:sda_x_wire\[439] = \I2CM_Sequencer:bI2C_UDB:m_sda_out_reg\[650]
Removing Rhs of wire \I2CM_Sequencer:Net_697\[442] = \I2CM_Sequencer:Net_643_5\[443]
Removing Rhs of wire \I2CM_Sequencer:Net_697\[442] = \I2CM_Sequencer:bI2C_UDB:sts_irq\[464]
Removing Lhs of wire \I2CM_Sequencer:udb_clk\[445] = Net_449[657]
Removing Lhs of wire \I2CM_Sequencer:bI2C_UDB:status_6\[457] = zero[10]
Removing Rhs of wire \I2CM_Sequencer:bI2C_UDB:status_5\[458] = \I2CM_Sequencer:bI2C_UDB:stop_detect\[546]
Removing Rhs of wire \I2CM_Sequencer:bI2C_UDB:status_3\[460] = \I2CM_Sequencer:bI2C_UDB:m_address_reg\[552]
Removing Rhs of wire \I2CM_Sequencer:bI2C_UDB:status_2\[461] = \I2CM_Sequencer:bI2C_UDB:master_mode_reg\[553]
Removing Rhs of wire \I2CM_Sequencer:bI2C_UDB:status_1\[462] = \I2CM_Sequencer:bI2C_UDB:m_lrb_reg\[554]
Removing Rhs of wire \I2CM_Sequencer:bI2C_UDB:status_0\[463] = \I2CM_Sequencer:bI2C_UDB:m_byte_complete_reg\[555]
Removing Lhs of wire \I2CM_Sequencer:bI2C_UDB:cs_addr_shifter_2\[466] = zero[10]
Removing Rhs of wire \I2CM_Sequencer:bI2C_UDB:cs_addr_shifter_1\[467] = \I2CM_Sequencer:bI2C_UDB:m_load_dummy\[575]
Removing Rhs of wire \I2CM_Sequencer:bI2C_UDB:cs_addr_shifter_0\[468] = \I2CM_Sequencer:bI2C_UDB:m_shift_en\[588]
Removing Lhs of wire \I2CM_Sequencer:bI2C_UDB:cs_addr_clkgen_2\[503] = zero[10]
Removing Rhs of wire \I2CM_Sequencer:bI2C_UDB:cs_addr_clkgen_0\[505] = \I2CM_Sequencer:bI2C_UDB:clkgen_en\[587]
Removing Lhs of wire \I2CM_Sequencer:bI2C_UDB:ctrl_start_gen\[538] = \I2CM_Sequencer:bI2C_UDB:control_7\[448]
Removing Lhs of wire \I2CM_Sequencer:bI2C_UDB:ctrl_stop_gen\[539] = \I2CM_Sequencer:bI2C_UDB:control_6\[449]
Removing Lhs of wire \I2CM_Sequencer:bI2C_UDB:ctrl_restart_gen\[540] = \I2CM_Sequencer:bI2C_UDB:control_5\[450]
Removing Lhs of wire \I2CM_Sequencer:bI2C_UDB:ctrl_nack\[541] = \I2CM_Sequencer:bI2C_UDB:control_4\[451]
Removing Lhs of wire \I2CM_Sequencer:bI2C_UDB:ctrl_transmit\[543] = \I2CM_Sequencer:bI2C_UDB:control_2\[453]
Removing Lhs of wire \I2CM_Sequencer:bI2C_UDB:ctrl_master_en\[544] = \I2CM_Sequencer:bI2C_UDB:control_1\[454]
Removing Lhs of wire \I2CM_Sequencer:bI2C_UDB:ctrl_slave_en\[545] = \I2CM_Sequencer:bI2C_UDB:control_0\[455]
Removing Rhs of wire \I2CM_Sequencer:Net_1109_0\[557] = \I2CM_Sequencer:scl_yfb\[663]
Removing Rhs of wire \I2CM_Sequencer:Net_1109_1\[560] = \I2CM_Sequencer:sda_yfb\[664]
Removing Rhs of wire \I2CM_Sequencer:bI2C_UDB:m_reset\[568] = \I2CM_Sequencer:bI2C_UDB:master_rst_reg\[653]
Removing Lhs of wire \I2CM_Sequencer:bI2C_UDB:bus_busy\[570] = zero[10]
Removing Lhs of wire \I2CM_Sequencer:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_3\[578] = \I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_3:g1:a0:xneq\[609]
Removing Lhs of wire \I2CM_Sequencer:bI2C_UDB:lost_arb\[580] = zero[10]
Removing Lhs of wire \I2CM_Sequencer:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_4\[585] = \I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_4:g1:a0:xeq\[638]
Removing Rhs of wire \I2CM_Sequencer:Net_643_3\[586] = \I2CM_Sequencer:bI2C_UDB:m_scl_out_reg\[649]
Removing Lhs of wire \I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_3:g1:a0:newa_0\[589] = \I2CM_Sequencer:sda_x_wire\[439]
Removing Lhs of wire \I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_3:g1:a0:newb_0\[590] = \I2CM_Sequencer:bI2C_UDB:sda_in_reg\[469]
Removing Lhs of wire \I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_3:g1:a0:dataa_0\[591] = \I2CM_Sequencer:sda_x_wire\[439]
Removing Lhs of wire \I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_3:g1:a0:datab_0\[592] = \I2CM_Sequencer:bI2C_UDB:sda_in_reg\[469]
Removing Lhs of wire \I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:a_0\[593] = \I2CM_Sequencer:sda_x_wire\[439]
Removing Lhs of wire \I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:b_0\[594] = \I2CM_Sequencer:bI2C_UDB:sda_in_reg\[469]
Removing Lhs of wire \I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:aeqb_0\[596] = one[7]
Removing Lhs of wire \I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:eq_0\[597] = \I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:xnor_array_0\[595]
Removing Lhs of wire \I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:eqi_0\[598] = \I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:xnor_array_0\[595]
Removing Lhs of wire \I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_4:g1:a0:newa_0\[619] = \I2CM_Sequencer:Net_643_3\[586]
Removing Lhs of wire \I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_4:g1:a0:newb_0\[620] = \I2CM_Sequencer:Net_1109_0\[557]
Removing Lhs of wire \I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_4:g1:a0:dataa_0\[621] = \I2CM_Sequencer:Net_643_3\[586]
Removing Lhs of wire \I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_4:g1:a0:datab_0\[622] = \I2CM_Sequencer:Net_1109_0\[557]
Removing Lhs of wire \I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:a_0\[623] = \I2CM_Sequencer:Net_643_3\[586]
Removing Lhs of wire \I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:b_0\[624] = \I2CM_Sequencer:Net_1109_0\[557]
Removing Lhs of wire \I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:aeqb_0\[626] = one[7]
Removing Lhs of wire \I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:eq_0\[627] = \I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:xnor_array_0\[625]
Removing Lhs of wire \I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:eqi_0\[628] = \I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:xnor_array_0\[625]
Removing Rhs of wire \I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_4:g1:a0:xeq\[638] = \I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:aeqb_1\[629]
Removing Lhs of wire \I2CM_Sequencer:scl_x_wire\[654] = \I2CM_Sequencer:Net_643_3\[586]
Removing Lhs of wire \I2CM_Sequencer:Net_969\[655] = one[7]
Removing Lhs of wire \I2CM_Sequencer:Net_968\[656] = one[7]
Removing Lhs of wire \I2CM_Sequencer:tmpOE__Bufoe_scl_net_0\[666] = one[7]
Removing Lhs of wire \I2CM_Sequencer:tmpOE__Bufoe_sda_net_0\[669] = one[7]
Removing Lhs of wire tmpOE__Pin_I2CM_Sequencer_Reset_net_0[677] = one[7]
Removing Lhs of wire tmpOE__Pin_Timer_Sampling_TC_net_0[683] = one[7]
Removing Rhs of wire Net_420[684] = \Timer_Sampling:Net_51\[837]
Removing Lhs of wire tmpOE__Pin_ISR_Check_net_0[690] = one[7]
Removing Lhs of wire tmpOE__Pin_Sequencer_SCL_net_0[697] = one[7]
Removing Lhs of wire tmpOE__Pin_Sequencer_SDA_net_0[702] = one[7]
Removing Rhs of wire Net_256[712] = \Debouncer_RE1_A:DEBOUNCER[0]:d_sync_0\[709]
Removing Rhs of wire Net_258[721] = \Debouncer_RE1_B:DEBOUNCER[0]:d_sync_0\[718]
Removing Rhs of wire Net_266[730] = \Debouncer_RE2_B:DEBOUNCER[0]:d_sync_0\[727]
Removing Rhs of wire Net_261[739] = \Debouncer_RE2_A:DEBOUNCER[0]:d_sync_0\[736]
Removing Lhs of wire tmpOE__Pin_RE1_in_net_1[745] = one[7]
Removing Lhs of wire tmpOE__Pin_RE1_in_net_0[746] = one[7]
Removing Lhs of wire tmpOE__Pin_RE1_net_1[752] = one[7]
Removing Lhs of wire tmpOE__Pin_RE1_net_0[753] = one[7]
Removing Lhs of wire tmpOE__Pin_RE2_in_net_1[761] = one[7]
Removing Lhs of wire tmpOE__Pin_RE2_in_net_0[762] = one[7]
Removing Lhs of wire tmpOE__Pin_RE2_net_1[768] = one[7]
Removing Lhs of wire tmpOE__Pin_RE2_net_0[769] = one[7]
Removing Rhs of wire Net_293[781] = \Debouncer_RE3_A:DEBOUNCER[0]:d_sync_0\[778]
Removing Rhs of wire Net_298[790] = \Debouncer_RE3_B:DEBOUNCER[0]:d_sync_0\[787]
Removing Lhs of wire tmpOE__Pin_RE3_in_net_1[795] = one[7]
Removing Lhs of wire tmpOE__Pin_RE3_in_net_0[796] = one[7]
Removing Lhs of wire tmpOE__Pin_RE3_net_1[802] = one[7]
Removing Lhs of wire tmpOE__Pin_RE3_net_0[803] = one[7]
Removing Lhs of wire tmpOE__Pin_LCD_SCL_net_0[811] = one[7]
Removing Lhs of wire tmpOE__Pin_LCD_SDA_net_0[816] = one[7]
Removing Lhs of wire tmpOE__Pin_I2CM_LCD_Reset_net_0[821] = one[7]
Removing Lhs of wire tmpOE__Pin_LED_BLUE_net_0[826] = one[7]
Removing Lhs of wire Net_12[833] = zero[10]
Removing Lhs of wire \Timer_Sampling:Net_260\[835] = zero[10]
Removing Lhs of wire \Timer_Sampling:Net_266\[836] = one[7]
Removing Rhs of wire Net_415[840] = \Timer_Sampling:Net_57\[839]
Removing Lhs of wire \Timer_Sampling:Net_102\[841] = one[7]
Removing Lhs of wire \I2CM_LCD:bI2C_UDB:sda_in_reg\\D\[843] = \I2CM_LCD:Net_1109_1\[123]
Removing Lhs of wire \I2CM_LCD:bI2C_UDB:scl_in_reg\\D\[853] = \I2CM_LCD:Net_1109_0\[120]
Removing Lhs of wire \I2CM_LCD:bI2C_UDB:scl_in_last_reg\\D\[854] = \I2CM_LCD:bI2C_UDB:scl_in_reg\[119]
Removing Lhs of wire \I2CM_LCD:bI2C_UDB:scl_in_last2_reg\\D\[855] = \I2CM_LCD:bI2C_UDB:scl_in_last_reg\[121]
Removing Lhs of wire \I2CM_LCD:bI2C_UDB:sda_in_last_reg\\D\[856] = \I2CM_LCD:bI2C_UDB:sda_in_reg\[32]
Removing Lhs of wire \I2CM_LCD:bI2C_UDB:sda_in_last2_reg\\D\[857] = \I2CM_LCD:bI2C_UDB:sda_in_last_reg\[124]
Removing Lhs of wire \I2CM_LCD:bI2C_UDB:clk_eq_reg\\D\[864] = \I2CM_LCD:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[201]
Removing Lhs of wire \SPIM:BSPIM:so_send_reg\\D\[869] = zero[10]
Removing Lhs of wire \SPIM:BSPIM:mosi_pre_reg\\D\[875] = zero[10]
Removing Lhs of wire \SPIM:BSPIM:dpcounter_one_reg\\D\[877] = \SPIM:BSPIM:load_rx_data\[261]
Removing Lhs of wire \SPIM:BSPIM:mosi_from_dp_reg\\D\[878] = \SPIM:BSPIM:mosi_from_dp\[276]
Removing Lhs of wire \I2CM_Sequencer:bI2C_UDB:sda_in_reg\\D\[882] = \I2CM_Sequencer:Net_1109_1\[560]
Removing Lhs of wire \I2CM_Sequencer:bI2C_UDB:scl_in_reg\\D\[892] = \I2CM_Sequencer:Net_1109_0\[557]
Removing Lhs of wire \I2CM_Sequencer:bI2C_UDB:scl_in_last_reg\\D\[893] = \I2CM_Sequencer:bI2C_UDB:scl_in_reg\[556]
Removing Lhs of wire \I2CM_Sequencer:bI2C_UDB:scl_in_last2_reg\\D\[894] = \I2CM_Sequencer:bI2C_UDB:scl_in_last_reg\[558]
Removing Lhs of wire \I2CM_Sequencer:bI2C_UDB:sda_in_last_reg\\D\[895] = \I2CM_Sequencer:bI2C_UDB:sda_in_reg\[469]
Removing Lhs of wire \I2CM_Sequencer:bI2C_UDB:sda_in_last2_reg\\D\[896] = \I2CM_Sequencer:bI2C_UDB:sda_in_last_reg\[561]
Removing Lhs of wire \I2CM_Sequencer:bI2C_UDB:clk_eq_reg\\D\[903] = \I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_4:g1:a0:xeq\[638]
Removing Lhs of wire \Debouncer_RE1_A:DEBOUNCER[0]:d_sync_0\\D\[908] = Net_220[710]
Removing Lhs of wire \Debouncer_RE1_A:DEBOUNCER[0]:d_sync_1\\D\[909] = Net_256[712]
Removing Lhs of wire Net_225D[910] = zero[10]
Removing Lhs of wire Net_223D[911] = zero[10]
Removing Lhs of wire Net_224D[912] = zero[10]
Removing Lhs of wire \Debouncer_RE1_B:DEBOUNCER[0]:d_sync_0\\D\[913] = Net_271[719]
Removing Lhs of wire \Debouncer_RE1_B:DEBOUNCER[0]:d_sync_1\\D\[914] = Net_258[721]
Removing Lhs of wire Net_231D[915] = zero[10]
Removing Lhs of wire Net_229D[916] = zero[10]
Removing Lhs of wire Net_230D[917] = zero[10]
Removing Lhs of wire \Debouncer_RE2_B:DEBOUNCER[0]:d_sync_0\\D\[918] = Net_265[728]
Removing Lhs of wire \Debouncer_RE2_B:DEBOUNCER[0]:d_sync_1\\D\[919] = Net_266[730]
Removing Lhs of wire Net_280D[920] = zero[10]
Removing Lhs of wire Net_278D[921] = zero[10]
Removing Lhs of wire Net_279D[922] = zero[10]
Removing Lhs of wire \Debouncer_RE2_A:DEBOUNCER[0]:d_sync_0\\D\[923] = Net_259[737]
Removing Lhs of wire \Debouncer_RE2_A:DEBOUNCER[0]:d_sync_1\\D\[924] = Net_261[739]
Removing Lhs of wire Net_283D[925] = zero[10]
Removing Lhs of wire Net_281D[926] = zero[10]
Removing Lhs of wire Net_282D[927] = zero[10]
Removing Lhs of wire \Debouncer_RE3_A:DEBOUNCER[0]:d_sync_0\\D\[928] = Net_291[779]
Removing Lhs of wire \Debouncer_RE3_A:DEBOUNCER[0]:d_sync_1\\D\[929] = Net_293[781]
Removing Lhs of wire Net_307D[930] = zero[10]
Removing Lhs of wire Net_305D[931] = zero[10]
Removing Lhs of wire Net_306D[932] = zero[10]
Removing Lhs of wire \Debouncer_RE3_B:DEBOUNCER[0]:d_sync_0\\D\[933] = Net_297[788]
Removing Lhs of wire \Debouncer_RE3_B:DEBOUNCER[0]:d_sync_1\\D\[934] = Net_298[790]
Removing Lhs of wire Net_310D[935] = zero[10]
Removing Lhs of wire Net_308D[936] = zero[10]
Removing Lhs of wire Net_309D[937] = zero[10]

------------------------------------------------------
Aliased 0 equations, 219 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\I2CM_LCD:bI2C_UDB:sda_went_high\' (cost = 1):
\I2CM_LCD:bI2C_UDB:sda_went_high\ <= ((not \I2CM_LCD:bI2C_UDB:sda_in_last2_reg\ and \I2CM_LCD:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2CM_LCD:bI2C_UDB:cs_addr_shifter_1\ with ( cost: 108 or cost_inv: 3)  > 90 or with size: 5 > 102 has been made a (soft) node.
\I2CM_LCD:bI2C_UDB:cs_addr_shifter_1\ <= ((not \I2CM_LCD:bI2C_UDB:tx_reg_empty\ and \I2CM_LCD:bI2C_UDB:m_state_0\ and \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CM_LCD:bI2C_UDB:tx_reg_empty\ and \I2CM_LCD:bI2C_UDB:m_state_1\ and \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CM_LCD:bI2C_UDB:tx_reg_empty\ and \I2CM_LCD:bI2C_UDB:m_state_2\ and \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CM_LCD:bI2C_UDB:tx_reg_empty\ and \I2CM_LCD:bI2C_UDB:m_state_3\ and \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CM_LCD:bI2C_UDB:tx_reg_empty\ and \I2CM_LCD:bI2C_UDB:m_state_4\ and \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\));

Note:  Expanding virtual equation for '\I2CM_LCD:bI2C_UDB:txdata\' (cost = 54):
\I2CM_LCD:bI2C_UDB:txdata\ <= ((not \I2CM_LCD:bI2C_UDB:m_state_4\ and \I2CM_LCD:bI2C_UDB:m_state_3\));

Note:  Expanding virtual equation for '\I2CM_LCD:bI2C_UDB:rxdata\' (cost = 2):
\I2CM_LCD:bI2C_UDB:rxdata\ <= ((not \I2CM_LCD:bI2C_UDB:m_state_3\ and \I2CM_LCD:bI2C_UDB:m_state_4\));

Note:  Expanding virtual equation for '\I2CM_LCD:bI2C_UDB:sda_went_low\' (cost = 1):
\I2CM_LCD:bI2C_UDB:sda_went_low\ <= ((not \I2CM_LCD:bI2C_UDB:sda_in_last_reg\ and \I2CM_LCD:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2CM_LCD:bI2C_UDB:scl_went_low\' (cost = 4):
\I2CM_LCD:bI2C_UDB:scl_went_low\ <= ((not \I2CM_LCD:bI2C_UDB:scl_in_reg\ and \I2CM_LCD:bI2C_UDB:scl_in_last_reg\));

Note:  Expanding virtual equation for '\I2CM_LCD:bI2C_UDB:start_detect\' (cost = 2):
\I2CM_LCD:bI2C_UDB:start_detect\ <= ((not \I2CM_LCD:bI2C_UDB:sda_in_last_reg\ and \I2CM_LCD:bI2C_UDB:scl_in_reg\ and \I2CM_LCD:bI2C_UDB:scl_in_last_reg\ and \I2CM_LCD:bI2C_UDB:scl_in_last2_reg\ and \I2CM_LCD:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2CM_LCD:bI2C_UDB:stalled\' (cost = 16):
\I2CM_LCD:bI2C_UDB:stalled\ <= ((not \I2CM_LCD:bI2C_UDB:m_state_4\ and not \I2CM_LCD:bI2C_UDB:m_state_3\ and \I2CM_LCD:bI2C_UDB:m_state_2\ and \I2CM_LCD:bI2C_UDB:m_state_1\));

Note:  Expanding virtual equation for '\I2CM_LCD:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2CM_LCD:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2CM_LCD:sda_x_wire\ and not \I2CM_LCD:bI2C_UDB:sda_in_reg\)
	OR (\I2CM_LCD:sda_x_wire\ and \I2CM_LCD:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2CM_LCD:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\I2CM_LCD:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\ <= ((not \I2CM_LCD:sda_x_wire\ and not \I2CM_LCD:bI2C_UDB:sda_in_reg\)
	OR (\I2CM_LCD:sda_x_wire\ and \I2CM_LCD:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2CM_LCD:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2CM_LCD:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2CM_LCD:Net_1109_0\ and not \I2CM_LCD:Net_643_3\)
	OR (\I2CM_LCD:Net_1109_0\ and \I2CM_LCD:Net_643_3\));

Note:  Expanding virtual equation for '\SPIM:BSPIM:load_rx_data\' (cost = 1):
\SPIM:BSPIM:load_rx_data\ <= ((not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:count_0\));

Note:  Expanding virtual equation for '\I2CM_Sequencer:bI2C_UDB:sda_went_high\' (cost = 1):
\I2CM_Sequencer:bI2C_UDB:sda_went_high\ <= ((not \I2CM_Sequencer:bI2C_UDB:sda_in_last2_reg\ and \I2CM_Sequencer:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2CM_Sequencer:bI2C_UDB:cs_addr_shifter_1\ with ( cost: 108 or cost_inv: 3)  > 90 or with size: 5 > 102 has been made a (soft) node.
\I2CM_Sequencer:bI2C_UDB:cs_addr_shifter_1\ <= ((not \I2CM_Sequencer:bI2C_UDB:tx_reg_empty\ and \I2CM_Sequencer:bI2C_UDB:m_state_0\ and \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CM_Sequencer:bI2C_UDB:tx_reg_empty\ and \I2CM_Sequencer:bI2C_UDB:m_state_1\ and \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CM_Sequencer:bI2C_UDB:tx_reg_empty\ and \I2CM_Sequencer:bI2C_UDB:m_state_2\ and \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CM_Sequencer:bI2C_UDB:tx_reg_empty\ and \I2CM_Sequencer:bI2C_UDB:m_state_3\ and \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CM_Sequencer:bI2C_UDB:tx_reg_empty\ and \I2CM_Sequencer:bI2C_UDB:m_state_4\ and \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\));

Note:  Expanding virtual equation for '\I2CM_Sequencer:bI2C_UDB:txdata\' (cost = 54):
\I2CM_Sequencer:bI2C_UDB:txdata\ <= ((not \I2CM_Sequencer:bI2C_UDB:m_state_4\ and \I2CM_Sequencer:bI2C_UDB:m_state_3\));

Note:  Expanding virtual equation for '\I2CM_Sequencer:bI2C_UDB:rxdata\' (cost = 2):
\I2CM_Sequencer:bI2C_UDB:rxdata\ <= ((not \I2CM_Sequencer:bI2C_UDB:m_state_3\ and \I2CM_Sequencer:bI2C_UDB:m_state_4\));

Note:  Expanding virtual equation for '\I2CM_Sequencer:bI2C_UDB:sda_went_low\' (cost = 1):
\I2CM_Sequencer:bI2C_UDB:sda_went_low\ <= ((not \I2CM_Sequencer:bI2C_UDB:sda_in_last_reg\ and \I2CM_Sequencer:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2CM_Sequencer:bI2C_UDB:scl_went_low\' (cost = 4):
\I2CM_Sequencer:bI2C_UDB:scl_went_low\ <= ((not \I2CM_Sequencer:bI2C_UDB:scl_in_reg\ and \I2CM_Sequencer:bI2C_UDB:scl_in_last_reg\));

Note:  Expanding virtual equation for '\I2CM_Sequencer:bI2C_UDB:start_detect\' (cost = 2):
\I2CM_Sequencer:bI2C_UDB:start_detect\ <= ((not \I2CM_Sequencer:bI2C_UDB:sda_in_last_reg\ and \I2CM_Sequencer:bI2C_UDB:scl_in_reg\ and \I2CM_Sequencer:bI2C_UDB:scl_in_last_reg\ and \I2CM_Sequencer:bI2C_UDB:scl_in_last2_reg\ and \I2CM_Sequencer:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2CM_Sequencer:bI2C_UDB:stalled\' (cost = 16):
\I2CM_Sequencer:bI2C_UDB:stalled\ <= ((not \I2CM_Sequencer:bI2C_UDB:m_state_4\ and not \I2CM_Sequencer:bI2C_UDB:m_state_3\ and \I2CM_Sequencer:bI2C_UDB:m_state_2\ and \I2CM_Sequencer:bI2C_UDB:m_state_1\));

Note:  Expanding virtual equation for '\I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2CM_Sequencer:sda_x_wire\ and not \I2CM_Sequencer:bI2C_UDB:sda_in_reg\)
	OR (\I2CM_Sequencer:sda_x_wire\ and \I2CM_Sequencer:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:aeqb_1\ <= ((not \I2CM_Sequencer:sda_x_wire\ and not \I2CM_Sequencer:bI2C_UDB:sda_in_reg\)
	OR (\I2CM_Sequencer:sda_x_wire\ and \I2CM_Sequencer:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2CM_Sequencer:Net_1109_0\ and not \I2CM_Sequencer:Net_643_3\)
	OR (\I2CM_Sequencer:Net_1109_0\ and \I2CM_Sequencer:Net_643_3\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\I2CM_LCD:bI2C_UDB:status_5\' (cost = 10):
\I2CM_LCD:bI2C_UDB:status_5\ <= ((not \I2CM_LCD:bI2C_UDB:sda_in_last2_reg\ and \I2CM_LCD:bI2C_UDB:scl_in_reg\ and \I2CM_LCD:bI2C_UDB:scl_in_last_reg\ and \I2CM_LCD:bI2C_UDB:scl_in_last2_reg\ and \I2CM_LCD:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2CM_LCD:bI2C_UDB:cnt_reset\ with ( cost: 330 or cost_inv: 6)  > 90 or with size: 4 > 102 has been made a (soft) node.
\I2CM_LCD:bI2C_UDB:cnt_reset\ <= ((not \I2CM_LCD:bI2C_UDB:scl_in_reg\ and not \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\ and \I2CM_LCD:bI2C_UDB:m_state_1\ and \I2CM_LCD:bI2C_UDB:m_state_0\ and \I2CM_LCD:bI2C_UDB:scl_in_last_reg\ and \I2CM_LCD:Net_643_3\)
	OR (not \I2CM_LCD:bI2C_UDB:scl_in_reg\ and not \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\ and \I2CM_LCD:bI2C_UDB:m_state_2\ and \I2CM_LCD:bI2C_UDB:scl_in_last_reg\ and \I2CM_LCD:Net_643_3\)
	OR (not \I2CM_LCD:bI2C_UDB:scl_in_reg\ and not \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\ and \I2CM_LCD:bI2C_UDB:m_state_3\ and \I2CM_LCD:bI2C_UDB:scl_in_last_reg\ and \I2CM_LCD:Net_643_3\)
	OR (not \I2CM_LCD:bI2C_UDB:scl_in_reg\ and not \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\ and \I2CM_LCD:bI2C_UDB:m_state_4\ and \I2CM_LCD:bI2C_UDB:scl_in_last_reg\ and \I2CM_LCD:Net_643_3\));

Note:  Expanding virtual equation for '\I2CM_LCD:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\' (cost = 8):
\I2CM_LCD:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\ <= ((not \I2CM_LCD:bI2C_UDB:sda_in_reg\ and \I2CM_LCD:sda_x_wire\)
	OR (not \I2CM_LCD:sda_x_wire\ and \I2CM_LCD:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2CM_Sequencer:bI2C_UDB:status_5\' (cost = 10):
\I2CM_Sequencer:bI2C_UDB:status_5\ <= ((not \I2CM_Sequencer:bI2C_UDB:sda_in_last2_reg\ and \I2CM_Sequencer:bI2C_UDB:scl_in_reg\ and \I2CM_Sequencer:bI2C_UDB:scl_in_last_reg\ and \I2CM_Sequencer:bI2C_UDB:scl_in_last2_reg\ and \I2CM_Sequencer:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2CM_Sequencer:bI2C_UDB:cnt_reset\ with ( cost: 330 or cost_inv: 6)  > 90 or with size: 4 > 102 has been made a (soft) node.
\I2CM_Sequencer:bI2C_UDB:cnt_reset\ <= ((not \I2CM_Sequencer:bI2C_UDB:scl_in_reg\ and not \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\ and \I2CM_Sequencer:bI2C_UDB:m_state_1\ and \I2CM_Sequencer:bI2C_UDB:m_state_0\ and \I2CM_Sequencer:bI2C_UDB:scl_in_last_reg\ and \I2CM_Sequencer:Net_643_3\)
	OR (not \I2CM_Sequencer:bI2C_UDB:scl_in_reg\ and not \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\ and \I2CM_Sequencer:bI2C_UDB:m_state_2\ and \I2CM_Sequencer:bI2C_UDB:scl_in_last_reg\ and \I2CM_Sequencer:Net_643_3\)
	OR (not \I2CM_Sequencer:bI2C_UDB:scl_in_reg\ and not \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\ and \I2CM_Sequencer:bI2C_UDB:m_state_3\ and \I2CM_Sequencer:bI2C_UDB:scl_in_last_reg\ and \I2CM_Sequencer:Net_643_3\)
	OR (not \I2CM_Sequencer:bI2C_UDB:scl_in_reg\ and not \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\ and \I2CM_Sequencer:bI2C_UDB:m_state_4\ and \I2CM_Sequencer:bI2C_UDB:scl_in_last_reg\ and \I2CM_Sequencer:Net_643_3\));

Note:  Expanding virtual equation for '\I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_3:g1:a0:xneq\' (cost = 8):
\I2CM_Sequencer:bI2C_UDB:genblk6:MODULE_3:g1:a0:xneq\ <= ((not \I2CM_Sequencer:bI2C_UDB:sda_in_reg\ and \I2CM_Sequencer:sda_x_wire\)
	OR (not \I2CM_Sequencer:sda_x_wire\ and \I2CM_Sequencer:bI2C_UDB:sda_in_reg\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\I2CM_LCD:bI2C_UDB:contention\' (cost = 8):
\I2CM_LCD:bI2C_UDB:contention\ <= ((not \I2CM_LCD:bI2C_UDB:sda_in_reg\ and not \I2CM_LCD:bI2C_UDB:m_state_2\ and not \I2CM_LCD:bI2C_UDB:m_state_1\ and not \I2CM_LCD:bI2C_UDB:m_state_0\ and \I2CM_LCD:sda_x_wire\ and \I2CM_LCD:bI2C_UDB:m_state_3\ and \I2CM_LCD:bI2C_UDB:cnt_reset\)
	OR (not \I2CM_LCD:sda_x_wire\ and not \I2CM_LCD:bI2C_UDB:m_state_2\ and not \I2CM_LCD:bI2C_UDB:m_state_1\ and not \I2CM_LCD:bI2C_UDB:m_state_0\ and \I2CM_LCD:bI2C_UDB:sda_in_reg\ and \I2CM_LCD:bI2C_UDB:m_state_3\ and \I2CM_LCD:bI2C_UDB:cnt_reset\)
	OR (not \I2CM_LCD:bI2C_UDB:sda_in_reg\ and not \I2CM_LCD:bI2C_UDB:m_state_2\ and not \I2CM_LCD:bI2C_UDB:m_state_1\ and not \I2CM_LCD:bI2C_UDB:m_state_0\ and \I2CM_LCD:sda_x_wire\ and \I2CM_LCD:bI2C_UDB:clkgen_tc\ and \I2CM_LCD:bI2C_UDB:m_state_3\)
	OR (not \I2CM_LCD:sda_x_wire\ and not \I2CM_LCD:bI2C_UDB:m_state_2\ and not \I2CM_LCD:bI2C_UDB:m_state_1\ and not \I2CM_LCD:bI2C_UDB:m_state_0\ and \I2CM_LCD:bI2C_UDB:sda_in_reg\ and \I2CM_LCD:bI2C_UDB:clkgen_tc\ and \I2CM_LCD:bI2C_UDB:m_state_3\)
	OR (not \I2CM_LCD:bI2C_UDB:sda_in_reg\ and not \I2CM_LCD:bI2C_UDB:m_state_4\ and \I2CM_LCD:sda_x_wire\ and \I2CM_LCD:bI2C_UDB:m_state_3\ and \I2CM_LCD:bI2C_UDB:cnt_reset\)
	OR (not \I2CM_LCD:sda_x_wire\ and not \I2CM_LCD:bI2C_UDB:m_state_4\ and \I2CM_LCD:bI2C_UDB:sda_in_reg\ and \I2CM_LCD:bI2C_UDB:m_state_3\ and \I2CM_LCD:bI2C_UDB:cnt_reset\)
	OR (not \I2CM_LCD:bI2C_UDB:sda_in_reg\ and not \I2CM_LCD:bI2C_UDB:m_state_4\ and \I2CM_LCD:sda_x_wire\ and \I2CM_LCD:bI2C_UDB:clkgen_tc\ and \I2CM_LCD:bI2C_UDB:m_state_3\)
	OR (not \I2CM_LCD:sda_x_wire\ and not \I2CM_LCD:bI2C_UDB:m_state_4\ and \I2CM_LCD:bI2C_UDB:sda_in_reg\ and \I2CM_LCD:bI2C_UDB:clkgen_tc\ and \I2CM_LCD:bI2C_UDB:m_state_3\));

Note:  Expanding virtual equation for '\I2CM_Sequencer:bI2C_UDB:contention\' (cost = 8):
\I2CM_Sequencer:bI2C_UDB:contention\ <= ((not \I2CM_Sequencer:bI2C_UDB:sda_in_reg\ and not \I2CM_Sequencer:bI2C_UDB:m_state_2\ and not \I2CM_Sequencer:bI2C_UDB:m_state_1\ and not \I2CM_Sequencer:bI2C_UDB:m_state_0\ and \I2CM_Sequencer:sda_x_wire\ and \I2CM_Sequencer:bI2C_UDB:m_state_3\ and \I2CM_Sequencer:bI2C_UDB:cnt_reset\)
	OR (not \I2CM_Sequencer:sda_x_wire\ and not \I2CM_Sequencer:bI2C_UDB:m_state_2\ and not \I2CM_Sequencer:bI2C_UDB:m_state_1\ and not \I2CM_Sequencer:bI2C_UDB:m_state_0\ and \I2CM_Sequencer:bI2C_UDB:sda_in_reg\ and \I2CM_Sequencer:bI2C_UDB:m_state_3\ and \I2CM_Sequencer:bI2C_UDB:cnt_reset\)
	OR (not \I2CM_Sequencer:bI2C_UDB:sda_in_reg\ and not \I2CM_Sequencer:bI2C_UDB:m_state_2\ and not \I2CM_Sequencer:bI2C_UDB:m_state_1\ and not \I2CM_Sequencer:bI2C_UDB:m_state_0\ and \I2CM_Sequencer:sda_x_wire\ and \I2CM_Sequencer:bI2C_UDB:clkgen_tc\ and \I2CM_Sequencer:bI2C_UDB:m_state_3\)
	OR (not \I2CM_Sequencer:sda_x_wire\ and not \I2CM_Sequencer:bI2C_UDB:m_state_2\ and not \I2CM_Sequencer:bI2C_UDB:m_state_1\ and not \I2CM_Sequencer:bI2C_UDB:m_state_0\ and \I2CM_Sequencer:bI2C_UDB:sda_in_reg\ and \I2CM_Sequencer:bI2C_UDB:clkgen_tc\ and \I2CM_Sequencer:bI2C_UDB:m_state_3\)
	OR (not \I2CM_Sequencer:bI2C_UDB:sda_in_reg\ and not \I2CM_Sequencer:bI2C_UDB:m_state_4\ and \I2CM_Sequencer:sda_x_wire\ and \I2CM_Sequencer:bI2C_UDB:m_state_3\ and \I2CM_Sequencer:bI2C_UDB:cnt_reset\)
	OR (not \I2CM_Sequencer:sda_x_wire\ and not \I2CM_Sequencer:bI2C_UDB:m_state_4\ and \I2CM_Sequencer:bI2C_UDB:sda_in_reg\ and \I2CM_Sequencer:bI2C_UDB:m_state_3\ and \I2CM_Sequencer:bI2C_UDB:cnt_reset\)
	OR (not \I2CM_Sequencer:bI2C_UDB:sda_in_reg\ and not \I2CM_Sequencer:bI2C_UDB:m_state_4\ and \I2CM_Sequencer:sda_x_wire\ and \I2CM_Sequencer:bI2C_UDB:clkgen_tc\ and \I2CM_Sequencer:bI2C_UDB:m_state_3\)
	OR (not \I2CM_Sequencer:sda_x_wire\ and not \I2CM_Sequencer:bI2C_UDB:m_state_4\ and \I2CM_Sequencer:bI2C_UDB:sda_in_reg\ and \I2CM_Sequencer:bI2C_UDB:clkgen_tc\ and \I2CM_Sequencer:bI2C_UDB:m_state_3\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 29 signals.
	Turned 4 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \I2CM_LCD:bI2C_UDB:lost_arb2_reg\\D\ to zero
Aliasing \I2CM_Sequencer:bI2C_UDB:lost_arb2_reg\\D\ to zero
Removing Lhs of wire \I2CM_LCD:bI2C_UDB:lost_arb2_reg\\D\[860] = zero[10]
Removing Lhs of wire \I2CM_Sequencer:bI2C_UDB:lost_arb2_reg\\D\[899] = zero[10]

------------------------------------------------------
Aliased 0 equations, 2 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=D:\Users\gizmo\Documents\Develop\Rhythm Machine\Master_PSoC5LP_Test\PSoC\Sequencer_Master\Project  'Sequencer_Master[CY8C4245AXI-483].cydsn\Project  'Sequencer_Master[CY8C4245AXI-483].cyprj" -dcpsoc3 "Project  'Sequencer_Master[CY8C4245AXI-483].v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.108ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.410, Family: PSoC3, Started at: Saturday, 07 November 2015 15:22:13
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\gizmo\Documents\Develop\Rhythm Machine\Master_PSoC5LP_Test\PSoC\Sequencer_Master\Project  'Sequencer_Master[CY8C4245AXI-483].cydsn\Project  'Sequencer_Master[CY8C4245AXI-483].cyprj -d CY8C5868AXI-LP035 Project  'Sequencer_Master[CY8C4245AXI-483].v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.112ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \I2CM_LCD:bI2C_UDB:lost_arb2_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \I2CM_Sequencer:bI2C_UDB:lost_arb2_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_225 from registered to combinatorial
    Converted constant MacroCell: Net_223 from registered to combinatorial
    Converted constant MacroCell: Net_224 from registered to combinatorial
    Converted constant MacroCell: Net_231 from registered to combinatorial
    Converted constant MacroCell: Net_229 from registered to combinatorial
    Converted constant MacroCell: Net_230 from registered to combinatorial
    Converted constant MacroCell: Net_280 from registered to combinatorial
    Converted constant MacroCell: Net_278 from registered to combinatorial
    Converted constant MacroCell: Net_279 from registered to combinatorial
    Converted constant MacroCell: Net_283 from registered to combinatorial
    Converted constant MacroCell: Net_281 from registered to combinatorial
    Converted constant MacroCell: Net_282 from registered to combinatorial
    Converted constant MacroCell: Net_307 from registered to combinatorial
    Converted constant MacroCell: Net_305 from registered to combinatorial
    Converted constant MacroCell: Net_306 from registered to combinatorial
    Converted constant MacroCell: Net_310 from registered to combinatorial
    Converted constant MacroCell: Net_308 from registered to combinatorial
    Converted constant MacroCell: Net_309 from registered to combinatorial
Assigning clock timer_clock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Analog  Clock 0: Forced-assignment of clock 'ScBoostClk'. Fanout=0, Signal=ClockBlock_ScBoostClk
    Digital Clock 0: Automatic-assigning  clock 'Clock_SPIM'. Fanout=1, Signal=Net_42
    Digital Clock 1: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_519
    Digital Clock 2: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_449
    Digital Clock 3: Automatic-assigning  clock 'Clock_Debouncer1'. Fanout=6, Signal=Net_260
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \I2CM_LCD:bI2C_UDB:ClkSync0\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \SPIM:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: Clock_SPIM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_SPIM, EnableOut: Constant 1
    UDB Clk/Enable \I2CM_Sequencer:bI2C_UDB:ClkSync0\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_RE1_A:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_Debouncer1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Debouncer1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_RE1_B:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_Debouncer1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Debouncer1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_RE2_B:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_Debouncer1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Debouncer1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_RE2_A:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_Debouncer1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Debouncer1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_RE3_A:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_Debouncer1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Debouncer1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_RE3_B:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_Debouncer1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Debouncer1, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 16 pin(s) will be assigned a location by the fitter: Pin_I2CM_LCD_Reset(0), Pin_I2CM_Sequencer_Reset(0), Pin_LCD_SCL(0), Pin_LCD_SDA(0), Pin_LED_BLUE(0), Pin_MISO(0), Pin_MOSI(0), Pin_RE1(0), Pin_RE1(1), Pin_RE2(0), Pin_RE2(1), Pin_RE3(0), Pin_RE3(1), Pin_SCLK(0), Pin_Sequencer_SCL(0), Pin_Sequencer_SDA(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_Sequencer_Reset(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Sequencer_Reset(0)__PA ,
            pad => Pin_Sequencer_Reset(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_LED_RED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_LED_RED(0)__PA ,
            pad => Pin_LED_RED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_LED_GREEN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_LED_GREEN(0)__PA ,
            pad => Pin_LED_GREEN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_MISO(0)__PA ,
            fb => Net_45 ,
            pad => Pin_MISO(0)_PAD );

    Pin : Name = Pin_MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_MOSI(0)__PA ,
            input => Net_38 ,
            pad => Pin_MOSI(0)_PAD );

    Pin : Name = Pin_SCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_SCLK(0)__PA ,
            input => Net_39 ,
            pad => Pin_SCLK(0)_PAD );

    Pin : Name = Pin_SS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_SS(0)__PA ,
            input => Net_40 ,
            pad => Pin_SS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_LDAC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_LDAC(0)__PA ,
            pad => Pin_LDAC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_I2CM_Sequencer_Reset(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_I2CM_Sequencer_Reset(0)__PA ,
            fb => Net_486 ,
            pad => Pin_I2CM_Sequencer_Reset(0)_PAD );

    Pin : Name = Pin_Timer_Sampling_TC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Timer_Sampling_TC(0)__PA ,
            input => Net_420 ,
            pad => Pin_Timer_Sampling_TC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_ISR_Check(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_ISR_Check(0)__PA ,
            pad => Pin_ISR_Check(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Sequencer_SCL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Sequencer_SCL(0)__PA ,
            fb => \I2CM_Sequencer:Net_1109_0\ ,
            input => \I2CM_Sequencer:Net_643_3\ ,
            pad => Pin_Sequencer_SCL(0)_PAD );

    Pin : Name = Pin_Sequencer_SDA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Sequencer_SDA(0)__PA ,
            fb => \I2CM_Sequencer:Net_1109_1\ ,
            input => \I2CM_Sequencer:sda_x_wire\ ,
            pad => Pin_Sequencer_SDA(0)_PAD );

    Pin : Name = Pin_RE1_in(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_RE1_in(0)__PA ,
            fb => Net_220 ,
            pad => Pin_RE1_in(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_RE1_in(1)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_RE1_in(1)__PA ,
            fb => Net_271 ,
            pad => Pin_RE1_in(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_RE1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_RE1(0)__PA ,
            input => Net_256 ,
            pad => Pin_RE1(0)_PAD );

    Pin : Name = Pin_RE1(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_RE1(1)__PA ,
            input => Net_258 ,
            pad => Pin_RE1(1)_PAD );

    Pin : Name = Pin_RE2_in(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_RE2_in(0)__PA ,
            fb => Net_259 ,
            pad => Pin_RE2_in(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_RE2_in(1)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_RE2_in(1)__PA ,
            fb => Net_265 ,
            pad => Pin_RE2_in(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_RE2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_RE2(0)__PA ,
            input => Net_261 ,
            pad => Pin_RE2(0)_PAD );

    Pin : Name = Pin_RE2(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_RE2(1)__PA ,
            input => Net_266 ,
            pad => Pin_RE2(1)_PAD );

    Pin : Name = Pin_RE3_in(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_RE3_in(0)__PA ,
            fb => Net_291 ,
            pad => Pin_RE3_in(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_RE3_in(1)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_RE3_in(1)__PA ,
            fb => Net_297 ,
            pad => Pin_RE3_in(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_RE3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_RE3(0)__PA ,
            input => Net_293 ,
            pad => Pin_RE3(0)_PAD );

    Pin : Name = Pin_RE3(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_RE3(1)__PA ,
            input => Net_298 ,
            pad => Pin_RE3(1)_PAD );

    Pin : Name = Pin_LCD_SCL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_LCD_SCL(0)__PA ,
            fb => \I2CM_LCD:Net_1109_0\ ,
            input => \I2CM_LCD:Net_643_3\ ,
            pad => Pin_LCD_SCL(0)_PAD );

    Pin : Name = Pin_LCD_SDA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_LCD_SDA(0)__PA ,
            fb => \I2CM_LCD:Net_1109_1\ ,
            input => \I2CM_LCD:sda_x_wire\ ,
            pad => Pin_LCD_SDA(0)_PAD );

    Pin : Name = Pin_I2CM_LCD_Reset(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_I2CM_LCD_Reset(0)__PA ,
            fb => Net_521 ,
            pad => Pin_I2CM_LCD_Reset(0)_PAD );

    Pin : Name = Pin_LED_BLUE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_LED_BLUE(0)__PA ,
            pad => Pin_LED_BLUE(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\I2CM_LCD:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2CM_LCD:bI2C_UDB:control_6\ * !\I2CM_LCD:bI2C_UDB:control_5\ * 
              !\I2CM_LCD:bI2C_UDB:control_2\ * 
              !\I2CM_LCD:bI2C_UDB:tx_reg_empty\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_4\ * \I2CM_LCD:bI2C_UDB:m_state_2\ * 
              \I2CM_LCD:bI2C_UDB:m_state_1\ * \I2CM_LCD:bI2C_UDB:m_state_0\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2CM_LCD:bI2C_UDB:lost_arb_reg\
            + !\I2CM_LCD:bI2C_UDB:tx_reg_empty\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_3\ * \I2CM_LCD:bI2C_UDB:m_state_2\ * 
              \I2CM_LCD:bI2C_UDB:m_state_1\ * !\I2CM_LCD:bI2C_UDB:m_state_0\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2CM_LCD:bI2C_UDB:lost_arb_reg\
            + !\I2CM_LCD:bI2C_UDB:m_state_4\ * \I2CM_LCD:bI2C_UDB:m_state_3\ * 
              \I2CM_LCD:bI2C_UDB:m_state_2\ * \I2CM_LCD:bI2C_UDB:m_state_1\ * 
              \I2CM_LCD:bI2C_UDB:m_state_0\ * !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:m_state_3\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_2\ * !\I2CM_LCD:bI2C_UDB:m_reset\
            + \I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:m_state_3\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_1\ * !\I2CM_LCD:bI2C_UDB:m_reset\
            + \I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:m_state_3\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_0\ * !\I2CM_LCD:bI2C_UDB:m_reset\
            + \I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              !\I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CM_LCD:bI2C_UDB:m_state_4_split\ (fanout=1)

    MacroCell: Name=\I2CM_LCD:bI2C_UDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CM_LCD:bI2C_UDB:scl_in_reg\ * 
              \I2CM_LCD:bI2C_UDB:scl_in_last_reg\ * 
              \I2CM_LCD:bI2C_UDB:scl_in_last2_reg\ * 
              \I2CM_LCD:bI2C_UDB:sda_in_last_reg\ * 
              !\I2CM_LCD:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2CM_LCD:bI2C_UDB:status_5\ (fanout=1)

    MacroCell: Name=\I2CM_LCD:bI2C_UDB:status_4\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:m_state_3\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_2\ * !\I2CM_LCD:bI2C_UDB:m_state_1\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_0\
        );
        Output = \I2CM_LCD:bI2C_UDB:status_4\ (fanout=1)

    MacroCell: Name=\I2CM_LCD:bI2C_UDB:cnt_reset\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:scl_in_reg\ * 
              \I2CM_LCD:bI2C_UDB:scl_in_last_reg\ * 
              !\I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\ * \I2CM_LCD:Net_643_3\
            + \I2CM_LCD:bI2C_UDB:m_state_3\ * !\I2CM_LCD:bI2C_UDB:scl_in_reg\ * 
              \I2CM_LCD:bI2C_UDB:scl_in_last_reg\ * 
              !\I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\ * \I2CM_LCD:Net_643_3\
            + \I2CM_LCD:bI2C_UDB:m_state_2\ * !\I2CM_LCD:bI2C_UDB:scl_in_reg\ * 
              \I2CM_LCD:bI2C_UDB:scl_in_last_reg\ * 
              !\I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\ * \I2CM_LCD:Net_643_3\
            + \I2CM_LCD:bI2C_UDB:m_state_1\ * \I2CM_LCD:bI2C_UDB:m_state_0\ * 
              !\I2CM_LCD:bI2C_UDB:scl_in_reg\ * 
              \I2CM_LCD:bI2C_UDB:scl_in_last_reg\ * 
              !\I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\ * \I2CM_LCD:Net_643_3\
        );
        Output = \I2CM_LCD:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2CM_LCD:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2CM_LCD:bI2C_UDB:clkgen_tc\ * !\I2CM_LCD:bI2C_UDB:cnt_reset\
        );
        Output = \I2CM_LCD:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)

    MacroCell: Name=\I2CM_LCD:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2CM_LCD:bI2C_UDB:tx_reg_empty\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:m_state_3\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_2\ * !\I2CM_LCD:bI2C_UDB:m_state_1\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_0\
            + !\I2CM_LCD:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2CM_LCD:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)

    MacroCell: Name=\I2CM_LCD:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2CM_LCD:bI2C_UDB:tx_reg_empty\
            + !\I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:m_state_3\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_2\ * !\I2CM_LCD:bI2C_UDB:m_state_1\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_0\
            + !\I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CM_LCD:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2CM_LCD:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2CM_LCD:bI2C_UDB:clkgen_tc\ * !\I2CM_LCD:bI2C_UDB:cnt_reset\
            + !\I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:m_state_3\
            + \I2CM_LCD:bI2C_UDB:m_state_4\ * \I2CM_LCD:bI2C_UDB:m_state_3\
        );
        Output = \I2CM_LCD:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\
        );
        Output = \SPIM:BSPIM:load_rx_data\ (fanout=3)

    MacroCell: Name=\SPIM:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * \SPIM:BSPIM:rx_status_4\
        );
        Output = \SPIM:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CM_Sequencer:bI2C_UDB:scl_in_reg\ * 
              \I2CM_Sequencer:bI2C_UDB:scl_in_last_reg\ * 
              \I2CM_Sequencer:bI2C_UDB:scl_in_last2_reg\ * 
              \I2CM_Sequencer:bI2C_UDB:sda_in_last_reg\ * 
              !\I2CM_Sequencer:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:status_5\ (fanout=1)

    MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:status_4\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_0\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:status_4\ (fanout=1)

    MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:cnt_reset\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:scl_in_reg\ * 
              \I2CM_Sequencer:bI2C_UDB:scl_in_last_reg\ * 
              !\I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2CM_Sequencer:Net_643_3\
            + \I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:scl_in_reg\ * 
              \I2CM_Sequencer:bI2C_UDB:scl_in_last_reg\ * 
              !\I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2CM_Sequencer:Net_643_3\
            + \I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:scl_in_reg\ * 
              \I2CM_Sequencer:bI2C_UDB:scl_in_last_reg\ * 
              !\I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2CM_Sequencer:Net_643_3\
            + \I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:scl_in_reg\ * 
              \I2CM_Sequencer:bI2C_UDB:scl_in_last_reg\ * 
              !\I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2CM_Sequencer:Net_643_3\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2CM_Sequencer:bI2C_UDB:clkgen_tc\ * 
              !\I2CM_Sequencer:bI2C_UDB:cnt_reset\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)

    MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2CM_Sequencer:bI2C_UDB:tx_reg_empty\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_0\
            + !\I2CM_Sequencer:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)

    MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2CM_Sequencer:bI2C_UDB:control_7\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_Sequencer:bI2C_UDB:control_6\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              !\I2CM_Sequencer:bI2C_UDB:lost_arb_reg\
            + !\I2CM_Sequencer:bI2C_UDB:control_5\ * 
              \I2CM_Sequencer:bI2C_UDB:control_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\
            + !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\
            + !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:m_state_0_split\ (fanout=1)

    MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2CM_Sequencer:bI2C_UDB:tx_reg_empty\
            + !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_0\
            + !\I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2CM_Sequencer:bI2C_UDB:clkgen_tc\ * 
              !\I2CM_Sequencer:bI2C_UDB:cnt_reset\
            + !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\
            + \I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_3\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)

    MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2CM_Sequencer:bI2C_UDB:control_6\ * 
              !\I2CM_Sequencer:bI2C_UDB:control_5\ * 
              !\I2CM_Sequencer:bI2C_UDB:tx_reg_empty\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_Sequencer:bI2C_UDB:control_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CM_Sequencer:bI2C_UDB:tx_reg_empty\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CM_Sequencer:bI2C_UDB:tx_reg_empty\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2CM_Sequencer:bI2C_UDB:lost_arb_reg\
            + !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:m_state_2_split\ (fanout=1)

    MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2CM_Sequencer:bI2C_UDB:control_6\ * 
              !\I2CM_Sequencer:bI2C_UDB:control_5\ * 
              !\I2CM_Sequencer:bI2C_UDB:control_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:tx_reg_empty\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2CM_Sequencer:bI2C_UDB:lost_arb_reg\
            + !\I2CM_Sequencer:bI2C_UDB:tx_reg_empty\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2CM_Sequencer:bI2C_UDB:lost_arb_reg\
            + !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\
            + \I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\
            + \I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\
            + \I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              !\I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:m_state_4_split\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\I2CM_LCD:bI2C_UDB:sda_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_519) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CM_LCD:Net_1109_1_SYNCOUT\
        );
        Output = \I2CM_LCD:bI2C_UDB:sda_in_reg\ (fanout=2)

    MacroCell: Name=\I2CM_LCD:bI2C_UDB:m_state_4\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_519) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2CM_LCD:bI2C_UDB:control_4\ * \I2CM_LCD:bI2C_UDB:m_state_4\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_2\ * !\I2CM_LCD:bI2C_UDB:m_state_1\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_0\ * !\I2CM_LCD:bI2C_UDB:m_reset\
            + \I2CM_LCD:bI2C_UDB:m_state_4_split\
        );
        Output = \I2CM_LCD:bI2C_UDB:m_state_4\ (fanout=19)

    MacroCell: Name=\I2CM_LCD:bI2C_UDB:m_state_3\, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_519) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2CM_LCD:bI2C_UDB:control_6\ * !\I2CM_LCD:bI2C_UDB:control_5\ * 
              \I2CM_LCD:bI2C_UDB:control_2\ * 
              !\I2CM_LCD:bI2C_UDB:tx_reg_empty\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_4\ * \I2CM_LCD:bI2C_UDB:m_state_1\ * 
              \I2CM_LCD:bI2C_UDB:m_state_0\ * !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2CM_LCD:bI2C_UDB:lost_arb_reg\
            + !\I2CM_LCD:bI2C_UDB:tx_reg_empty\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_4\ * \I2CM_LCD:bI2C_UDB:m_state_2\ * 
              \I2CM_LCD:bI2C_UDB:m_state_1\ * !\I2CM_LCD:bI2C_UDB:m_state_0\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2CM_LCD:bI2C_UDB:lost_arb_reg\
            + !\I2CM_LCD:bI2C_UDB:m_state_4\ * \I2CM_LCD:bI2C_UDB:m_state_3\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\
            + !\I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:m_state_2\ * 
              \I2CM_LCD:bI2C_UDB:m_state_1\ * \I2CM_LCD:bI2C_UDB:m_state_0\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_LCD:bI2C_UDB:m_state_3\ * !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              !\I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CM_LCD:bI2C_UDB:m_state_3\ (fanout=18)

    MacroCell: Name=\I2CM_LCD:bI2C_UDB:m_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_519) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2CM_LCD:bI2C_UDB:m_state_4\ * \I2CM_LCD:bI2C_UDB:m_state_3\ * 
              \I2CM_LCD:bI2C_UDB:m_state_2\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_LCD:bI2C_UDB:m_state_2\ * \I2CM_LCD:bI2C_UDB:m_reset\
            + \I2CM_LCD:bI2C_UDB:m_state_2_split\
        );
        Output = \I2CM_LCD:bI2C_UDB:m_state_2\ (fanout=18)

    MacroCell: Name=\I2CM_LCD:bI2C_UDB:m_state_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_519) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2CM_LCD:bI2C_UDB:tx_reg_empty\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_3\ * \I2CM_LCD:bI2C_UDB:m_state_2\ * 
              \I2CM_LCD:bI2C_UDB:m_state_1\ * !\I2CM_LCD:bI2C_UDB:m_reset\
            + !\I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:m_state_3\ * 
              \I2CM_LCD:bI2C_UDB:m_state_2\ * !\I2CM_LCD:bI2C_UDB:m_state_1\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_0\ * !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CM_LCD:bI2C_UDB:m_state_4\ * \I2CM_LCD:bI2C_UDB:m_state_3\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_1\ * \I2CM_LCD:bI2C_UDB:m_state_0\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CM_LCD:bI2C_UDB:m_state_4\ * \I2CM_LCD:bI2C_UDB:m_state_3\ * 
              \I2CM_LCD:bI2C_UDB:m_state_1\ * !\I2CM_LCD:bI2C_UDB:m_state_0\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\
            + \I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:m_state_3\ * 
              \I2CM_LCD:bI2C_UDB:m_state_2\ * \I2CM_LCD:bI2C_UDB:m_state_0\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:m_state_3\ * 
              \I2CM_LCD:bI2C_UDB:m_state_1\ * !\I2CM_LCD:bI2C_UDB:m_state_0\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\
            + !\I2CM_LCD:bI2C_UDB:m_state_2\ * !\I2CM_LCD:bI2C_UDB:m_state_1\ * 
              \I2CM_LCD:bI2C_UDB:m_state_0\ * !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_LCD:bI2C_UDB:m_state_1\ * !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              !\I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CM_LCD:bI2C_UDB:m_state_1\ (fanout=17)

    MacroCell: Name=\I2CM_LCD:bI2C_UDB:m_state_0\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_519) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2CM_LCD:bI2C_UDB:tx_reg_empty\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_3\ * !\I2CM_LCD:bI2C_UDB:m_state_1\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_0\ * !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_LCD:bI2C_UDB:tx_reg_empty\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_4\ * \I2CM_LCD:bI2C_UDB:m_state_2\ * 
              \I2CM_LCD:bI2C_UDB:m_state_1\ * \I2CM_LCD:bI2C_UDB:m_state_0\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\
            + !\I2CM_LCD:bI2C_UDB:m_state_4\ * \I2CM_LCD:bI2C_UDB:m_state_3\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_0\ * !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_LCD:bI2C_UDB:m_state_0\ * !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              !\I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_LCD:bI2C_UDB:m_state_0_split\
        );
        Output = \I2CM_LCD:bI2C_UDB:m_state_0\ (fanout=16)

    MacroCell: Name=\I2CM_LCD:bI2C_UDB:status_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_519) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2CM_LCD:bI2C_UDB:status_3\ * 
              !\I2CM_LCD:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:m_state_3\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_2\ * \I2CM_LCD:bI2C_UDB:m_state_1\ * 
              \I2CM_LCD:bI2C_UDB:m_state_0\ * !\I2CM_LCD:bI2C_UDB:m_reset\
            + \I2CM_LCD:bI2C_UDB:status_3\ * 
              \I2CM_LCD:bI2C_UDB:cs_addr_shifter_1\
            + \I2CM_LCD:bI2C_UDB:status_3\ * !\I2CM_LCD:bI2C_UDB:m_state_4\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_3\ * !\I2CM_LCD:bI2C_UDB:m_state_2\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_1\ * !\I2CM_LCD:bI2C_UDB:m_state_0\
            + \I2CM_LCD:bI2C_UDB:status_3\ * \I2CM_LCD:bI2C_UDB:m_reset\
        );
        Output = \I2CM_LCD:bI2C_UDB:status_3\ (fanout=2)

    MacroCell: Name=\I2CM_LCD:bI2C_UDB:status_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_519) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2CM_LCD:bI2C_UDB:status_2\ * !\I2CM_LCD:bI2C_UDB:m_state_4\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_3\ * !\I2CM_LCD:bI2C_UDB:m_state_2\ * 
              \I2CM_LCD:bI2C_UDB:m_state_1\ * \I2CM_LCD:bI2C_UDB:m_state_0\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\
            + \I2CM_LCD:bI2C_UDB:status_2\ * !\I2CM_LCD:bI2C_UDB:m_state_4\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_3\ * !\I2CM_LCD:bI2C_UDB:m_state_2\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_1\ * !\I2CM_LCD:bI2C_UDB:m_state_0\
            + \I2CM_LCD:bI2C_UDB:status_2\ * !\I2CM_LCD:bI2C_UDB:m_state_4\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_3\ * \I2CM_LCD:bI2C_UDB:m_state_2\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_1\ * \I2CM_LCD:bI2C_UDB:m_state_0\
            + \I2CM_LCD:bI2C_UDB:status_2\ * \I2CM_LCD:bI2C_UDB:m_reset\
        );
        Output = \I2CM_LCD:bI2C_UDB:status_2\ (fanout=2)

    MacroCell: Name=\I2CM_LCD:bI2C_UDB:status_1\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_519) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2CM_LCD:bI2C_UDB:status_1\ * \I2CM_LCD:bI2C_UDB:m_state_4\ * 
              \I2CM_LCD:bI2C_UDB:m_state_3\ * !\I2CM_LCD:bI2C_UDB:m_state_2\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_1\ * \I2CM_LCD:bI2C_UDB:m_state_0\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2CM_LCD:Net_1109_1_SYNCOUT\
            + \I2CM_LCD:bI2C_UDB:status_1\ * \I2CM_LCD:bI2C_UDB:m_state_4\ * 
              \I2CM_LCD:bI2C_UDB:m_state_3\ * !\I2CM_LCD:bI2C_UDB:m_state_2\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_1\ * \I2CM_LCD:bI2C_UDB:m_state_0\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2CM_LCD:Net_1109_1_SYNCOUT\
            + \I2CM_LCD:bI2C_UDB:status_1\ * \I2CM_LCD:bI2C_UDB:m_reset\
        );
        Output = \I2CM_LCD:bI2C_UDB:status_1\ (fanout=2)

    MacroCell: Name=\I2CM_LCD:bI2C_UDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_519) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2CM_LCD:bI2C_UDB:status_0\ * 
              !\I2CM_LCD:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\
            + !\I2CM_LCD:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:m_state_3\ * 
              \I2CM_LCD:bI2C_UDB:m_state_2\ * \I2CM_LCD:bI2C_UDB:m_state_1\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\
        );
        Output = \I2CM_LCD:bI2C_UDB:status_0\ (fanout=2)

    MacroCell: Name=\I2CM_LCD:bI2C_UDB:scl_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_519) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CM_LCD:Net_1109_0_SYNCOUT\
        );
        Output = \I2CM_LCD:bI2C_UDB:scl_in_reg\ (fanout=4)

    MacroCell: Name=\I2CM_LCD:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_519) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CM_LCD:bI2C_UDB:scl_in_reg\
        );
        Output = \I2CM_LCD:bI2C_UDB:scl_in_last_reg\ (fanout=4)

    MacroCell: Name=\I2CM_LCD:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_519) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CM_LCD:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2CM_LCD:bI2C_UDB:scl_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2CM_LCD:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_519) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CM_LCD:bI2C_UDB:sda_in_reg\
        );
        Output = \I2CM_LCD:bI2C_UDB:sda_in_last_reg\ (fanout=3)

    MacroCell: Name=\I2CM_LCD:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_519) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CM_LCD:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2CM_LCD:bI2C_UDB:sda_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_519) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2CM_LCD:bI2C_UDB:clkgen_tc\ * !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              !\I2CM_LCD:bI2C_UDB:cnt_reset\
        );
        Output = \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)

    MacroCell: Name=\I2CM_LCD:bI2C_UDB:lost_arb_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_519) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2CM_LCD:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\ * \I2CM_LCD:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2CM_LCD:bI2C_UDB:lost_arb_reg\ (fanout=6)

    MacroCell: Name=\I2CM_LCD:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2CM_LCD:bI2C_UDB:control_7\ * !\I2CM_LCD:bI2C_UDB:m_state_3\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_2\ * \I2CM_LCD:bI2C_UDB:m_state_1\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_0\ * !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_LCD:bI2C_UDB:control_6\ * !\I2CM_LCD:bI2C_UDB:m_state_4\ * 
              \I2CM_LCD:bI2C_UDB:m_state_2\ * \I2CM_LCD:bI2C_UDB:m_state_1\ * 
              \I2CM_LCD:bI2C_UDB:m_state_0\ * !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              !\I2CM_LCD:bI2C_UDB:lost_arb_reg\
            + !\I2CM_LCD:bI2C_UDB:control_5\ * \I2CM_LCD:bI2C_UDB:control_4\ * 
              \I2CM_LCD:bI2C_UDB:m_state_3\ * !\I2CM_LCD:bI2C_UDB:m_state_2\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_1\ * !\I2CM_LCD:bI2C_UDB:m_state_0\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:m_state_3\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_2\ * !\I2CM_LCD:bI2C_UDB:m_state_1\ * 
              \I2CM_LCD:bI2C_UDB:m_state_0\ * !\I2CM_LCD:bI2C_UDB:m_reset\
            + !\I2CM_LCD:bI2C_UDB:m_state_4\ * \I2CM_LCD:bI2C_UDB:m_state_3\ * 
              \I2CM_LCD:bI2C_UDB:m_state_2\ * \I2CM_LCD:bI2C_UDB:m_state_1\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:m_state_3\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_0\ * !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_LCD:bI2C_UDB:m_state_4\ * \I2CM_LCD:bI2C_UDB:m_state_3\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_2\ * !\I2CM_LCD:bI2C_UDB:m_state_1\ * 
              \I2CM_LCD:bI2C_UDB:m_state_0\ * !\I2CM_LCD:bI2C_UDB:m_reset\
            + !\I2CM_LCD:bI2C_UDB:m_state_3\ * \I2CM_LCD:bI2C_UDB:m_state_2\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_1\ * !\I2CM_LCD:bI2C_UDB:m_state_0\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CM_LCD:bI2C_UDB:m_state_0_split\ (fanout=1)

    MacroCell: Name=\I2CM_LCD:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_519) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              !\I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CM_LCD:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)

    MacroCell: Name=\I2CM_LCD:bI2C_UDB:bus_busy_reg\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_519) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2CM_LCD:bI2C_UDB:scl_in_reg\ * 
              \I2CM_LCD:bI2C_UDB:scl_in_last_reg\ * 
              \I2CM_LCD:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2CM_LCD:bI2C_UDB:sda_in_last_reg\ * 
              \I2CM_LCD:bI2C_UDB:sda_in_last2_reg\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              !\I2CM_LCD:bI2C_UDB:bus_busy_reg\
            + \I2CM_LCD:bI2C_UDB:scl_in_reg\ * 
              \I2CM_LCD:bI2C_UDB:scl_in_last_reg\ * 
              \I2CM_LCD:bI2C_UDB:scl_in_last2_reg\ * 
              \I2CM_LCD:bI2C_UDB:sda_in_last_reg\ * 
              !\I2CM_LCD:bI2C_UDB:sda_in_last2_reg\ * 
              \I2CM_LCD:bI2C_UDB:bus_busy_reg\
            + \I2CM_LCD:bI2C_UDB:m_reset\ * \I2CM_LCD:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2CM_LCD:bI2C_UDB:bus_busy_reg\ (fanout=1)

    MacroCell: Name=\I2CM_LCD:bI2C_UDB:clk_eq_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_519) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2CM_LCD:Net_643_3\ * !\I2CM_LCD:Net_1109_0_SYNCOUT\
            + \I2CM_LCD:Net_643_3\ * \I2CM_LCD:Net_1109_0_SYNCOUT\
        );
        Output = \I2CM_LCD:bI2C_UDB:clk_eq_reg\ (fanout=1)

    MacroCell: Name=\I2CM_LCD:Net_643_3\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_519) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2CM_LCD:bI2C_UDB:clkgen_cl1\ * \I2CM_LCD:bI2C_UDB:m_state_4\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\
            + !\I2CM_LCD:bI2C_UDB:clkgen_cl1\ * \I2CM_LCD:bI2C_UDB:m_state_3\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\
            + !\I2CM_LCD:bI2C_UDB:clkgen_cl1\ * \I2CM_LCD:bI2C_UDB:m_state_2\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              !\I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CM_LCD:bI2C_UDB:clkgen_cl1\ * \I2CM_LCD:bI2C_UDB:m_state_1\ * 
              \I2CM_LCD:bI2C_UDB:m_state_0\ * !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:m_state_3\ * 
              \I2CM_LCD:bI2C_UDB:m_state_2\ * \I2CM_LCD:bI2C_UDB:m_state_1\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\
            + !\I2CM_LCD:bI2C_UDB:m_reset\ * \I2CM_LCD:bI2C_UDB:cnt_reset\
        );
        Output = \I2CM_LCD:Net_643_3\ (fanout=3)

    MacroCell: Name=\I2CM_LCD:sda_x_wire\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_519) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2CM_LCD:sda_x_wire\ * !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              !\I2CM_LCD:bI2C_UDB:clkgen_tc2_reg\
            + !\I2CM_LCD:bI2C_UDB:control_4\ * \I2CM_LCD:bI2C_UDB:m_state_4\ * 
              \I2CM_LCD:bI2C_UDB:m_state_3\ * !\I2CM_LCD:bI2C_UDB:m_state_2\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_1\ * !\I2CM_LCD:bI2C_UDB:m_state_0\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              !\I2CM_LCD:bI2C_UDB:lost_arb_reg\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc2_reg\
            + !\I2CM_LCD:bI2C_UDB:shift_data_out\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_4\ * \I2CM_LCD:bI2C_UDB:m_state_3\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              !\I2CM_LCD:bI2C_UDB:lost_arb_reg\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc2_reg\
            + !\I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:m_state_3\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_2\ * \I2CM_LCD:bI2C_UDB:m_state_1\ * 
              \I2CM_LCD:bI2C_UDB:m_state_0\ * !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc2_reg\
            + !\I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:m_state_3\ * 
              \I2CM_LCD:bI2C_UDB:m_state_2\ * !\I2CM_LCD:bI2C_UDB:m_state_1\ * 
              \I2CM_LCD:bI2C_UDB:m_state_0\ * !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2CM_LCD:sda_x_wire\ (fanout=2)

    MacroCell: Name=\I2CM_LCD:bI2C_UDB:m_reset\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_519) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \I2CM_LCD:bI2C_UDB:control_1\ * !Net_521_SYNCOUT
        );
        Output = \I2CM_LCD:bI2C_UDB:m_reset\ (fanout=18)

    MacroCell: Name=Net_38, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_38 * !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:mosi_from_dp\
            + !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:mosi_from_dp\
        );
        Output = Net_38 (fanout=2)

    MacroCell: Name=\SPIM:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              \SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              !\SPIM:BSPIM:ld_ident\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              \SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_2\ (fanout=13)

    MacroCell: Name=\SPIM:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              \SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:ld_ident\
        );
        Output = \SPIM:BSPIM:state_1\ (fanout=13)

    MacroCell: Name=\SPIM:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\
            + !\SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_0\ (fanout=13)

    MacroCell: Name=Net_40, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * !Net_40
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !Net_40
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * !Net_40
        );
        Output = Net_40 (fanout=2)

    MacroCell: Name=\SPIM:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
        );
        Output = \SPIM:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * \SPIM:BSPIM:ld_ident\
        );
        Output = \SPIM:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\SPIM:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
        );
        Output = \SPIM:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=Net_39, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * Net_39
        );
        Output = Net_39 (fanout=2)

    MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:sda_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_449) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CM_Sequencer:Net_1109_1_SYNCOUT\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:sda_in_reg\ (fanout=2)

    MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:m_state_4\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_449) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2CM_Sequencer:bI2C_UDB:control_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\
            + \I2CM_Sequencer:bI2C_UDB:m_state_4_split\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:m_state_4\ (fanout=19)

    MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:m_state_3\, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_449) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2CM_Sequencer:bI2C_UDB:control_6\ * 
              !\I2CM_Sequencer:bI2C_UDB:control_5\ * 
              \I2CM_Sequencer:bI2C_UDB:control_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:tx_reg_empty\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2CM_Sequencer:bI2C_UDB:lost_arb_reg\
            + !\I2CM_Sequencer:bI2C_UDB:tx_reg_empty\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2CM_Sequencer:bI2C_UDB:lost_arb_reg\
            + !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\
            + !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              !\I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:m_state_3\ (fanout=18)

    MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:m_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_449) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              \I2CM_Sequencer:bI2C_UDB:m_reset\
            + \I2CM_Sequencer:bI2C_UDB:m_state_2_split\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:m_state_2\ (fanout=18)

    MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:m_state_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_449) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2CM_Sequencer:bI2C_UDB:tx_reg_empty\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\
            + !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\
            + \I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\
            + !\I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              !\I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:m_state_1\ (fanout=17)

    MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:m_state_0\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_449) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2CM_Sequencer:bI2C_UDB:tx_reg_empty\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_Sequencer:bI2C_UDB:tx_reg_empty\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\
            + !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              !\I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_Sequencer:bI2C_UDB:m_state_0_split\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:m_state_0\ (fanout=16)

    MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:status_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_449) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2CM_Sequencer:bI2C_UDB:status_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\
            + \I2CM_Sequencer:bI2C_UDB:status_3\ * 
              \I2CM_Sequencer:bI2C_UDB:cs_addr_shifter_1\
            + \I2CM_Sequencer:bI2C_UDB:status_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_0\
            + \I2CM_Sequencer:bI2C_UDB:status_3\ * 
              \I2CM_Sequencer:bI2C_UDB:m_reset\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:status_3\ (fanout=2)

    MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:status_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_449) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2CM_Sequencer:bI2C_UDB:status_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\
            + \I2CM_Sequencer:bI2C_UDB:status_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_0\
            + \I2CM_Sequencer:bI2C_UDB:status_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_0\
            + \I2CM_Sequencer:bI2C_UDB:status_2\ * 
              \I2CM_Sequencer:bI2C_UDB:m_reset\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:status_2\ (fanout=2)

    MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:status_1\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_449) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2CM_Sequencer:bI2C_UDB:status_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2CM_Sequencer:Net_1109_1_SYNCOUT\
            + \I2CM_Sequencer:bI2C_UDB:status_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2CM_Sequencer:Net_1109_1_SYNCOUT\
            + \I2CM_Sequencer:bI2C_UDB:status_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_reset\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:status_1\ (fanout=2)

    MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_449) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2CM_Sequencer:bI2C_UDB:status_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\
            + !\I2CM_Sequencer:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:status_0\ (fanout=2)

    MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:scl_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_449) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CM_Sequencer:Net_1109_0_SYNCOUT\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:scl_in_reg\ (fanout=4)

    MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_449) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CM_Sequencer:bI2C_UDB:scl_in_reg\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:scl_in_last_reg\ (fanout=4)

    MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_449) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CM_Sequencer:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:scl_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_449) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CM_Sequencer:bI2C_UDB:sda_in_reg\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:sda_in_last_reg\ (fanout=3)

    MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_449) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CM_Sequencer:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:sda_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_449) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2CM_Sequencer:bI2C_UDB:clkgen_tc\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              !\I2CM_Sequencer:bI2C_UDB:cnt_reset\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)

    MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:lost_arb_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_449) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2CM_Sequencer:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:lost_arb_reg\ (fanout=6)

    MacroCell: Name=\I2CM_LCD:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2CM_LCD:bI2C_UDB:control_6\ * !\I2CM_LCD:bI2C_UDB:control_5\ * 
              !\I2CM_LCD:bI2C_UDB:tx_reg_empty\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:m_state_3\ * 
              \I2CM_LCD:bI2C_UDB:m_state_2\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_LCD:bI2C_UDB:control_4\ * \I2CM_LCD:bI2C_UDB:m_state_4\ * 
              \I2CM_LCD:bI2C_UDB:m_state_3\ * !\I2CM_LCD:bI2C_UDB:m_state_1\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CM_LCD:bI2C_UDB:tx_reg_empty\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:m_state_3\ * 
              \I2CM_LCD:bI2C_UDB:m_state_2\ * !\I2CM_LCD:bI2C_UDB:m_state_0\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CM_LCD:bI2C_UDB:tx_reg_empty\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:m_state_3\ * 
              \I2CM_LCD:bI2C_UDB:m_state_2\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2CM_LCD:bI2C_UDB:lost_arb_reg\
            + !\I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:m_state_3\ * 
              \I2CM_LCD:bI2C_UDB:m_state_2\ * !\I2CM_LCD:bI2C_UDB:m_state_1\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CM_LCD:bI2C_UDB:m_state_4\ * \I2CM_LCD:bI2C_UDB:m_state_3\ * 
              \I2CM_LCD:bI2C_UDB:m_state_1\ * \I2CM_LCD:bI2C_UDB:m_state_0\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:m_state_3\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_2\ * \I2CM_LCD:bI2C_UDB:m_state_1\ * 
              \I2CM_LCD:bI2C_UDB:m_state_0\ * !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_LCD:bI2C_UDB:m_state_4\ * \I2CM_LCD:bI2C_UDB:m_state_3\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_1\ * \I2CM_LCD:bI2C_UDB:m_state_0\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CM_LCD:bI2C_UDB:m_state_2_split\ (fanout=1)

    MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_449) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              !\I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)

    MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:bus_busy_reg\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_449) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2CM_Sequencer:bI2C_UDB:scl_in_reg\ * 
              \I2CM_Sequencer:bI2C_UDB:scl_in_last_reg\ * 
              \I2CM_Sequencer:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2CM_Sequencer:bI2C_UDB:sda_in_last_reg\ * 
              \I2CM_Sequencer:bI2C_UDB:sda_in_last2_reg\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              !\I2CM_Sequencer:bI2C_UDB:bus_busy_reg\
            + \I2CM_Sequencer:bI2C_UDB:scl_in_reg\ * 
              \I2CM_Sequencer:bI2C_UDB:scl_in_last_reg\ * 
              \I2CM_Sequencer:bI2C_UDB:scl_in_last2_reg\ * 
              \I2CM_Sequencer:bI2C_UDB:sda_in_last_reg\ * 
              !\I2CM_Sequencer:bI2C_UDB:sda_in_last2_reg\ * 
              \I2CM_Sequencer:bI2C_UDB:bus_busy_reg\
            + \I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:bus_busy_reg\ (fanout=1)

    MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:clk_eq_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_449) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2CM_Sequencer:Net_643_3\ * 
              !\I2CM_Sequencer:Net_1109_0_SYNCOUT\
            + \I2CM_Sequencer:Net_643_3\ * 
              \I2CM_Sequencer:Net_1109_0_SYNCOUT\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:clk_eq_reg\ (fanout=1)

    MacroCell: Name=\I2CM_Sequencer:Net_643_3\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_449) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2CM_Sequencer:bI2C_UDB:clkgen_cl1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\
            + !\I2CM_Sequencer:bI2C_UDB:clkgen_cl1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\
            + !\I2CM_Sequencer:bI2C_UDB:clkgen_cl1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              !\I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CM_Sequencer:bI2C_UDB:clkgen_cl1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\
            + !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:cnt_reset\
        );
        Output = \I2CM_Sequencer:Net_643_3\ (fanout=3)

    MacroCell: Name=\I2CM_Sequencer:sda_x_wire\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_449) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2CM_Sequencer:sda_x_wire\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              !\I2CM_Sequencer:bI2C_UDB:clkgen_tc2_reg\
            + !\I2CM_Sequencer:bI2C_UDB:control_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              !\I2CM_Sequencer:bI2C_UDB:lost_arb_reg\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc2_reg\
            + !\I2CM_Sequencer:bI2C_UDB:shift_data_out\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              !\I2CM_Sequencer:bI2C_UDB:lost_arb_reg\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc2_reg\
            + !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc2_reg\
            + !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2CM_Sequencer:sda_x_wire\ (fanout=2)

    MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:m_reset\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_449) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \I2CM_Sequencer:bI2C_UDB:control_1\ * !Net_486_SYNCOUT
        );
        Output = \I2CM_Sequencer:bI2C_UDB:m_reset\ (fanout=18)

    MacroCell: Name=Net_256, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_260) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_220_SYNCOUT
        );
        Output = Net_256 (fanout=1)

    MacroCell: Name=Net_258, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_260) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_271_SYNCOUT
        );
        Output = Net_258 (fanout=1)

    MacroCell: Name=Net_266, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_260) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_265_SYNCOUT
        );
        Output = Net_266 (fanout=1)

    MacroCell: Name=Net_261, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_260) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_259_SYNCOUT
        );
        Output = Net_261 (fanout=1)

    MacroCell: Name=Net_293, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_260) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_291_SYNCOUT
        );
        Output = Net_293 (fanout=1)

    MacroCell: Name=Net_298, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_260) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_297_SYNCOUT
        );
        Output = Net_298 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\I2CM_LCD:bI2C_UDB:Shifter:u0\
        PORT MAP (
            clock => Net_519 ,
            cs_addr_1 => \I2CM_LCD:bI2C_UDB:cs_addr_shifter_1\ ,
            cs_addr_0 => \I2CM_LCD:bI2C_UDB:cs_addr_shifter_0\ ,
            route_si => \I2CM_LCD:bI2C_UDB:sda_in_reg\ ,
            so_comb => \I2CM_LCD:bI2C_UDB:shift_data_out\ ,
            f1_blk_stat_comb => \I2CM_LCD:bI2C_UDB:tx_reg_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
            d0_init = "00000100"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\I2CM_LCD:bI2C_UDB:Master:ClkGen:u0\
        PORT MAP (
            clock => Net_519 ,
            cs_addr_1 => \I2CM_LCD:bI2C_UDB:cs_addr_clkgen_1\ ,
            cs_addr_0 => \I2CM_LCD:bI2C_UDB:cs_addr_clkgen_0\ ,
            z0_comb => \I2CM_LCD:bI2C_UDB:clkgen_tc\ ,
            cl1_comb => \I2CM_LCD:bI2C_UDB:clkgen_cl1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
            d0_init = "00001111"
            d1_init = "00001000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SPIM:BSPIM:sR16:Dp:u0\
        PORT MAP (
            clock => Net_42 ,
            cs_addr_2 => \SPIM:BSPIM:state_2\ ,
            cs_addr_1 => \SPIM:BSPIM:state_1\ ,
            cs_addr_0 => \SPIM:BSPIM:state_0\ ,
            route_si => Net_45_SYNCOUT ,
            f1_load => \SPIM:BSPIM:load_rx_data\ ,
            chain_out => \SPIM:BSPIM:sR16:Dp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000000001000001000011100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \SPIM:BSPIM:sR16:Dp:u1\

    datapathcell: Name =\SPIM:BSPIM:sR16:Dp:u1\
        PORT MAP (
            clock => Net_42 ,
            cs_addr_2 => \SPIM:BSPIM:state_2\ ,
            cs_addr_1 => \SPIM:BSPIM:state_1\ ,
            cs_addr_0 => \SPIM:BSPIM:state_0\ ,
            route_si => Net_45_SYNCOUT ,
            f1_load => \SPIM:BSPIM:load_rx_data\ ,
            so_comb => \SPIM:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPIM:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPIM:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPIM:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPIM:BSPIM:rx_status_4\ ,
            chain_in => \SPIM:BSPIM:sR16:Dp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001100001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \SPIM:BSPIM:sR16:Dp:u0\

    datapathcell: Name =\I2CM_Sequencer:bI2C_UDB:Shifter:u0\
        PORT MAP (
            clock => Net_449 ,
            cs_addr_1 => \I2CM_Sequencer:bI2C_UDB:cs_addr_shifter_1\ ,
            cs_addr_0 => \I2CM_Sequencer:bI2C_UDB:cs_addr_shifter_0\ ,
            route_si => \I2CM_Sequencer:bI2C_UDB:sda_in_reg\ ,
            so_comb => \I2CM_Sequencer:bI2C_UDB:shift_data_out\ ,
            f1_blk_stat_comb => \I2CM_Sequencer:bI2C_UDB:tx_reg_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
            d0_init = "00000100"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\I2CM_Sequencer:bI2C_UDB:Master:ClkGen:u0\
        PORT MAP (
            clock => Net_449 ,
            cs_addr_1 => \I2CM_Sequencer:bI2C_UDB:cs_addr_clkgen_1\ ,
            cs_addr_0 => \I2CM_Sequencer:bI2C_UDB:cs_addr_clkgen_0\ ,
            z0_comb => \I2CM_Sequencer:bI2C_UDB:clkgen_tc\ ,
            cl1_comb => \I2CM_Sequencer:bI2C_UDB:clkgen_cl1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
            d0_init = "00001111"
            d1_init = "00001000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\I2CM_LCD:bI2C_UDB:StsReg\
        PORT MAP (
            clock => Net_519 ,
            status_5 => \I2CM_LCD:bI2C_UDB:status_5\ ,
            status_4 => \I2CM_LCD:bI2C_UDB:status_4\ ,
            status_3 => \I2CM_LCD:bI2C_UDB:status_3\ ,
            status_2 => \I2CM_LCD:bI2C_UDB:status_2\ ,
            status_1 => \I2CM_LCD:bI2C_UDB:status_1\ ,
            status_0 => \I2CM_LCD:bI2C_UDB:status_0\ ,
            interrupt => \I2CM_LCD:Net_697\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM:BSPIM:TxStsReg\
        PORT MAP (
            clock => Net_42 ,
            status_4 => \SPIM:BSPIM:tx_status_4\ ,
            status_3 => \SPIM:BSPIM:load_rx_data\ ,
            status_2 => \SPIM:BSPIM:tx_status_2\ ,
            status_1 => \SPIM:BSPIM:tx_status_1\ ,
            status_0 => \SPIM:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM:BSPIM:RxStsReg\
        PORT MAP (
            clock => Net_42 ,
            status_6 => \SPIM:BSPIM:rx_status_6\ ,
            status_5 => \SPIM:BSPIM:rx_status_5\ ,
            status_4 => \SPIM:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\I2CM_Sequencer:bI2C_UDB:StsReg\
        PORT MAP (
            clock => Net_449 ,
            status_5 => \I2CM_Sequencer:bI2C_UDB:status_5\ ,
            status_4 => \I2CM_Sequencer:bI2C_UDB:status_4\ ,
            status_3 => \I2CM_Sequencer:bI2C_UDB:status_3\ ,
            status_2 => \I2CM_Sequencer:bI2C_UDB:status_2\ ,
            status_1 => \I2CM_Sequencer:bI2C_UDB:status_1\ ,
            status_0 => \I2CM_Sequencer:bI2C_UDB:status_0\ ,
            interrupt => \I2CM_Sequencer:Net_697\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =Pin_Sequencer_SDA(0)_SYNC
        PORT MAP (
            in => \I2CM_Sequencer:Net_1109_1\ ,
            out => \I2CM_Sequencer:Net_1109_1_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Pin_Sequencer_SCL(0)_SYNC
        PORT MAP (
            in => \I2CM_Sequencer:Net_1109_0\ ,
            out => \I2CM_Sequencer:Net_1109_0_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Pin_I2CM_Sequencer_Reset(0)_SYNC
        PORT MAP (
            in => Net_486 ,
            out => Net_486_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Pin_MISO(0)_SYNC
        PORT MAP (
            in => Net_45 ,
            out => Net_45_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Pin_I2CM_LCD_Reset(0)_SYNC
        PORT MAP (
            in => Net_521 ,
            out => Net_521_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Pin_LCD_SDA(0)_SYNC
        PORT MAP (
            in => \I2CM_LCD:Net_1109_1\ ,
            out => \I2CM_LCD:Net_1109_1_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Pin_LCD_SCL(0)_SYNC
        PORT MAP (
            in => \I2CM_LCD:Net_1109_0\ ,
            out => \I2CM_LCD:Net_1109_0_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Pin_RE3_in(1)_SYNC
        PORT MAP (
            in => Net_297 ,
            out => Net_297_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Pin_RE3_in(0)_SYNC
        PORT MAP (
            in => Net_291 ,
            out => Net_291_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Pin_RE2_in(1)_SYNC
        PORT MAP (
            in => Net_265 ,
            out => Net_265_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Pin_RE2_in(0)_SYNC
        PORT MAP (
            in => Net_259 ,
            out => Net_259_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Pin_RE1_in(1)_SYNC
        PORT MAP (
            in => Net_271 ,
            out => Net_271_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Pin_RE1_in(0)_SYNC
        PORT MAP (
            in => Net_220 ,
            out => Net_220_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\I2CM_LCD:bI2C_UDB:SyncCtl:CtrlReg\
        PORT MAP (
            clock => Net_519 ,
            control_7 => \I2CM_LCD:bI2C_UDB:control_7\ ,
            control_6 => \I2CM_LCD:bI2C_UDB:control_6\ ,
            control_5 => \I2CM_LCD:bI2C_UDB:control_5\ ,
            control_4 => \I2CM_LCD:bI2C_UDB:control_4\ ,
            control_3 => \I2CM_LCD:bI2C_UDB:control_3\ ,
            control_2 => \I2CM_LCD:bI2C_UDB:control_2\ ,
            control_1 => \I2CM_LCD:bI2C_UDB:control_1\ ,
            control_0 => \I2CM_LCD:bI2C_UDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\I2CM_Sequencer:bI2C_UDB:SyncCtl:CtrlReg\
        PORT MAP (
            clock => Net_449 ,
            control_7 => \I2CM_Sequencer:bI2C_UDB:control_7\ ,
            control_6 => \I2CM_Sequencer:bI2C_UDB:control_6\ ,
            control_5 => \I2CM_Sequencer:bI2C_UDB:control_5\ ,
            control_4 => \I2CM_Sequencer:bI2C_UDB:control_4\ ,
            control_3 => \I2CM_Sequencer:bI2C_UDB:control_3\ ,
            control_2 => \I2CM_Sequencer:bI2C_UDB:control_2\ ,
            control_1 => \I2CM_Sequencer:bI2C_UDB:control_1\ ,
            control_0 => \I2CM_Sequencer:bI2C_UDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SPIM:BSPIM:BitCounter\
        PORT MAP (
            clock => Net_42 ,
            enable => \SPIM:BSPIM:cnt_enable\ ,
            count_6 => \SPIM:BSPIM:count_6\ ,
            count_5 => \SPIM:BSPIM:count_5\ ,
            count_4 => \SPIM:BSPIM:count_4\ ,
            count_3 => \SPIM:BSPIM:count_3\ ,
            count_2 => \SPIM:BSPIM:count_2\ ,
            count_1 => \SPIM:BSPIM:count_1\ ,
            count_0 => \SPIM:BSPIM:count_0\ ,
            tc => \SPIM:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0011111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\I2CM_LCD:I2C_IRQ\
        PORT MAP (
            interrupt => \I2CM_LCD:Net_697\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\I2CM_Sequencer:I2C_IRQ\
        PORT MAP (
            interrupt => \I2CM_Sequencer:Net_697\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =ISR_Timer_Sampling
        PORT MAP (
            interrupt => Net_415 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   31 :   41 :   72 : 43.06 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   86 :  106 :  192 : 44.79 %
  Unique P-terms              :  235 :  149 :  384 : 61.20 %
  Total P-terms               :  244 :      :      :        
  Datapath Cells              :    6 :   18 :   24 : 25.00 %
  Status Cells                :    9 :   15 :   24 : 37.50 %
    StatusI Registers         :    4 :      :      :        
    Sync Cells (x13)          :    4 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    3 :   21 :   24 : 12.50 %
    Control Registers         :    2 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.442ms
Tech mapping phase: Elapsed time ==> 0s.639ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_1@[IOP=(0)][IoId=(1)] : Pin_ISR_Check(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Pin_LDAC(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Pin_LED_GREEN(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Pin_LED_RED(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Pin_RE1_in(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Pin_RE1_in(1) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Pin_RE2_in(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Pin_RE2_in(1) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Pin_RE3_in(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Pin_RE3_in(1) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : Pin_SS(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Pin_Sequencer_Reset(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Pin_Timer_Sampling_TC(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.153ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.407ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 3.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   36 :   12 :   48 :  75.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            8.92
                   Pterms :            6.58
               Macrocells :            2.39
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.034ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.310ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.024ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 1349, final cost is 1349 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         18 :      14.72 :       4.78
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_256, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_260) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_220_SYNCOUT
        );
        Output = Net_256 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_298, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_260) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_297_SYNCOUT
        );
        Output = Net_298 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_266, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_260) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_265_SYNCOUT
        );
        Output = Net_266 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_258, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_260) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_271_SYNCOUT
        );
        Output = Net_258 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_261, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_260) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_259_SYNCOUT
        );
        Output = Net_261 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

synccell: Name =Pin_RE2_in(0)_SYNC
    PORT MAP (
        in => Net_259 ,
        out => Net_259_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Pin_RE1_in(0)_SYNC
    PORT MAP (
        in => Net_220 ,
        out => Net_220_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Pin_RE2_in(1)_SYNC
    PORT MAP (
        in => Net_265 ,
        out => Net_265_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Pin_RE3_in(1)_SYNC
    PORT MAP (
        in => Net_297 ,
        out => Net_297_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:status_1\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_449) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2CM_Sequencer:bI2C_UDB:status_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2CM_Sequencer:Net_1109_1_SYNCOUT\
            + \I2CM_Sequencer:bI2C_UDB:status_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2CM_Sequencer:Net_1109_1_SYNCOUT\
            + \I2CM_Sequencer:bI2C_UDB:status_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_reset\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:status_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:status_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_449) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2CM_Sequencer:bI2C_UDB:status_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\
            + \I2CM_Sequencer:bI2C_UDB:status_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_0\
            + \I2CM_Sequencer:bI2C_UDB:status_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_0\
            + \I2CM_Sequencer:bI2C_UDB:status_2\ * 
              \I2CM_Sequencer:bI2C_UDB:m_reset\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:status_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:sda_in_reg\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_449) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CM_Sequencer:Net_1109_1_SYNCOUT\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:sda_in_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:m_state_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_449) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2CM_Sequencer:bI2C_UDB:tx_reg_empty\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\
            + !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\
            + \I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\
            + !\I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              !\I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:m_state_1\ (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

synccell: Name =Pin_Sequencer_SDA(0)_SYNC
    PORT MAP (
        in => \I2CM_Sequencer:Net_1109_1\ ,
        out => \I2CM_Sequencer:Net_1109_1_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=5, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\
            + !\SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_0\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_40, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * !Net_40
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !Net_40
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * !Net_40
        );
        Output = Net_40 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:m_state_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_449) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2CM_Sequencer:bI2C_UDB:tx_reg_empty\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_Sequencer:bI2C_UDB:tx_reg_empty\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\
            + !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              !\I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_Sequencer:bI2C_UDB:m_state_0_split\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:m_state_0\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:m_state_2\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_449) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              \I2CM_Sequencer:bI2C_UDB:m_reset\
            + \I2CM_Sequencer:bI2C_UDB:m_state_2_split\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:m_state_2\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:m_state_3\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_449) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2CM_Sequencer:bI2C_UDB:control_6\ * 
              !\I2CM_Sequencer:bI2C_UDB:control_5\ * 
              \I2CM_Sequencer:bI2C_UDB:control_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:tx_reg_empty\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2CM_Sequencer:bI2C_UDB:lost_arb_reg\
            + !\I2CM_Sequencer:bI2C_UDB:tx_reg_empty\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2CM_Sequencer:bI2C_UDB:lost_arb_reg\
            + !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\
            + !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              !\I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:m_state_3\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2CM_Sequencer:bI2C_UDB:tx_reg_empty\
            + !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_0\
            + !\I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2CM_LCD:bI2C_UDB:cnt_reset\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:scl_in_reg\ * 
              \I2CM_LCD:bI2C_UDB:scl_in_last_reg\ * 
              !\I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\ * \I2CM_LCD:Net_643_3\
            + \I2CM_LCD:bI2C_UDB:m_state_3\ * !\I2CM_LCD:bI2C_UDB:scl_in_reg\ * 
              \I2CM_LCD:bI2C_UDB:scl_in_last_reg\ * 
              !\I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\ * \I2CM_LCD:Net_643_3\
            + \I2CM_LCD:bI2C_UDB:m_state_2\ * !\I2CM_LCD:bI2C_UDB:scl_in_reg\ * 
              \I2CM_LCD:bI2C_UDB:scl_in_last_reg\ * 
              !\I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\ * \I2CM_LCD:Net_643_3\
            + \I2CM_LCD:bI2C_UDB:m_state_1\ * \I2CM_LCD:bI2C_UDB:m_state_0\ * 
              !\I2CM_LCD:bI2C_UDB:scl_in_reg\ * 
              \I2CM_LCD:bI2C_UDB:scl_in_last_reg\ * 
              !\I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\ * \I2CM_LCD:Net_643_3\
        );
        Output = \I2CM_LCD:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=\I2CM_LCD:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2CM_LCD:bI2C_UDB:clkgen_tc\ * !\I2CM_LCD:bI2C_UDB:cnt_reset\
            + !\I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:m_state_3\
            + \I2CM_LCD:bI2C_UDB:m_state_4\ * \I2CM_LCD:bI2C_UDB:m_state_3\
        );
        Output = \I2CM_LCD:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_519) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2CM_LCD:bI2C_UDB:clkgen_tc\ * !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              !\I2CM_LCD:bI2C_UDB:cnt_reset\
        );
        Output = \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2CM_LCD:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2CM_LCD:bI2C_UDB:clkgen_tc\ * !\I2CM_LCD:bI2C_UDB:cnt_reset\
        );
        Output = \I2CM_LCD:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\I2CM_LCD:bI2C_UDB:Master:ClkGen:u0\
    PORT MAP (
        clock => Net_519 ,
        cs_addr_1 => \I2CM_LCD:bI2C_UDB:cs_addr_clkgen_1\ ,
        cs_addr_0 => \I2CM_LCD:bI2C_UDB:cs_addr_clkgen_0\ ,
        z0_comb => \I2CM_LCD:bI2C_UDB:clkgen_tc\ ,
        cl1_comb => \I2CM_LCD:bI2C_UDB:clkgen_cl1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
        d0_init = "00001111"
        d1_init = "00001000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Pin_RE1_in(1)_SYNC
    PORT MAP (
        in => Net_271 ,
        out => Net_271_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2CM_Sequencer:bI2C_UDB:control_6\ * 
              !\I2CM_Sequencer:bI2C_UDB:control_5\ * 
              !\I2CM_Sequencer:bI2C_UDB:control_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:tx_reg_empty\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2CM_Sequencer:bI2C_UDB:lost_arb_reg\
            + !\I2CM_Sequencer:bI2C_UDB:tx_reg_empty\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2CM_Sequencer:bI2C_UDB:lost_arb_reg\
            + !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\
            + \I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\
            + \I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\
            + \I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              !\I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:m_state_4_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2CM_Sequencer:bI2C_UDB:control_6\ * 
              !\I2CM_Sequencer:bI2C_UDB:control_5\ * 
              !\I2CM_Sequencer:bI2C_UDB:tx_reg_empty\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_Sequencer:bI2C_UDB:control_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CM_Sequencer:bI2C_UDB:tx_reg_empty\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CM_Sequencer:bI2C_UDB:tx_reg_empty\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2CM_Sequencer:bI2C_UDB:lost_arb_reg\
            + !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:m_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\I2CM_Sequencer:bI2C_UDB:SyncCtl:CtrlReg\
    PORT MAP (
        clock => Net_449 ,
        control_7 => \I2CM_Sequencer:bI2C_UDB:control_7\ ,
        control_6 => \I2CM_Sequencer:bI2C_UDB:control_6\ ,
        control_5 => \I2CM_Sequencer:bI2C_UDB:control_5\ ,
        control_4 => \I2CM_Sequencer:bI2C_UDB:control_4\ ,
        control_3 => \I2CM_Sequencer:bI2C_UDB:control_3\ ,
        control_2 => \I2CM_Sequencer:bI2C_UDB:control_2\ ,
        control_1 => \I2CM_Sequencer:bI2C_UDB:control_1\ ,
        control_0 => \I2CM_Sequencer:bI2C_UDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2CM_LCD:bI2C_UDB:status_3\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_519) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2CM_LCD:bI2C_UDB:status_3\ * 
              !\I2CM_LCD:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:m_state_3\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_2\ * \I2CM_LCD:bI2C_UDB:m_state_1\ * 
              \I2CM_LCD:bI2C_UDB:m_state_0\ * !\I2CM_LCD:bI2C_UDB:m_reset\
            + \I2CM_LCD:bI2C_UDB:status_3\ * 
              \I2CM_LCD:bI2C_UDB:cs_addr_shifter_1\
            + \I2CM_LCD:bI2C_UDB:status_3\ * !\I2CM_LCD:bI2C_UDB:m_state_4\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_3\ * !\I2CM_LCD:bI2C_UDB:m_state_2\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_1\ * !\I2CM_LCD:bI2C_UDB:m_state_0\
            + \I2CM_LCD:bI2C_UDB:status_3\ * \I2CM_LCD:bI2C_UDB:m_reset\
        );
        Output = \I2CM_LCD:bI2C_UDB:status_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2CM_LCD:bI2C_UDB:m_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_519) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2CM_LCD:bI2C_UDB:m_state_4\ * \I2CM_LCD:bI2C_UDB:m_state_3\ * 
              \I2CM_LCD:bI2C_UDB:m_state_2\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_LCD:bI2C_UDB:m_state_2\ * \I2CM_LCD:bI2C_UDB:m_reset\
            + \I2CM_LCD:bI2C_UDB:m_state_2_split\
        );
        Output = \I2CM_LCD:bI2C_UDB:m_state_2\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2CM_LCD:bI2C_UDB:m_reset\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_519) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \I2CM_LCD:bI2C_UDB:control_1\ * !Net_521_SYNCOUT
        );
        Output = \I2CM_LCD:bI2C_UDB:m_reset\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2CM_Sequencer:bI2C_UDB:control_7\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_Sequencer:bI2C_UDB:control_6\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              !\I2CM_Sequencer:bI2C_UDB:lost_arb_reg\
            + !\I2CM_Sequencer:bI2C_UDB:control_5\ * 
              \I2CM_Sequencer:bI2C_UDB:control_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\
            + !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\
            + !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:m_state_0_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\I2CM_Sequencer:bI2C_UDB:Shifter:u0\
    PORT MAP (
        clock => Net_449 ,
        cs_addr_1 => \I2CM_Sequencer:bI2C_UDB:cs_addr_shifter_1\ ,
        cs_addr_0 => \I2CM_Sequencer:bI2C_UDB:cs_addr_shifter_0\ ,
        route_si => \I2CM_Sequencer:bI2C_UDB:sda_in_reg\ ,
        so_comb => \I2CM_Sequencer:bI2C_UDB:shift_data_out\ ,
        f1_blk_stat_comb => \I2CM_Sequencer:bI2C_UDB:tx_reg_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
        d0_init = "00000100"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Pin_I2CM_LCD_Reset(0)_SYNC
    PORT MAP (
        in => Net_521 ,
        out => Net_521_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2CM_LCD:Net_643_3\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_519) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2CM_LCD:bI2C_UDB:clkgen_cl1\ * \I2CM_LCD:bI2C_UDB:m_state_4\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\
            + !\I2CM_LCD:bI2C_UDB:clkgen_cl1\ * \I2CM_LCD:bI2C_UDB:m_state_3\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\
            + !\I2CM_LCD:bI2C_UDB:clkgen_cl1\ * \I2CM_LCD:bI2C_UDB:m_state_2\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              !\I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CM_LCD:bI2C_UDB:clkgen_cl1\ * \I2CM_LCD:bI2C_UDB:m_state_1\ * 
              \I2CM_LCD:bI2C_UDB:m_state_0\ * !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:m_state_3\ * 
              \I2CM_LCD:bI2C_UDB:m_state_2\ * \I2CM_LCD:bI2C_UDB:m_state_1\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\
            + !\I2CM_LCD:bI2C_UDB:m_reset\ * \I2CM_LCD:bI2C_UDB:cnt_reset\
        );
        Output = \I2CM_LCD:Net_643_3\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2CM_LCD:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2CM_LCD:bI2C_UDB:tx_reg_empty\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:m_state_3\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_2\ * !\I2CM_LCD:bI2C_UDB:m_state_1\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_0\
            + !\I2CM_LCD:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2CM_LCD:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:bus_busy_reg\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_449) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2CM_Sequencer:bI2C_UDB:scl_in_reg\ * 
              \I2CM_Sequencer:bI2C_UDB:scl_in_last_reg\ * 
              \I2CM_Sequencer:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2CM_Sequencer:bI2C_UDB:sda_in_last_reg\ * 
              \I2CM_Sequencer:bI2C_UDB:sda_in_last2_reg\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              !\I2CM_Sequencer:bI2C_UDB:bus_busy_reg\
            + \I2CM_Sequencer:bI2C_UDB:scl_in_reg\ * 
              \I2CM_Sequencer:bI2C_UDB:scl_in_last_reg\ * 
              \I2CM_Sequencer:bI2C_UDB:scl_in_last2_reg\ * 
              \I2CM_Sequencer:bI2C_UDB:sda_in_last_reg\ * 
              !\I2CM_Sequencer:bI2C_UDB:sda_in_last2_reg\ * 
              \I2CM_Sequencer:bI2C_UDB:bus_busy_reg\
            + \I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:bus_busy_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_449) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CM_Sequencer:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:scl_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:m_reset\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_449) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \I2CM_Sequencer:bI2C_UDB:control_1\ * !Net_486_SYNCOUT
        );
        Output = \I2CM_Sequencer:bI2C_UDB:m_reset\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:status_5\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CM_Sequencer:bI2C_UDB:scl_in_reg\ * 
              \I2CM_Sequencer:bI2C_UDB:scl_in_last_reg\ * 
              \I2CM_Sequencer:bI2C_UDB:scl_in_last2_reg\ * 
              \I2CM_Sequencer:bI2C_UDB:sda_in_last_reg\ * 
              !\I2CM_Sequencer:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:status_5\ (fanout=1)
        Properties               : 
        {
        }
}

synccell: Name =Pin_I2CM_Sequencer_Reset(0)_SYNC
    PORT MAP (
        in => Net_486 ,
        out => Net_486_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2CM_Sequencer:sda_x_wire\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_449) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2CM_Sequencer:sda_x_wire\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              !\I2CM_Sequencer:bI2C_UDB:clkgen_tc2_reg\
            + !\I2CM_Sequencer:bI2C_UDB:control_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              !\I2CM_Sequencer:bI2C_UDB:lost_arb_reg\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc2_reg\
            + !\I2CM_Sequencer:bI2C_UDB:shift_data_out\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              !\I2CM_Sequencer:bI2C_UDB:lost_arb_reg\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc2_reg\
            + !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc2_reg\
            + !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2CM_Sequencer:sda_x_wire\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:m_state_4\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_449) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2CM_Sequencer:bI2C_UDB:control_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\
            + \I2CM_Sequencer:bI2C_UDB:m_state_4_split\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:m_state_4\ (fanout=19)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:status_4\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_0\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:status_3\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_449) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2CM_Sequencer:bI2C_UDB:status_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\
            + \I2CM_Sequencer:bI2C_UDB:status_3\ * 
              \I2CM_Sequencer:bI2C_UDB:cs_addr_shifter_1\
            + \I2CM_Sequencer:bI2C_UDB:status_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_0\
            + \I2CM_Sequencer:bI2C_UDB:status_3\ * 
              \I2CM_Sequencer:bI2C_UDB:m_reset\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:status_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:lost_arb_reg\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_449) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2CM_Sequencer:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:lost_arb_reg\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:clk_eq_reg\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_449) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2CM_Sequencer:Net_643_3\ * 
              !\I2CM_Sequencer:Net_1109_0_SYNCOUT\
            + \I2CM_Sequencer:Net_643_3\ * 
              \I2CM_Sequencer:Net_1109_0_SYNCOUT\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:clk_eq_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:scl_in_reg\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_449) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CM_Sequencer:Net_1109_0_SYNCOUT\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:scl_in_reg\ (fanout=4)
        Properties               : 
        {
        }
}

statusicell: Name =\I2CM_Sequencer:bI2C_UDB:StsReg\
    PORT MAP (
        clock => Net_449 ,
        status_5 => \I2CM_Sequencer:bI2C_UDB:status_5\ ,
        status_4 => \I2CM_Sequencer:bI2C_UDB:status_4\ ,
        status_3 => \I2CM_Sequencer:bI2C_UDB:status_3\ ,
        status_2 => \I2CM_Sequencer:bI2C_UDB:status_2\ ,
        status_1 => \I2CM_Sequencer:bI2C_UDB:status_1\ ,
        status_0 => \I2CM_Sequencer:bI2C_UDB:status_0\ ,
        interrupt => \I2CM_Sequencer:Net_697\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_449) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CM_Sequencer:bI2C_UDB:sda_in_reg\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:sda_in_last_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2CM_LCD:bI2C_UDB:m_state_1\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_519) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2CM_LCD:bI2C_UDB:tx_reg_empty\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_3\ * \I2CM_LCD:bI2C_UDB:m_state_2\ * 
              \I2CM_LCD:bI2C_UDB:m_state_1\ * !\I2CM_LCD:bI2C_UDB:m_reset\
            + !\I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:m_state_3\ * 
              \I2CM_LCD:bI2C_UDB:m_state_2\ * !\I2CM_LCD:bI2C_UDB:m_state_1\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_0\ * !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CM_LCD:bI2C_UDB:m_state_4\ * \I2CM_LCD:bI2C_UDB:m_state_3\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_1\ * \I2CM_LCD:bI2C_UDB:m_state_0\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CM_LCD:bI2C_UDB:m_state_4\ * \I2CM_LCD:bI2C_UDB:m_state_3\ * 
              \I2CM_LCD:bI2C_UDB:m_state_1\ * !\I2CM_LCD:bI2C_UDB:m_state_0\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\
            + \I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:m_state_3\ * 
              \I2CM_LCD:bI2C_UDB:m_state_2\ * \I2CM_LCD:bI2C_UDB:m_state_0\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:m_state_3\ * 
              \I2CM_LCD:bI2C_UDB:m_state_1\ * !\I2CM_LCD:bI2C_UDB:m_state_0\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\
            + !\I2CM_LCD:bI2C_UDB:m_state_2\ * !\I2CM_LCD:bI2C_UDB:m_state_1\ * 
              \I2CM_LCD:bI2C_UDB:m_state_0\ * !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_LCD:bI2C_UDB:m_state_1\ * !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              !\I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CM_LCD:bI2C_UDB:m_state_1\ (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\SPIM:BSPIM:RxStsReg\
    PORT MAP (
        clock => Net_42 ,
        status_6 => \SPIM:BSPIM:rx_status_6\ ,
        status_5 => \SPIM:BSPIM:rx_status_5\ ,
        status_4 => \SPIM:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:status_0\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_449) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2CM_Sequencer:bI2C_UDB:status_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\
            + !\I2CM_Sequencer:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:status_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:cnt_reset\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:scl_in_reg\ * 
              \I2CM_Sequencer:bI2C_UDB:scl_in_last_reg\ * 
              !\I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2CM_Sequencer:Net_643_3\
            + \I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:scl_in_reg\ * 
              \I2CM_Sequencer:bI2C_UDB:scl_in_last_reg\ * 
              !\I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2CM_Sequencer:Net_643_3\
            + \I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:scl_in_reg\ * 
              \I2CM_Sequencer:bI2C_UDB:scl_in_last_reg\ * 
              !\I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2CM_Sequencer:Net_643_3\
            + \I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:scl_in_reg\ * 
              \I2CM_Sequencer:bI2C_UDB:scl_in_last_reg\ * 
              !\I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2CM_Sequencer:Net_643_3\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_449) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              !\I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_449) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CM_Sequencer:bI2C_UDB:scl_in_reg\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:scl_in_last_reg\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_293, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_260) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_291_SYNCOUT
        );
        Output = Net_293 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

synccell: Name =Pin_RE3_in(0)_SYNC
    PORT MAP (
        in => Net_291 ,
        out => Net_291_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2CM_Sequencer:bI2C_UDB:tx_reg_empty\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_0\
            + !\I2CM_Sequencer:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2CM_Sequencer:Net_643_3\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_449) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2CM_Sequencer:bI2C_UDB:clkgen_cl1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\
            + !\I2CM_Sequencer:bI2C_UDB:clkgen_cl1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\
            + !\I2CM_Sequencer:bI2C_UDB:clkgen_cl1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              !\I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CM_Sequencer:bI2C_UDB:clkgen_cl1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_0\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_2\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_1\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\
            + !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              \I2CM_Sequencer:bI2C_UDB:cnt_reset\
        );
        Output = \I2CM_Sequencer:Net_643_3\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=4, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_449) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CM_Sequencer:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:sda_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2CM_Sequencer:bI2C_UDB:clkgen_tc\ * 
              !\I2CM_Sequencer:bI2C_UDB:cnt_reset\
            + !\I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_state_3\
            + \I2CM_Sequencer:bI2C_UDB:m_state_4\ * 
              \I2CM_Sequencer:bI2C_UDB:m_state_3\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_449) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2CM_Sequencer:bI2C_UDB:clkgen_tc\ * 
              !\I2CM_Sequencer:bI2C_UDB:m_reset\ * 
              !\I2CM_Sequencer:bI2C_UDB:cnt_reset\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2CM_Sequencer:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2CM_Sequencer:bI2C_UDB:clkgen_tc\ * 
              !\I2CM_Sequencer:bI2C_UDB:cnt_reset\
        );
        Output = \I2CM_Sequencer:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)
        Properties               : 
        {
        }
}

synccell: Name =Pin_LCD_SDA(0)_SYNC
    PORT MAP (
        in => \I2CM_LCD:Net_1109_1\ ,
        out => \I2CM_LCD:Net_1109_1_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=2, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
        );
        Output = \SPIM:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SPIM:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * \SPIM:BSPIM:rx_status_4\
        );
        Output = \SPIM:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * \SPIM:BSPIM:ld_ident\
        );
        Output = \SPIM:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              \SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:ld_ident\
        );
        Output = \SPIM:BSPIM:state_1\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              \SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              !\SPIM:BSPIM:ld_ident\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              \SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_2\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\I2CM_Sequencer:bI2C_UDB:Master:ClkGen:u0\
    PORT MAP (
        clock => Net_449 ,
        cs_addr_1 => \I2CM_Sequencer:bI2C_UDB:cs_addr_clkgen_1\ ,
        cs_addr_0 => \I2CM_Sequencer:bI2C_UDB:cs_addr_clkgen_0\ ,
        z0_comb => \I2CM_Sequencer:bI2C_UDB:clkgen_tc\ ,
        cl1_comb => \I2CM_Sequencer:bI2C_UDB:clkgen_cl1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
        d0_init = "00001111"
        d1_init = "00001000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\I2CM_LCD:bI2C_UDB:bus_busy_reg\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_519) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2CM_LCD:bI2C_UDB:scl_in_reg\ * 
              \I2CM_LCD:bI2C_UDB:scl_in_last_reg\ * 
              \I2CM_LCD:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2CM_LCD:bI2C_UDB:sda_in_last_reg\ * 
              \I2CM_LCD:bI2C_UDB:sda_in_last2_reg\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              !\I2CM_LCD:bI2C_UDB:bus_busy_reg\
            + \I2CM_LCD:bI2C_UDB:scl_in_reg\ * 
              \I2CM_LCD:bI2C_UDB:scl_in_last_reg\ * 
              \I2CM_LCD:bI2C_UDB:scl_in_last2_reg\ * 
              \I2CM_LCD:bI2C_UDB:sda_in_last_reg\ * 
              !\I2CM_LCD:bI2C_UDB:sda_in_last2_reg\ * 
              \I2CM_LCD:bI2C_UDB:bus_busy_reg\
            + \I2CM_LCD:bI2C_UDB:m_reset\ * \I2CM_LCD:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2CM_LCD:bI2C_UDB:bus_busy_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2CM_LCD:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_519) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CM_LCD:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2CM_LCD:bI2C_UDB:scl_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2CM_LCD:bI2C_UDB:status_5\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CM_LCD:bI2C_UDB:scl_in_reg\ * 
              \I2CM_LCD:bI2C_UDB:scl_in_last_reg\ * 
              \I2CM_LCD:bI2C_UDB:scl_in_last2_reg\ * 
              \I2CM_LCD:bI2C_UDB:sda_in_last_reg\ * 
              !\I2CM_LCD:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2CM_LCD:bI2C_UDB:status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2CM_LCD:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_519) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CM_LCD:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2CM_LCD:bI2C_UDB:sda_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2CM_LCD:bI2C_UDB:m_state_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_519) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2CM_LCD:bI2C_UDB:tx_reg_empty\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_3\ * !\I2CM_LCD:bI2C_UDB:m_state_1\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_0\ * !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_LCD:bI2C_UDB:tx_reg_empty\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_4\ * \I2CM_LCD:bI2C_UDB:m_state_2\ * 
              \I2CM_LCD:bI2C_UDB:m_state_1\ * \I2CM_LCD:bI2C_UDB:m_state_0\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\
            + !\I2CM_LCD:bI2C_UDB:m_state_4\ * \I2CM_LCD:bI2C_UDB:m_state_3\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_0\ * !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_LCD:bI2C_UDB:m_state_0\ * !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              !\I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_LCD:bI2C_UDB:m_state_0_split\
        );
        Output = \I2CM_LCD:bI2C_UDB:m_state_0\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2CM_LCD:bI2C_UDB:status_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_519) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2CM_LCD:bI2C_UDB:status_0\ * 
              !\I2CM_LCD:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\
            + !\I2CM_LCD:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:m_state_3\ * 
              \I2CM_LCD:bI2C_UDB:m_state_2\ * \I2CM_LCD:bI2C_UDB:m_state_1\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\
        );
        Output = \I2CM_LCD:bI2C_UDB:status_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2CM_LCD:bI2C_UDB:lost_arb_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_519) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2CM_LCD:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\ * \I2CM_LCD:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2CM_LCD:bI2C_UDB:lost_arb_reg\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }
}

synccell: Name =Pin_MISO(0)_SYNC
    PORT MAP (
        in => Net_45 ,
        out => Net_45_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=3, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\I2CM_LCD:bI2C_UDB:scl_in_reg\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_519) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CM_LCD:Net_1109_0_SYNCOUT\
        );
        Output = \I2CM_LCD:bI2C_UDB:scl_in_reg\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2CM_LCD:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_519) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CM_LCD:bI2C_UDB:sda_in_reg\
        );
        Output = \I2CM_LCD:bI2C_UDB:sda_in_last_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2CM_LCD:bI2C_UDB:clk_eq_reg\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_519) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2CM_LCD:Net_643_3\ * !\I2CM_LCD:Net_1109_0_SYNCOUT\
            + \I2CM_LCD:Net_643_3\ * \I2CM_LCD:Net_1109_0_SYNCOUT\
        );
        Output = \I2CM_LCD:bI2C_UDB:clk_eq_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2CM_LCD:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2CM_LCD:bI2C_UDB:control_7\ * !\I2CM_LCD:bI2C_UDB:m_state_3\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_2\ * \I2CM_LCD:bI2C_UDB:m_state_1\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_0\ * !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_LCD:bI2C_UDB:control_6\ * !\I2CM_LCD:bI2C_UDB:m_state_4\ * 
              \I2CM_LCD:bI2C_UDB:m_state_2\ * \I2CM_LCD:bI2C_UDB:m_state_1\ * 
              \I2CM_LCD:bI2C_UDB:m_state_0\ * !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              !\I2CM_LCD:bI2C_UDB:lost_arb_reg\
            + !\I2CM_LCD:bI2C_UDB:control_5\ * \I2CM_LCD:bI2C_UDB:control_4\ * 
              \I2CM_LCD:bI2C_UDB:m_state_3\ * !\I2CM_LCD:bI2C_UDB:m_state_2\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_1\ * !\I2CM_LCD:bI2C_UDB:m_state_0\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:m_state_3\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_2\ * !\I2CM_LCD:bI2C_UDB:m_state_1\ * 
              \I2CM_LCD:bI2C_UDB:m_state_0\ * !\I2CM_LCD:bI2C_UDB:m_reset\
            + !\I2CM_LCD:bI2C_UDB:m_state_4\ * \I2CM_LCD:bI2C_UDB:m_state_3\ * 
              \I2CM_LCD:bI2C_UDB:m_state_2\ * \I2CM_LCD:bI2C_UDB:m_state_1\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:m_state_3\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_0\ * !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_LCD:bI2C_UDB:m_state_4\ * \I2CM_LCD:bI2C_UDB:m_state_3\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_2\ * !\I2CM_LCD:bI2C_UDB:m_state_1\ * 
              \I2CM_LCD:bI2C_UDB:m_state_0\ * !\I2CM_LCD:bI2C_UDB:m_reset\
            + !\I2CM_LCD:bI2C_UDB:m_state_3\ * \I2CM_LCD:bI2C_UDB:m_state_2\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_1\ * !\I2CM_LCD:bI2C_UDB:m_state_0\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CM_LCD:bI2C_UDB:m_state_0_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

synccell: Name =Pin_LCD_SCL(0)_SYNC
    PORT MAP (
        in => \I2CM_LCD:Net_1109_0\ ,
        out => \I2CM_LCD:Net_1109_0_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Pin_Sequencer_SCL(0)_SYNC
    PORT MAP (
        in => \I2CM_Sequencer:Net_1109_0\ ,
        out => \I2CM_Sequencer:Net_1109_0_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2CM_LCD:bI2C_UDB:m_state_3\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_519) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2CM_LCD:bI2C_UDB:control_6\ * !\I2CM_LCD:bI2C_UDB:control_5\ * 
              \I2CM_LCD:bI2C_UDB:control_2\ * 
              !\I2CM_LCD:bI2C_UDB:tx_reg_empty\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_4\ * \I2CM_LCD:bI2C_UDB:m_state_1\ * 
              \I2CM_LCD:bI2C_UDB:m_state_0\ * !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2CM_LCD:bI2C_UDB:lost_arb_reg\
            + !\I2CM_LCD:bI2C_UDB:tx_reg_empty\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_4\ * \I2CM_LCD:bI2C_UDB:m_state_2\ * 
              \I2CM_LCD:bI2C_UDB:m_state_1\ * !\I2CM_LCD:bI2C_UDB:m_state_0\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2CM_LCD:bI2C_UDB:lost_arb_reg\
            + !\I2CM_LCD:bI2C_UDB:m_state_4\ * \I2CM_LCD:bI2C_UDB:m_state_3\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\
            + !\I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:m_state_2\ * 
              \I2CM_LCD:bI2C_UDB:m_state_1\ * \I2CM_LCD:bI2C_UDB:m_state_0\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_LCD:bI2C_UDB:m_state_3\ * !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              !\I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CM_LCD:bI2C_UDB:m_state_3\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2CM_LCD:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2CM_LCD:bI2C_UDB:tx_reg_empty\
            + !\I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:m_state_3\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_2\ * !\I2CM_LCD:bI2C_UDB:m_state_1\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_0\
            + !\I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CM_LCD:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\I2CM_LCD:bI2C_UDB:status_4\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:m_state_3\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_2\ * !\I2CM_LCD:bI2C_UDB:m_state_1\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_0\
        );
        Output = \I2CM_LCD:bI2C_UDB:status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2CM_LCD:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2CM_LCD:bI2C_UDB:control_6\ * !\I2CM_LCD:bI2C_UDB:control_5\ * 
              !\I2CM_LCD:bI2C_UDB:tx_reg_empty\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:m_state_3\ * 
              \I2CM_LCD:bI2C_UDB:m_state_2\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_LCD:bI2C_UDB:control_4\ * \I2CM_LCD:bI2C_UDB:m_state_4\ * 
              \I2CM_LCD:bI2C_UDB:m_state_3\ * !\I2CM_LCD:bI2C_UDB:m_state_1\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CM_LCD:bI2C_UDB:tx_reg_empty\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:m_state_3\ * 
              \I2CM_LCD:bI2C_UDB:m_state_2\ * !\I2CM_LCD:bI2C_UDB:m_state_0\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CM_LCD:bI2C_UDB:tx_reg_empty\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:m_state_3\ * 
              \I2CM_LCD:bI2C_UDB:m_state_2\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2CM_LCD:bI2C_UDB:lost_arb_reg\
            + !\I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:m_state_3\ * 
              \I2CM_LCD:bI2C_UDB:m_state_2\ * !\I2CM_LCD:bI2C_UDB:m_state_1\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CM_LCD:bI2C_UDB:m_state_4\ * \I2CM_LCD:bI2C_UDB:m_state_3\ * 
              \I2CM_LCD:bI2C_UDB:m_state_1\ * \I2CM_LCD:bI2C_UDB:m_state_0\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:m_state_3\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_2\ * \I2CM_LCD:bI2C_UDB:m_state_1\ * 
              \I2CM_LCD:bI2C_UDB:m_state_0\ * !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_LCD:bI2C_UDB:m_state_4\ * \I2CM_LCD:bI2C_UDB:m_state_3\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_1\ * \I2CM_LCD:bI2C_UDB:m_state_0\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CM_LCD:bI2C_UDB:m_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\I2CM_LCD:bI2C_UDB:StsReg\
    PORT MAP (
        clock => Net_519 ,
        status_5 => \I2CM_LCD:bI2C_UDB:status_5\ ,
        status_4 => \I2CM_LCD:bI2C_UDB:status_4\ ,
        status_3 => \I2CM_LCD:bI2C_UDB:status_3\ ,
        status_2 => \I2CM_LCD:bI2C_UDB:status_2\ ,
        status_1 => \I2CM_LCD:bI2C_UDB:status_1\ ,
        status_0 => \I2CM_LCD:bI2C_UDB:status_0\ ,
        interrupt => \I2CM_LCD:Net_697\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\I2CM_LCD:bI2C_UDB:SyncCtl:CtrlReg\
    PORT MAP (
        clock => Net_519 ,
        control_7 => \I2CM_LCD:bI2C_UDB:control_7\ ,
        control_6 => \I2CM_LCD:bI2C_UDB:control_6\ ,
        control_5 => \I2CM_LCD:bI2C_UDB:control_5\ ,
        control_4 => \I2CM_LCD:bI2C_UDB:control_4\ ,
        control_3 => \I2CM_LCD:bI2C_UDB:control_3\ ,
        control_2 => \I2CM_LCD:bI2C_UDB:control_2\ ,
        control_1 => \I2CM_LCD:bI2C_UDB:control_1\ ,
        control_0 => \I2CM_LCD:bI2C_UDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2CM_LCD:sda_x_wire\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_519) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2CM_LCD:sda_x_wire\ * !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              !\I2CM_LCD:bI2C_UDB:clkgen_tc2_reg\
            + !\I2CM_LCD:bI2C_UDB:control_4\ * \I2CM_LCD:bI2C_UDB:m_state_4\ * 
              \I2CM_LCD:bI2C_UDB:m_state_3\ * !\I2CM_LCD:bI2C_UDB:m_state_2\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_1\ * !\I2CM_LCD:bI2C_UDB:m_state_0\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              !\I2CM_LCD:bI2C_UDB:lost_arb_reg\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc2_reg\
            + !\I2CM_LCD:bI2C_UDB:shift_data_out\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_4\ * \I2CM_LCD:bI2C_UDB:m_state_3\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              !\I2CM_LCD:bI2C_UDB:lost_arb_reg\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc2_reg\
            + !\I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:m_state_3\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_2\ * \I2CM_LCD:bI2C_UDB:m_state_1\ * 
              \I2CM_LCD:bI2C_UDB:m_state_0\ * !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc2_reg\
            + !\I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:m_state_3\ * 
              \I2CM_LCD:bI2C_UDB:m_state_2\ * !\I2CM_LCD:bI2C_UDB:m_state_1\ * 
              \I2CM_LCD:bI2C_UDB:m_state_0\ * !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2CM_LCD:sda_x_wire\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2CM_LCD:bI2C_UDB:m_state_4\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_519) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2CM_LCD:bI2C_UDB:control_4\ * \I2CM_LCD:bI2C_UDB:m_state_4\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_2\ * !\I2CM_LCD:bI2C_UDB:m_state_1\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_0\ * !\I2CM_LCD:bI2C_UDB:m_reset\
            + \I2CM_LCD:bI2C_UDB:m_state_4_split\
        );
        Output = \I2CM_LCD:bI2C_UDB:m_state_4\ (fanout=19)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2CM_LCD:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2CM_LCD:bI2C_UDB:control_6\ * !\I2CM_LCD:bI2C_UDB:control_5\ * 
              !\I2CM_LCD:bI2C_UDB:control_2\ * 
              !\I2CM_LCD:bI2C_UDB:tx_reg_empty\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_4\ * \I2CM_LCD:bI2C_UDB:m_state_2\ * 
              \I2CM_LCD:bI2C_UDB:m_state_1\ * \I2CM_LCD:bI2C_UDB:m_state_0\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2CM_LCD:bI2C_UDB:lost_arb_reg\
            + !\I2CM_LCD:bI2C_UDB:tx_reg_empty\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_3\ * \I2CM_LCD:bI2C_UDB:m_state_2\ * 
              \I2CM_LCD:bI2C_UDB:m_state_1\ * !\I2CM_LCD:bI2C_UDB:m_state_0\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2CM_LCD:bI2C_UDB:lost_arb_reg\
            + !\I2CM_LCD:bI2C_UDB:m_state_4\ * \I2CM_LCD:bI2C_UDB:m_state_3\ * 
              \I2CM_LCD:bI2C_UDB:m_state_2\ * \I2CM_LCD:bI2C_UDB:m_state_1\ * 
              \I2CM_LCD:bI2C_UDB:m_state_0\ * !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:m_state_3\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_2\ * !\I2CM_LCD:bI2C_UDB:m_reset\
            + \I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:m_state_3\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_1\ * !\I2CM_LCD:bI2C_UDB:m_reset\
            + \I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:m_state_3\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_0\ * !\I2CM_LCD:bI2C_UDB:m_reset\
            + \I2CM_LCD:bI2C_UDB:m_state_4\ * !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              !\I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CM_LCD:bI2C_UDB:m_state_4_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2CM_LCD:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_519) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              !\I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CM_LCD:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\I2CM_LCD:bI2C_UDB:Shifter:u0\
    PORT MAP (
        clock => Net_519 ,
        cs_addr_1 => \I2CM_LCD:bI2C_UDB:cs_addr_shifter_1\ ,
        cs_addr_0 => \I2CM_LCD:bI2C_UDB:cs_addr_shifter_0\ ,
        route_si => \I2CM_LCD:bI2C_UDB:sda_in_reg\ ,
        so_comb => \I2CM_LCD:bI2C_UDB:shift_data_out\ ,
        f1_blk_stat_comb => \I2CM_LCD:bI2C_UDB:tx_reg_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
        d0_init = "00000100"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2CM_LCD:bI2C_UDB:status_1\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_519) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2CM_LCD:bI2C_UDB:status_1\ * \I2CM_LCD:bI2C_UDB:m_state_4\ * 
              \I2CM_LCD:bI2C_UDB:m_state_3\ * !\I2CM_LCD:bI2C_UDB:m_state_2\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_1\ * \I2CM_LCD:bI2C_UDB:m_state_0\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2CM_LCD:Net_1109_1_SYNCOUT\
            + \I2CM_LCD:bI2C_UDB:status_1\ * \I2CM_LCD:bI2C_UDB:m_state_4\ * 
              \I2CM_LCD:bI2C_UDB:m_state_3\ * !\I2CM_LCD:bI2C_UDB:m_state_2\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_1\ * \I2CM_LCD:bI2C_UDB:m_state_0\ * 
              \I2CM_LCD:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2CM_LCD:Net_1109_1_SYNCOUT\
            + \I2CM_LCD:bI2C_UDB:status_1\ * \I2CM_LCD:bI2C_UDB:m_reset\
        );
        Output = \I2CM_LCD:bI2C_UDB:status_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2CM_LCD:bI2C_UDB:status_2\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_519) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2CM_LCD:bI2C_UDB:status_2\ * !\I2CM_LCD:bI2C_UDB:m_state_4\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_3\ * !\I2CM_LCD:bI2C_UDB:m_state_2\ * 
              \I2CM_LCD:bI2C_UDB:m_state_1\ * \I2CM_LCD:bI2C_UDB:m_state_0\ * 
              !\I2CM_LCD:bI2C_UDB:m_reset\
            + \I2CM_LCD:bI2C_UDB:status_2\ * !\I2CM_LCD:bI2C_UDB:m_state_4\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_3\ * !\I2CM_LCD:bI2C_UDB:m_state_2\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_1\ * !\I2CM_LCD:bI2C_UDB:m_state_0\
            + \I2CM_LCD:bI2C_UDB:status_2\ * !\I2CM_LCD:bI2C_UDB:m_state_4\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_3\ * \I2CM_LCD:bI2C_UDB:m_state_2\ * 
              !\I2CM_LCD:bI2C_UDB:m_state_1\ * \I2CM_LCD:bI2C_UDB:m_state_0\
            + \I2CM_LCD:bI2C_UDB:status_2\ * \I2CM_LCD:bI2C_UDB:m_reset\
        );
        Output = \I2CM_LCD:bI2C_UDB:status_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2CM_LCD:bI2C_UDB:sda_in_reg\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_519) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CM_LCD:Net_1109_1_SYNCOUT\
        );
        Output = \I2CM_LCD:bI2C_UDB:sda_in_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
        );
        Output = \SPIM:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_39, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * Net_39
        );
        Output = Net_39 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SPIM:BSPIM:sR16:Dp:u1\
    PORT MAP (
        clock => Net_42 ,
        cs_addr_2 => \SPIM:BSPIM:state_2\ ,
        cs_addr_1 => \SPIM:BSPIM:state_1\ ,
        cs_addr_0 => \SPIM:BSPIM:state_0\ ,
        route_si => Net_45_SYNCOUT ,
        f1_load => \SPIM:BSPIM:load_rx_data\ ,
        so_comb => \SPIM:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPIM:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPIM:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPIM:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPIM:BSPIM:rx_status_4\ ,
        chain_in => \SPIM:BSPIM:sR16:Dp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001100001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \SPIM:BSPIM:sR16:Dp:u0\

statusicell: Name =\SPIM:BSPIM:TxStsReg\
    PORT MAP (
        clock => Net_42 ,
        status_4 => \SPIM:BSPIM:tx_status_4\ ,
        status_3 => \SPIM:BSPIM:load_rx_data\ ,
        status_2 => \SPIM:BSPIM:tx_status_2\ ,
        status_1 => \SPIM:BSPIM:tx_status_1\ ,
        status_0 => \SPIM:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\
        );
        Output = \SPIM:BSPIM:load_rx_data\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_38, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_38 * !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:mosi_from_dp\
            + !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:mosi_from_dp\
        );
        Output = Net_38 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPIM:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\I2CM_LCD:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_519) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CM_LCD:bI2C_UDB:scl_in_reg\
        );
        Output = \I2CM_LCD:bI2C_UDB:scl_in_last_reg\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SPIM:BSPIM:sR16:Dp:u0\
    PORT MAP (
        clock => Net_42 ,
        cs_addr_2 => \SPIM:BSPIM:state_2\ ,
        cs_addr_1 => \SPIM:BSPIM:state_1\ ,
        cs_addr_0 => \SPIM:BSPIM:state_0\ ,
        route_si => Net_45_SYNCOUT ,
        f1_load => \SPIM:BSPIM:load_rx_data\ ,
        chain_out => \SPIM:BSPIM:sR16:Dp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000000001000001000011100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \SPIM:BSPIM:sR16:Dp:u1\

count7cell: Name =\SPIM:BSPIM:BitCounter\
    PORT MAP (
        clock => Net_42 ,
        enable => \SPIM:BSPIM:cnt_enable\ ,
        count_6 => \SPIM:BSPIM:count_6\ ,
        count_5 => \SPIM:BSPIM:count_5\ ,
        count_4 => \SPIM:BSPIM:count_4\ ,
        count_3 => \SPIM:BSPIM:count_3\ ,
        count_2 => \SPIM:BSPIM:count_2\ ,
        count_1 => \SPIM:BSPIM:count_1\ ,
        count_0 => \SPIM:BSPIM:count_0\ ,
        tc => \SPIM:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0011111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\I2CM_LCD:I2C_IRQ\
        PORT MAP (
            interrupt => \I2CM_LCD:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\I2CM_Sequencer:I2C_IRQ\
        PORT MAP (
            interrupt => \I2CM_Sequencer:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =ISR_Timer_Sampling
        PORT MAP (
            interrupt => Net_415 );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_Timer_Sampling_TC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Timer_Sampling_TC(0)__PA ,
        input => Net_420 ,
        pad => Pin_Timer_Sampling_TC(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_ISR_Check(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_ISR_Check(0)__PA ,
        pad => Pin_ISR_Check(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_LED_GREEN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_LED_GREEN(0)__PA ,
        pad => Pin_LED_GREEN(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_MISO(0)__PA ,
        fb => Net_45 ,
        pad => Pin_MISO(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_Sequencer_Reset(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Sequencer_Reset(0)__PA ,
        pad => Pin_Sequencer_Reset(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_I2CM_Sequencer_Reset(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_I2CM_Sequencer_Reset(0)__PA ,
        fb => Net_486 ,
        pad => Pin_I2CM_Sequencer_Reset(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = Pin_I2CM_LCD_Reset(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_I2CM_LCD_Reset(0)__PA ,
        fb => Net_521 ,
        pad => Pin_I2CM_LCD_Reset(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_SS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_SS(0)__PA ,
        input => Net_40 ,
        pad => Pin_SS(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_LDAC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_LDAC(0)__PA ,
        pad => Pin_LDAC(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_LCD_SCL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_LCD_SCL(0)__PA ,
        fb => \I2CM_LCD:Net_1109_0\ ,
        input => \I2CM_LCD:Net_643_3\ ,
        pad => Pin_LCD_SCL(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_LED_RED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_LED_RED(0)__PA ,
        pad => Pin_LED_RED(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_Sequencer_SCL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Sequencer_SCL(0)__PA ,
        fb => \I2CM_Sequencer:Net_1109_0\ ,
        input => \I2CM_Sequencer:Net_643_3\ ,
        pad => Pin_Sequencer_SCL(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_RE1_in(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_RE1_in(0)__PA ,
        fb => Net_220 ,
        pad => Pin_RE1_in(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_RE1_in(1)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_RE1_in(1)__PA ,
        fb => Net_271 ,
        pad => Pin_RE1_in(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_RE2_in(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_RE2_in(0)__PA ,
        fb => Net_259 ,
        pad => Pin_RE2_in(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_RE2_in(1)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_RE2_in(1)__PA ,
        fb => Net_265 ,
        pad => Pin_RE2_in(1)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_RE3_in(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_RE3_in(0)__PA ,
        fb => Net_291 ,
        pad => Pin_RE3_in(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_RE3_in(1)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_RE3_in(1)__PA ,
        fb => Net_297 ,
        pad => Pin_RE3_in(1)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_RE2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_RE2(0)__PA ,
        input => Net_261 ,
        pad => Pin_RE2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_RE2(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_RE2(1)__PA ,
        input => Net_266 ,
        pad => Pin_RE2(1)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_RE1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_RE1(0)__PA ,
        input => Net_256 ,
        pad => Pin_RE1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_RE1(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_RE1(1)__PA ,
        input => Net_258 ,
        pad => Pin_RE1(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_Sequencer_SDA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Sequencer_SDA(0)__PA ,
        fb => \I2CM_Sequencer:Net_1109_1\ ,
        input => \I2CM_Sequencer:sda_x_wire\ ,
        pad => Pin_Sequencer_SDA(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_LCD_SDA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_LCD_SDA(0)__PA ,
        fb => \I2CM_LCD:Net_1109_1\ ,
        input => \I2CM_LCD:sda_x_wire\ ,
        pad => Pin_LCD_SDA(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_MOSI(0)__PA ,
        input => Net_38 ,
        pad => Pin_MOSI(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_LED_BLUE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_LED_BLUE(0)__PA ,
        pad => Pin_LED_BLUE(0)_PAD );
    Properties:
    {
    }

Port 4 is empty
Port 5 is empty
Port 6 is empty
Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = Pin_SCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_SCLK(0)__PA ,
        input => Net_39 ,
        pad => Pin_SCLK(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_RE3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_RE3(0)__PA ,
        input => Net_293 ,
        pad => Pin_RE3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_RE3(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_RE3(1)__PA ,
        input => Net_298 ,
        pad => Pin_RE3(1)_PAD );
    Properties:
    {
    }

Port 15 is empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            aclk_glb_0 => ClockBlock_ScBoostClk ,
            aclk_0 => ClockBlock_ScBoostClk_local ,
            clk_a_dig_glb_0 => ClockBlock_ScBoostClk_adig ,
            clk_a_dig_0 => ClockBlock_ScBoostClk_adig_local ,
            dclk_glb_0 => Net_42 ,
            dclk_0 => Net_42_local ,
            dclk_glb_1 => Net_519 ,
            dclk_1 => Net_519_local ,
            dclk_glb_2 => Net_449 ,
            dclk_2 => Net_449_local ,
            dclk_glb_3 => Net_260 ,
            dclk_3 => Net_260_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Timer_Sampling:TimerHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => Net_420 ,
            cmp => \Timer_Sampling:Net_261\ ,
            irq => Net_415 );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                             | 
Port | Pin | Fixed |      Type |       Drive Mode |                        Name | Connections
-----+-----+-------+-----------+------------------+-----------------------------+-----------------------------------------------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |    Pin_Timer_Sampling_TC(0) | In(Net_420)
     |   1 |     * |      NONE |         CMOS_OUT |            Pin_ISR_Check(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |            Pin_LED_GREEN(0) | 
     |   5 |       |      NONE |     HI_Z_DIGITAL |                 Pin_MISO(0) | FB(Net_45)
     |   6 |     * |      NONE |         CMOS_OUT |      Pin_Sequencer_Reset(0) | 
     |   7 |       |      NONE |     HI_Z_DIGITAL | Pin_I2CM_Sequencer_Reset(0) | FB(Net_486)
-----+-----+-------+-----------+------------------+-----------------------------+-----------------------------------------------------------------
   1 |   2 |       |      NONE |     HI_Z_DIGITAL |       Pin_I2CM_LCD_Reset(0) | FB(Net_521)
     |   3 |     * |      NONE |         CMOS_OUT |                   Pin_SS(0) | In(Net_40)
     |   4 |     * |      NONE |         CMOS_OUT |                 Pin_LDAC(0) | 
     |   5 |       |      NONE |    OPEN_DRAIN_LO |              Pin_LCD_SCL(0) | FB(\I2CM_LCD:Net_1109_0\), In(\I2CM_LCD:Net_643_3\)
     |   6 |     * |      NONE |         CMOS_OUT |              Pin_LED_RED(0) | 
     |   7 |       |      NONE |    OPEN_DRAIN_LO |        Pin_Sequencer_SCL(0) | FB(\I2CM_Sequencer:Net_1109_0\), In(\I2CM_Sequencer:Net_643_3\)
-----+-----+-------+-----------+------------------+-----------------------------+-----------------------------------------------------------------
   2 |   0 |     * |      NONE |      RES_PULL_UP |               Pin_RE1_in(0) | FB(Net_220)
     |   1 |     * |      NONE |      RES_PULL_UP |               Pin_RE1_in(1) | FB(Net_271)
     |   2 |     * |      NONE |      RES_PULL_UP |               Pin_RE2_in(0) | FB(Net_259)
     |   3 |     * |      NONE |      RES_PULL_UP |               Pin_RE2_in(1) | FB(Net_265)
     |   4 |     * |      NONE |      RES_PULL_UP |               Pin_RE3_in(0) | FB(Net_291)
     |   5 |     * |      NONE |      RES_PULL_UP |               Pin_RE3_in(1) | FB(Net_297)
     |   6 |       |      NONE |         CMOS_OUT |                  Pin_RE2(0) | In(Net_261)
     |   7 |       |      NONE |         CMOS_OUT |                  Pin_RE2(1) | In(Net_266)
-----+-----+-------+-----------+------------------+-----------------------------+-----------------------------------------------------------------
   3 |   0 |       |      NONE |         CMOS_OUT |                  Pin_RE1(0) | In(Net_256)
     |   1 |       |      NONE |         CMOS_OUT |                  Pin_RE1(1) | In(Net_258)
     |   2 |       |      NONE |    OPEN_DRAIN_LO |        Pin_Sequencer_SDA(0) | FB(\I2CM_Sequencer:Net_1109_1\), In(\I2CM_Sequencer:sda_x_wire\)
     |   3 |       |      NONE |    OPEN_DRAIN_LO |              Pin_LCD_SDA(0) | FB(\I2CM_LCD:Net_1109_1\), In(\I2CM_LCD:sda_x_wire\)
     |   5 |       |      NONE |         CMOS_OUT |                 Pin_MOSI(0) | In(Net_38)
     |   6 |       |      NONE |         CMOS_OUT |             Pin_LED_BLUE(0) | 
-----+-----+-------+-----------+------------------+-----------------------------+-----------------------------------------------------------------
  12 |   2 |       |      NONE |         CMOS_OUT |                 Pin_SCLK(0) | In(Net_39)
     |   3 |       |      NONE |         CMOS_OUT |                  Pin_RE3(0) | In(Net_293)
     |   4 |       |      NONE |         CMOS_OUT |                  Pin_RE3(1) | In(Net_298)
--------------------------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.024ms
Digital Placement phase: Elapsed time ==> 4s.949ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 6s.096ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.416ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.099ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Project  'Sequencer_Master[CY8C4245AXI-483]_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.692ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.007ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.265ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 13s.877ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 13s.932ms
API generation phase: Elapsed time ==> 1s.812ms
Dependency generation phase: Elapsed time ==> 0s.031ms
Cleanup phase: Elapsed time ==> 0s.004ms
