<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — manycore tag</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/a-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/tags/manycore.json"><img src="../stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<strong>manycore</strong><hr/><img src="../stuff/ico-g.png" alt="Google"/> <a href="https://www.google.com/search?q=manycore">manycore</a><br/>
</div>
<h2><span class="ttl">Tag</span> #manycore</h2>
<h3>453 papers:</h3>
<dl class="toc"><dt><img src="../stuff/fase.png" alt="FASE"/><a href="../FASE-2019-BezirgiannisBJP.html">FASE-2019-BezirgiannisBJP</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Implementing SOS with Active Objects: A Case Study of a Multicore Memory System (<abbr title="Nikolaos Bezirgiannis">NB</abbr>, <abbr title="Frank S. de Boer">FSdB</abbr>, <abbr title="Einar Broch Johnsen">EBJ</abbr>, <abbr title="Ka I Pun">KIP</abbr>, <abbr title="Silvia Lizeth Tapia Tarifa">SLTT</abbr>), pp. 332–350.</dd> <div class="pagevis" style="width:18px"></div>
<dt><img src="../stuff/haskell.png" alt="Haskell"/><a href="../Haskell-2018-HanH.html">Haskell-2018-HanH</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/experience.html" title="experience">#experience</a></span></dt><dd>A high-performance multicore IO manager based on libuv (experience report) (<abbr title="Dong Han">DH</abbr>, <abbr title="Tao He">TH</abbr>), pp. 172–178.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/ecmfa.png" alt="ECMFA"/><a href="../ECMFA-2017-BucaioniMCCS.html">ECMFA-2017-BucaioniMCCS</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Technology-Preserving Transition from Single-Core to Multi-core in Modelling Vehicular Systems (<abbr title="Alessio Bucaioni">AB</abbr>, <abbr title="Saad Mubeen">SM</abbr>, <abbr title="Federico Ciccozzi">FC</abbr>, <abbr title="Antonio Cicchetti">AC</abbr>, <abbr title="Mikael Sjödin">MS</abbr>), pp. 285–299.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/cbse.png" alt="CBSE"/><a href="../CBSE-2015-WahlerOM.html">CBSE-2015-WahlerOM</a> <span class="tag"><a href="../tag/component.html" title="component">#component</a></span> <span class="tag"><a href="../tag/cyber-physical.html" title="cyber-physical">#cyber-physical</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Real-time Multi-core Components for Cyber-physical Systems (<abbr title="Michael Wahler">MW</abbr>, <abbr title="Manuel Oriol">MO</abbr>, <abbr title="Aurelien Monot">AM</abbr>), pp. 37–42.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/icsme.png" alt="ICSME"/><a href="../ICSME-2015-WahlerEFP.html">ICSME-2015-WahlerEFP</a> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/legacy.html" title="legacy">#legacy</a></span> <span class="tag"><a href="../tag/migration.html" title="migration">#migration</a></span></dt><dd>Migrating legacy control software to multi-core hardware (<abbr title="Michael Wahler">MW</abbr>, <abbr title="Raphael Eidenbenz">RE</abbr>, <abbr title="Carsten Franke">CF</abbr>, <abbr title="Yvonne Anne Pignolet">YAP</abbr>), pp. 458–466.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/sfm.png" alt="SFM"/><a href="../SFM-2015-ArbabJ.html">SFM-2015-ArbabJ</a> <span class="tag"><a href="../tag/coordination.html" title="coordination">#coordination</a></span></dt><dd>Coordinating Multicore Computing (<abbr title="Farhad Arbab">FA</abbr>, <abbr title="Sung-Shik T. Q. Jongmans">SSTQJ</abbr>), pp. 57–96.</dd> <div class="pagevis" style="width:39px"></div>
<dt><img src="../stuff/iceis.png" alt="ICEIS"/><a href="../ICEIS-v1-2015-XiMY.html">ICEIS-v1-2015-XiMY</a> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>PM-DB: Partition-based Multi-instance Database System for Multicore Platforms (<abbr title="Fang Xi">FX</abbr>, <abbr title="Takeshi Mishima">TM</abbr>, <abbr title="Haruo Yokota">HY</abbr>), pp. 128–138.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/ecoop.png" alt="ECOOP"/><a href="../ECOOP-2015-DongolDGS.html">ECOOP-2015-DongolDGS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/correctness.html" title="correctness">#correctness</a></span></dt><dd>Defining Correctness Conditions for Concurrent Objects in Multicore Architectures (<abbr title="Brijesh Dongol">BD</abbr>, <abbr title="John Derrick">JD</abbr>, <abbr title="Lindsay Groves">LG</abbr>, <abbr title="Graeme Smith">GS</abbr>), pp. 470–494.</dd> <div class="pagevis" style="width:24px"></div>
<dt><img src="../stuff/adaeurope.png" alt="AdaEurope"/><a href="../AdaEurope-2015-PerezGTT.html">AdaEurope-2015-PerezGTT</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/concept.html" title="concept">#concept</a></span> <span class="tag"><a href="../tag/safety.html" title="safety">#safety</a></span></dt><dd>A Safety Concept for an IEC-61508 Compliant Fail-Safe Wind Power Mixed-Criticality System Based on Multicore and Partitioning (<abbr title="Jon Perez">JP</abbr>, <abbr title="David Gonzalez">DG</abbr>, <abbr title="Salvador Trujillo">ST</abbr>, <abbr title="Ton Trapman">TT</abbr>), pp. 3–17.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2015-LidburyLCD.html">PLDI-2015-LidburyLCD</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/fuzzing.html" title="fuzzing">#fuzzing</a></span></dt><dd>Many-core compiler fuzzing (<abbr title="Christopher Lidbury">CL</abbr>, <abbr title="Andrei Lascu">AL</abbr>, <abbr title="Nathan Chong">NC</abbr>, <abbr title="Alastair F. Donaldson">AFD</abbr>), pp. 65–76.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2015-SaezPCCP.html">SAC-2015-SaezPCCP</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>ACFS: a completely fair scheduler for asymmetric single-isa multicore systems (<abbr title="Juan Carlos Saez">JCS</abbr>, <abbr title="Adrian Pousa">AP</abbr>, <abbr title="Fernando Castro">FC</abbr>, <abbr title="Daniel Chaver">DC</abbr>, <abbr title="Manuel Prieto-Matías">MPM</abbr>), pp. 2027–2032.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2015-MarkovskiH.html">CASE-2015-MarkovskiH</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Is multicore supervisory controller synthesis in the Ramadge-Wonham framework feasible? (<abbr title="Jasen Markovski">JM</abbr>, <abbr title="Hesuan Hu">HH</abbr>), pp. 521–525.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2015-ZhengLHWJ.html">CGO-2015-ZhengLHWJ</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>On performance debugging of unnecessary lock contentions on multicore processors: a replay-based approach (<abbr title="Long Zheng">LZ</abbr>, <abbr title="Xiaofei Liao">XL</abbr>, <abbr title="Bingsheng He">BH</abbr>, <abbr title="Song Wu">SW</abbr>, <abbr title="Hai Jin">HJ</abbr>), pp. 56–67.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-BokhariJSHP.html">DAC-2015-BokhariJSHP</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>SuperNet: multimode interconnect architecture for manycore chips (<abbr title="Haseeb Bokhari">HB</abbr>, <abbr title="Haris Javaid">HJ</abbr>, <abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Jörg Henkel">JH</abbr>, <abbr title="Sri Parameswaran">SP</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-DuraisamyKCLPMM.html">DAC-2015-DuraisamyKCLPMM</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/platform.html" title="platform">#platform</a></span></dt><dd>Energy efficient MapReduce with VFI-enabled multicore platforms (<abbr title="Karthi Duraisamy">KD</abbr>, <abbr title="Ryan Gary Kim">RGK</abbr>, <abbr title="Wonje Choi">WC</abbr>, <abbr title="Guangshuo Liu">GL</abbr>, <abbr title="Partha Pratim Pande">PPP</abbr>, <abbr title="Radu Marculescu">RM</abbr>, <abbr title="Diana Marculescu">DM</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-FernandezJAQVC15a.html">DAC-2015-FernandezJAQVC15a</a> <span class="tag"><a href="../tag/off%20the%20shelf.html" title="off the shelf">#off the shelf</a></span> <span class="tag"><a href="../tag/resource%20management.html" title="resource management">#resource management</a></span></dt><dd>Resource usage templates and signatures for COTS multicore processors (<abbr title="Gabriel Fernandez">GF</abbr>, <abbr title="Javier Jalle">JJ</abbr>, <abbr title="Jaume Abella">JA</abbr>, <abbr title="Eduardo Quiñones">EQ</abbr>, <abbr title="Tullio Vardanega">TV</abbr>, <abbr title="Francisco J. Cazorla">FJC</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-KehrQBS.html">DAC-2015-KehrQBS</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/legacy.html" title="legacy">#legacy</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Parallel execution of AUTOSAR legacy applications on multicore ECUs with timed implicit communication (<abbr title="Sebastian Kehr">SK</abbr>, <abbr title="Eduardo Quiñones">EQ</abbr>, <abbr title="Bert Böddeker">BB</abbr>, <abbr title="Günter Schäfer">GS</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-0001B.html">DATE-2015-0001B</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A ultra-low-energy convolution engine for fast brain-inspired vision in multicore clusters (<abbr title="Francesco Conti">FC</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 683–688.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-Bogdan.html">DATE-2015-Bogdan</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/cyber-physical.html" title="cyber-physical">#cyber-physical</a></span> <span class="tag"><a href="../tag/personalisation.html" title="personalisation">#personalisation</a></span> <span class="tag"><a href="../tag/platform.html" title="platform">#platform</a></span></dt><dd>A cyber-physical systems approach to personalized medicine: challenges and opportunities for noc-based multicore platforms (<abbr title="Paul Bogdan">PB</abbr>), pp. 253–258.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-CastrillonTSSJA.html">DATE-2015-CastrillonTSSJA</a> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span></dt><dd>Multi/many-core programming: where are we standing? (<abbr title="Jerónimo Castrillón">JC</abbr>, <abbr title="Lothar Thiele">LT</abbr>, <abbr title="Lars Schor">LS</abbr>, <abbr title="Weihua Sheng">WS</abbr>, <abbr title="Ben H. H. Juurlink">BHHJ</abbr>, <abbr title="Mauricio Alvarez Mesa">MAM</abbr>, <abbr title="Angela Pohl">AP</abbr>, <abbr title="Ralph Jessenberger">RJ</abbr>, <abbr title="Víctor Reyes">VR</abbr>, <abbr title="Rainer Leupers">RL</abbr>), pp. 1708–1717.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-ChenM.html">DATE-2015-ChenM</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Distributed reinforcement learning for power limited many-core system performance optimization (<abbr title="Zhuo Chen">ZC</abbr>, <abbr title="Diana Marculescu">DM</abbr>), pp. 1521–1526.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-FuZLX.html">DATE-2015-FuZLX</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Maximizing common idle time on multi-core processors with shared memory (<abbr title="Chenchen Fu">CF</abbr>, <abbr title="Yingchao Zhao">YZ</abbr>, <abbr title="Minming Li">ML</abbr>, <abbr title="Chun Jason Xue">CJX</abbr>), pp. 900–903.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-HaghbayanRFLPNT.html">DATE-2015-HaghbayanRFLPNT</a> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Power-aware online testing of manycore systems in the dark silicon era (<abbr title="Mohammad Hashem Haghbayan">MHH</abbr>, <abbr title="Amir-Mohammad Rahmani">AMR</abbr>, <abbr title="Mohammad Fattah">MF</abbr>, <abbr title="Pasi Liljeberg">PL</abbr>, <abbr title="Juha Plosila">JP</abbr>, <abbr title="Zainalabedin Navabi">ZN</abbr>, <abbr title="Hannu Tenhunen">HT</abbr>), pp. 435–440.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-KhanSH.html">DATE-2015-KhanSH</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Power-efficient accelerator allocation in adaptive dark silicon many-core systems (<abbr title="Muhammad Usman Karim Khan">MUKK</abbr>, <abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 916–919.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-KimKKC.html">DATE-2015-KimKKC</a> <span class="tag"><a href="../tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>M-DTM: migration-based dynamic thermal management for heterogeneous mobile multi-core processors (<abbr title="Young Geun Kim">YGK</abbr>, <abbr title="Minyong Kim">MK</abbr>, <abbr title="Jae Min Kim">JMK</abbr>, <abbr title="Sung Woo Chung">SWC</abbr>), pp. 1533–1538.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-LiaoWC.html">DATE-2015-LiaoWC</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span></dt><dd>An online thermal-constrained task scheduler for 3D multi-core processors (<abbr title="Chien-Hui Liao">CHL</abbr>, <abbr title="Charles H.-P. Wen">CHPW</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>), pp. 351–356.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-MaHJ.html">DATE-2015-MaHJ</a> </dt><dd>A packet-switched interconnect for many-core systems with BE and RT service (<abbr title="Runan Ma">RM</abbr>, <abbr title="Zhida Hui">ZH</abbr>, <abbr title="Axel Jantsch">AJ</abbr>), pp. 980–983.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-MajumderLBP.html">DATE-2015-MajumderLBP</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span></dt><dd>NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions (<abbr title="Turbo Majumder">TM</abbr>, <abbr title="Xian Li">XL</abbr>, <abbr title="Paul Bogdan">PB</abbr>, <abbr title="Partha Pande">PP</abbr>), pp. 1102–1107.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-MajumderPK.html">DATE-2015-MajumderPK</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/biology.html" title="biology">#biology</a></span></dt><dd>On-chip network-enabled many-core architectures for computational biology applications (<abbr title="Turbo Majumder">TM</abbr>, <abbr title="Partha Pratim Pande">PPP</abbr>, <abbr title="Ananth Kalyanaraman">AK</abbr>), pp. 259–264.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-MunchPHH.html">DATE-2015-MunchPHH</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>MPIOV: scaling hardware-based I/O virtualization for mixed-criticality embedded real-time systems using non transparent bridges to (multi-core) multi-processor systems (<abbr title="Daniel Münch">DM</abbr>, <abbr title="Michael Paulitsch">MP</abbr>, <abbr title="Oliver Hanka">OH</abbr>, <abbr title="Andreas Herkersdorf">AH</abbr>), pp. 579–584.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-RaiT.html">DATE-2015-RaiT</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>A calibration based thermal modeling technique for complex multicore systems (<abbr title="Devendra Rai">DR</abbr>, <abbr title="Lothar Thiele">LT</abbr>), pp. 1138–1143.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-RawatS.html">DATE-2015-RawatS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Enabling multi-threaded applications on hybrid shared memory manycore architectures (<abbr title="Tushar Rawat">TR</abbr>, <abbr title="Aviral Shrivastava">AS</abbr>), pp. 742–747.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-ShafiqueGGH.html">DATE-2015-ShafiqueGGH</a> <span class="tag"><a href="../tag/variability.html" title="variability">#variability</a></span></dt><dd>Variability-aware dark silicon management in on-chip many-core systems (<abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Dennis Gnad">DG</abbr>, <abbr title="Siddharth Garg">SG</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 387–392.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-WangNRQ.html">DATE-2015-WangNRQ</a> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Multi-core fixed-priority scheduling of real-time tasks with statistical deadline guarantee (<abbr title="Tianyi Wang">TW</abbr>, <abbr title="Linwei Niu">LN</abbr>, <abbr title="Shaolei Ren">SR</abbr>, <abbr title="Gang Quan">GQ</abbr>), pp. 1335–1340.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-YaoWGMCZ.html">DATE-2015-YaoWGMCZ</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>SelectDirectory: a selective directory for cache coherence in many-core architectures (<abbr title="Yuan Yao">YY</abbr>, <abbr title="Guanhua Wang">GW</abbr>, <abbr title="Zhiguo Ge">ZG</abbr>, <abbr title="Tulika Mitra">TM</abbr>, <abbr title="Wenzhi Chen">WC</abbr>, <abbr title="Naxin Zhang">NZ</abbr>), pp. 175–180.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-ZhangJSPHP.html">DATE-2015-ZhangJSPHP</a> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>E-pipeline: elastic hardware/software pipelines on a many-core fabric (<abbr title="Xi Zhang">XZ</abbr>, <abbr title="Haris Javaid">HJ</abbr>, <abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Jorgen Peddersen">JP</abbr>, <abbr title="Jörg Henkel">JH</abbr>, <abbr title="Sri Parameswaran">SP</abbr>), pp. 363–368.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-ZhuCPP.html">DATE-2015-ZhuCPP</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>TAPP: temperature-aware application mapping for NoC-based many-core processors (<abbr title="Di Zhu">DZ</abbr>, <abbr title="Lizhong Chen">LC</abbr>, <abbr title="Timothy Mark Pinkston">TMP</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 1241–1244.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2015-JimenezBBOCV.html">HPCA-2015-JimenezBBOCV</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Increasing multicore system efficiency through intelligent bandwidth shifting (<abbr title="Víctor Jiménez">VJ</abbr>, <abbr title="Alper Buyuktosunoglu">AB</abbr>, <abbr title="Pradip Bose">PB</abbr>, <abbr title="Francis P. O'Connell">FPO</abbr>, <abbr title="Francisco J. Cazorla">FJC</abbr>, <abbr title="Mateo Valero">MV</abbr>), pp. 39–50.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2015-WangM.html">HPCA-2015-WangM</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/resource%20management.html" title="resource management">#resource management</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>XChange: A market-based approach to scalable dynamic multi-resource allocation in multicore architectures (<abbr title="Xiaodong Wang">XW</abbr>, <abbr title="José F. Martínez">JFM</abbr>), pp. 113–125.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2015-ZhaoY.html">HPCA-2015-ZhaoY</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/distance.html" title="distance">#distance</a></span> <span class="tag"><a href="../tag/reuse.html" title="reuse">#reuse</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Studying the impact of multicore processor scaling on directory techniques via reuse distance analysis (<abbr title="Minshu Zhao">MZ</abbr>, <abbr title="Donald Yeung">DY</abbr>), pp. 590–602.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2015-AbadalMMACM.html">PDP-2015-AbadalMMACM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Multicast On-chip Traffic Analysis Targeting Manycore NoC Design (<abbr title="Sergi Abadal">SA</abbr>, <abbr title="Albert Mestres">AM</abbr>, <abbr title="Raúl Martínez">RM</abbr>, <abbr title="Eduard Alarcón">EA</abbr>, <abbr title="Albert Cabellos-Aparicio">ACA</abbr>, <abbr title="Raúl Martínez">RM</abbr>), pp. 370–378.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2015-DiavastosST.html">PDP-2015-DiavastosST</a> <span class="tag"><a href="../tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>TFluxSCC: Exploiting Performance on Future Many-Core Systems through Data-Flow (<abbr title="Andreas Diavastos">AD</abbr>, <abbr title="Giannos Stylianou">GS</abbr>, <abbr title="Pedro Trancoso">PT</abbr>), pp. 190–198.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2015-Eitschberger0.html">PDP-2015-Eitschberger0</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Energy-Efficient Task Scheduling in Manycore Processors with Frequency Scaling Overhead (<abbr title="Patrick Eitschberger">PE</abbr>, <abbr title="Jörg Keller">JK</abbr>), pp. 541–548.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2015-Holmbacka0EL.html">PDP-2015-Holmbacka0EL</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Accurate Energy Modelling for Many-Core Static Schedules (<abbr title="Simon Holmbacka">SH</abbr>, <abbr title="Jörg Keller">JK</abbr>, <abbr title="Patrick Eitschberger">PE</abbr>, <abbr title="Johan Lilius">JL</abbr>), pp. 525–532.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2015-IliasovRXGRY.html">PDP-2015-IliasovRXGRY</a> <span class="tag"><a href="../tag/prototype.html" title="prototype">#prototype</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>A Formal Specification and Prototyping Language for Multi-core System Management (<abbr title="Alexei Iliasov">AI</abbr>, <abbr title="Ashur Rafiev">AR</abbr>, <abbr title="Fei Xia">FX</abbr>, <abbr title="Rem Gensh">RG</abbr>, <abbr title="Alexander Romanovsky">AR</abbr>, <abbr title="Alexandre Yakovlev">AY</abbr>), pp. 696–700.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2015-KorotaevaN.html">PDP-2015-KorotaevaN</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Impact of Data Sharing on Co-Running Embedded Applications in Multi-core System (<abbr title="Anna Korotaeva">AK</abbr>, <abbr title="Wolfgang Nebel">WN</abbr>), pp. 716–720.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2015-LingCYCWL.html">PDP-2015-LingCYCWL</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>MACRON: The NoC-Based Many-Core Parallel Processing Platform and Its Applications in 4G Communication Systems (<abbr title="Xiang Ling">XL</abbr>, <abbr title="Yiou Chen">YC</abbr>, <abbr title="Zhiliang Yu">ZY</abbr>, <abbr title="Shihua Chen">SC</abbr>, <abbr title="Xiaodong Wang">XW</abbr>, <abbr title="Gui Liang">GL</abbr>), pp. 396–403.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2015-NgWSM.html">PDP-2015-NgWSM</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/resource%20management.html" title="resource management">#resource management</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>DeFrag: Defragmentation for Efficient Runtime Resource Allocation in NoC-Based Many-core Systems (<abbr title="Jim Ng">JN</abbr>, <abbr title="Xiaohang Wang">XW</abbr>, <abbr title="Amit Kumar Singh">AKS</abbr>, <abbr title="Terrence S. T. Mak">TSTM</abbr>), pp. 345–352.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/tacas.png" alt="TACAS"/><a href="../TACAS-2015-DijkP.html">TACAS-2015-DijkP</a> <span class="tag"><a href="../tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Sylvan: Multi-Core Decision Diagrams (<abbr title="Tom van Dijk">TvD</abbr>, <abbr title="Jaco van de Pol">JvdP</abbr>), pp. 677–691.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../ICLP-2015-YangSZ.html">ICLP-2015-YangSZ</a> <span class="tag"><a href="../tag/bottom-up.html" title="bottom-up">#bottom-up</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/logic%20programming.html" title="logic programming">#logic programming</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Parallel Bottom-Up Evaluation of Logic Programs: DeALS on Shared-Memory Multicore Machines (<abbr title="Mohan Yang">MY</abbr>, <abbr title="Alexander Shkapsky">AS</abbr>, <abbr title="Carlo Zaniolo">CZ</abbr>), pp. 6–17.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/qosa.png" alt="QoSA"/><a href="../QoSA-2014-GooijerH.html">QoSA-2014-GooijerH</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/experience.html" title="experience">#experience</a></span> <span class="tag"><a href="../tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Experiences with modeling memory contention for multi-core industrial real-time systems (<abbr title="Thijmen de Gooijer">TdG</abbr>, <abbr title="K. Eric Harper">KEH</abbr>), pp. 43–52.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-2014-ChenGLMPVK.html">SIGMOD-2014-ChenGLMPVK</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Palette: enabling scalable analytics for big-memory, multicore machines (<abbr title="Fei Chen">FC</abbr>, <abbr title="Tere Gonzalez">TG</abbr>, <abbr title="Jun Li">JL</abbr>, <abbr title="Manish Marwah">MM</abbr>, <abbr title="Jim Pruyne">JP</abbr>, <abbr title="Krishnamurthy Viswanathan">KV</abbr>, <abbr title="Mijung Kim">MK</abbr>), pp. 705–708.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-2014-LeisBK0.html">SIGMOD-2014-LeisBK0</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span></dt><dd>Morsel-driven parallelism: a NUMA-aware query evaluation framework for the many-core age (<abbr title="Viktor Leis">VL</abbr>, <abbr title="Peter A. Boncz">PAB</abbr>, <abbr title="Alfons Kemper">AK</abbr>, <abbr title="Thomas Neumann">TN</abbr>), pp. 743–754.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/ifm.png" alt="IFM"/><a href="../IFM-2014-FathabadiSB.html">IFM-2014-FathabadiSB</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Applying an Integrated Modelling Process to Run-time Management of Many-Core Systems (<abbr title="Asieh Salehi Fathabadi">ASF</abbr>, <abbr title="Colin F. Snook">CFS</abbr>, <abbr title="Michael J. Butler">MJB</abbr>), pp. 120–135.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/seke.png" alt="SEKE"/><a href="../SEKE-2014-GrieblerAF.html">SEKE-2014-GrieblerAF</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/usability.html" title="usability">#usability</a></span></dt><dd>Performance and Usability Evaluation of a Pattern-Oriented Parallel Programming Interface for Multi-Core Architectures (<abbr title="Dalvan Griebler">DG</abbr>, <abbr title="Daniel Adornes">DA</abbr>, <abbr title="Luiz Gustavo Fernandes">LGF</abbr>), pp. 25–30.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/qapl.png" alt="QAPL"/><a href="../QAPL-2014-KempfLM.html">QAPL-2014-KempfLM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/formal%20method.html" title="formal method">#formal method</a></span></dt><dd>Formal and Informal Methods for Multi-Core Design Space Exploration (<abbr title="Jean-Francois Kempf">JFK</abbr>, <abbr title="Olivier Lebeltel">OL</abbr>, <abbr title="Oded Maler">OM</abbr>), pp. 78–92.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2014-TsaiC.html">SAC-2014-TsaiC</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span></dt><dd>A thermal-throttling server in 3D multicore chips (<abbr title="Ting-Hao Tsai">THT</abbr>, <abbr title="Ya-Shu Chen">YSC</abbr>), pp. 1425–1430.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2014-EyermanE.html">ASPLOS-2014-EyermanE</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/flexibility.html" title="flexibility">#flexibility</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/smt.html" title="smt">#smt</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>The benefit of SMT in the multi-core era: flexibility towards degrees of thread-level parallelism (<abbr title="Stijn Eyerman">SE</abbr>, <abbr title="Lieven Eeckhout">LE</abbr>), pp. 591–606.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-0001SMAKV.html">DAC-2014-0001SMAKV</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Reinforcement Learning-Based Inter- and Intra-Application Thermal Optimization for Lifetime Improvement of Multicore Systems (<abbr title="Anup Das">AD</abbr>, <abbr title="Rishad A. Shafik">RAS</abbr>, <abbr title="Geoff V. Merrett">GVM</abbr>, <abbr title="Bashir M. Al-Hashimi">BMAH</abbr>, <abbr title="Akash Kumar">AK</abbr>, <abbr title="Bharadwaj Veeravalli">BV</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-ChenPCWMYZC.html">DAC-2014-ChenPCWMYZC</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>DAPs: Dynamic Adjustment and Partial Sampling for Multithreaded/Multicore Simulation (<abbr title="Chien-Chih Chen">CCC</abbr>, <abbr title="Yin-Chi Peng">YCP</abbr>, <abbr title="Cheng-Fen Chen">CFC</abbr>, <abbr title="Wei-Shan Wu">WSW</abbr>, <abbr title="Qinghao Min">QM</abbr>, <abbr title="Pen-Chung Yew">PCY</abbr>, <abbr title="Weihua Zhang">WZ</abbr>, <abbr title="Tien-Fu Chen">TFC</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-FattahPLPT.html">DAC-2014-FattahPLPT</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>SHiFA: System-Level Hierarchy in Run-Time Fault-Aware Management of Many-Core Systems (<abbr title="Mohammad Fattah">MF</abbr>, <abbr title="Maurizio Palesi">MP</abbr>, <abbr title="Pasi Liljeberg">PL</abbr>, <abbr title="Juha Plosila">JP</abbr>, <abbr title="Hannu Tenhunen">HT</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-SlijepcevicKAQC.html">DAC-2014-SlijepcevicKAQC</a> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Time-Analysable Non-Partitioned Shared Caches for Real-Time Multicore Systems (<abbr title="Mladen Slijepcevic">MS</abbr>, <abbr title="Leonidas Kosmidis">LK</abbr>, <abbr title="Jaume Abella">JA</abbr>, <abbr title="Eduardo Quiñones">EQ</abbr>, <abbr title="Francisco J. Cazorla">FJC</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-TsengHPK.html">DAC-2014-TsengHPK</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>User-Centric Energy-Efficient Scheduling on Multi-Core Mobile Devices (<abbr title="Po-Hsien Tseng">PHT</abbr>, <abbr title="Pi-Cheng Hsiu">PCH</abbr>, <abbr title="Chin-Chiang Pan">CCP</abbr>, <abbr title="Tei-Wei Kuo">TWK</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-XueQBYT.html">DAC-2014-XueQBYT</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/platform.html" title="platform">#platform</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Disease Diagnosis-on-a-Chip: Large Scale Networks-on-Chip based Multicore Platform for Protein Folding Analysis (<abbr title="Yuankun Xue">YX</abbr>, <abbr title="Zhiliang Qian">ZQ</abbr>, <abbr title="Paul Bogdan">PB</abbr>, <abbr title="Fan Ye">FY</abbr>, <abbr title="Chi-Ying Tsui">CYT</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-AlhammadP.html">DATE-2014-AlhammadP</a> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Time-predictable execution of multithreaded applications on multicore systems (<abbr title="Ahmed Alhammad">AA</abbr>, <abbr title="Rodolfo Pellizzoni">RP</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-BortolottiBWRB.html">DATE-2014-BortolottiBWRB</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Hybrid memory architecture for voltage scaling in ultra-low power multi-core biomedical processors (<abbr title="Daniele Bortolotti">DB</abbr>, <abbr title="Andrea Bartolini">AB</abbr>, <abbr title="Christian Weis">CW</abbr>, <abbr title="Davide Rossi">DR</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-BraojosDBAA.html">DATE-2014-BraojosDBAA</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Hardware/software approach for code synchronization in low-power multi-core sensor nodes (<abbr title="Ruben Braojos">RB</abbr>, <abbr title="Ahmed Yasir Dogan">AYD</abbr>, <abbr title="Ivan Beretta">IB</abbr>, <abbr title="Giovanni Ansaloni">GA</abbr>, <abbr title="David Atienza">DA</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-CilardoFGM.html">DATE-2014-CilardoFGM</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Joint communication scheduling and interconnect synthesis for FPGA-based many-core systems (<abbr title="Alessandro Cilardo">AC</abbr>, <abbr title="Edoardo Fusella">EF</abbr>, <abbr title="Luca Gallo">LG</abbr>, <abbr title="Antonino Mazzeo">AM</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-DongZ.html">DATE-2014-DongZ</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/stack.html" title="stack">#stack</a></span></dt><dd>Minimizing stack memory for hard real-time applications on multicore platforms (<abbr title="Chuansheng Dong">CD</abbr>, <abbr title="Haibo Zeng">HZ</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-GiannopoulouSHT.html">DATE-2014-GiannopoulouSHT</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Mapping mixed-criticality applications on multi-core architectures (<abbr title="Georgia Giannopoulou">GG</abbr>, <abbr title="Nikolay Stoimenov">NS</abbr>, <abbr title="Pengcheng Huang">PH</abbr>, <abbr title="Lothar Thiele">LT</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-Huang14a.html">DATE-2014-Huang14a</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Leveraging on-chip networks for efficient prediction on multicore coherence (<abbr title="Libo Huang">LH</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-JalleKAQC.html">DATE-2014-JalleKAQC</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Bus designs for time-probabilistic multicore processors (<abbr title="Javier Jalle">JJ</abbr>, <abbr title="Leonidas Kosmidis">LK</abbr>, <abbr title="Jaume Abella">JA</abbr>, <abbr title="Eduardo Quiñones">EQ</abbr>, <abbr title="Francisco J. Cazorla">FJC</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-KangYKBHT.html">DATE-2014-KangYKBHT</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Reliability-aware mapping optimization of multi-core systems with mixed-criticality (<abbr title="Shin-Haeng Kang">SHK</abbr>, <abbr title="Hoeseok Yang">HY</abbr>, <abbr title="Sungchan Kim">SK</abbr>, <abbr title="Iuliana Bacivarov">IB</abbr>, <abbr title="Soonhoi Ha">SH</abbr>, <abbr title="Lothar Thiele">LT</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-KhanSH.html">DATE-2014-KhanSH</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/video.html" title="video">#video</a></span></dt><dd>Software architecture of High Efficiency Video Coding for many-core systems with power-efficient workload balancing (<abbr title="Muhammad Usman Karim Khan">MUKK</abbr>, <abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-LeeWP.html">DATE-2014-LeeWP</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>VRCon: Dynamic reconfiguration of voltage regulators in a multicore platform (<abbr title="Woojoo Lee">WL</abbr>, <abbr title="Yanzhi Wang">YW</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-NoursPB.html">DATE-2014-NoursPB</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A dynamic computation method for fast and accurate performance evaluation of multi-core architectures (<abbr title="Sebastien Le Nours">SLN</abbr>, <abbr title="Adam Postula">AP</abbr>, <abbr title="Neil W. Bergmann">NWB</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-OdendahlGLARVH.html">DATE-2014-OdendahlGLARVH</a> </dt><dd>Optimized buffer allocation in multicore platforms (<abbr title="Maximilian Odendahl">MO</abbr>, <abbr title="Andres Goens">AG</abbr>, <abbr title="Rainer Leupers">RL</abbr>, <abbr title="Gerd Ascheid">GA</abbr>, <abbr title="Benjamin Ries">BR</abbr>, <abbr title="Berthold Vöcking">BV</abbr>, <abbr title="Tomas Henriksson">TH</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-SanderSDBBBMKALHRHH.html">DATE-2014-SanderSDBBBMKALHRHH</a> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>Hardware virtualization support for shared resources in mixed-criticality multicore systems (<abbr title="Oliver Sander">OS</abbr>, <abbr title="Timo Sandmann">TS</abbr>, <abbr title="Viet Vu Duy">VVD</abbr>, <abbr title="Steffen Bähr">SB</abbr>, <abbr title="Falco Bapp">FB</abbr>, <abbr title="Jürgen Becker">JB</abbr>, <abbr title="Hans-Ulrich Michel">HUM</abbr>, <abbr title="Dirk Kaule">DK</abbr>, <abbr title="Daniel Adam">DA</abbr>, <abbr title="Enno Lübbers">EL</abbr>, <abbr title="Jürgen Hairbucher">JH</abbr>, <abbr title="Andre Richter">AR</abbr>, <abbr title="Christian Herber">CH</abbr>, <abbr title="Andreas Herkersdorf">AH</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-SilvanoPXS.html">DATE-2014-SilvanoPXS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Voltage island management in near threshold manycore architectures to mitigate dark silicon (<abbr title="Cristina Silvano">CS</abbr>, <abbr title="Gianluca Palermo">GP</abbr>, <abbr title="Sotirios Xydis">SX</abbr>, <abbr title="Ioannis S. Stamelakos">ISS</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-WangXWCWW.html">DATE-2014-WangXWCWW</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Characterizing power delivery systems with on/off-chip voltage regulators for many-core processors (<abbr title="Xuan Wang">XW</abbr>, <abbr title="Jiang Xu">JX</abbr>, <abbr title="Zhe Wang">ZW</abbr>, <abbr title="Kevin J. Chen">KJC</abbr>, <abbr title="Xiaowen Wu">XW</abbr>, <abbr title="Zhehui Wang">ZW</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-WangZMYJDP.html">DATE-2014-WangZMYJDP</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span></dt><dd>Adaptive power allocation for many-core systems inspired from multiagent auction model (<abbr title="Xiaohang Wang">XW</abbr>, <abbr title="Baoxin Zhao">BZ</abbr>, <abbr title="Terrence S. T. Mak">TSTM</abbr>, <abbr title="Mei Yang">MY</abbr>, <abbr title="Yingtao Jiang">YJ</abbr>, <abbr title="Masoud Daneshtalab">MD</abbr>, <abbr title="Maurizio Palesi">MP</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-WuWDHYY.html">DATE-2014-WuWDHYY</a> <span class="tag"><a href="../tag/in%20memory.html" title="in memory">#in memory</a></span> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>A thermal resilient integration of many-core microprocessors and main memory by 2.5D TSI I/Os (<abbr title="Sih-Sian Wu">SSW</abbr>, <abbr title="Kanwen Wang">KW</abbr>, <abbr title="Sai Manoj Pudukotai Dinakarrao">SMPD</abbr>, <abbr title="Tsung-Yi Ho">TYH</abbr>, <abbr title="Mingbin Yu">MY</abbr>, <abbr title="Hao Yu">HY</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-YasinSE.html">DATE-2014-YasinSE</a> <span class="tag"><a href="../tag/polynomial.html" title="polynomial">#polynomial</a></span></dt><dd>Unified, ultra compact, quadratic power proxies for multi-core processors (<abbr title="Muhammad Yasin">MY</abbr>, <abbr title="Anas Shahrour">AS</abbr>, <abbr title="Ibrahim Abe M. Elfadel">IAME</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-ZhangAJC.html">DATE-2014-ZhangAJC</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Thermal management of manycore systems with silicon-photonic networks (<abbr title="Tiansheng Zhang">TZ</abbr>, <abbr title="José L. Abellán">JLA</abbr>, <abbr title="Ajay Joshi">AJ</abbr>, <abbr title="Ayse Kivilcim Coskun">AKC</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2014-DemetriadesC.html">HPCA-2014-DemetriadesC</a> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Stash directory: A scalable directory for many-core coherence (<abbr title="Socrates Demetriades">SD</abbr>, <abbr title="Sangyeun Cho">SC</abbr>), pp. 177–188.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2014-LoK.html">HPCA-2014-LoK</a> </dt><dd>Dynamic management of TurboMode in modern multi-core chips (<abbr title="David Lo">DL</abbr>, <abbr title="Christos Kozyrakis">CK</abbr>), pp. 603–613.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-2014-El-HelwHB.html">HPDC-2014-El-HelwHB</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Glasswing: accelerating mapreduce on multi-core and many-core clusters (<abbr title="Ismail El-Helw">IEH</abbr>, <abbr title="Rutger F. H. Hofman">RFHH</abbr>, <abbr title="Henri E. Bal">HEB</abbr>), pp. 295–298.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-2014-RezaeiCLCM.html">HPDC-2014-RezaeiCLCM</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Snapify: capturing snapshots of offload applications on xeon phi manycore processors (<abbr title="Arash Rezaei">AR</abbr>, <abbr title="Giuseppe Coviello">GC</abbr>, <abbr title="Cheng-Hong Li">CHL</abbr>, <abbr title="Srimat T. Chakradhar">STC</abbr>, <abbr title="Frank Müller">FM</abbr>), pp. 1–12.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-2014-TangMEL0G.html">HPDC-2014-TangMEL0G</a> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Data filtering for scalable high-dimensional k-NN search on multicore systems (<abbr title="Xiaoxin Tang">XT</abbr>, <abbr title="Steven Mills">SM</abbr>, <abbr title="David M. Eyers">DME</abbr>, <abbr title="Kai-Cheung Leung">KCL</abbr>, <abbr title="Zhiyi Huang">ZH</abbr>, <abbr title="Minyi Guo">MG</abbr>), pp. 305–310.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2014-BebelisFG.html">LCTES-2014-BebelisFG</a> <span class="tag"><a href="../tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/parametricity.html" title="parametricity">#parametricity</a></span> <span class="tag"><a href="../tag/platform.html" title="platform">#platform</a></span></dt><dd>A framework to schedule parametric dataflow applications on many-core platforms (<abbr title="Vagelis Bebelis">VB</abbr>, <abbr title="Pascal Fradet">PF</abbr>, <abbr title="Alain Girault">AG</abbr>), pp. 125–134.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/osdi.png" alt="OSDI"/><a href="../OSDI-2014-MullerAAC.html">OSDI-2014-MullerAAC</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Pydron: Semi-Automatic Parallelization for Multi-Core and the Cloud (<abbr title="Stefan C. Müller">SCM</abbr>, <abbr title="Gustavo Alonso">GA</abbr>, <abbr title="Adam Amara">AA</abbr>, <abbr title="André Csillaghy">AC</abbr>), pp. 645–659.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/osdi.png" alt="OSDI"/><a href="../OSDI-2014-ZhengTKL.html">OSDI-2014-ZhengTKL</a> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast Databases with Fast Durability and Recovery Through Multicore Parallelism (<abbr title="Wenting Zheng">WZ</abbr>, <abbr title="Stephen Tu">ST</abbr>, <abbr title="Eddie Kohler">EK</abbr>, <abbr title="Barbara Liskov">BL</abbr>), pp. 465–477.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2014-AnwarDERPT.html">PDP-2014-AnwarDERPT</a> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span></dt><dd>Integration of AES on Heterogeneous Many-Core System (<abbr title="Hassan Anwar">HA</abbr>, <abbr title="Masoud Daneshtalab">MD</abbr>, <abbr title="Masoumeh Ebrahimi">ME</abbr>, <abbr title="Marco Ramírez">MR</abbr>, <abbr title="Juha Plosila">JP</abbr>, <abbr title="Hannu Tenhunen">HT</abbr>), pp. 424–427.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2014-BakkerTP.html">PDP-2014-BakkerTP</a> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Emulating Asymmetric MPSoCs on the Intel SCC Many-Core Processor (<abbr title="Roy Bakker">RB</abbr>, <abbr title="Michiel W. van Tol">MWvT</abbr>, <abbr title="Andy D. Pimentel">ADP</abbr>), pp. 520–527.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2014-BuonoMMV.html">PDP-2014-BuonoMMV</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/message%20passing.html" title="message passing">#message passing</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Optimizing Message-Passing on Multicore Architectures Using Hardware Multi-threading (<abbr title="Daniele Buono">DB</abbr>, <abbr title="Tiziano De Matteis">TDM</abbr>, <abbr title="Gabriele Mencagli">GM</abbr>, <abbr title="Marco Vanneschi">MV</abbr>), pp. 262–270.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2014-FattahRXKLPT.html">PDP-2014-FattahRXKLPT</a> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Mixed-Criticality Run-Time Task Mapping for NoC-Based Many-Core Systems (<abbr title="Mohammad Fattah">MF</abbr>, <abbr title="Amir-Mohammad Rahmani">AMR</abbr>, <abbr title="Thomas Canhao Xu">TCX</abbr>, <abbr title="Anil Kanduri">AK</abbr>, <abbr title="Pasi Liljeberg">PL</abbr>, <abbr title="Juha Plosila">JP</abbr>, <abbr title="Hannu Tenhunen">HT</abbr>), pp. 458–465.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2014-KumarL.html">PDP-2014-KumarL</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span></dt><dd>Latency Analysis of Network-on-Chip Based Many-Core Processors (<abbr title="Sunil Kumar">SK</abbr>, <abbr title="Giuseppe Lipari">GL</abbr>), pp. 432–439.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2014-ManciniMMMT.html">PDP-2014-ManciniMMMT</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>System Level Formal Verification via Distributed Multi-core Hardware in the Loop Simulation (<abbr title="Toni Mancini">TM</abbr>, <abbr title="Federico Mari">FM</abbr>, <abbr title="Annalisa Massini">AM</abbr>, <abbr title="Igor Melatti">IM</abbr>, <abbr title="Enrico Tronci">ET</abbr>), pp. 734–742.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2014-TcarenkoFLPT.html">PDP-2014-TcarenkoFLPT</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Multi Rectangle Modeling Approach for Application Mapping on a Many-Core System (<abbr title="Igor Tcarenko">IT</abbr>, <abbr title="Mohammad Fattah">MF</abbr>, <abbr title="Pasi Liljeberg">PL</abbr>, <abbr title="Juha Plosila">JP</abbr>, <abbr title="Hannu Tenhunen">HT</abbr>), pp. 452–457.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2014-UddinPJ.html">PDP-2014-UddinPJ</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Analytical-Based High-Level Simulation of the Microthreaded Many-Core Architectures (<abbr title="M. Irfan Uddin">MIU</abbr>, <abbr title="Raphael Poss">RP</abbr>, <abbr title="Chris R. Jesshope">CRJ</abbr>), pp. 344–351.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2014-LuoLHKP.html">PPoPP-2014-LuoLHKP</a> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Initial study of multi-endpoint runtime for MPI+OpenMP hybrid programming model on multi-core systems (<abbr title="Miao Luo">ML</abbr>, <abbr title="Xiaoyi Lu">XL</abbr>, <abbr title="Khaled Hamidouche">KH</abbr>, <abbr title="Krishna Chaitanya Kandalla">KCK</abbr>, <abbr title="Dhabaleswar K. Panda">DKP</abbr>), pp. 395–396.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2014-MaAC.html">PPoPP-2014-MaAC</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Theoretical analysis of classic algorithms on highly-threaded many-core GPUs (<abbr title="Lin Ma">LM</abbr>, <abbr title="Kunal Agrawal">KA</abbr>, <abbr title="Roger D. Chamberlain">RDC</abbr>), pp. 391–392.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/tacas.png" alt="TACAS"/><a href="../TACAS-2014-WijsB.html">TACAS-2014-WijsB</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/on%20the%20fly.html" title="on the fly">#on the fly</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>GPUexplore: Many-Core On-the-Fly State Space Exploration Using GPUs (<abbr title="Anton Wijs">AW</abbr>, <abbr title="Dragan Bošnački">DB</abbr>), pp. 233–247.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2014-BalkesenATO13.html">VLDB-2014-BalkesenATO13</a> <span class="tag"><a href="../tag/in%20memory.html" title="in memory">#in memory</a></span> <span class="tag"><a href="../tag/revisited.html" title="revisited">#revisited</a></span></dt><dd>Multi-Core, Main-Memory Joins: Sort vs. Hash Revisited (<abbr title="Cagri Balkesen">CB</abbr>, <abbr title="Gustavo Alonso">GA</abbr>, <abbr title="Jens Teubner">JT</abbr>, <abbr title="M. Tamer Özsu">MTÖ</abbr>), pp. 85–96.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/haskell.png" alt="Haskell"/><a href="../Haskell-2013-VoellmyWHY.html">Haskell-2013-VoellmyWHY</a> <span class="tag"><a href="../tag/haskell.html" title="haskell">#haskell</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Mio: a high-performance multicore io manager for GHC (<abbr title="Andreas Voellmy">AV</abbr>, <abbr title="Junchang Wang">JW</abbr>, <abbr title="Paul Hudak">PH</abbr>, <abbr title="Kazuhiko Yamamoto">KY</abbr>), pp. 129–140.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-AMTE-2013-HermannCW.html">HCI-AMTE-2013-HermannCW</a> <span class="tag"><a href="../tag/human-computer.html" title="human-computer">#human-computer</a></span> <span class="tag"><a href="../tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/platform.html" title="platform">#platform</a></span></dt><dd>Parallel Rendering of Human-Computer Interaction Industrial Applications on Multi-/Many-Core Platforms (<abbr title="Sven Hermann">SH</abbr>, <abbr title="Arquimedes Canedo">AC</abbr>, <abbr title="Lingyun (Max) Wang">L(W</abbr>), pp. 350–360.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/ecoop.png" alt="ECOOP"/><a href="../ECOOP-2013-GruberB.html">ECOOP-2013-GruberB</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span></dt><dd>Ownership-Based Isolation for Concurrent Actors on Multi-core Machines (<abbr title="Olivier Gruber">OG</abbr>, <abbr title="Fabienne Boyer">FB</abbr>), pp. 281–301.</dd> <div class="pagevis" style="width:20px"></div>
<dt><img src="../stuff/oopsla.png" alt="OOPSLA"/><a href="../OOPSLA-2013-ClebschD.html">OOPSLA-2013-ClebschD</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/garbage%20collection.html" title="garbage collection">#garbage collection</a></span></dt><dd>Fully concurrent garbage collection of actors on many-core machines (<abbr title="Sylvan Clebsch">SC</abbr>, <abbr title="Sophia Drossopoulou">SD</abbr>), pp. 553–570.</dd> <div class="pagevis" style="width:17px"></div>
<dt><img src="../stuff/adaeurope.png" alt="AdaEurope"/><a href="../AdaEurope-2013-KampenhoutH.html">AdaEurope-2013-KampenhoutH</a> <span class="tag"><a href="../tag/deployment.html" title="deployment">#deployment</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Model-Based Deployment of Mission-Critical Spacecraft Applications on Multicore Processors (<abbr title="J. Reinier van Kampenhout">JRvK</abbr>, <abbr title="Robert Hilbrich">RH</abbr>), pp. 35–50.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/hilt.png" alt="HILT"/><a href="../HILT-2013-MichellMP.html">HILT-2013-MichellMP</a> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Real-time programming on accelerator many-core processors (<abbr title="Stephen Michell">SM</abbr>, <abbr title="Brad Moore">BM</abbr>, <abbr title="Luís Miguel Pinho">LMP</abbr>), pp. 23–36.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2013-AzarianCWB.html">SAC-2013-AzarianCWB</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>An FPGA-based multi-core approach for pipelining computing stages (<abbr title="Ali Azarian">AA</abbr>, <abbr title="João M. P. Cardoso">JMPC</abbr>, <abbr title="Stephan Werner">SW</abbr>, <abbr title="Jürgen Becker">JB</abbr>), pp. 1533–1540.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2013-BusseSDMR.html">SAC-2013-BusseSDMR</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Analyzing resource interdependencies in multi-core architectures to improve scheduling decisions (<abbr title="Anselm Busse">AB</abbr>, <abbr title="Jan Hendrik Schönherr">JHS</abbr>, <abbr title="Matthias Diener">MD</abbr>, <abbr title="Gero Mühl">GM</abbr>, <abbr title="Jan Richling">JR</abbr>), pp. 1595–1602.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2013-FanTCS.html">SAC-2013-FanTCS</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Energy-aware real-time task synchronization in multi-core embedded systems (<abbr title="Lin-Fong Fan">LFF</abbr>, <abbr title="Ting-Hao Tsai">THT</abbr>, <abbr title="Ya-Shu Chen">YSC</abbr>, <abbr title="Shian-Shing Shyu">SSS</abbr>), pp. 1493–1498.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2013-ImJLL.html">SAC-2013-ImJLL</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/operating%20system.html" title="operating system">#operating system</a></span></dt><dd>A dynamically reconfigurable operating system for manycore systems (<abbr title="Chaeseok Im">CI</abbr>, <abbr title="Minkyu Jeong">MJ</abbr>, <abbr title="Jaedon Lee">JL</abbr>, <abbr title="Seungwon Lee">SL</abbr>), pp. 1622–1627.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2013-ShihL.html">SAC-2013-ShihL</a> <span class="tag"><a href="../tag/kernel.html" title="kernel">#kernel</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>nuKernel: MicroKernel for multi-core DSP SoCs with load sharing and priority interrupts (<abbr title="Chi-Sheng Shih">CSS</abbr>, <abbr title="Hsin-Yu Lai">HYL</abbr>), pp. 1525–1532.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2013-ParkBCLN.html">ASPLOS-2013-ParkBCLN</a> <span class="tag"><a href="../tag/harmful.html" title="harmful">#harmful</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Regularities considered harmful: forcing randomness to memory accesses to reduce row buffer conflicts for multi-core, multi-bank systems (<abbr title="Heekwon Park">HP</abbr>, <abbr title="Seungjae Baek">SB</abbr>, <abbr title="Jongmoo Choi">JC</abbr>, <abbr title="Donghee Lee">DL</abbr>, <abbr title="Sam H. Noh">SHN</abbr>), pp. 181–192.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2013-ShenSDZC.html">ASPLOS-2013-ShenSDZC</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/fine-grained.html" title="fine-grained">#fine-grained</a></span></dt><dd>Power containers: an OS facility for fine-grained power and energy management on multicore servers (<abbr title="Kai Shen">KS</abbr>, <abbr title="Arrvindh Shriraman">AS</abbr>, <abbr title="Sandhya Dwarkadas">SD</abbr>, <abbr title="Xiao Zhang">XZ</abbr>, <abbr title="Zhuan Chen">ZC</abbr>), pp. 65–76.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2013-ViennotNN.html">ASPLOS-2013-ViennotNN</a> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Transparent mutable replay for multicore debugging and patch validation (<abbr title="Nicolas Viennot">NV</abbr>, <abbr title="Siddharth Nair">SN</abbr>, <abbr title="Jason Nieh">JN</abbr>), pp. 127–138.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-AnagnostopoulosTBS.html">DAC-2013-AnagnostopoulosTBS</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/platform.html" title="platform">#platform</a></span> <span class="tag"><a href="../tag/resource%20management.html" title="resource management">#resource management</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Distributed run-time resource management for malleable applications on many-core platforms (<abbr title="Iraklis Anagnostopoulos">IA</abbr>, <abbr title="Vasileios Tsoutsouras">VT</abbr>, <abbr title="Alexandros Bartzas">AB</abbr>, <abbr title="Dimitrios Soudris">DS</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-AncajasCR.html">DAC-2013-AncajasCR</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>DMR3D: dynamic memory relocation in 3D multicore systems (<abbr title="Dean Michael Ancajas">DMA</abbr>, <abbr title="Koushik Chakraborty">KC</abbr>, <abbr title="Sanghamitra Roy">SR</abbr>), p. 9.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-ChenXKGHKOA.html">DAC-2013-ChenXKGHKOA</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Dynamic voltage and frequency scaling for shared resources in multicore processor designs (<abbr title="Xi Chen">XC</abbr>, <abbr title="Zheng Xu">ZX</abbr>, <abbr title="Hyungjun Kim">HK</abbr>, <abbr title="Paul V. Gratz">PVG</abbr>, <abbr title="Jiang Hu">JH</abbr>, <abbr title="Michael Kishinevsky">MK</abbr>, <abbr title="Ümit Y. Ogras">ÜYO</abbr>, <abbr title="Raid Zuhair Ayoub">RZA</abbr>), p. 7.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-FattahDLP.html">DAC-2013-FattahDLP</a> <span class="tag"><a href="../tag/agile.html" title="agile">#agile</a></span></dt><dd>Smart hill climbing for agile dynamic mapping in many-core systems (<abbr title="Mohammad Fattah">MF</abbr>, <abbr title="Masoud Daneshtalab">MD</abbr>, <abbr title="Pasi Liljeberg">PL</abbr>, <abbr title="Juha Plosila">JP</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-MercatiBPRB.html">DAC-2013-MercatiBPRB</a> <span class="tag"><a href="../tag/reliability.html" title="reliability">#reliability</a></span> <span class="tag"><a href="../tag/user%20interface.html" title="user interface">#user interface</a></span></dt><dd>Workload and user experience-aware dynamic reliability management in multicore processors (<abbr title="Pietro Mercati">PM</abbr>, <abbr title="Andrea Bartolini">AB</abbr>, <abbr title="Francesco Paterna">FP</abbr>, <abbr title="Tajana Simunic Rosing">TSR</abbr>, <abbr title="Luca Benini">LB</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-MuthukaruppanPVMV.html">DAC-2013-MuthukaruppanPVMV</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Hierarchical power management for asymmetric multi-core in dark silicon era (<abbr title="Thannirmalai Somu Muthukaruppan">TSM</abbr>, <abbr title="Mihai Pricopi">MP</abbr>, <abbr title="Vanchinathan Venkataramani">VV</abbr>, <abbr title="Tulika Mitra">TM</abbr>, <abbr title="Sanjay Vishin">SV</abbr>), p. 9.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-SinghSKH.html">DAC-2013-SinghSKH</a> <span class="tag"><a href="../tag/overview.html" title="overview">#overview</a></span> <span class="tag"><a href="../tag/roadmap.html" title="roadmap">#roadmap</a></span></dt><dd>Mapping on multi/many-core systems: survey of current and emerging trends (<abbr title="Amit Kumar Singh">AKS</abbr>, <abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Akash Kumar">AK</abbr>, <abbr title="Jörg Henkel">JH</abbr>), p. 10.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-TajikHD.html">DAC-2013-TajikHD</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>VAWOM: temperature and process variation aware wearout management in 3D multicore architecture (<abbr title="Hossein Tajik">HT</abbr>, <abbr title="Houman Homayoun">HH</abbr>, <abbr title="Nikil Dutt">ND</abbr>), p. 8.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-AmpaduZS.html">DATE-2013-AmpaduZS</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span></dt><dd>Breaking the energy barrier in fault-tolerant caches for multicore systems (<abbr title="Paul Ampadu">PA</abbr>, <abbr title="Meilin Zhang">MZ</abbr>, <abbr title="Vladimir Stojanovic">VS</abbr>), pp. 731–736.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-BaiS.html">DATE-2013-BaiS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/data%20transformation.html" title="data transformation">#data transformation</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Automatic and efficient heap data management for limited local memory multicore architectures (<abbr title="Ke Bai">KB</abbr>, <abbr title="Aviral Shrivastava">AS</abbr>), pp. 593–598.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ChantemYHD.html">DATE-2013-ChantemYHD</a> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span> <span class="tag"><a href="../tag/reliability.html" title="reliability">#reliability</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Enhancing multicore reliability through wear compensation in online assignment and scheduling (<abbr title="Thidapat Chantem">TC</abbr>, <abbr title="Xiang Yun">XY</abbr>, <abbr title="Xiaobo Sharon Hu">XSH</abbr>, <abbr title="Robert P. Dick">RPD</abbr>), pp. 1373–1378.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-CoppolaFGK.html">DATE-2013-CoppolaFGK</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>From embedded multi-core SoCs to scale-out processors (<abbr title="Marcello Coppola">MC</abbr>, <abbr title="Babak Falsafi">BF</abbr>, <abbr title="John Goodacre">JG</abbr>, <abbr title="George Kornaros">GK</abbr>), pp. 947–951.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-DaneshtalabEPT.html">DATE-2013-DaneshtalabEPT</a> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>CARS: congestion-aware request scheduler for network interfaces in NoC-based manycore systems (<abbr title="Masoud Daneshtalab">MD</abbr>, <abbr title="Masoumeh Ebrahimi">ME</abbr>, <abbr title="Juha Plosila">JP</abbr>, <abbr title="Hannu Tenhunen">HT</abbr>), pp. 1048–1051.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-DasKV13a.html">DATE-2013-DasKV13a</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/migration.html" title="migration">#migration</a></span></dt><dd>Communication and migration energy aware design space exploration for multicore systems with intermittent faults (<abbr title="Anup Das">AD</abbr>, <abbr title="Akash Kumar">AK</abbr>, <abbr title="Bharadwaj Veeravalli">BV</abbr>), pp. 1631–1636.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ElbayoumiHE.html">DATE-2013-ElbayoumiHE</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="../tag/platform.html" title="platform">#platform</a></span></dt><dd>A novel concurrent cache-friendly binary decision diagram construction for multi-core platforms (<abbr title="Mahmoud Elbayoumi">ME</abbr>, <abbr title="Michael S. Hsiao">MSH</abbr>, <abbr title="Mustafa Y. ElNainay">MYE</abbr>), pp. 1427–1430.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ElfadelMA.html">DATE-2013-ElfadelMA</a> <span class="tag"><a href="../tag/formal%20method.html" title="formal method">#formal method</a></span> <span class="tag"><a href="../tag/industrial.html" title="industrial">#industrial</a></span></dt><dd>Closed-loop control for power and thermal management in multi-core processors: formal methods and industrial practice (<abbr title="Ibrahim M. Elfadel">IME</abbr>, <abbr title="Radu Marculescu">RM</abbr>, <abbr title="David Atienza">DA</abbr>), pp. 1879–1881.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-GhiribaldiBN.html">DATE-2013-GhiribaldiBN</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span></dt><dd>A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems (<abbr title="Alberto Ghiribaldi">AG</abbr>, <abbr title="Davide Bertozzi">DB</abbr>, <abbr title="Steven M. Nowick">SMN</abbr>), pp. 332–337.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-JahnH.html">DATE-2013-JahnH</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>Pipelets: self-organizing software pipelines for many-core architectures (<abbr title="Janmartin Jahn">JJ</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 1516–1521.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-KimYIBS.html">DATE-2013-KimYIBS</a> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Optimized scheduling of multi-IMA partitions with exclusive region for synchronized real-time multi-core systems (<abbr title="Jung-Eun Kim">JEK</abbr>, <abbr title="Man-Ki Yoon">MKY</abbr>, <abbr title="Sungjin Im">SI</abbr>, <abbr title="Richard M. Bradford">RMB</abbr>, <abbr title="Lui Sha">LS</abbr>), pp. 970–975.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-KodakaTSYKTXSUTMM.html">DATE-2013-KodakaTSYKTXSUTMM</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>A near-future prediction method for low power consumption on a many-core processor (<abbr title="Takeshi Kodaka">TK</abbr>, <abbr title="Akira Takeda">AT</abbr>, <abbr title="Shunsuke Sasaki">SS</abbr>, <abbr title="Akira Yokosawa">AY</abbr>, <abbr title="Toshiki Kizu">TK</abbr>, <abbr title="Takahiro Tokuyoshi">TT</abbr>, <abbr title="Hui Xu">HX</abbr>, <abbr title="Toru Sano">TS</abbr>, <abbr title="Hiroyuki Usui">HU</abbr>, <abbr title="Jun Tanabe">JT</abbr>, <abbr title="Takashi Miyamori">TM</abbr>, <abbr title="Nobu Matsumoto">NM</abbr>), pp. 1058–1059.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-MittalBKDKP.html">DATE-2013-MittalBKDKP</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Towards adaptive test of multi-core RF SoCs (<abbr title="Rajesh Mittal">RM</abbr>, <abbr title="Lakshmanan Balasubramanian">LB</abbr>, <abbr title="Y. B. Chethan Kumar">YBCK</abbr>, <abbr title="V. R. Devanathan">VRD</abbr>, <abbr title="Mudasir Kawoosa">MK</abbr>, <abbr title="Rubin A. Parekhji">RAP</abbr>), pp. 743–748.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-MiyamoriXKUST.html">DATE-2013-MiyamoriXKUST</a> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Development of low power many-core SoC for multimedia applications (<abbr title="Takashi Miyamori">TM</abbr>, <abbr title="Hui Xu">HX</abbr>, <abbr title="Takeshi Kodaka">TK</abbr>, <abbr title="Hiroyuki Usui">HU</abbr>, <abbr title="Toru Sano">TS</abbr>, <abbr title="Jun Tanabe">JT</abbr>), pp. 773–777.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-MushtaqAB.html">DATE-2013-MushtaqAB</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/platform.html" title="platform">#platform</a></span></dt><dd>Efficient software-based fault tolerance approach on multicore platforms (<abbr title="Hamid Mushtaq">HM</abbr>, <abbr title="Zaid Al-Ars">ZAA</abbr>, <abbr title="Koen Bertels">KB</abbr>), pp. 921–926.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-NegreanKE.html">DATE-2013-NegreanKE</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Timing analysis of multi-mode applications on AUTOSAR conform multi-core systems (<abbr title="Mircea Negrean">MN</abbr>, <abbr title="Sebastian Klawitter">SK</abbr>, <abbr title="Rolf Ernst">RE</abbr>), pp. 302–307.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-OjailDLG.html">DATE-2013-OjailDLG</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/lightweight.html" title="lightweight">#lightweight</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>ARTM: a lightweight fork-join framework for many-core embedded systems (<abbr title="Maroun Ojail">MO</abbr>, <abbr title="Raphaël David">RD</abbr>, <abbr title="Yves Lhuillier">YL</abbr>, <abbr title="Alexandre Guerre">AG</abbr>), pp. 1510–1515.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-PaoneVZSMHL.html">DATE-2013-PaoneVZSMHL</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/platform.html" title="platform">#platform</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Improving simulation speed and accuracy for many-core embedded platforms with ensemble models (<abbr title="Edoardo Paone">EP</abbr>, <abbr title="N. Vahabi">NV</abbr>, <abbr title="Vittorio Zaccaria">VZ</abbr>, <abbr title="Cristina Silvano">CS</abbr>, <abbr title="Diego Melpignano">DM</abbr>, <abbr title="Germain Haugou">GH</abbr>, <abbr title="Thierry Lepley">TL</abbr>), pp. 671–676.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-RaminiGBB.html">DATE-2013-RaminiGBB</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis (<abbr title="Luca Ramini">LR</abbr>, <abbr title="Paolo Grani">PG</abbr>, <abbr title="Sandro Bartolini">SB</abbr>, <abbr title="Davide Bertozzi">DB</abbr>), pp. 1589–1594.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-SabooriA.html">DATE-2013-SabooriA</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/prototype.html" title="prototype">#prototype</a></span></dt><dd>Hybrid prototyping of multicore embedded systems (<abbr title="Ehsan Saboori">ES</abbr>, <abbr title="Samar Abdi">SA</abbr>), pp. 1627–1630.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ShafiqueVH.html">DATE-2013-ShafiqueVH</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>Self-adaptive hybrid dynamic power management for many-core systems (<abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Benjamin Vogel">BV</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 51–56.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ThabetLAPD.html">DATE-2013-ThabetLAPD</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/flexibility.html" title="flexibility">#flexibility</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An efficient and flexible hardware support for accelerating synchronization operations on the STHORM many-core architecture (<abbr title="Farhat Thabet">FT</abbr>, <abbr title="Yves Lhuillier">YL</abbr>, <abbr title="Caaliph Andriamisaina">CA</abbr>, <abbr title="Jean-Marc Philippe">JMP</abbr>, <abbr title="Raphaël David">RD</abbr>), pp. 531–534.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-WangYWZ.html">DATE-2013-WangYWZ</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>3D reconfigurable power switch network for demand-supply matching between multi-output power converters and many-core microprocessors (<abbr title="Kanwen Wang">KW</abbr>, <abbr title="Hao Yu">HY</abbr>, <abbr title="Benfei Wang">BW</abbr>, <abbr title="Chun Zhang">CZ</abbr>), pp. 1643–1648.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-WettinMPSG.html">DATE-2013-WettinMPSG</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span></dt><dd>Energy-efficient multicore chip design through cross-layer approach (<abbr title="Paul Wettin">PW</abbr>, <abbr title="Jacob Murray">JM</abbr>, <abbr title="Partha Pratim Pande">PPP</abbr>, <abbr title="Behrooz Shirazi">BS</abbr>, <abbr title="Amlan Ganguly">AG</abbr>), pp. 725–730.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-WildermannZT.html">DATE-2013-WildermannZT</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/game%20studies.html" title="game studies">#game studies</a></span></dt><dd>Game-theoretic analysis of decentralized core allocation schemes on many-core systems (<abbr title="Stefan Wildermann">SW</abbr>, <abbr title="Tobias Ziermann">TZ</abbr>, <abbr title="Jürgen Teich">JT</abbr>), pp. 1498–1503.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-YuZHWLT.html">DATE-2013-YuZHWLT</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A critical-section-level timing synchronization approach for deterministic multi-core instruction set simulations (<abbr title="Fan-Wei Yu">FWY</abbr>, <abbr title="Bo-Han Zeng">BHZ</abbr>, <abbr title="Yu-Hung Huang">YHH</abbr>, <abbr title="Hsin-I. Wu">HIW</abbr>, <abbr title="Che-Rung Lee">CRL</abbr>, <abbr title="Ren-Song Tsay">RST</abbr>), pp. 643–648.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ZhangCBACL.html">DATE-2013-ZhangCBACL</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>3D-MMC: a modular 3D multi-core architecture with efficient resource pooling (<abbr title="Tiansheng Zhang">TZ</abbr>, <abbr title="Alessandro Cevrero">AC</abbr>, <abbr title="Giulia Beanato">GB</abbr>, <abbr title="Panagiotis Athanasopoulos">PA</abbr>, <abbr title="Ayse Kivilcim Coskun">AKC</abbr>, <abbr title="Yusuf Leblebici">YL</abbr>), pp. 1241–1246.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ZhaoLBT.html">DATE-2013-ZhaoLBT</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Run-time probabilistic detection of miscalibrated thermal sensors in many-core systems (<abbr title="Jia Zhao">JZ</abbr>, <abbr title="Shiting (Justin) Lu">S(L</abbr>, <abbr title="Wayne Burleson">WB</abbr>, <abbr title="Russell Tessier">RT</abbr>), pp. 1395–1398.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2013-ArdestaniR.html">HPCA-2013-ArdestaniR</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>ESESC: A fast multicore simulator using Time-Based Sampling (<abbr title="Ehsan K. Ardestani">EKA</abbr>, <abbr title="Jose Renau">JR</abbr>), pp. 448–459.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2013-DasAMKA.html">HPCA-2013-DasAMKA</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/policy.html" title="policy">#policy</a></span></dt><dd>Application-to-core mapping policies to reduce memory system interference in multi-core systems (<abbr title="Reetuparna Das">RD</abbr>, <abbr title="Rachata Ausavarungnirun">RA</abbr>, <abbr title="Onur Mutlu">OM</abbr>, <abbr title="Akhilesh Kumar">AK</abbr>, <abbr title="Mani Azimi">MA</abbr>), pp. 107–118.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2013-KhanAWKJ.html">HPCA-2013-KhanAWKJ</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Improving multi-core performance using mixed-cell cache architecture (<abbr title="Samira Manabi Khan">SMK</abbr>, <abbr title="Alaa R. Alameldeen">ARA</abbr>, <abbr title="Chris Wilkerson">CW</abbr>, <abbr title="Jaydeep Kulkarni">JK</abbr>, <abbr title="Daniel A. Jiménez">DAJ</abbr>), pp. 119–130.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2013-RaoWZX.html">HPCA-2013-RaoWZX</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/virtual%20machine.html" title="virtual machine">#virtual machine</a></span></dt><dd>Optimizing virtual machine scheduling in NUMA multicore systems (<abbr title="Jia Rao">JR</abbr>, <abbr title="Kun Wang">KW</abbr>, <abbr title="Xiaobo Zhou">XZ</abbr>, <abbr title="Cheng-Zhong Xu">CZX</abbr>), pp. 306–317.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2013-RobatmiliLEGSPBK.html">HPCA-2013-RobatmiliLEGSPBK</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/how.html" title="how">#how</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>How to implement effective prediction and forwarding for fusable dynamic multicore architectures (<abbr title="Behnam Robatmili">BR</abbr>, <abbr title="Dong Li">DL</abbr>, <abbr title="Hadi Esmaeilzadeh">HE</abbr>, <abbr title="Madhu Saravana Sibi Govindan">MSSG</abbr>, <abbr title="Aaron Smith">AS</abbr>, <abbr title="Andrew Putnam">AP</abbr>, <abbr title="Doug Burger">DB</abbr>, <abbr title="Stephen W. Keckler">SWK</abbr>), pp. 460–471.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-2013-GillLHNGL.html">HPDC-2013-GillLHNGL</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/declarative.html" title="declarative">#declarative</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/platform.html" title="platform">#platform</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Scalanytics: a declarative multi-core platform for scalable composable traffic analytics (<abbr title="Harjot Gill">HG</abbr>, <abbr title="Dong Lin">DL</abbr>, <abbr title="Xianglong Han">XH</abbr>, <abbr title="Cam Nguyen">CN</abbr>, <abbr title="Tanveer Gill">TG</abbr>, <abbr title="Boon Thau Loo">BTL</abbr>), pp. 61–72.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-2013-ZhangODJ.html">HPDC-2013-ZhangODJ</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Orthrus: a framework for implementing high-performance collective I/O in the multicore clusters (<abbr title="Xuechen Zhang">XZ</abbr>, <abbr title="Jianqiang Ou">JO</abbr>, <abbr title="Kei Davis">KD</abbr>, <abbr title="Song Jiang">SJ</abbr>), pp. 113–114.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2013-Beemster.html">LCTES-2013-Beemster</a> <span class="tag"><a href="../tag/c.html" title="c">#c</a></span></dt><dd>The role of C in the dark ages of multi-core (<abbr title="Marcel Beemster">MB</abbr>), pp. 89–90.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2013-WangCSCH.html">LCTES-2013-WangCSCH</a> <span class="tag"><a href="../tag/api.html" title="api">#api</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Portable mapping of openMP to multicore embedded systems using MCA APIs (<abbr title="Cheng Wang">CW</abbr>, <abbr title="Sunita Chandrasekaran">SC</abbr>, <abbr title="Peng Sun">PS</abbr>, <abbr title="Barbara M. Chapman">BMC</abbr>, <abbr title="Jim Holt">JH</abbr>), pp. 153–162.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2013-BahrebarFHDMS.html">PDP-2013-BahrebarFHDMS</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span></dt><dd>Making Communication a First-Class Citizen in Multicore Partitioning (<abbr title="Poona Bahrebar">PB</abbr>, <abbr title="Ruxandra-Marina Florea">RMF</abbr>, <abbr title="Wim Heirman">WH</abbr>, <abbr title="Leon Denis">LD</abbr>, <abbr title="Adrian Munteanu">AM</abbr>, <abbr title="Dirk Stroobandt">DS</abbr>), pp. 287–293.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2013-BuonoDLT.html">PDP-2013-BuonoDLT</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Parallel Patterns for General Purpose Many-Core (<abbr title="Daniele Buono">DB</abbr>, <abbr title="Marco Danelutto">MD</abbr>, <abbr title="Silvia Lametti">SL</abbr>, <abbr title="Massimo Torquati">MT</abbr>), pp. 131–139.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2013-EbrahimiDP.html">PDP-2013-EbrahimiDP</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>High Performance Fault-Tolerant Routing Algorithm for NoC-Based Many-Core Systems (<abbr title="Masoumeh Ebrahimi">ME</abbr>, <abbr title="Masoud Daneshtalab">MD</abbr>, <abbr title="Juha Plosila">JP</abbr>), pp. 462–469.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2013-HolmbackaALL.html">PDP-2013-HolmbackaALL</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/operating%20system.html" title="operating system">#operating system</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>QoS Manager for Energy Efficient Many-Core Operating Systems (<abbr title="Simon Holmbacka">SH</abbr>, <abbr title="Dag Agren">DA</abbr>, <abbr title="Sébastien Lafond">SL</abbr>, <abbr title="Johan Lilius">JL</abbr>), pp. 318–322.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2013-HolmbackaLLL.html">PDP-2013-HolmbackaLLL</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/migration.html" title="migration">#migration</a></span> <span class="tag"><a href="../tag/operating%20system.html" title="operating system">#operating system</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Task Migration for Dynamic Power and Performance Characteristics on Many-Core Distributed Operating Systems (<abbr title="Simon Holmbacka">SH</abbr>, <abbr title="Wictor Lund">WL</abbr>, <abbr title="Sébastien Lafond">SL</abbr>, <abbr title="Johan Lilius">JL</abbr>), pp. 310–317.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2013-MichailidisM.html">PDP-2013-MichailidisM</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/kernel.html" title="kernel">#kernel</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>Parallel Computing of Kernel Density Estimation with Different Multi-core Programming Models (<abbr title="Panagiotis D. Michailidis">PDM</abbr>, <abbr title="Konstantinos G. Margaritis">KGM</abbr>), pp. 77–85.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2013-PetridesDCT.html">PDP-2013-PetridesDCT</a> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Scalability and Efficiency of Database Queries on Future Many-Core Systems (<abbr title="Panayiotis Petrides">PP</abbr>, <abbr title="Andreas Diavastos">AD</abbr>, <abbr title="Constantinos Christofi">CC</abbr>, <abbr title="Pedro Trancoso">PT</abbr>), pp. 24–28.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2013-YoshinagaTHSNI.html">PDP-2013-YoshinagaTHSNI</a> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A Delegation Mechanism on Many-Core Oriented Hybrid Parallel Computers for Scalability of Communicators and Communications in MPI (<abbr title="Kazumi Yoshinaga">KY</abbr>, <abbr title="Yuichi Tsujita">YT</abbr>, <abbr title="Atsushi Hori">AH</abbr>, <abbr title="Mikiko Sato">MS</abbr>, <abbr title="Mitaro Namiki">MN</abbr>, <abbr title="Yutaka Ishikawa">YI</abbr>), pp. 249–253.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2013-CascavalFMPRRWB.html">PPoPP-2013-CascavalFMPRRWB</a> <span class="tag"><a href="../tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/web.html" title="web">#web</a></span></dt><dd>ZOOMM: a parallel web browser engine for multicore mobile devices (<abbr title="Calin Cascaval">CC</abbr>, <abbr title="Seth Fowler">SF</abbr>, <abbr title="Pablo Montesinos-Ortego">PMO</abbr>, <abbr title="Wayne Piekarski">WP</abbr>, <abbr title="Mehrdad Reshadi">MR</abbr>, <abbr title="Behnam Robatmili">BR</abbr>, <abbr title="Michael Weber">MW</abbr>, <abbr title="Vrajesh Bhavsar">VB</abbr>), pp. 271–280.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2013-FriedleyHBLM.html">PPoPP-2013-FriedleyHBLM</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>Ownership passing: efficient distributed memory programming on multi-core systems (<abbr title="Andrew Friedley">AF</abbr>, <abbr title="Torsten Hoefler">TH</abbr>, <abbr title="Greg Bronevetsky">GB</abbr>, <abbr title="Andrew Lumsdaine">AL</abbr>, <abbr title="Ching-Chen Ma">CCM</abbr>), pp. 177–186.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-2013-ClementsKZMK.html">SOSP-2013-ClementsKZMK</a> <span class="tag"><a href="../tag/commutative.html" title="commutative">#commutative</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>The scalable commutativity rule: designing scalable software for multicore processors (<abbr title="Austin T. Clements">ATC</abbr>, <abbr title="M. Frans Kaashoek">MFK</abbr>, <abbr title="Nickolai Zeldovich">NZ</abbr>, <abbr title="Robert Tappan Morris">RTM</abbr>, <abbr title="Eddie Kohler">EK</abbr>), pp. 1–17.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-2013-TuZKLM.html">SOSP-2013-TuZKLM</a> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/in%20memory.html" title="in memory">#in memory</a></span> <span class="tag"><a href="../tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>Speedy transactions in multicore in-memory databases (<abbr title="Stephen Tu">ST</abbr>, <abbr title="Wenting Zheng">WZ</abbr>, <abbr title="Eddie Kohler">EK</abbr>, <abbr title="Barbara Liskov">BL</abbr>, <abbr title="Samuel Madden">SM</abbr>), pp. 18–32.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/tacas.png" alt="TACAS"/><a href="../TACAS-2013-WieringaH.html">TACAS-2013-WieringaH</a> <span class="tag"><a href="../tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Asynchronous Multi-core Incremental SAT Solving (<abbr title="Siert Wieringa">SW</abbr>, <abbr title="Keijo Heljanko">KH</abbr>), pp. 139–153.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2013-LaarmanODLP.html">CAV-2013-LaarmanODLP</a> <span class="tag"><a href="../tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Multi-core Emptiness Checking of Timed Büchi Automata Using Inclusion Abstraction (<abbr title="Alfons Laarman">AL</abbr>, <abbr title="Mads Chr. Olesen">MCO</abbr>, <abbr title="Andreas Engelbredt Dalsgaard">AED</abbr>, <abbr title="Kim Guldstrand Larsen">KGL</abbr>, <abbr title="Jaco van de Pol">JvdP</abbr>), pp. 968–983.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2012-AlbutiuKN.html">VLDB-2012-AlbutiuKN</a> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/in%20memory.html" title="in memory">#in memory</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Massively Parallel Sort-Merge Joins in Main Memory Multi-Core Database Systems (<abbr title="Martina-Cezara Albutiu">MCA</abbr>, <abbr title="Alfons Kemper">AK</abbr>, <abbr title="Thomas Neumann">TN</abbr>), pp. 1064–1075.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/kdd.png" alt="KDD"/><a href="../KDD-2012-RoyTA.html">KDD-2012-RoyTA</a> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient frequent item counting in multi-core hardware (<abbr title="Pratanu Roy">PR</abbr>, <abbr title="Jens Teubner">JT</abbr>, <abbr title="Gustavo Alonso">GA</abbr>), pp. 1451–1459.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/ecmfa.png" alt="ECMFA"/><a href="../ECMFA-2012-Seidewitz.html">ECMFA-2012-Seidewitz</a> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/uml.html" title="uml">#uml</a></span></dt><dd>Executable UML: From Multi-domain to Multi-core (<abbr title="Ed Seidewitz">ES</abbr>), p. 1.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/oopsla.png" alt="OOPSLA"/><a href="../OOPSLA-2012-SartorE.html">OOPSLA-2012-SartorE</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/java.html" title="java">#java</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Exploring multi-threaded Java application performance on multicore hardware (<abbr title="Jennifer B. Sartor">JBS</abbr>, <abbr title="Lieven Eeckhout">LE</abbr>), pp. 281–296.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/hilt.png" alt="HILT"/><a href="../HILT-2012-Taft.html">HILT-2012-Taft</a> <span class="tag"><a href="../tag/divide%20and%20conquer.html" title="divide and conquer">#divide and conquer</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/tutorial.html" title="tutorial">#tutorial</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Tutorial: multicore programming using divide-and-conquer and work stealing (<abbr title="S. Tucker Taft">STT</abbr>), pp. 13–14.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2012-NagarakatteBMM.html">PLDI-2012-NagarakatteBMM</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span></dt><dd>Multicore acceleration of priority-based schedulers for concurrency bug detection (<abbr title="Santosh Nagarakatte">SN</abbr>, <abbr title="Sebastian Burckhardt">SB</abbr>, <abbr title="Milo M. K. Martin">MMKM</abbr>, <abbr title="Madanlal Musuvathi">MM</abbr>), pp. 543–554.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icse.png" alt="ICSE"/><a href="../ICSE-2012-PankratiusSG.html">ICSE-2012-PankratiusSG</a> <span class="tag"><a href="../tag/empirical.html" title="empirical">#empirical</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/imperative.html" title="imperative">#imperative</a></span> <span class="tag"><a href="../tag/java.html" title="java">#java</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/scala.html" title="scala">#scala</a></span></dt><dd>Combining functional and imperative programming for multicore software: An empirical study evaluating Scala and Java (<abbr title="Victor Pankratius">VP</abbr>, <abbr title="Felix Schmidt">FS</abbr>, <abbr title="Gilda Garreton">GG</abbr>), pp. 123–133.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2012-BhattiBA.html">SAC-2012-BhattiBA</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/platform.html" title="platform">#platform</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>A semi-partitioned real-time scheduling approach for periodic task systems on multicore platforms (<abbr title="Muhammad Khurram Bhatti">MKB</abbr>, <abbr title="Cécile Belleudy">CB</abbr>, <abbr title="Michel Auguin">MA</abbr>), pp. 1594–1601.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2012-DragoB.html">SAC-2012-DragoB</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>DAG3: a tool for design and analysis of applications for multicore architectures (<abbr title="Mauro Luigi Drago">MLD</abbr>, <abbr title="Judith Bishop">JB</abbr>), pp. 1159–1164.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2012-El-ShambakeyR.html">SAC-2012-El-ShambakeyR</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/trade-off.html" title="trade-off">#trade-off</a></span></dt><dd>STM concurrency control for multicore embedded real-time software: time bounds and tradeoffs (<abbr title="Mohammed El-Shambakey">MES</abbr>, <abbr title="Binoy Ravindran">BR</abbr>), pp. 1602–1609.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2012-ImJLLL.html">SAC-2012-ImJLLL</a> <span class="tag"><a href="../tag/operating%20system.html" title="operating system">#operating system</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>A real-time operating system for manycore systems (<abbr title="Chaeseok Im">CI</abbr>, <abbr title="Minkyu Jeong">MJ</abbr>, <abbr title="Jae Don Lee">JDL</abbr>, <abbr title="Seungwon Lee">SL</abbr>, <abbr title="Shihwa Lee">SL</abbr>), pp. 1845–1846.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2012-TsaiC.html">SAC-2012-TsaiC</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Thermal-aware real-time task scheduling for three-dimensional multicore chip (<abbr title="Ting-Hao Tsai">THT</abbr>, <abbr title="Ya-Shu Chen">YSC</abbr>), pp. 1618–1624.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-CheC.html">DAC-2012-CheC</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Unrolling and retiming of stream applications onto embedded multicore processors (<abbr title="Weijia Che">WC</abbr>, <abbr title="Karam S. Chatha">KSC</abbr>), pp. 1272–1277.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-ChoiOKH.html">DAC-2012-ChoiOKH</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span></dt><dd>Executing synchronous dataflow graphs on a SPM-based multicore architecture (<abbr title="Junchul Choi">JC</abbr>, <abbr title="Hyunok Oh">HO</abbr>, <abbr title="Sungchan Kim">SK</abbr>, <abbr title="Soonhoi Ha">SH</abbr>), pp. 664–671.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-FangMZLHZCLZ.html">DAC-2012-FangMZLHZCLZ</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Transformer: a functional-driven cycle-accurate multicore simulator (<abbr title="Zhenman Fang">ZF</abbr>, <abbr title="Qinghao Min">QM</abbr>, <abbr title="Keyong Zhou">KZ</abbr>, <abbr title="Yi Lu">YL</abbr>, <abbr title="Yibin Hu">YH</abbr>, <abbr title="Weihua Zhang">WZ</abbr>, <abbr title="Haibo Chen">HC</abbr>, <abbr title="Jian Li">JL</abbr>, <abbr title="Binyu Zang">BZ</abbr>), pp. 106–114.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-KuangBK.html">DAC-2012-KuangBK</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Traffic-aware power optimization for network applications on multicore servers (<abbr title="Jilong Kuang">JK</abbr>, <abbr title="Laxmi N. Bhuyan">LNB</abbr>, <abbr title="Raymond Klefstad">RK</abbr>), pp. 1006–1011.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-MelpignanoBFJLHCD.html">DAC-2012-MelpignanoBFJLHCD</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/platform.html" title="platform">#platform</a></span> <span class="tag"><a href="../tag/visual%20notation.html" title="visual notation">#visual notation</a></span></dt><dd>Platform 2012, a many-core computing accelerator for embedded SoCs: performance evaluation of visual analytics applications (<abbr title="Diego Melpignano">DM</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Eric Flamand">EF</abbr>, <abbr title="Bruno Jego">BJ</abbr>, <abbr title="Thierry Lepley">TL</abbr>, <abbr title="Germain Haugou">GH</abbr>, <abbr title="Fabien Clermidy">FC</abbr>, <abbr title="Denis Dutoit">DD</abbr>), pp. 1137–1142.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-MengKC.html">DAC-2012-MengKC</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Optimizing energy efficiency of 3-D multicore systems with stacked DRAM under power and thermal constraints (<abbr title="Jie Meng">JM</abbr>, <abbr title="Katsutoshi Kawakami">KK</abbr>, <abbr title="Ayse Kivilcim Coskun">AKC</abbr>), pp. 648–655.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-RanieriVCAV.html">DAC-2012-RanieriVCAV</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>EigenMaps: algorithms for optimal thermal maps extraction and sensor placement on multicore processors (<abbr title="Juri Ranieri">JR</abbr>, <abbr title="Alessandro Vincenzi">AV</abbr>, <abbr title="Amina Chebira">AC</abbr>, <abbr title="David Atienza">DA</abbr>, <abbr title="Martin Vetterli">MV</abbr>), pp. 636–641.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-AnagnostopoulosBKS.html">DATE-2012-AnagnostopoulosBKS</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/divide%20and%20conquer.html" title="divide and conquer">#divide and conquer</a></span> <span class="tag"><a href="../tag/platform.html" title="platform">#platform</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>A divide and conquer based distributed run-time mapping methodology for many-core platforms (<abbr title="Iraklis Anagnostopoulos">IA</abbr>, <abbr title="Alexandros Bartzas">AB</abbr>, <abbr title="Georgios Kathareios">GK</abbr>, <abbr title="Dimitrios Soudris">DS</abbr>), pp. 111–116.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-BolchiniMS.html">DATE-2012-BolchiniMS</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span></dt><dd>An adaptive approach for online fault management in many-core architectures (<abbr title="Cristiana Bolchini">CB</abbr>, <abbr title="Antonio Miele">AM</abbr>, <abbr title="Donatella Sciuto">DS</abbr>), pp. 1429–1432.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-BoseBDGHJNRSVW.html">DATE-2012-BoseBDGHJNRSVW</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Power management of multi-core chips: Challenges and pitfalls (<abbr title="Pradip Bose">PB</abbr>, <abbr title="Alper Buyuktosunoglu">AB</abbr>, <abbr title="John A. Darringer">JAD</abbr>, <abbr title="Meeta Sharma Gupta">MSG</abbr>, <abbr title="Michael B. Healy">MBH</abbr>, <abbr title="Hans M. Jacobson">HMJ</abbr>, <abbr title="Indira Nair">IN</abbr>, <abbr title="Jude A. Rivers">JAR</abbr>, <abbr title="Jeonghee Shin">JS</abbr>, <abbr title="Augusto Vega">AV</abbr>, <abbr title="Alan J. Weger">AJW</abbr>), pp. 977–982.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-ChenMM.html">DATE-2012-ChenMM</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Online scheduling for multi-core shared reconfigurable fabric (<abbr title="Liang Chen">LC</abbr>, <abbr title="Thomas Marconi">TM</abbr>, <abbr title="Tulika Mitra">TM</abbr>), pp. 582–585.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-DenizSH.html">DATE-2012-DenizSH</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Verification coverage of embedded multicore applications (<abbr title="Etem Deniz">ED</abbr>, <abbr title="Alper Sen">AS</abbr>, <abbr title="Jim Holt">JH</abbr>), pp. 252–255.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-DoganCRBA.html">DATE-2012-DoganCRBA</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/health.html" title="health">#health</a></span> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/smarttech.html" title="smarttech">#smarttech</a></span></dt><dd>Multi-core architecture design for ultra-low-power wearable health monitoring systems (<abbr title="Ahmed Yasir Dogan">AYD</abbr>, <abbr title="Jeremy Constantin">JC</abbr>, <abbr title="Martino Ruggiero">MR</abbr>, <abbr title="Andreas Burg">AB</abbr>, <abbr title="David Atienza">DA</abbr>), pp. 988–993.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-DrumlSWGH.html">DATE-2012-DrumlSWGH</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/smarttech.html" title="smarttech">#smarttech</a></span></dt><dd>Estimation based power and supply voltage management for future RF-powered multi-core smart cards (<abbr title="Norbert Druml">ND</abbr>, <abbr title="Christian Steger">CS</abbr>, <abbr title="Reinhold Weiß">RW</abbr>, <abbr title="Andreas Genser">AG</abbr>, <abbr title="Josef Haid">JH</abbr>), pp. 358–363.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-FanQ.html">DATE-2012-FanQ</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/platform.html" title="platform">#platform</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Harmonic semi-partitioned scheduling for fixed-priority real-time tasks on multi-core platform (<abbr title="Ming Fan">MF</abbr>, <abbr title="Gang Quan">GQ</abbr>), pp. 503–508.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-GaoWHZL.html">DATE-2012-GaoWHZL</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span></dt><dd>A clustering-based scheme for concurrent trace in debugging NoC-based multicore systems (<abbr title="Jianliang Gao">JG</abbr>, <abbr title="Jianxin Wang">JW</abbr>, <abbr title="Yinhe Han">YH</abbr>, <abbr title="Lei Zhang">LZ</abbr>, <abbr title="Xiaowei Li">XL</abbr>), pp. 27–32.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-HameedBH.html">DATE-2012-HameedBH</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Dynamic cache management in multi-core architectures through run-time adaptation (<abbr title="Fazal Hameed">FH</abbr>, <abbr title="Lars Bauer">LB</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 485–490.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-KesslerDTNRDBTP.html">DATE-2012-KesslerDTNRDBTP</a> <span class="tag"><a href="../tag/aspect-oriented.html" title="aspect-oriented">#aspect-oriented</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>Programmability and performance portability aspects of heterogeneous multi-/manycore systems (<abbr title="Christoph W. Keßler">CWK</abbr>, <abbr title="Usman Dastgeer">UD</abbr>, <abbr title="Samuel Thibault">ST</abbr>, <abbr title="Raymond Namyst">RN</abbr>, <abbr title="Andrew Richards">AR</abbr>, <abbr title="Uwe Dolinsky">UD</abbr>, <abbr title="Siegfried Benkner">SB</abbr>, <abbr title="Jesper Larsson Träff">JLT</abbr>, <abbr title="Sabri Pllana">SP</abbr>), pp. 1403–1408.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-LiuFQ.html">DATE-2012-LiuFQ</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/platform.html" title="platform">#platform</a></span></dt><dd>Neighbor-aware dynamic thermal management for multi-core platform (<abbr title="Guanglei Liu">GL</abbr>, <abbr title="Ming Fan">MF</abbr>, <abbr title="Gang Quan">GQ</abbr>), pp. 187–192.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-RichterC.html">DATE-2012-RichterC</a> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Test pin count reduction for NoC-based Test delivery in multicore SOCs (<abbr title="Michael Richter">MR</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>), pp. 787–792.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-SinkarWK.html">DATE-2012-SinkarWK</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Workload-aware voltage regulator optimization for power efficient multi-core processors (<abbr title="Abhishek A. Sinkar">AAS</abbr>, <abbr title="Hao Wang">HW</abbr>, <abbr title="Nam Sung Kim">NSK</abbr>), pp. 1134–1137.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-WernerOGHB.html">DATE-2012-WernerOGHB</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span></dt><dd>Virtualized on-chip distributed computing for heterogeneous reconfigurable multi-core systems (<abbr title="Stephan Werner">SW</abbr>, <abbr title="Oliver Oey">OO</abbr>, <abbr title="Diana Göhringer">DG</abbr>, <abbr title="Michael Hübner">MH</abbr>, <abbr title="Jürgen Becker">JB</abbr>), pp. 280–283.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2012-YanLHLGL.html">HPCA-2012-YanLHLGL</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>AgileRegulator: A hybrid voltage regulator scheme redeeming dark silicon for power efficiency in a multicore architecture (<abbr title="Guihai Yan">GY</abbr>, <abbr title="Yingmin Li">YL</abbr>, <abbr title="Yinhe Han">YH</abbr>, <abbr title="Xiaowei Li">XL</abbr>, <abbr title="Minyi Guo">MG</abbr>, <abbr title="Xiaoyao Liang">XL</abbr>), pp. 287–298.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-2012-GeorgakoudisLN.html">HPDC-2012-GeorgakoudisLN</a> <span class="tag"><a href="../tag/migration.html" title="migration">#migration</a></span> <span class="tag"><a href="../tag/summary.html" title="summary">#summary</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Dynamic binary rewriting and migration for shared-ISA asymmetric, multicore processors: summary (<abbr title="Giorgis Georgakoudis">GG</abbr>, <abbr title="Spyros Lalis">SL</abbr>, <abbr title="Dimitrios S. Nikolopoulos">DSN</abbr>), pp. 127–128.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-2012-PasettoMFPX.html">HPDC-2012-PasettoMFPX</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Performance evaluation of interthread communication mechanisms on multicore/multithreaded architectures (<abbr title="Davide Pasetto">DP</abbr>, <abbr title="Massimiliano Meneghin">MM</abbr>, <abbr title="Hubertus Franke">HF</abbr>, <abbr title="Fabrizio Petrini">FP</abbr>, <abbr title="Jimi Xenidis">JX</abbr>), pp. 131–132.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/ismm.png" alt="ISMM"/><a href="../ISMM-2012-ZhouD.html">ISMM-2012-ZhouD</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/locality.html" title="locality">#locality</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/policy.html" title="policy">#policy</a></span></dt><dd>Memory management for many-core processors with software configurable locality policies (<abbr title="Jin Zhou">JZ</abbr>, <abbr title="Brian Demsky">BD</abbr>), pp. 3–14.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2012-KyleBFLT.html">LCTES-2012-KyleBFLT</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Efficiently parallelizing instruction set simulation of embedded multi-core processors using region-based just-in-time dynamic binary translation (<abbr title="Stephen C. Kyle">SCK</abbr>, <abbr title="Igor Böhm">IB</abbr>, <abbr title="Björn Franke">BF</abbr>, <abbr title="Hugh Leather">HL</abbr>, <abbr title="Nigel P. Topham">NPT</abbr>), pp. 21–30.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/osdi.png" alt="OSDI"/><a href="../OSDI-2012-Kapritsos0QCAD.html">OSDI-2012-Kapritsos0QCAD</a> <span class="tag"><a href="../tag/all%20about.html" title="all about">#all about</a></span> <span class="tag"><a href="../tag/replication.html" title="replication">#replication</a></span></dt><dd>All about Eve: Execute-Verify Replication for Multi-Core Servers (<abbr title="Manos Kapritsos">MK</abbr>, <abbr title="Yang Wang">YW</abbr>, <abbr title="Vivien Quéma">VQ</abbr>, <abbr title="Allen Clement">AC</abbr>, <abbr title="Lorenzo Alvisi">LA</abbr>, <abbr title="Mike Dahlin">MD</abbr>), pp. 237–250.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2012-AldinucciADTK.html">PDP-2012-AldinucciADTK</a> <span class="tag"><a href="../tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="../tag/metaprogramming.html" title="metaprogramming">#metaprogramming</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Parallel Patterns + Macro Data Flow for Multi-core Programming (<abbr title="Marco Aldinucci">MA</abbr>, <abbr title="L. Anardu">LA</abbr>, <abbr title="Marco Danelutto">MD</abbr>, <abbr title="Massimo Torquati">MT</abbr>, <abbr title="Peter Kilpatrick">PK</abbr>), pp. 27–36.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2012-AlessiMB.html">PDP-2012-AlessiMB</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>Accelerating the Production of Synthetic Seismograms by a Multicore Processor Cluster with Multiple GPUs (<abbr title="Ferdinando Alessi">FA</abbr>, <abbr title="Annalisa Massini">AM</abbr>, <abbr title="Roberto Basili">RB</abbr>), pp. 434–441.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2012-AlonsoDIMQ.html">PDP-2012-AlonsoDIMQ</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span></dt><dd>Saving Energy in the LU Factorization with Partial Pivoting on Multi-core Processors (<abbr title="Pedro Alonso">PA</abbr>, <abbr title="Manuel F. Dolz">MFD</abbr>, <abbr title="Francisco D. Igual">FDI</abbr>, <abbr title="Rafael Mayo">RM</abbr>, <abbr title="Enrique S. Quintana-Ortí">ESQO</abbr>), pp. 353–358.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2012-RungerS.html">PDP-2012-RungerS</a> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Interaction List Compression in Large Parallel Particle Simulations on Multicore Systems (<abbr title="Gudula Rünger">GR</abbr>, <abbr title="Michael Schwind">MS</abbr>), pp. 190–197.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2012-TaoFWM.html">PDP-2012-TaoFWM</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/virtual%20machine.html" title="virtual machine">#virtual machine</a></span></dt><dd>A Performance Study of Virtual Machines on Multicore Architectures (<abbr title="Jie Tao">JT</abbr>, <abbr title="Karl Fürlinger">KF</abbr>, <abbr title="Lizhe Wang">LW</abbr>, <abbr title="Holger Marten">HM</abbr>), pp. 89–96.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2012-JiangPOJ.html">PPoPP-2012-JiangPOJ</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>OpenMP-style parallelism in data-centered multicore computing with R (<abbr title="Lei Jiang">LJ</abbr>, <abbr title="Pragneshkumar B. Patel">PBP</abbr>, <abbr title="George Ostrouchov">GO</abbr>, <abbr title="Ferdinand Jamitzky">FJ</abbr>), pp. 335–336.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2012-WernsingS.html">PPoPP-2012-WernsingS</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/heuristic.html" title="heuristic">#heuristic</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>RACECAR: a heuristic for automatic function specialization on multi-core heterogeneous systems (<abbr title="John Robert Wernsing">JRW</abbr>, <abbr title="Greg Stitt">GS</abbr>), pp. 321–322.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../ICST-2012-FangKDO.html">ICST-2012-FangKDO</a> <span class="tag"><a href="../tag/formal%20method.html" title="formal method">#formal method</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Formal Model-Based Test for AUTOSAR Multicore RTOS (<abbr title="Ling Fang">LF</abbr>, <abbr title="Takashi Kitamura">TK</abbr>, <abbr title="Thi Bich Ngoc Do">TBND</abbr>, <abbr title="Hitoshi Ohsaki">HO</abbr>), pp. 251–259.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../ICST-2012-HashemianKA.html">ICST-2012-HashemianKA</a> <span class="tag"><a href="../tag/benchmark.html" title="benchmark">#benchmark</a></span> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/web.html" title="web">#web</a></span></dt><dd>Overcoming Web Server Benchmarking Challenges in the Multi-core Era (<abbr title="Raoufehsadat Hashemian">RH</abbr>, <abbr title="Diwakar Krishnamurthy">DK</abbr>, <abbr title="Martin F. Arlitt">MFA</abbr>), pp. 648–653.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-2011-BlanasLP.html">SIGMOD-2011-BlanasLP</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/in%20memory.html" title="in memory">#in memory</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Design and evaluation of main memory hash join algorithms for multi-core CPUs (<abbr title="Spyros Blanas">SB</abbr>, <abbr title="Yinan Li">YL</abbr>, <abbr title="Jignesh M. Patel">JMP</abbr>), pp. 37–48.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2011-SewallCKSD.html">VLDB-2011-SewallCKSD</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>PALM: Parallel Architecture-Friendly Latch-Free Modifications to B+ Trees on Many-Core Processors (<abbr title="Jason Sewall">JS</abbr>, <abbr title="Jatin Chhugani">JC</abbr>, <abbr title="Changkyu Kim">CK</abbr>, <abbr title="Nadathur Satish">NS</abbr>, <abbr title="Pradeep Dubey">PD</abbr>), pp. 795–806.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2012-KruegerKGSSCPDZ11.html">VLDB-2012-KruegerKGSSCPDZ11</a> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Fast Updates on Read-Optimized Databases Using Multi-Core CPUs (<abbr title="Jens Krüger">JK</abbr>, <abbr title="Changkyu Kim">CK</abbr>, <abbr title="Martin Grund">MG</abbr>, <abbr title="Nadathur Satish">NS</abbr>, <abbr title="David Schwalb">DS</abbr>, <abbr title="Jatin Chhugani">JC</abbr>, <abbr title="Hasso Plattner">HP</abbr>, <abbr title="Pradeep Dubey">PD</abbr>, <abbr title="Alexander Zeier">AZ</abbr>), pp. 61–72.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/iticse.png" alt="ITiCSE"/><a href="../ITiCSE-2011-Ernst.html">ITiCSE-2011-Ernst</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/student.html" title="student">#student</a></span></dt><dd>Preparing students for future architectures with an exploration of multi- and many-core performance (<abbr title="Daniel J. Ernst">DJE</abbr>), pp. 57–62.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/cikm.png" alt="CIKM"/><a href="../CIKM-2011-KrulisLBSS.html">CIKM-2011-KrulisLBSS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/distance.html" title="distance">#distance</a></span> <span class="tag"><a href="../tag/gpu.html" title="gpu">#gpu</a></span> <span class="tag"><a href="../tag/polynomial.html" title="polynomial">#polynomial</a></span></dt><dd>Processing the signature quadratic form distance on many-core GPU architectures (<abbr title="Martin Krulis">MK</abbr>, <abbr title="Jakub Lokoc">JL</abbr>, <abbr title="Christian Beecks">CB</abbr>, <abbr title="Tomás Skopal">TS</abbr>, <abbr title="Thomas Seidl">TS</abbr>), pp. 2373–2376.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/sigir.png" alt="SIGIR"/><a href="../SIGIR-2011-TatikondaCJ.html">SIGIR-2011-TatikondaCJ</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Posting list intersection on multicore architectures (<abbr title="Shirish Tatikonda">ST</abbr>, <abbr title="Berkant Barla Cambazoglu">BBC</abbr>, <abbr title="Flavio Paiva Junqueira">FPJ</abbr>), pp. 963–972.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/adaeurope.png" alt="AdaEurope"/><a href="../AdaEurope-2011-Ploedereder.html">AdaEurope-2011-Ploedereder</a> <span class="tag"><a href="../tag/programming%20language.html" title="programming language">#programming language</a></span></dt><dd>Programming Languages Meet Multicore (<abbr title="Erhard Plödereder">EP</abbr>), pp. 189–192.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/adaeurope.png" alt="AdaEurope"/><a href="../AdaEurope-2011-Taft.html">AdaEurope-2011-Taft</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>Multicore Programming in ParaSail — Parallel Specification and Implementation Language (<abbr title="S. Tucker Taft">STT</abbr>), pp. 196–200.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2011-GarciaJLT.html">PLDI-2011-GarciaJLT</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Kremlin: rethinking and rebooting gprof for the multicore age (<abbr title="Saturnino Garcia">SG</abbr>, <abbr title="Donghwan Jeon">DJ</abbr>, <abbr title="Christopher M. Louie">CML</abbr>, <abbr title="Michael Bedford Taylor">MBT</abbr>), pp. 458–469.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/ase.png" alt="ASE"/><a href="../ASE-2011-BotincanDDP.html">ASE-2011-BotincanDDP</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Safe asynchronous multicore memory operations (<abbr title="Matko Botincan">MB</abbr>, <abbr title="Mike Dodds">MD</abbr>, <abbr title="Alastair F. Donaldson">AFD</abbr>, <abbr title="Matthew J. Parkinson">MJP</abbr>), pp. 153–162.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2011-BiancoGH.html">SAC-2011-BiancoGH</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A fast approach for parallel deduplication on multicore processors (<abbr title="Guilherme Dal Bianco">GDB</abbr>, <abbr title="Renata de Matos Galante">RdMG</abbr>, <abbr title="Carlos A. Heuser">CAH</abbr>), pp. 1027–1032.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2011-ChuHLCHC.html">SAC-2011-ChuHLCHC</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A pattern-based verification approach for a multi-core system development (<abbr title="Peng-Hua Chu">PHC</abbr>, <abbr title="Nien-Lin Hsueh">NLH</abbr>, <abbr title="Chien-Ching Lee">CCL</abbr>, <abbr title="Min-Ju Chuang">MJC</abbr>, <abbr title="Pao-Ann Hsiung">PAH</abbr>, <abbr title="William C. Chu">WCC</abbr>), pp. 49–53.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2011-DaniAS.html">SAC-2011-DaniAS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/search-based.html" title="search-based">#search-based</a></span></dt><dd>Applying genetic algorithms to optimize the power in tiled SNUCA chip multicore architectures (<abbr title="Aparna Mandke Dani">AMD</abbr>, <abbr title="Bharadwaj Amrutur">BA</abbr>, <abbr title="Y. N. Srikant">YNS</abbr>), pp. 1090–1091.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2011-LeeLS.html">SAC-2011-LeeLS</a> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Preemptibility-aware responsive multi-core scheduling (<abbr title="Jupyung Lee">JL</abbr>, <abbr title="Geunsik Lim">GL</abbr>, <abbr title="Sang-bum Suh">SbS</abbr>), pp. 748–749.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2011-MitakeKCN.html">SAC-2011-MitakeKCN</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Coexisting real-time OS and general purpose OS on an embedded virtualization layer for a multicore processor (<abbr title="Hitoshi Mitake">HM</abbr>, <abbr title="Yuki Kinebuchi">YK</abbr>, <abbr title="Alexandre Courbot">AC</abbr>, <abbr title="Tatsuo Nakajima">TN</abbr>), pp. 629–630.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2011-FarhadKBS.html">ASPLOS-2011-FarhadKBS</a> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Orchestration by approximation: mapping stream programs onto multicore architectures (<abbr title="Sardar M. Farhad">SMF</abbr>, <abbr title="Yousun Ko">YK</abbr>, <abbr title="Bernd Burgstaller">BB</abbr>, <abbr title="Bernhard Scholz">BS</abbr>), pp. 357–368.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2011-KamruzzamanST.html">ASPLOS-2011-KamruzzamanST</a> <span class="tag"><a href="../tag/migration.html" title="migration">#migration</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Inter-core prefetching for multicore processors using migrating helper threads (<abbr title="Md Kamruzzaman">MK</abbr>, <abbr title="Steven Swanson">SS</abbr>, <abbr title="Dean M. Tullsen">DMT</abbr>), pp. 393–404.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2011-LiuZDK.html">CGO-2011-LiuZDK</a> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>On-chip cache hierarchy-aware tile scheduling for multicore machines (<abbr title="Jun Liu">JL</abbr>, <abbr title="Yuanrui Zhang">YZ</abbr>, <abbr title="Wei Ding">WD</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>), pp. 161–170.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2011-SondagR.html">CGO-2011-SondagR</a> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Phase-based tuning for better utilization of performance-asymmetric multicore processors (<abbr title="Tyler Sondag">TS</abbr>, <abbr title="Hridesh Rajan">HR</abbr>), pp. 11–20.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2011-WuHBW.html">CGO-2011-WuHBW</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/virtual%20machine.html" title="virtual machine">#virtual machine</a></span></dt><dd>A HW/SW co-designed heterogeneous multi-core virtual machine for energy-efficient general purpose computing (<abbr title="Youfeng Wu">YW</abbr>, <abbr title="Shiliang Hu">SH</abbr>, <abbr title="Edson Borin">EB</abbr>, <abbr title="Cheng Wang">CW</abbr>), pp. 236–245.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-CheC.html">DAC-2011-CheC</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Compilation of stream programs onto scratchpad memory based embedded multicore processors through retiming (<abbr title="Weijia Che">WC</abbr>, <abbr title="Karam S. Chatha">KSC</abbr>), pp. 122–127.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-ChenM.html">DAC-2011-ChenM</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>Shared reconfigurable fabric for multi-core customization (<abbr title="Liang Chen">LC</abbr>, <abbr title="Tulika Mitra">TM</abbr>), pp. 830–835.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-DeOrioABP.html">DAC-2011-DeOrioABP</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>DRAIN: distributed recovery architecture for inaccessible nodes in multi-core chips (<abbr title="Andrew DeOrio">AD</abbr>, <abbr title="Konstantinos Aisopos">KA</abbr>, <abbr title="Valeria Bertacco">VB</abbr>, <abbr title="Li-Shiuan Peh">LSP</abbr>), pp. 912–917.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-HsuLFWHHY.html">DAC-2011-HsuLFWHHY</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>PowerDepot: integrating IP-based power modeling with ESL power analysis for multi-core SoC designs (<abbr title="Chen-Wei Hsu">CWH</abbr>, <abbr title="Jia-Lu Liao">JLL</abbr>, <abbr title="Shan-Chien Fang">SCF</abbr>, <abbr title="Chia-Chien Weng">CCW</abbr>, <abbr title="Shi-Yu Huang">SYH</abbr>, <abbr title="Wen-Tsan Hsieh">WTH</abbr>, <abbr title="Jen-Chieh Yeh">JCY</abbr>), pp. 47–52.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-PatelACG.html">DAC-2011-PatelACG</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>MARSS: a full system simulator for multicore x86 CPUs (<abbr title="Avadh Patel">AP</abbr>, <abbr title="Furat Afram">FA</abbr>, <abbr title="Shunfei Chen">SC</abbr>, <abbr title="Kanad Ghose">KG</abbr>), pp. 1050–1055.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-WangMR.html">DAC-2011-WangMR</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Dynamic cache reconfiguration and partitioning for energy optimization in real-time multi-core systems (<abbr title="Weixun Wang">WW</abbr>, <abbr title="Prabhat Mishra">PM</abbr>, <abbr title="Sanjay Ranka">SR</abbr>), pp. 948–953.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-WuWFT.html">DAC-2011-WuWFT</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A high-parallelism distributed scheduling mechanism for multi-core instruction-set simulation (<abbr title="Meng-Huan Wu">MHW</abbr>, <abbr title="Peng-Chih Wang">PCW</abbr>, <abbr title="Cheng-Yang Fu">CYF</abbr>, <abbr title="Ren-Song Tsay">RST</abbr>), pp. 339–344.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-YunKKH.html">DAC-2011-YunKKH</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Simulation environment configuration for parallel simulation of multicore embedded systems (<abbr title="Dukyoung Yun">DY</abbr>, <abbr title="Jinwoo Kim">JK</abbr>, <abbr title="Sungchan Kim">SK</abbr>, <abbr title="Soonhoi Ha">SH</abbr>), pp. 345–350.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-ChakrabortyR.html">DATE-2011-ChakrabortyR</a> </dt><dd>Topologically homogeneous power-performance heterogeneous multicore systems (<abbr title="Koushik Chakraborty">KC</abbr>, <abbr title="Sanghamitra Roy">SR</abbr>), pp. 125–130.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-ClermidyDDLV.html">DATE-2011-ClermidyDDLV</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>3D Embedded multi-core: Some perspectives (<abbr title="Fabien Clermidy">FC</abbr>, <abbr title="Florian Darve">FD</abbr>, <abbr title="Denis Dutoit">DD</abbr>, <abbr title="Walid Lafi">WL</abbr>, <abbr title="Pascal Vivet">PV</abbr>), pp. 1327–1332.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-FuWT.html">DATE-2011-FuWT</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A shared-variable-based synchronization approach to efficient cache coherence simulation for multi-core systems (<abbr title="Cheng-Yang Fu">CYF</abbr>, <abbr title="Meng-Huan Wu">MHW</abbr>, <abbr title="Ren-Song Tsay">RST</abbr>), pp. 347–352.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-GizopoulosPARHSMBV.html">DATE-2011-GizopoulosPARHSMBV</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span></dt><dd>Architectures for online error detection and recovery in multicore processors (<abbr title="Dimitris Gizopoulos">DG</abbr>, <abbr title="Mihalis Psarakis">MP</abbr>, <abbr title="Sarita V. Adve">SVA</abbr>, <abbr title="Pradeep Ramachandran">PR</abbr>, <abbr title="Siva Kumar Sastry Hari">SKSH</abbr>, <abbr title="Daniel J. Sorin">DJS</abbr>, <abbr title="Albert Meixner">AM</abbr>, <abbr title="A. Biswas">AB</abbr>, <abbr title="Xavier Vera">XV</abbr>), pp. 533–538.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-HameedFH.html">DATE-2011-HameedFH</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Dynamic thermal management in 3D multi-core architecture through run-time adaptation (<abbr title="Fazal Hameed">FH</abbr>, <abbr title="Mohammad Abdullah Al Faruque">MAAF</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 299–304.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-HanumaiahV.html">DATE-2011-HanumaiahV</a> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Reliability-aware thermal management for hard real-time applications on multi-core processors (<abbr title="Vinay Hanumaiah">VH</abbr>, <abbr title="Sarma B. K. Vrudhula">SBKV</abbr>), pp. 137–142.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-KolpeZS.html">DATE-2011-KolpeZS</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Enabling improved power management in multicore processors through clustered DVFS (<abbr title="T. Kolpe">TK</abbr>, <abbr title="Antonia Zhai">AZ</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>), pp. 293–298.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-LeupersEMSTC.html">DATE-2011-LeupersEMSTC</a> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Virtual Manycore platforms: Moving towards 100+ processor cores (<abbr title="Rainer Leupers">RL</abbr>, <abbr title="Lieven Eeckhout">LE</abbr>, <abbr title="Grant Martin">GM</abbr>, <abbr title="Frank Schirrmeister">FS</abbr>, <abbr title="Nigel P. Topham">NPT</abbr>, <abbr title="Xiaotao Chen">XC</abbr>), pp. 715–720.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-LungHKC.html">DATE-2011-LungHKC</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/throughput.html" title="throughput">#throughput</a></span></dt><dd>Thermal-aware on-line task allocation for 3D multi-core processor throughput optimization (<abbr title="Chiao-Ling Lung">CLL</abbr>, <abbr title="Yi-Lun Ho">YLH</abbr>, <abbr title="Ding-Ming Kwai">DMK</abbr>, <abbr title="Shih-Chieh Chang">SCC</abbr>), pp. 8–13.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-PaternaACPDB.html">DATE-2011-PaternaACPDB</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An efficient on-line task allocation algorithm for QoS and energy efficiency in multicore multimedia platforms (<abbr title="Francesco Paterna">FP</abbr>, <abbr title="Andrea Acquaviva">AA</abbr>, <abbr title="Alberto Caprara">AC</abbr>, <abbr title="Francesco Papariello">FP</abbr>, <abbr title="Giuseppe Desoli">GD</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 100–105.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-RazaghiG.html">DATE-2011-RazaghiG</a> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Host-compiled multicore RTOS simulator for embedded real-time software development (<abbr title="Parisa Razaghi">PR</abbr>, <abbr title="Andreas Gerstlauer">AG</abbr>), pp. 222–227.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-ShafiqueBAH.html">DATE-2011-ShafiqueBAH</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/resource%20management.html" title="resource management">#resource management</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Minority-Game-based resource allocation for run-time reconfigurable multi-core processors (<abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Lars Bauer">LB</abbr>, <abbr title="Waheed Ahmed">WA</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 1261–1266.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-StattelmannBR.html">DATE-2011-StattelmannBR</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Fast and accurate resource conflict simulation for performance analysis of multi-core systems (<abbr title="Stefan Stattelmann">SS</abbr>, <abbr title="Oliver Bringmann">OB</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>), pp. 210–215.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-YangO.html">DATE-2011-YangO</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/flexibility.html" title="flexibility">#flexibility</a></span></dt><dd>Frugal but flexible multicore topologies in support of resource variation-driven adaptivity (<abbr title="Chengmo Yang">CY</abbr>, <abbr title="Alex Orailoglu">AO</abbr>), pp. 1255–1260.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2011-FerdmanLBF.html">HPCA-2011-FerdmanLBF</a> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Cuckoo directory: A scalable directory for many-core systems (<abbr title="Michael Ferdman">MF</abbr>, <abbr title="Pejman Lotfi-Kamran">PLK</abbr>, <abbr title="Ken Balet">KB</abbr>, <abbr title="Babak Falsafi">BF</abbr>), pp. 169–180.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2011-LiZCL.html">HPCA-2011-LiZCL</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>SolarCore: Solar energy driven multi-core architecture power management (<abbr title="Chao Li">CL</abbr>, <abbr title="Wangyuan Zhang">WZ</abbr>, <abbr title="Chang-Burm Cho">CBC</abbr>, <abbr title="Tao Li">TL</abbr>), pp. 205–216.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2011-MadanBBA.html">HPCA-2011-MadanBBA</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>A case for guarded power gating for multi-core processors (<abbr title="Niti Madan">NM</abbr>, <abbr title="Alper Buyuktosunoglu">AB</abbr>, <abbr title="Pradip Bose">PB</abbr>, <abbr title="Murali Annavaram">MA</abbr>), pp. 291–300.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2011-ManikantanRG.html">HPCA-2011-ManikantanRG</a> <span class="tag"><a href="../tag/distance.html" title="distance">#distance</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>NUcache: An efficient multicore cache organization based on Next-Use distance (<abbr title="R. Manikantan">RM</abbr>, <abbr title="Kaushik Rajan">KR</abbr>, <abbr title="R. Govindarajan">RG</abbr>), pp. 243–253.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2011-PellauerAKPE.html">HPCA-2011-PellauerAKPE</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>HAsim: FPGA-based high-detail multicore simulation using time-division multiplexing (<abbr title="Michael Pellauer">MP</abbr>, <abbr title="Michael Adler">MA</abbr>, <abbr title="Michel A. Kinsy">MAK</abbr>, <abbr title="Angshuman Parashar">AP</abbr>, <abbr title="Joel S. Emer">JSE</abbr>), pp. 406–417.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-2011-HofmeyrCIK.html">HPDC-2011-HofmeyrCIK</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Juggle: proactive load balancing on multicore computers (<abbr title="Steven A. Hofmeyr">SAH</abbr>, <abbr title="Juan A. Colmenares">JAC</abbr>, <abbr title="Costin Iancu">CI</abbr>, <abbr title="John Kubiatowicz">JK</abbr>), pp. 3–14.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/ismm.png" alt="ISMM"/><a href="../ISMM-2011-MajoG.html">ISMM-2011-MajoG</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Memory management in NUMA multicore systems: trapped between cache contention and interconnect overhead (<abbr title="Zoltan Majo">ZM</abbr>, <abbr title="Thomas R. Gross">TRG</abbr>), pp. 11–20.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/ismm.png" alt="ISMM"/><a href="../ISMM-2011-MarlowJ.html">ISMM-2011-MarlowJ</a> <span class="tag"><a href="../tag/garbage%20collection.html" title="garbage collection">#garbage collection</a></span></dt><dd>Multicore garbage collection with local heaps (<abbr title="Simon Marlow">SM</abbr>, <abbr title="Simon L. Peyton Jones">SLPJ</abbr>), pp. 21–32.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/ismm.png" alt="ISMM"/><a href="../ISMM-2011-Mutlu.html">ISMM-2011-Mutlu</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Memory systems in the many-core era: challenges, opportunities, and solution directions (<abbr title="Onur Mutlu">OM</abbr>), pp. 77–78.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2011-GrayA.html">LCTES-2011-GrayA</a> <span class="tag"><a href="../tag/api.html" title="api">#api</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Targeting complex embedded architectures by combining the multicore communications API (mcapi) with compile-time virtualisation (<abbr title="Ian Gray">IG</abbr>, <abbr title="Neil C. Audsley">NCA</abbr>), pp. 51–60.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2011-SarkarMR.html">LCTES-2011-SarkarMR</a> <span class="tag"><a href="../tag/migration.html" title="migration">#migration</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Predictable task migration for locked caches in multi-core systems (<abbr title="Abhik Sarkar">AS</abbr>, <abbr title="Frank Müller">FM</abbr>, <abbr title="Harini Ramaprasad">HR</abbr>), pp. 131–140.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2011-BaldoGGF.html">PDP-2011-BaldoGGF</a> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Multi-core Desktop Processors Make Possible Real-Time Electron Tomography (<abbr title="Jose Ignacio Agulleiro Baldo">JIAB</abbr>, <abbr title="Ester M. Garzón">EMG</abbr>, <abbr title="Inmaculada García">IG</abbr>, <abbr title="José-Jesús Fernández">JJF</abbr>), pp. 127–132.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2011-CastroGMMFS.html">PDP-2011-CastroGMMFS</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>Analysis and Tracing of Applications Based on Software Transactional Memory on Multicore Architectures (<abbr title="Márcio Bastos Castro">MBC</abbr>, <abbr title="Kiril Georgiev">KG</abbr>, <abbr title="Vania Marangozova-Martin">VMM</abbr>, <abbr title="Jean-François Méhaut">JFM</abbr>, <abbr title="Luiz Gustavo Fernandes">LGF</abbr>, <abbr title="Miguel Santana">MS</abbr>), pp. 199–206.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2011-EstradaCG.html">PDP-2011-EstradaCG</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Adaptive Parallel Interval Global Optimization Algorithms Based on their Performance for Non-dedicated Multicore Architectures (<abbr title="J. F. Sanjuan-Estrada">JFSE</abbr>, <abbr title="Leocadio G. Casado">LGC</abbr>, <abbr title="Inmaculada García">IG</abbr>), pp. 252–256.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2011-EzzattiQR.html">PDP-2011-EzzattiQR</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/matrix.html" title="matrix">#matrix</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>High Performance Matrix Inversion on a Multi-core Platform with Several GPUs (<abbr title="Pablo Ezzatti">PE</abbr>, <abbr title="Enrique S. Quintana-Ortí">ESQO</abbr>, <abbr title="Alfredo Remón">AR</abbr>), pp. 87–93.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2011-OzTKT.html">PDP-2011-OzTKT</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Quantifying Thread Vulnerability for Multicore Architectures (<abbr title="Isil Oz">IO</abbr>, <abbr title="Haluk Rahmi Topcuoglu">HRT</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Oguz Tosun">OT</abbr>), pp. 32–39.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2011-SchlingmannGWU.html">PDP-2011-SchlingmannGWU</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>Connectivity-Sensitive Algorithm for Task Placement on a Many-Core Considering Faulty Regions (<abbr title="Sebastian Schlingmann">SS</abbr>, <abbr title="Arne Garbade">AG</abbr>, <abbr title="Sebastian Weis">SW</abbr>, <abbr title="Theo Ungerer">TU</abbr>), pp. 417–422.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2011-Schuele.html">PDP-2011-Schuele</a> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/streaming.html" title="streaming">#streaming</a></span></dt><dd>Efficient Parallel Execution of Streaming Applications on Multi-core Processors (<abbr title="Tobias Schüle">TS</abbr>), pp. 231–238.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2011-WangHB.html">PDP-2011-WangHB</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>A Wireless Network-on-Chip Design for Multicore Platforms (<abbr title="Chifeng Wang">CW</abbr>, <abbr title="Wen-Hsiang Hu">WHH</abbr>, <abbr title="Nader Bagherzadeh">NB</abbr>), pp. 409–416.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../ICST-2011-LuoDQ.html">ICST-2011-LuoDQ</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Multicore SDK: A Practical and Efficient Deadlock Detector for Real-World Applications (<abbr title="Zhi Da Luo">ZDL</abbr>, <abbr title="Raja Das">RD</abbr>, <abbr title="Yao Qi">YQ</abbr>), pp. 309–318.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/iceis.png" alt="ICEIS"/><a href="../ICEIS-ISAS-2010-RauberR.html">ICEIS-ISAS-2010-RauberR</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Adaptive Execution of Software Systems on Parallel Multicore Architectures (<abbr title="Thomas Rauber">TR</abbr>, <abbr title="Gudula Rünger">GR</abbr>), pp. 191–198.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/seke.png" alt="SEKE"/><a href="../SEKE-2010-Cooke.html">SEKE-2010-Cooke</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>The multi-core programming challenge (<abbr title="Daniel Cooke">DC</abbr>), pp. 3–4.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/ecoop.png" alt="ECOOP"/><a href="../ECOOP-2010-OstrowskiSB.html">ECOOP-2010-OstrowskiSB</a> <span class="tag"><a href="../tag/platform.html" title="platform">#platform</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>Self-Replicating Objects for Multicore Platforms (<abbr title="Krzysztof Ostrowski">KO</abbr>, <abbr title="Chuck Sakoda">CS</abbr>, <abbr title="Ken Birman">KB</abbr>), pp. 452–477.</dd> <div class="pagevis" style="width:25px"></div>
<dt><img src="../stuff/oopsla.png" alt="OOPSLA"/><a href="../OOPSLA-2010-McIlroyS.html">OOPSLA-2010-McIlroyS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Hera-JVM: a runtime system for heterogeneous multi-core architectures (<abbr title="Ross McIlroy">RM</abbr>, <abbr title="Joe Sventek">JS</abbr>), pp. 205–222.</dd> <div class="pagevis" style="width:17px"></div>
<dt><img src="../stuff/adaeurope.png" alt="AdaEurope"/><a href="../AdaEurope-2010-AnderssonP.html">AdaEurope-2010-AnderssonP</a> <span class="tag"><a href="../tag/ada.html" title="ada">#ada</a></span> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Implementing Multicore Real-Time Scheduling Algorithms Based on Task Splitting Using Ada 2012 (<abbr title="Björn Andersson">BA</abbr>, <abbr title="Luís Miguel Pinho">LMP</abbr>), pp. 54–67.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/adaeurope.png" alt="AdaEurope"/><a href="../AdaEurope-2010-Baker.html">AdaEurope-2010-Baker</a> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/reliability.html" title="reliability">#reliability</a></span> <span class="tag"><a href="../tag/what.html" title="what">#what</a></span></dt><dd>What to Make of Multicore Processors for Reliable Real-Time Systems? (<abbr title="Theodore P. Baker">TPB</abbr>), pp. 1–18.</dd> <div class="pagevis" style="width:17px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2010-ZhouD.html">PLDI-2010-ZhouD</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/object-oriented.html" title="object-oriented">#object-oriented</a></span></dt><dd>Bamboo: a data-centric, object-oriented approach to many-core software (<abbr title="Jin Zhou">JZ</abbr>, <abbr title="Brian Demsky">BD</abbr>), pp. 388–399.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/ada.png" alt="Ada"/><a href="../SIGAda-2010-LiYBWZL.html">SIGAda-2010-LiYBWZL</a> <span class="tag"><a href="../tag/ada.html" title="ada">#ada</a></span> <span class="tag"><a href="../tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span></dt><dd>Extending Ada to support multi-core based monitoring and fault tolerance (<abbr title="You Li">YL</abbr>, <abbr title="Lu Yang">LY</abbr>, <abbr title="Lei Bu">LB</abbr>, <abbr title="Linzhang Wang">LW</abbr>, <abbr title="Jianhua Zhao">JZ</abbr>, <abbr title="Xuandong Li">XL</abbr>), pp. 53–62.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/icse.png" alt="ICSE"/><a href="../ICSE-2010-PankratiusTH.html">ICSE-2010-PankratiusTH</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/re-engineering.html" title="re-engineering">#re-engineering</a></span></dt><dd>Multicore software engineering: the next challenge in software engineering (<abbr title="Victor Pankratius">VP</abbr>, <abbr title="Walter F. Tichy">WFT</abbr>, <abbr title="Peter Hinsbeeck">PH</abbr>), p. 487.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2010-ChangLHCSYHK.html">SAC-2010-ChangLHCSYHK</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>SysML-based requirement modeling environment for multicore embedded system (<abbr title="Chih-Hung Chang">CHC</abbr>, <abbr title="Chih-Wei Lu">CWL</abbr>, <abbr title="Nien-Lin Hsueh">NLH</abbr>, <abbr title="William C. Chu">WCC</abbr>, <abbr title="Chihhsiong Shih">CS</abbr>, <abbr title="Chao-Tung Yang">CTY</abbr>, <abbr title="Pao-Ann Hsiung">PAH</abbr>, <abbr title="Chorng-Shiuh Koong">CSK</abbr>), pp. 2224–2228.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2010-DaniVAS.html">SAC-2010-DaniVAS</a> </dt><dd>Accelerating multi-core simulators (<abbr title="Aparna Mandke Dani">AMD</abbr>, <abbr title="Keshavan Varadarajan">KV</abbr>, <abbr title="Bharadwaj Amrutur">BA</abbr>, <abbr title="Y. N. Srikant">YNS</abbr>), pp. 2377–2382.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2010-FacchinettiF.html">SAC-2010-FacchinettiF</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Resource partitioning for real-time processing on a multicore architecture (<abbr title="Tullio Facchinetti">TF</abbr>, <abbr title="Matteo Foppiano">MF</abbr>), pp. 359–360.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2010-WeiYKHC.html">SAC-2010-WeiYKHC</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Energy-efficient real-time scheduling of multimedia tasks on multi-core processors (<abbr title="Yi-Hung Wei">YHW</abbr>, <abbr title="Chuan-Yue Yang">CYY</abbr>, <abbr title="Tei-Wei Kuo">TWK</abbr>, <abbr title="Shih-Hao Hung">SHH</abbr>, <abbr title="Yuan-Hua Chu">YHC</abbr>), pp. 258–262.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2010-EbrahimiLMP.html">ASPLOS-2010-EbrahimiLMP</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Fairness via source throttling: a configurable and high-performance fairness substrate for multi-core memory systems (<abbr title="Eiman Ebrahimi">EE</abbr>, <abbr title="Chang Joo Lee">CJL</abbr>, <abbr title="Onur Mutlu">OM</abbr>, <abbr title="Yale N. Patt">YNP</abbr>), pp. 335–346.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2010-WeeratungeZJ.html">ASPLOS-2010-WeeratungeZJ</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span></dt><dd>Analyzing multicore dumps to facilitate concurrency bug reproduction (<abbr title="Dasarath Weeratunge">DW</abbr>, <abbr title="Xiangyu Zhang">XZ</abbr>, <abbr title="Suresh Jagannathan">SJ</abbr>), pp. 155–166.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2010-ZhuravlevBF.html">ASPLOS-2010-ZhuravlevBF</a> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Addressing shared resource contention in multicore processors via scheduling (<abbr title="Sergey Zhuravlev">SZ</abbr>, <abbr title="Sergey Blagodurov">SB</abbr>, <abbr title="Alexandra Fedorova">AF</abbr>), pp. 129–142.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2010-StrattonGMAMHH.html">CGO-2010-StrattonGMAMHH</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/fine-grained.html" title="fine-grained">#fine-grained</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Efficient compilation of fine-grained SPMD-threaded programs for multicore CPUs (<abbr title="John A. Stratton">JAS</abbr>, <abbr title="Vinod Grover">VG</abbr>, <abbr title="Jaydeep Marathe">JM</abbr>, <abbr title="Bastiaan Aarts">BA</abbr>, <abbr title="Mike Murphy">MM</abbr>, <abbr title="Ziang Hu">ZH</abbr>, <abbr title="Wen-mei W. Hwu">WmWH</abbr>), pp. 111–119.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-ChenXDM.html">DAC-2010-ChenXDM</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance and power modeling in a multi-programmed multi-core environment (<abbr title="Xi Chen">XC</abbr>, <abbr title="Chi Xu">CX</abbr>, <abbr title="Robert P. Dick">RPD</abbr>, <abbr title="Zhuoqing Morley Mao">ZMM</abbr>), pp. 813–818.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-CohenR.html">DAC-2010-CohenR</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Processor virtualization and split compilation for heterogeneous multicore embedded systems (<abbr title="Albert Cohen">AC</abbr>, <abbr title="Erven Rohou">ER</abbr>), pp. 102–107.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-GeMQ.html">DAC-2010-GeMQ</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/migration.html" title="migration">#migration</a></span></dt><dd>Distributed task migration for thermal management in many-core systems (<abbr title="Yang Ge">YG</abbr>, <abbr title="Parth Malani">PM</abbr>, <abbr title="Qinru Qiu">QQ</abbr>), pp. 579–584.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-IhrigMJ.html">DAC-2010-IhrigMJ</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Automated modeling and emulation of interconnect designs for many-core chip multiprocessors (<abbr title="Colin J. Ihrig">CJI</abbr>, <abbr title="Rami G. Melhem">RGM</abbr>, <abbr title="Alex K. Jones">AKJ</abbr>), pp. 431–436.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-KochteSWZ.html">DAC-2010-KochteSWZ</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Efficient fault simulation on many-core processors (<abbr title="Michael A. Kochte">MAK</abbr>, <abbr title="Marcel Schaal">MS</abbr>, <abbr title="Hans-Joachim Wunderlich">HJW</abbr>, <abbr title="Christian G. Zoellin">CGZ</abbr>), pp. 380–385.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-SchranzhoferPCTC.html">DAC-2010-SchranzhoferPCTC</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/resource%20management.html" title="resource management">#resource management</a></span> <span class="tag"><a href="../tag/worst-case.html" title="worst-case">#worst-case</a></span></dt><dd>Worst-case response time analysis of resource access models in multi-core systems (<abbr title="Andreas Schranzhofer">AS</abbr>, <abbr title="Rodolfo Pellizzoni">RP</abbr>, <abbr title="Jian-Jia Chen">JJC</abbr>, <abbr title="Lothar Thiele">LT</abbr>, <abbr title="Marco Caccamo">MC</abbr>), pp. 332–337.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-TruongB.html">DAC-2010-TruongB</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Circuit modeling for practical many-core architecture design exploration (<abbr title="Dean Truong">DT</abbr>, <abbr title="Bevan M. Baas">BMB</abbr>), pp. 627–628.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-YuP.html">DAC-2010-YuP</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/platform.html" title="platform">#platform</a></span></dt><dd>Off-chip memory bandwidth minimization through cache partitioning for multi-core platforms (<abbr title="Chenjie Yu">CY</abbr>, <abbr title="Peter Petrov">PP</abbr>), pp. 132–137.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-ZhangL.html">DAC-2010-ZhangL</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>A multilayer nanophotonic interconnection network for on-chip many-core communications (<abbr title="Xiang Zhang">XZ</abbr>, <abbr title="Ahmed Louri">AL</abbr>), pp. 156–161.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-ZhaoDX.html">DAC-2010-ZhaoDX</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/cost%20analysis.html" title="cost analysis">#cost analysis</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Cost-aware three-dimensional (3D) many-core multiprocessor design (<abbr title="Jishen Zhao">JZ</abbr>, <abbr title="Xiangyu Dong">XD</abbr>, <abbr title="Yuan Xie">YX</abbr>), pp. 126–131.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-BonfiettiBLM.html">DATE-2010-BonfiettiBLM</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>An efficient and complete approach for throughput-maximal SDF allocation and scheduling on multi-core platforms (<abbr title="Alessio Bonfietti">AB</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Michele Lombardi">ML</abbr>, <abbr title="Michela Milano">MM</abbr>), pp. 897–902.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-ChenLJC.html">DATE-2010-ChenLJC</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller (<abbr title="Xiaowen Chen">XC</abbr>, <abbr title="Zhonghai Lu">ZL</abbr>, <abbr title="Axel Jantsch">AJ</abbr>, <abbr title="Shuming Chen">SC</abbr>), pp. 39–44.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-ChenS.html">DATE-2010-ChenS</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>pSHS: A scalable parallel software implementation of Montgomery multiplication for multicore systems (<abbr title="Zhimin Chen">ZC</abbr>, <abbr title="Patrick Schaumont">PS</abbr>), pp. 843–848.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-ChePC.html">DATE-2010-ChePC</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Compilation of stream programs for multicore processors that incorporate scratchpad memories (<abbr title="Weijia Che">WC</abbr>, <abbr title="Amrit Panda">AP</abbr>, <abbr title="Karam S. Chatha">KSC</abbr>), pp. 1118–1123.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-CollinsVC.html">DATE-2010-CollinsVC</a> <span class="tag"><a href="../tag/code%20generation.html" title="code generation">#code generation</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/recursion.html" title="recursion">#recursion</a></span></dt><dd>Recursion-driven parallel code generation for multi-core platforms (<abbr title="Rebecca L. Collins">RLC</abbr>, <abbr title="Bharadwaj Vellore">BV</abbr>, <abbr title="Luca P. Carloni">LPC</abbr>), pp. 190–195.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-EguiaTSPT.html">DATE-2010-EguiaTSPT</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>General behavioral thermal modeling and characterization for multi-core microprocessor design (<abbr title="Thom Jefferson A. Eguia">TJAE</abbr>, <abbr title="Sheldon X.-D. Tan">SXDT</abbr>, <abbr title="Ruijing Shen">RS</abbr>, <abbr title="Eduardo H. Pacheco">EHP</abbr>, <abbr title="Murli Tirumala">MT</abbr>), pp. 1136–1141.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-LiSC.html">DATE-2010-LiSC</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Exploiting local logic structures to optimize multi-core SoC floorplanning (<abbr title="Cheng-Hong Li">CHL</abbr>, <abbr title="Sampada Sonalkar">SS</abbr>, <abbr title="Luca P. Carloni">LPC</abbr>), pp. 1291–1296.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-LoiB.html">DATE-2010-LoiB</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An efficient distributed memory interface for many-core platform with 3D stacked DRAM (<abbr title="Igor Loi">IL</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 99–104.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-MarianiAVYPSZ.html">DATE-2010-MarianiAVYPSZ</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="../tag/resource%20management.html" title="resource management">#resource management</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>An industrial design space exploration framework for supporting run-time resource management on multi-core systems (<abbr title="Giovanni Mariani">GM</abbr>, <abbr title="Prabhat Avasare">PA</abbr>, <abbr title="Geert Vanmeerbeeck">GV</abbr>, <abbr title="Chantal Ykman-Couvreur">CYC</abbr>, <abbr title="Gianluca Palermo">GP</abbr>, <abbr title="Cristina Silvano">CS</abbr>, <abbr title="Vittorio Zaccaria">VZ</abbr>), pp. 196–201.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-MarongiuRB.html">DATE-2010-MarongiuRB</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient OpenMP data mapping for multicore platforms with vertically stacked memory (<abbr title="Andrea Marongiu">AM</abbr>, <abbr title="Martino Ruggiero">MR</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 105–110.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-MullerBGRNZB.html">DATE-2010-MullerBGRNZB</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/recognition.html" title="recognition">#recognition</a></span></dt><dd>Design of an automotive traffic sign recognition system targeting a multi-core SoC implementation (<abbr title="Matthias Müller">MM</abbr>, <abbr title="Axel G. Braun">AGB</abbr>, <abbr title="Joachim Gerlach">JG</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>, <abbr title="Dennis Nienhüser">DN</abbr>, <abbr title="Johann Marius Zöllner">JMZ</abbr>, <abbr title="Oliver Bringmann">OB</abbr>), pp. 532–537.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-PellizzoniSCCT.html">DATE-2010-PellizzoniSCCT</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Worst case delay analysis for memory interference in multicore systems (<abbr title="Rodolfo Pellizzoni">RP</abbr>, <abbr title="Andreas Schranzhofer">AS</abbr>, <abbr title="Jian-Jia Chen">JJC</abbr>, <abbr title="Marco Caccamo">MC</abbr>, <abbr title="Lothar Thiele">LT</abbr>), pp. 741–746.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-VadlamaniZBT.html">DATE-2010-VadlamaniZBT</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Multicore soft error rate stabilization using adaptive dual modular redundancy (<abbr title="Ramakrishna Vadlamani">RV</abbr>, <abbr title="Jia Zhao">JZ</abbr>, <abbr title="Wayne P. Burleson">WPB</abbr>, <abbr title="Russell Tessier">RT</abbr>), pp. 27–32.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-ZhangYDHRL.html">DATE-2010-ZhangYDHRL</a> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Performance-asymmetry-aware topology virtualization for defect-tolerant NoC-based many-core processors (<abbr title="Lei Zhang">LZ</abbr>, <abbr title="Yue Yu">YY</abbr>, <abbr title="Jianbo Dong">JD</abbr>, <abbr title="Yinhe Han">YH</abbr>, <abbr title="Shangping Ren">SR</abbr>, <abbr title="Xiaowei Li">XL</abbr>), pp. 1566–1571.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2010-LeeLSKKS.html">HPCA-2010-LeeLSKKS</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>COMIC++: A software SVM system for heterogeneous multicore accelerator clusters (<abbr title="Jaejin Lee">JL</abbr>, <abbr title="Jun Lee">JL</abbr>, <abbr title="Sangmin Seo">SS</abbr>, <abbr title="Jungwon Kim">JK</abbr>, <abbr title="Seungkyun Kim">SK</abbr>, <abbr title="Zehra Sura">ZS</abbr>), pp. 1–12.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2010-LiBKKRH.html">HPCA-2010-LiBKKRH</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/operating%20system.html" title="operating system">#operating system</a></span></dt><dd>Operating system support for overlapping-ISA heterogeneous multi-core architectures (<abbr title="Tong Li">TL</abbr>, <abbr title="Paul Brett">PB</abbr>, <abbr title="Rob C. Knauerhase">RCK</abbr>, <abbr title="David A. Koufaty">DAK</abbr>, <abbr title="Dheeraj Reddy">DR</abbr>, <abbr title="Scott Hahn">SH</abbr>), pp. 1–12.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-2010-HuLZHX.html">HPDC-2010-HuLZHX</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/virtual%20machine.html" title="virtual machine">#virtual machine</a></span></dt><dd>I/O scheduling model of virtual machine based on multi-core dynamic partitioning (<abbr title="Yanyan Hu">YH</abbr>, <abbr title="Xiang Long">XL</abbr>, <abbr title="Jiong Zhang">JZ</abbr>, <abbr title="Jun He">JH</abbr>, <abbr title="Li Xia">LX</abbr>), pp. 142–154.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2010-WernsingS.html">LCTES-2010-WernsingS</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span></dt><dd>Elastic computing: a framework for transparent, portable, and adaptive multi-core heterogeneous computing (<abbr title="John Robert Wernsing">JRW</abbr>, <abbr title="Greg Stitt">GS</abbr>), pp. 115–124.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2010-AldinucciMT.html">PDP-2010-AldinucciMT</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Smith-Waterman on Multi-core with FastFlow (<abbr title="Marco Aldinucci">MA</abbr>, <abbr title="Massimiliano Meneghin">MM</abbr>, <abbr title="Massimo Torquati">MT</abbr>), pp. 195–199.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2010-AlonsoRL.html">PDP-2010-AlonsoRL</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/matrix.html" title="matrix">#matrix</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Experimental Study of Six Different Implementations of Parallel Matrix Multiplication on Heterogeneous Computational Clusters of Multicore Processors (<abbr title="Pedro Alonso">PA</abbr>, <abbr title="Ravi Reddy">RR</abbr>, <abbr title="Alexey L. Lastovetsky">ALL</abbr>), pp. 263–270.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2010-BakerHEW.html">PDP-2010-BakerHEW</a> <span class="tag"><a href="../tag/api.html" title="api">#api</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>A Light-weight API for Portable Multicore Programming (<abbr title="Christopher G. Baker">CGB</abbr>, <abbr title="Michael A. Heroux">MAH</abbr>, <abbr title="H. Carter Edwards">HCE</abbr>, <abbr title="Alan B. Williams">ABW</abbr>), pp. 601–606.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2010-CostaBMB.html">PDP-2010-CostaBMB</a> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Scheduling Metric-Space Queries Processing on Multi-Core Processors (<abbr title="Veronica Gil Costa">VGC</abbr>, <abbr title="Ricardo J. Barrientos">RJB</abbr>, <abbr title="Mauricio Marín">MM</abbr>, <abbr title="Carolina Bonacic">CB</abbr>), pp. 187–194.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2010-CuencaGGQ.html">PDP-2010-CuencaGGQ</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Analysis of the Influence of the Compiler on Multicore Performance (<abbr title="Javier Cuenca">JC</abbr>, <abbr title="Luis-Pedro García">LPG</abbr>, <abbr title="Domingo Giménez">DG</abbr>, <abbr title="Manuel Quesada">MQ</abbr>), pp. 170–174.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2010-LeytonP.html">PDP-2010-LeytonP</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>Skandium: Multi-core Programming with Algorithmic Skeletons (<abbr title="Mario Leyton">ML</abbr>, <abbr title="José M. Piquer">JMP</abbr>), pp. 289–296.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2010-MadrugaFN.html">PDP-2010-MadrugaFN</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Parallel Shared-Memory Workloads Performance on Asymmetric Multi-core Architectures (<abbr title="Felipe Lopes Madruga">FLM</abbr>, <abbr title="Henrique Cota de Freitas">HCdF</abbr>, <abbr title="Philippe Olivier Alexandre Navaux">POAN</abbr>), pp. 163–169.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2010-RayoBMPD.html">PDP-2010-RayoBMPD</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/requirements.html" title="requirements">#requirements</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Balancing Task Resource Requirements in Embedded Multithreaded Multicore Processors to Reduce Power Consumption (<abbr title="Diana Bautista Rayo">DBR</abbr>, <abbr title="Julio Sahuquillo Borrás">JSB</abbr>, <abbr title="Houcine Hassan Mohamed">HHM</abbr>, <abbr title="Salvador Petit">SP</abbr>, <abbr title="José Duato">JD</abbr>), pp. 200–204.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2010-GuoZCS.html">PPoPP-2010-GuoZCS</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>SLAW: a scalable locality-aware adaptive work-stealing scheduler for multi-core systems (<abbr title="Yi Guo">YG</abbr>, <abbr title="Yisheng Zhao">YZ</abbr>, <abbr title="Vincent Cavé">VC</abbr>, <abbr title="Vivek Sarkar">VS</abbr>), pp. 341–342.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/tacas.png" alt="TACAS"/><a href="../TACAS-2010-DonaldsonKR.html">TACAS-2010-DonaldsonKR</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Automatic Analysis of Scratch-Pad Memory Code for Heterogeneous Multicore Processors (<abbr title="Alastair F. Donaldson">AFD</abbr>, <abbr title="Daniel Kröning">DK</abbr>, <abbr title="Philipp Rümmer">PR</abbr>), pp. 280–295.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-2009-HanL.html">SIGMOD-2009-HanL</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/order.html" title="order">#order</a></span> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span></dt><dd>Dependency-aware reordering for parallelizing query optimization in multi-core CPUs (<abbr title="Wook-Shin Han">WSH</abbr>, <abbr title="Jinsoo Lee">JL</abbr>), pp. 45–58.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2009-DasAAA.html">VLDB-2009-DasAAA</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/data%20type.html" title="data type">#data type</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Thread Cooperation in Multicore Architectures for Frequency Counting over Multiple Data Streams (<abbr title="Sudipto Das">SD</abbr>, <abbr title="Shyam Antony">SA</abbr>, <abbr title="Divyakant Agrawal">DA</abbr>, <abbr title="Amr El Abbadi">AEA</abbr>), pp. 217–228.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2009-KimSCKNBLSD.html">VLDB-2009-KimSCKNBLSD</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Sort vs. Hash Revisited: Fast Join Implementation on Modern Multi-Core CPUs (<abbr title="Changkyu Kim">CK</abbr>, <abbr title="Eric Sedlar">ES</abbr>, <abbr title="Jatin Chhugani">JC</abbr>, <abbr title="Tim Kaldewey">TK</abbr>, <abbr title="Anthony D. Nguyen">ADN</abbr>, <abbr title="Andrea Di Blas">ADB</abbr>, <abbr title="Victor W. Lee">VWL</abbr>, <abbr title="Nadathur Satish">NS</abbr>, <abbr title="Pradeep Dubey">PD</abbr>), pp. 1378–1389.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2009-LeeDCLZ.html">VLDB-2009-LeeDCLZ</a> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>MCC-DB: Minimizing Cache Conflicts in Multi-core Processors for Databases (<abbr title="Rubao Lee">RL</abbr>, <abbr title="Xiaoning Ding">XD</abbr>, <abbr title="Feng Chen">FC</abbr>, <abbr title="Qingda Lu">QL</abbr>, <abbr title="Xiaodong Zhang">XZ</abbr>), pp. 373–384.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2009-TatikondaP.html">VLDB-2009-TatikondaP</a> <span class="tag"><a href="../tag/mining.html" title="mining">#mining</a></span></dt><dd>Mining Tree-Structured Data on Multicore Systems (<abbr title="Shirish Tatikonda">ST</abbr>, <abbr title="Srinivasan Parthasarathy">SP</abbr>), pp. 694–705.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icfp.png" alt="ICFP"/><a href="../ICFP-2009-MarlowJS.html">ICFP-2009-MarlowJS</a> <span class="tag"><a href="../tag/haskell.html" title="haskell">#haskell</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Runtime support for multicore Haskell (<abbr title="Simon Marlow">SM</abbr>, <abbr title="Simon L. Peyton Jones">SLPJ</abbr>, <abbr title="Satnam Singh">SS</abbr>), pp. 65–78.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/sigir.png" alt="SIGIR"/><a href="../SIGIR-2009-TatikondaJCP.html">SIGIR-2009-TatikondaJCP</a> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>On efficient posting list intersection with multicore processors (<abbr title="Shirish Tatikonda">ST</abbr>, <abbr title="Flavio Junqueira">FJ</abbr>, <abbr title="Berkant Barla Cambazoglu">BBC</abbr>, <abbr title="Vassilis Plachouras">VP</abbr>), pp. 738–739.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/oopsla.png" alt="OOPSLA"/><a href="../OOPSLA-2009-HaABM.html">OOPSLA-2009-HaABM</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/dynamic%20analysis.html" title="dynamic analysis">#dynamic analysis</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>A concurrent dynamic analysis framework for multicore hardware (<abbr title="Jungwoo Ha">JH</abbr>, <abbr title="Matthew Arnold">MA</abbr>, <abbr title="Stephen M. Blackburn">SMB</abbr>, <abbr title="Kathryn S. McKinley">KSM</abbr>), pp. 155–174.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/oopsla.png" alt="OOPSLA"/><a href="../OOPSLA-2009-ZhaoSZWLS.html">OOPSLA-2009-ZhaoSZWLS</a> <span class="tag"><a href="../tag/java.html" title="java">#java</a></span> <span class="tag"><a href="../tag/platform.html" title="platform">#platform</a></span></dt><dd>Allocation wall: a limiting factor of Java applications on emerging multi-core platforms (<abbr title="Yi Zhao">YZ</abbr>, <abbr title="Jin Shi">JS</abbr>, <abbr title="Kai Zheng">KZ</abbr>, <abbr title="Haichuan Wang">HW</abbr>, <abbr title="Haibo Lin">HL</abbr>, <abbr title="Ling Shao">LS</abbr>), pp. 361–376.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2009-InoueKN.html">PLDI-2009-InoueKN</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>A study of memory management for web-based applications on multicore processors (<abbr title="Hiroshi Inoue">HI</abbr>, <abbr title="Hideaki Komatsu">HK</abbr>, <abbr title="Toshio Nakatani">TN</abbr>), pp. 386–396.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2009-MathuriyaBHH.html">SAC-2009-MathuriyaBHH</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd><i>GTfold</i>: a scalable multicore code for RNA secondary structure prediction (<abbr title="Amrita Mathuriya">AM</abbr>, <abbr title="David A. Bader">DAB</abbr>, <abbr title="Christine E. Heitsch">CEH</abbr>, <abbr title="Stephen C. Harvey">SCH</abbr>), pp. 981–988.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2009-VasudevanE.html">SAC-2009-VasudevanE</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span></dt><dd>Celling SHIM: compiling deterministic concurrency to a heterogeneous multicore (<abbr title="Nalini Vasudevan">NV</abbr>, <abbr title="Stephen A. Edwards">SAE</abbr>), pp. 1626–1631.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2009-WeiCM.html">SAC-2009-WeiCM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Designing a multi-core hard real-time test bed for energy measurement experiments (<abbr title="Tongquan Wei">TW</abbr>, <abbr title="Xiaodao Chen">XC</abbr>, <abbr title="Piyush Mishra">PM</abbr>), pp. 1998–1999.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2009-SulemanMQP.html">ASPLOS-2009-SulemanMQP</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Accelerating critical section execution with asymmetric multi-core architectures (<abbr title="M. Aater Suleman">MAS</abbr>, <abbr title="Onur Mutlu">OM</abbr>, <abbr title="Moinuddin K. Qureshi">MKQ</abbr>, <abbr title="Yale N. Patt">YNP</abbr>), pp. 253–264.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2009-WellsCS.html">ASPLOS-2009-WellsCS</a> <span class="tag"><a href="../tag/reliability.html" title="reliability">#reliability</a></span></dt><dd>Mixed-mode multicore reliability (<abbr title="Philip M. Wells">PMW</abbr>, <abbr title="Koushik Chakraborty">KC</abbr>, <abbr title="Gurindar S. Sohi">GSS</abbr>), pp. 169–180.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2009-CampanoniSAC.html">CC-2009-CampanoniSAC</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/jit.html" title="jit">#jit</a></span></dt><dd>Dynamic Look Ahead Compilation: A Technique to Hide JIT Compilation Latencies in Multicore Environment (<abbr title="Simone Campanoni">SC</abbr>, <abbr title="Martino Sykora">MS</abbr>, <abbr title="Giovanni Agosta">GA</abbr>, <abbr title="Stefano Crespi-Reghizzi">SCR</abbr>), pp. 220–235.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2009-ChoiLCMM.html">CGO-2009-ChoiLCMM</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Stream Compilation for Real-Time Embedded Multicore Systems (<abbr title="Yoonseo Choi">YC</abbr>, <abbr title="Yuan Lin">YL</abbr>, <abbr title="Nathan Chong">NC</abbr>, <abbr title="Scott A. Mahlke">SAM</abbr>, <abbr title="Trevor N. Mudge">TNM</abbr>), pp. 210–220.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-ChenJ.html">DAC-2009-ChenJ</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Efficient program scheduling for heterogeneous multi-core processors (<abbr title="Jian Chen">JC</abbr>, <abbr title="Lizy Kurian John">LKJ</abbr>), pp. 927–930.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-ChouCWCCWW.html">DAC-2009-ChouCWCCWW</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span></dt><dd>No cache-coherence: a single-cycle ring interconnection for multi-core L1-NUCA sharing on 3D chips (<abbr title="Shu-Hsuan Chou">SHC</abbr>, <abbr title="Chien-Chih Chen">CCC</abbr>, <abbr title="Chi-Neng Wen">CNW</abbr>, <abbr title="Yi-Chao Chan">YCC</abbr>, <abbr title="Tien-Fu Chen">TFC</abbr>, <abbr title="Chao-Ching Wang">CCW</abbr>, <abbr title="Jinn-Shyan Wang">JSW</abbr>), pp. 587–592.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-HanumaiahRVC.html">DAC-2009-HanumaiahRVC</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/throughput.html" title="throughput">#throughput</a></span></dt><dd>Throughput optimal task allocation under thermal constraints for multi-core processors (<abbr title="Vinay Hanumaiah">VH</abbr>, <abbr title="Ravishankar Rao">RR</abbr>, <abbr title="Sarma B. K. Vrudhula">SBKV</abbr>, <abbr title="Karam S. Chatha">KSC</abbr>), pp. 776–781.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-LeeK.html">DAC-2009-LeeK</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/throughput.html" title="throughput">#throughput</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Optimizing throughput of power- and thermal-constrained multicore processors using DVFS and per-core power-gating (<abbr title="Jungseob Lee">JL</abbr>, <abbr title="Nam Sung Kim">NSK</abbr>), pp. 47–50.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-LuZSZ.html">DAC-2009-LuZSZ</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Multicore parallel min-cost flow algorithm for CAD applications (<abbr title="Yinghai Lu">YL</abbr>, <abbr title="Hai Zhou">HZ</abbr>, <abbr title="Li Shang">LS</abbr>, <abbr title="Xuan Zeng">XZ</abbr>), pp. 832–837.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-WenCCS.html">DAC-2009-WenCCS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>NUDA: a non-uniform debugging architecture and non-intrusive race detection for many-core (<abbr title="Chi-Neng Wen">CNW</abbr>, <abbr title="Shu-Hsuan Chou">SHC</abbr>, <abbr title="Tien-Fu Chen">TFC</abbr>, <abbr title="Alan Peisheng Su">APS</abbr>), pp. 148–153.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-ZengYGP.html">DAC-2009-ZengYGP</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>MPTLsim: a simulator for X86 multicore processors (<abbr title="Hui Zeng">HZ</abbr>, <abbr title="Matt T. Yourst">MTY</abbr>, <abbr title="Kanad Ghose">KG</abbr>, <abbr title="Dmitry V. Ponomarev">DVP</abbr>), pp. 226–231.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-Berkel.html">DATE-2009-Berkel</a> <span class="tag"><a href="../tag/mobile.html" title="mobile">#mobile</a></span></dt><dd>Multi-core for mobile phones (<abbr title="C. H. van Berkel">CHvB</abbr>), pp. 1260–1265.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-ChangHL.html">DATE-2009-ChangHL</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>pTest: An adaptive testing tool for concurrent software on embedded multicore processors (<abbr title="Shou-Wei Chang">SWC</abbr>, <abbr title="Kun-Yuan Hsieh">KYH</abbr>, <abbr title="Jenq Kuen Lee">JKL</abbr>), pp. 1012–1017.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-CoskunAARL.html">DATE-2009-CoskunAARL</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Dynamic thermal management in 3D multicore architectures (<abbr title="Ayse Kivilcim Coskun">AKC</abbr>, <abbr title="José L. Ayala">JLA</abbr>, <abbr title="David Atienza">DA</abbr>, <abbr title="Tajana Simunic Rosing">TSR</abbr>, <abbr title="Yusuf Leblebici">YL</abbr>), pp. 1410–1415.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-Flamand.html">DATE-2009-Flamand</a> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Strategic directions towards multicore application specific computing (<abbr title="Eric Flamand">EF</abbr>), p. 1266.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-HanumaiahVC.html">DATE-2009-HanumaiahVC</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance optimal speed control of multi-core processors under thermal constraints (<abbr title="Vinay Hanumaiah">VH</abbr>, <abbr title="Sarma B. K. Vrudhula">SBKV</abbr>, <abbr title="Karam S. Chatha">KSC</abbr>), pp. 1548–1551.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-JerrayaN.html">DATE-2009-JerrayaN</a> <span class="tag"><a href="../tag/comprehension.html" title="comprehension">#comprehension</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/tutorial.html" title="tutorial">#tutorial</a></span></dt><dd>Embedded tutorial — Understanding multicore technologies (<abbr title="Ahmed Amine Jerraya">AAJ</abbr>, <abbr title="Gabriela Nicolescu">GN</abbr>), p. 1051.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-KodakaSTONKMUAOKTM.html">DATE-2009-KodakaSTONKMUAOKTM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Design and implementation of scalable, transparent threads for multi-core media processor (<abbr title="Takeshi Kodaka">TK</abbr>, <abbr title="Shunsuke Sasaki">SS</abbr>, <abbr title="Takahiro Tokuyoshi">TT</abbr>, <abbr title="Ryuichiro Ohyama">RO</abbr>, <abbr title="Nobuhiro Nonogaki">NN</abbr>, <abbr title="Koji Kitayama">KK</abbr>, <abbr title="Tatsuya Mori">TM</abbr>, <abbr title="Yasuyuki Ueda">YU</abbr>, <abbr title="Hideho Arakida">HA</abbr>, <abbr title="Yuji Okuda">YO</abbr>, <abbr title="Toshiki Kizu">TK</abbr>, <abbr title="Yoshiro Tsuboi">YT</abbr>, <abbr title="Nobu Matsumoto">NM</abbr>), pp. 1035–1039.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-KolligOH.html">DATE-2009-KolligOH</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span></dt><dd>Heterogeneous multi-core platform for consumer multimedia applications (<abbr title="Peter Kollig">PK</abbr>, <abbr title="Colin Osborne">CO</abbr>, <abbr title="Tomas Henriksson">TH</abbr>), pp. 1254–1259.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-LombardiMB.html">DATE-2009-LombardiMB</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Robust non-preemptive hard real-time scheduling for clustered multicore platforms (<abbr title="Michele Lombardi">ML</abbr>, <abbr title="Michela Milano">MM</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 803–808.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-MadduriVBT.html">DATE-2009-MadduriVBT</a> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span></dt><dd>A monitor interconnect and support subsystem for multicore processors (<abbr title="Sailaja Madduri">SM</abbr>, <abbr title="Ramakrishna Vadlamani">RV</abbr>, <abbr title="Wayne Burleson">WB</abbr>, <abbr title="Russell Tessier">RT</abbr>), pp. 761–766.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-PelcatMAN.html">DATE-2009-PelcatMAN</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Scalable compile-time scheduler for multi-core architectures (<abbr title="Maxime Pelcat">MP</abbr>, <abbr title="Pierrick Menuet">PM</abbr>, <abbr title="Slaheddine Aridhi">SA</abbr>, <abbr title="Jean-François Nezan">JFN</abbr>), pp. 1552–1555.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-SartoriK.html">DATE-2009-SartoriK</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Distributed peak power management for many-core architectures (<abbr title="John Sartori">JS</abbr>, <abbr title="Rakesh Kumar">RK</abbr>), pp. 1556–1559.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-WagnerB.html">DATE-2009-WagnerB</a> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Caspar: Hardware patching for multicore processors (<abbr title="Ilya Wagner">IW</abbr>, <abbr title="Valeria Bertacco">VB</abbr>), pp. 658–663.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-YeoK.html">DATE-2009-YeoK</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span></dt><dd>Temperature-aware scheduler based on thermal behavior grouping in multicore systems (<abbr title="Inchoon Yeo">IY</abbr>, <abbr title="Eun Jung Kim">EJK</abbr>), pp. 946–951.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-YiHZEA.html">DATE-2009-YiHZEA</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>An ILP formulation for task mapping and scheduling on multi-core architectures (<abbr title="Ying Yi">YY</abbr>, <abbr title="Wei Han">WH</abbr>, <abbr title="Xin Zhao">XZ</abbr>, <abbr title="Ahmet T. Erdogan">ATE</abbr>, <abbr title="Tughrul Arslan">TA</abbr>), pp. 33–38.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-ZuoFQWJNLYB.html">DATE-2009-ZuoFQWJNLYB</a> </dt><dd>Group-caching for NoC based multicore cache coherent systems (<abbr title="Zuo Wang">ZW</abbr>, <abbr title="Feng Shi">FS</abbr>, <abbr title="Qi Zuo">QZ</abbr>, <abbr title="Weixing Ji">WJ</abbr>, <abbr title="Jiaxin Li">JL</abbr>, <abbr title="Ning Deng">ND</abbr>, <abbr title="Licheng Xue">LX</abbr>, <abbr title="Yu-An Tan">YAT</abbr>, <abbr title="Baojun Qiao">BQ</abbr>), pp. 755–760.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2009-DeOrioWB.html">HPCA-2009-DeOrioWB</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Dacota: Post-silicon validation of the memory subsystem in multi-core designs (<abbr title="Andrew DeOrio">AD</abbr>, <abbr title="Ilya Wagner">IW</abbr>, <abbr title="Valeria Bertacco">VB</abbr>), pp. 405–416.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2009-KumarHM.html">HPCA-2009-KumarHM</a> </dt><dd>Characterization of Direct Cache Access on multi-core systems and 10GbE (<abbr title="Amit Kumar">AK</abbr>, <abbr title="Ram Huggahalli">RH</abbr>, <abbr title="Srihari Makineni">SM</abbr>), pp. 341–352.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2009-Patt.html">HPCA-2009-Patt</a> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span></dt><dd>Multi-core demands multi-interfaces (<abbr title="Yale N. Patt">YNP</abbr>), pp. 147–148.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-2009-YiMEJT.html">HPDC-2009-YiMEJT</a> <span class="tag"><a href="../tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Harnessing parallelism in multicore clusters with the all-pairs and wavefront abstractions (<abbr title="Li Yi">LY</abbr>, <abbr title="Christopher Moretti">CM</abbr>, <abbr title="Scott J. Emrich">SJE</abbr>, <abbr title="Kenneth Judd">KJ</abbr>, <abbr title="Douglas Thain">DT</abbr>), pp. 1–10.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2009-MankinKA.html">LCTES-2009-MankinKA</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>Software transactional memory for multicore embedded systems (<abbr title="Jennifer Mankin">JM</abbr>, <abbr title="David R. Kaeli">DRK</abbr>, <abbr title="John Ardini">JA</abbr>), pp. 90–98.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2009-SarkarMRM.html">LCTES-2009-SarkarMRM</a> <span class="tag"><a href="../tag/migration.html" title="migration">#migration</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Push-assisted migration of real-time tasks in multi-core processors (<abbr title="Abhik Sarkar">AS</abbr>, <abbr title="Frank Müller">FM</abbr>, <abbr title="Harini Ramaprasad">HR</abbr>, <abbr title="Sibin Mohan">SM</abbr>), pp. 80–89.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2009-AndradeFBP.html">PDP-2009-AndradeFBP</a> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>Task-Parallel versus Data-Parallel Library-Based Programming in Multicore Systems (<abbr title="Diego Andrade">DA</abbr>, <abbr title="Basilio B. Fraguela">BBF</abbr>, <abbr title="James C. Brodman">JCB</abbr>, <abbr title="David A. Padua">DAP</abbr>), pp. 101–110.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2009-BadiaPAL.html">PDP-2009-BadiaPAL</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>Impact of the Memory Hierarchy on Shared Memory Architectures in Multicore Programming Models (<abbr title="Rosa M. Badia">RMB</abbr>, <abbr title="Josep M. Pérez">JMP</abbr>, <abbr title="Eduard Ayguadé">EA</abbr>, <abbr title="Jesús Labarta">JL</abbr>), pp. 437–445.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2009-Barker.html">PDP-2009-Barker</a> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Realities of Multi-Core CPU Chips and Memory Contention (<abbr title="David P. Barker">DPB</abbr>), pp. 446–453.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2009-PadronABD.html">PDP-2009-PadronABD</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>High Performance Global Illumination on Multi-core Architectures (<abbr title="Emilio J. Padrón">EJP</abbr>, <abbr title="Margarita Amor">MA</abbr>, <abbr title="Montserrat Bóo">MB</abbr>, <abbr title="Ramon Doallo">RD</abbr>), pp. 93–100.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2009-RabenseifnerHJ.html">PDP-2009-RabenseifnerHJ</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>Hybrid MPI/OpenMP Parallel Programming on Clusters of Multi-Core SMP Nodes (<abbr title="Rolf Rabenseifner">RR</abbr>, <abbr title="Georg Hager">GH</abbr>, <abbr title="Gabriele Jost">GJ</abbr>), pp. 427–436.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2009-SeppanenM.html">PDP-2009-SeppanenM</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/experience.html" title="experience">#experience</a></span> <span class="tag"><a href="../tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="../tag/legacy.html" title="legacy">#legacy</a></span> <span class="tag"><a href="../tag/migration.html" title="migration">#migration</a></span></dt><dd>Porting Legacy Applications to Multicore: Experiences from an Industrial System (<abbr title="Aki Seppänen">AS</abbr>, <abbr title="Tommi Mikkonen">TM</abbr>), pp. 127–132.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2009-TuFZZ.html">PDP-2009-TuFZZ</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/message%20passing.html" title="message passing">#message passing</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Accurate Analytical Models for Message Passing on Multi-core Clusters (<abbr title="Bibo Tu">BT</abbr>, <abbr title="Jianping Fan">JF</abbr>, <abbr title="Jianfeng Zhan">JZ</abbr>, <abbr title="Xiaofang Zhao">XZ</abbr>), pp. 133–139.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2009-BaskaranVBRRS.html">PPoPP-2009-BaskaranVBRRS</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Compiler-assisted dynamic scheduling for effective parallelization of loop nests on multicore processors (<abbr title="Muthu Manikandan Baskaran">MMB</abbr>, <abbr title="Nagavijayalakshmi Vydyanathan">NV</abbr>, <abbr title="Uday Bondhugula">UB</abbr>, <abbr title="J. Ramanujam">JR</abbr>, <abbr title="Atanas Rountev">AR</abbr>, <abbr title="P. Sadayappan">PS</abbr>), pp. 219–228.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2009-Dennis.html">PPoPP-2009-Dennis</a> <span class="tag"><a href="../tag/how.html" title="how">#how</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>How to build programmable multi-core chips (<abbr title="Jack B. Dennis">JBD</abbr>), pp. 283–284.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2009-LongFZ.html">PPoPP-2009-LongFZ</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Architectural support for cilk computations on many-core architectures (<abbr title="Guoping Long">GL</abbr>, <abbr title="Dongrui Fan">DF</abbr>, <abbr title="Junchao Zhang">JZ</abbr>), pp. 285–286.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2009-Patt.html">PPoPP-2009-Patt</a> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span></dt><dd>Multi-core demands multi-interfaces (<abbr title="Yale N. Patt">YNP</abbr>), pp. 99–100.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-2009-AltekarS.html">SOSP-2009-AltekarS</a> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>ODR: output-deterministic replay for multicore debugging (<abbr title="Gautam Altekar">GA</abbr>, <abbr title="Ion Stoica">IS</abbr>), pp. 193–206.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-2009-BaumannBDHIPRSS.html">SOSP-2009-BaumannBDHIPRSS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/kernel.html" title="kernel">#kernel</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>The multikernel: a new OS architecture for scalable multicore systems (<abbr title="Andrew Baumann">AB</abbr>, <abbr title="Paul Barham">PB</abbr>, <abbr title="Pierre-Évariste Dagand">PÉD</abbr>, <abbr title="Timothy L. Harris">TLH</abbr>, <abbr title="Rebecca Isaacs">RI</abbr>, <abbr title="Simon Peter">SP</abbr>, <abbr title="Timothy Roscoe">TR</abbr>, <abbr title="Adrian Schüpbach">AS</abbr>, <abbr title="Akhilesh Singhania">AS</abbr>), pp. 29–44.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2009-Benini.html">CAV-2009-Benini</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span></dt><dd>Predictability vs. Efficiency in the Multicore Era: Fight of Titans or Happy Ever after? (<abbr title="Luca Benini">LB</abbr>), p. 50.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2008-ChhuganiNLMHCBKD.html">VLDB-2008-ChhuganiNLMHCBKD</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/sorting.html" title="sorting">#sorting</a></span></dt><dd>Efficient implementation of sorting on multi-core SIMD CPU architecture (<abbr title="Jatin Chhugani">JC</abbr>, <abbr title="Anthony D. Nguyen">ADN</abbr>, <abbr title="Victor W. Lee">VWL</abbr>, <abbr title="William Macy">WM</abbr>, <abbr title="Mostafa Hagog">MH</abbr>, <abbr title="Yen-Kuang Chen">YKC</abbr>, <abbr title="Akram Baransi">AB</abbr>, <abbr title="Sanjeev Kumar">SK</abbr>, <abbr title="Pradeep Dubey">PD</abbr>), pp. 1313–1324.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2008-QiaoRRHL.html">VLDB-2008-QiaoRRHL</a> <span class="tag"><a href="../tag/in%20memory.html" title="in memory">#in memory</a></span></dt><dd>Main-memory scan sharing for multi-core CPUs (<abbr title="Lin Qiao">LQ</abbr>, <abbr title="Vijayshankar Raman">VR</abbr>, <abbr title="Frederick Reiss">FR</abbr>, <abbr title="Peter J. Haas">PJH</abbr>, <abbr title="Guy M. Lohman">GML</abbr>), pp. 610–621.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/iticse.png" alt="ITiCSE"/><a href="../ITiCSE-2008-ErnstS.html">ITiCSE-2008-ErnstS</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/student.html" title="student">#student</a></span></dt><dd>Concurrent CS: preparing students for a multicore world (<abbr title="Daniel J. Ernst">DJE</abbr>, <abbr title="Daniel E. Stevenson">DES</abbr>), pp. 230–234.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/iceis.png" alt="ICEIS"/><a href="../ICEIS-ISAS2-2008-RauberR.html">ICEIS-ISAS2-2008-RauberR</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/workflow.html" title="workflow">#workflow</a></span></dt><dd>Models for Parallel Workflow Processing on Multi-Core Architectures (<abbr title="Thomas Rauber">TR</abbr>, <abbr title="Gudula Rünger">GR</abbr>), pp. 220–227.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2008-KudlurM.html">PLDI-2008-KudlurM</a> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/platform.html" title="platform">#platform</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Orchestrating the execution of stream programs on multicore platforms (<abbr title="Manjunath Kudlur">MK</abbr>, <abbr title="Scott A. Mahlke">SAM</abbr>), pp. 114–124.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2008-GuoLPHCDW.html">SAC-2008-GuoLPHCDW</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Hierarchical memory system design for a heterogeneous multi-core processor (<abbr title="Jianjun Guo">JG</abbr>, <abbr title="Ming-che Lai">McL</abbr>, <abbr title="Zhengyuan Pang">ZP</abbr>, <abbr title="Libo Huang">LH</abbr>, <abbr title="Fangyuan Chen">FC</abbr>, <abbr title="Kui Dai">KD</abbr>, <abbr title="Zhiying Wang">ZW</abbr>), pp. 1504–1508.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2008-GummarajuCTR.html">ASPLOS-2008-GummarajuCTR</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Streamware: programming general-purpose multicore processors using streams (<abbr title="Jayanth Gummaraju">JG</abbr>, <abbr title="Joel Coburn">JC</abbr>, <abbr title="Yoshio Turner">YT</abbr>, <abbr title="Mendel Rosenblum">MR</abbr>), pp. 297–307.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2008-LindermanCWM.html">ASPLOS-2008-LindermanCWM</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>Merge: a programming model for heterogeneous multi-core systems (<abbr title="Michael D. Linderman">MDL</abbr>, <abbr title="Jamison D. Collins">JDC</abbr>, <abbr title="Hong Wang">HW</abbr>, <abbr title="Teresa H. Y. Meng">THYM</abbr>), pp. 287–296.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2008-WellsCS.html">ASPLOS-2008-WellsCS</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Adapting to intermittent faults in multicore systems (<abbr title="Philip M. Wells">PMW</abbr>, <abbr title="Koushik Chakraborty">KC</abbr>, <abbr title="Gurindar S. Sohi">GSS</abbr>), pp. 255–264.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2008-ZhaoCW.html">CGO-2008-ZhaoCW</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/profiling.html" title="profiling">#profiling</a></span></dt><dd>Pipa: pipelined profiling and analysis on multi-core systems (<abbr title="Qin Zhao">QZ</abbr>, <abbr title="Ioana Cutcutache">IC</abbr>, <abbr title="Weng-Fai Wong">WFW</abbr>), pp. 185–194.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-DongLY.html">DAC-2008-DongLY</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>WavePipe: parallel transient simulation of analog and digital circuits on multi-core shared-memory machines (<abbr title="Wei Dong">WD</abbr>, <abbr title="Peng Li">PL</abbr>, <abbr title="Xiaoji Ye">XY</abbr>), pp. 238–243.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-Garland.html">DAC-2008-Garland</a> <span class="tag"><a href="../tag/gpu.html" title="gpu">#gpu</a></span> <span class="tag"><a href="../tag/matrix.html" title="matrix">#matrix</a></span></dt><dd>Sparse matrix computations on manycore GPU’s (<abbr title="Michael Garland">MG</abbr>), pp. 2–6.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-HaritanHYPWNWM.html">DAC-2008-HaritanHYPWNWM</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/exclamation.html" title="exclamation">#exclamation</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span> <span class="tag"><a href="../tag/what.html" title="what">#what</a></span></dt><dd>Multicore design is the challenge! what is the solution? (<abbr title="Eshel Haritan">EH</abbr>, <abbr title="Toshihiro Hattori">TH</abbr>, <abbr title="Hiroyuki Yagi">HY</abbr>, <abbr title="Pierre G. Paulin">PGP</abbr>, <abbr title="Wayne Wolf">WW</abbr>, <abbr title="Achim Nohl">AN</abbr>, <abbr title="Drew Wingard">DW</abbr>, <abbr title="Mike Müller">MM</abbr>), pp. 128–130.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-HuangSSRS.html">DAC-2008-HuangSSRS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/perspective.html" title="perspective">#perspective</a></span></dt><dd>Many-core design from a thermal perspective (<abbr title="Wei Huang">WH</abbr>, <abbr title="Mircea R. Stan">MRS</abbr>, <abbr title="Karthik Sankaranarayanan">KS</abbr>, <abbr title="Robert J. Ribando">RJR</abbr>, <abbr title="Kevin Skadron">KS</abbr>), pp. 746–749.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-JungRP.html">DAC-2008-JungRP</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span></dt><dd>Stochastic modeling of a thermally-managed multi-core system (<abbr title="Hwisung Jung">HJ</abbr>, <abbr title="Peng Rong">PR</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 728–733.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-SapatnekarHKDKMPS.html">DAC-2008-SapatnekarHKDKMPS</a> </dt><dd>Reinventing EDA with manycore processors (<abbr title="Sachin S. Sapatnekar">SSS</abbr>, <abbr title="Eshel Haritan">EH</abbr>, <abbr title="Kurt Keutzer">KK</abbr>, <abbr title="Anirudh Devgan">AD</abbr>, <abbr title="Desmond Kirkpatrick">DK</abbr>, <abbr title="Stephen Meier">SM</abbr>, <abbr title="Duaine Pryor">DP</abbr>, <abbr title="Tom Spyrou">TS</abbr>), pp. 126–127.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-YeoLK.html">DAC-2008-YeoLK</a> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Predictive dynamic thermal management for multicore systems (<abbr title="Inchoon Yeo">IY</abbr>, <abbr title="Chih Chun Liu">CCL</abbr>, <abbr title="Eun Jung Kim">EJK</abbr>), pp. 734–739.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-Brand.html">DATE-2008-Brand</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Optimization of Design Flows for Multi-Core x86 Microprocessors in 45 and 32nm Technologies under Productivity Considerations (<abbr title="Hans-Jürgen Brand">HJB</abbr>), pp. 938–939.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-KangK.html">DATE-2008-KangK</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/machine%20learning.html" title="machine learning">#machine learning</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Magellan: A Search and Machine Learning-based Framework for Fast Multi-core Design Space Exploration and Optimization (<abbr title="Sukhun Kang">SK</abbr>, <abbr title="Rakesh Kumar">RK</abbr>), pp. 1432–1437.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-MassasP.html">DATE-2008-MassasP</a> <span class="tag"><a href="../tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/policy.html" title="policy">#policy</a></span></dt><dd>Comparison of memory write policies for NoC based Multicore Cache Coherent Systems (<abbr title="Pierre Guironnet de Massas">PGdM</abbr>, <abbr title="Frédéric Pétrot">FP</abbr>), pp. 997–1002.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-MuraliMAGBBM.html">DATE-2008-MuraliMAGBBM</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Temperature Control of High-Performance Multi-core Platforms Using Convex Optimization (<abbr title="Srinivasan Murali">SM</abbr>, <abbr title="Almir Mutapcic">AM</abbr>, <abbr title="David Atienza">DA</abbr>, <abbr title="Rajesh Gupta">RG</abbr>, <abbr title="Stephen P. Boyd">SPB</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 110–115.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-WagnerB.html">DATE-2008-WagnerB</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>MCjammer: Adaptive Verification for Multi-core Designs (<abbr title="Ilya Wagner">IW</abbr>, <abbr title="Valeria Bertacco">VB</abbr>), pp. 670–675.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-ZhangHXL.html">DATE-2008-ZhangHXL</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Defect Tolerance in Homogeneous Manycore Processors Using Core-Level Redundancy with Unified Topology (<abbr title="Lei Zhang">LZ</abbr>, <abbr title="Yinhe Han">YH</abbr>, <abbr title="Qiang Xu">QX</abbr>, <abbr title="Xiaowei Li">XL</abbr>), pp. 891–896.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2008-Hill.html">HPCA-2008-Hill</a> </dt><dd>Amdahl’s Law in the multicore era (<abbr title="Mark D. Hill">MDH</abbr>), p. 187.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2008-LinLDZZS.html">HPCA-2008-LinLDZZS</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems (<abbr title="Jiang Lin">JL</abbr>, <abbr title="Qingda Lu">QL</abbr>, <abbr title="Xiaoning Ding">XD</abbr>, <abbr title="Zhao Zhang">ZZ</abbr>, <abbr title="Xiaodong Zhang">XZ</abbr>, <abbr title="P. Sadayappan">PS</abbr>), pp. 367–378.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2008-Quintana-OrtiQCGZ.html">PDP-2008-Quintana-OrtiQCGZ</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Scheduling of QR Factorization Algorithms on SMP and Multi-Core Architectures (<abbr title="Gregorio Quintana-Ortí">GQO</abbr>, <abbr title="Enrique S. Quintana-Ortí">ESQO</abbr>, <abbr title="Ernie Chan">EC</abbr>, <abbr title="Robert A. van de Geijn">RAvdG</abbr>, <abbr title="Field G. Van Zee">FGVZ</abbr>), pp. 301–310.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/pdp.png" alt="PDP"/><a href="../PDP-2008-TaoKK.html">PDP-2008-TaoKK</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Evaluating the Cache Architecture of Multicore Processors (<abbr title="Jie Tao">JT</abbr>, <abbr title="Marcel Kunze">MK</abbr>, <abbr title="Wolfgang Karl">WK</abbr>), pp. 12–19.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2008-ChengCHT.html">PPoPP-2008-ChengCHT</a> <span class="tag"><a href="../tag/classification.html" title="classification">#classification</a></span> <span class="tag"><a href="../tag/platform.html" title="platform">#platform</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Scalable packet classification using interpreting: a cross-platform multi-core solution (<abbr title="Haipeng Cheng">HC</abbr>, <abbr title="Zheng Chen">ZC</abbr>, <abbr title="Bei Hua">BH</abbr>, <abbr title="Xinan Tang">XT</abbr>), pp. 33–42.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2008-TanFZRG.html">PPoPP-2008-TanFZRG</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/experience.html" title="experience">#experience</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Experience on optimizing irregular computation for memory hierarchy in manycore architecture (<abbr title="Guangming Tan">GT</abbr>, <abbr title="Dongrui Fan">DF</abbr>, <abbr title="Junchao Zhang">JZ</abbr>, <abbr title="Andrew Russo">AR</abbr>, <abbr title="Guang R. Gao">GRG</abbr>), pp. 279–280.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2008-TatikondaP.html">PPoPP-2008-TatikondaP</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/mining.html" title="mining">#mining</a></span></dt><dd>An adaptive memory conscious approach for mining frequent trees: implications for multi-core architectures (<abbr title="Shirish Tatikonda">ST</abbr>, <abbr title="Srinivasan Parthasarathy">SP</abbr>), pp. 263–264.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2007-WangCCJTGYLW.html">PLDI-2007-WangCCJTGYLW</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>EXOCHI: architecture and programming environment for a heterogeneous multi-core multithreaded system (<abbr title="Perry H. Wang">PHW</abbr>, <abbr title="Jamison D. Collins">JDC</abbr>, <abbr title="Gautham N. Chinya">GNC</abbr>, <abbr title="Hong Jiang">HJ</abbr>, <abbr title="Xinmin Tian">XT</abbr>, <abbr title="Milind Girkar">MG</abbr>, <abbr title="Nick Y. Yang">NYY</abbr>, <abbr title="Guei-Yuan Lueh">GYL</abbr>, <abbr title="Hong Wang">HW</abbr>), pp. 156–166.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/ada.png" alt="Ada"/><a href="../SIGAda-2007-Nyberg.html">SIGAda-2007-Nyberg</a> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span></dt><dd>Multi-core + multi-tasking = multi-opportunity? (<abbr title="Karl A. Nyberg">KAN</abbr>), pp. 79–82.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2007-KyungPKJKP.html">SAC-2007-KyungPKJKP</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/platform.html" title="platform">#platform</a></span></dt><dd>Performance monitor unit design for an AXI-based multi-core SoC platform (<abbr title="Hyun-min Kyung">HmK</abbr>, <abbr title="Gi-Ho Park">GHP</abbr>, <abbr title="Jong Wook Kwak">JWK</abbr>, <abbr title="WooKyeong Jeong">WJ</abbr>, <abbr title="Tae-Jin Kim">TJK</abbr>, <abbr title="Sung-Bae Park">SBP</abbr>), pp. 1565–1572.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-AgarwalL.html">DAC-2007-AgarwalL</a> </dt><dd>The KILL Rule for Multicore (<abbr title="Anant Agarwal">AA</abbr>, <abbr title="Markus Levy">ML</abbr>), pp. 750–753.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-Darringer.html">DAC-2007-Darringer</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Multi-Core Design Automation Challenges (<abbr title="John A. Darringer">JAD</abbr>), pp. 760–764.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-SarnoHLLLRCLY.html">DAC-2007-SarnoHLLLRCLY</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span></dt><dd>Corezilla: Build and Tame the Multicore Beast? (<abbr title="Lauren Sarno">LS</abbr>, <abbr title="Wen-mei W. Hwu">WmWH</abbr>, <abbr title="Craig Lund">CL</abbr>, <abbr title="Markus Levy">ML</abbr>, <abbr title="James R. Larus">JRL</abbr>, <abbr title="James Reinders">JR</abbr>, <abbr title="Gordon Cameron">GC</abbr>, <abbr title="Chris Lennard">CL</abbr>, <abbr title="Takashi Yoshimori">TY</abbr>), pp. 632–633.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-HumenayTS.html">DATE-2007-HumenayTS</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Impact of process variations on multicore performance symmetry (<abbr title="Eric Humenay">EH</abbr>, <abbr title="David Tarjan">DT</abbr>, <abbr title="Kevin Skadron">KS</abbr>), pp. 1653–1658.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-TangX.html">DATE-2007-TangX</a> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/platform.html" title="platform">#platform</a></span></dt><dd>A multi-core debug platform for NoC-based systems (<abbr title="Shan Tang">ST</abbr>, <abbr title="Qiang Xu">QX</abbr>), pp. 870–875.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2007-Pawlowski.html">HPCA-2007-Pawlowski</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/perspective.html" title="perspective">#perspective</a></span> <span class="tag"><a href="../tag/research.html" title="research">#research</a></span></dt><dd>Petascale Computing Research Challenges — A Manycore Perspective (<abbr title="Steve Pawlowski">SP</abbr>), p. 96.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2007-RangerRPBK.html">HPCA-2007-RangerRPBK</a> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Evaluating MapReduce for Multi-core and Multiprocessor Systems (<abbr title="Colby Ranger">CR</abbr>, <abbr title="Ramanan Raghuraman">RR</abbr>, <abbr title="Arun Penmetsa">AP</abbr>, <abbr title="Gary R. Bradski">GRB</abbr>, <abbr title="Christos Kozyrakis">CK</abbr>), pp. 13–24.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2007-ZhongLM.html">HPCA-2007-ZhongLM</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Extending Multicore Architectures to Exploit Hybrid Parallelism in Single-thread Applications (<abbr title="Hongtao Zhong">HZ</abbr>, <abbr title="Steven A. Lieberman">SAL</abbr>, <abbr title="Scott A. Mahlke">SAM</abbr>), pp. 25–36.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2007-ChoAG.html">LCTES-2007-ChoAG</a> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>Interface synthesis for heterogeneous multi-core systems from transaction level models (<abbr title="Hansu Cho">HC</abbr>, <abbr title="Samar Abdi">SA</abbr>, <abbr title="Daniel Gajski">DG</abbr>), pp. 140–142.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2007-Adl-TabatabaiKS.html">PPoPP-2007-Adl-TabatabaiKS</a> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>Transactional programming in a multi-core environment (<abbr title="Ali-Reza Adl-Tabatabai">ARAT</abbr>, <abbr title="Christos Kozyrakis">CK</abbr>, <abbr title="Bratin Saha">BS</abbr>), p. 272.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2007-PutzeSS.html">PPoPP-2007-PutzeSS</a> <span class="tag"><a href="../tag/library.html" title="library">#library</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/standard.html" title="standard">#standard</a></span></dt><dd>MCSTL: the multi-core standard template library (<abbr title="Felix Putze">FP</abbr>, <abbr title="Peter Sanders">PS</abbr>, <abbr title="Johannes Singler">JS</abbr>), pp. 144–145.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2006-HuTH.html">PPoPP-2006-HuTH</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>High-performance IPv6 forwarding algorithm for multi-core and multithreaded network processor (<abbr title="Xianghui Hu">XH</abbr>, <abbr title="Xinan Tang">XT</abbr>, <abbr title="Bei Hua">BH</abbr>), pp. 168–177.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2006-SahaAHMH.html">PPoPP-2006-SahaAHMH</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span> <span class="tag"><a href="../tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>McRT-STM: a high performance software transactional memory system for a multi-core runtime (<abbr title="Bratin Saha">BS</abbr>, <abbr title="Ali-Reza Adl-Tabatabai">ARAT</abbr>, <abbr title="Richard L. Hudson">RLH</abbr>, <abbr title="Chi Cao Minh">CCM</abbr>, <abbr title="Ben Hertzberg">BH</abbr>), pp. 187–197.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2005-EnnalsSM.html">CC-2005-EnnalsSM</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Task Partitioning for Multi-core Network Processors (<abbr title="Robert Ennals">RE</abbr>, <abbr title="Richard Sharp">RS</abbr>, <abbr title="Alan Mycroft">AM</abbr>), pp. 76–90.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2004-Michaud.html">HPCA-2004-Michaud</a> <span class="tag"><a href="../tag/capacity.html" title="capacity">#capacity</a></span> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/migration.html" title="migration">#migration</a></span></dt><dd>Exploiting the Cache Capacity of a Single-Chip Multi-Core Processor with Execution Migration (<abbr title="Pierre Michaud">PM</abbr>), pp. 186–197.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-StolbergBFMFMKKP.html">DATE-2003-StolbergBFMFMKKP</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>HiBRID-SoC: A Multi-Core System-on-Chip Architecture for Multimedia Signal Processing Applications (<abbr title="Hans-Joachim Stolberg">HJS</abbr>, <abbr title="Mladen Berekovic">MB</abbr>, <abbr title="Lars Friebe">LF</abbr>, <abbr title="Sören Moch">SM</abbr>, <abbr title="Sebastian Flügel">SF</abbr>, <abbr title="Xun Mao">XM</abbr>, <abbr title="Mark Bernd Kulaczewski">MBK</abbr>, <abbr title="Heiko Klußmann">HK</abbr>, <abbr title="Peter Pirsch">PP</abbr>), pp. 20008–20013.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-CesarioBGLNPYJD.html">DAC-2002-CesarioBGLNPYJD</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/component.html" title="component">#component</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Component-based design approach for multicore SoCs (<abbr title="Wander O. Cesário">WOC</abbr>, <abbr title="Amer Baghdadi">AB</abbr>, <abbr title="Lovic Gauthier">LG</abbr>, <abbr title="Damien Lyonnard">DL</abbr>, <abbr title="Gabriela Nicolescu">GN</abbr>, <abbr title="Yanick Paviot">YP</abbr>, <abbr title="Sungjoo Yoo">SY</abbr>, <abbr title="Ahmed Amine Jerraya">AAJ</abbr>, <abbr title="Mario Diaz-Nava">MDN</abbr>), pp. 789–794.</dd> <div class="pagevis" style="width:5px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>