INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Fri Dec  2 03:07:51 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.618ns  (required time - arrival time)
  Source:                 Buffer_13/oehb1/validArray_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            phi_24/tehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        7.250ns  (logic 2.183ns (30.110%)  route 5.067ns (69.890%))
  Logic Levels:           19  (CARRY4=8 LUT2=3 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4806, unset)         0.672     0.672    Buffer_13/oehb1/clk
                         FDCE                                         r  Buffer_13/oehb1/validArray_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.209     0.881 f  Buffer_13/oehb1/validArray_reg[0]/Q
                         net (fo=18, unplaced)        0.407     1.288    Buffer_13/oehb1/validArray_reg[0]_0
                         LUT2 (Prop_lut2_I0_O)        0.153     1.441 f  Buffer_13/oehb1/A_2_address0[31]_INST_0_i_14/O
                         net (fo=2, unplaced)         0.351     1.792    forkC_18/generateBlocks[1].regblock/phiC_7_validArray_0
                         LUT6 (Prop_lut6_I3_O)        0.053     1.845 f  forkC_18/generateBlocks[1].regblock/full_reg_i_2__17/O
                         net (fo=6, unplaced)         0.372     2.217    phiC_8/fork_C1/generateBlocks[1].regblock/oehb1_valid
                         LUT2 (Prop_lut2_I1_O)        0.053     2.270 f  phiC_8/fork_C1/generateBlocks[1].regblock/A_2_address0[31]_INST_0_i_5/O
                         net (fo=8, unplaced)         0.378     2.648    phi_24/tehb1/phiC_8_validArray_1
                         LUT6 (Prop_lut6_I3_O)        0.053     2.701 r  phi_24/tehb1/A_2_address0[0]_INST_0_i_1/O
                         net (fo=23, unplaced)        0.310     3.011    add_30/load_27_dataOutArray_1[0]
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.359     3.370 r  add_30/data_reg_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.008     3.378    add_30/data_reg_reg[4]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.438 r  add_30/data_reg_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.438    add_30/data_reg_reg[8]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.498 r  add_30/data_reg_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    add_30/data_reg_reg[12]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.558 r  add_30/data_reg_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.558    add_30/data_reg_reg[16]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.618 r  add_30/data_reg_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.618    add_30/data_reg_reg[20]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.678 r  add_30/data_reg_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.678    add_30/data_reg_reg[24]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     3.898 f  add_30/data_reg_reg[28]_i_1/O[1]
                         net (fo=3, unplaced)         0.470     4.368    add_30/data_reg_reg[30][26]
                         LUT2 (Prop_lut2_I0_O)        0.155     4.523 r  add_30/full_reg_i_9/O
                         net (fo=1, unplaced)         0.000     4.523    icmp_31/reg_value_reg[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     4.833 r  icmp_31/full_reg_reg_i_2/CO[3]
                         net (fo=18, unplaced)        0.575     5.408    Buffer_8/tehb1/dataOutArray[0][0]
                         LUT5 (Prop_lut5_I3_O)        0.053     5.461 r  Buffer_8/tehb1/reg_value_i_8__2/O
                         net (fo=1, unplaced)         0.340     5.801    Buffer_14/oehb1/reg_value_i_2__9
                         LUT6 (Prop_lut6_I5_O)        0.053     5.854 r  Buffer_14/oehb1/reg_value_i_4__3/O
                         net (fo=1, unplaced)         0.340     6.194    phiC_8/oehb1/reg_value_reg_3
                         LUT6 (Prop_lut6_I5_O)        0.053     6.247 r  phiC_8/oehb1/reg_value_i_2__9/O
                         net (fo=5, unplaced)         0.368     6.615    phiC_8/fork_C1/generateBlocks[0].regblock/reg_value_reg_7
                         LUT5 (Prop_lut5_I2_O)        0.053     6.668 r  phiC_8/fork_C1/generateBlocks[0].regblock/reg_value_i_2__7/O
                         net (fo=4, unplaced)         0.364     7.032    phiC_8/fork_C1/generateBlocks[0].regblock/reg_value_reg_3
                         LUT4 (Prop_lut4_I1_O)        0.053     7.085 r  phiC_8/fork_C1/generateBlocks[0].regblock/full_reg_i_4__3/O
                         net (fo=5, unplaced)         0.368     7.453    phiC_8/fork_C1/generateBlocks[0].regblock/reg_value_reg_1
                         LUT6 (Prop_lut6_I2_O)        0.053     7.506 r  phiC_8/fork_C1/generateBlocks[0].regblock/data_reg[31]_i_1__0/O
                         net (fo=32, unplaced)        0.416     7.922    phi_24/tehb1/E[0]
                         FDCE                                         r  phi_24/tehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=4806, unset)         0.638     4.638    phi_24/tehb1/clk
                         FDCE                                         r  phi_24/tehb1/data_reg_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDCE (Setup_fdce_C_CE)      -0.299     4.304    phi_24/tehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.304    
                         arrival time                          -7.922    
  -------------------------------------------------------------------
                         slack                                 -3.618    




report_timing: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2795.508 ; gain = 71.059 ; free physical = 13516 ; free virtual = 209306
