-- generated by newgenasym Tue Mar 15 16:23:51 2011

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity prj_005 is
    port (    
	GND:       INOUT  STD_LOGIC_VECTOR (3 DOWNTO 1);    
	\l_led+\:  INOUT  STD_LOGIC;    
	\l_led-\:  INOUT  STD_LOGIC;    
	\n/c\:     INOUT  STD_LOGIC;    
	R_CT:      INOUT  STD_LOGIC;    
	\r_led+\:  INOUT  STD_LOGIC;    
	\r_led-\:  INOUT  STD_LOGIC;    
	\rd+\:     INOUT  STD_LOGIC;    
	\rd-\:     INOUT  STD_LOGIC;    
	T_CT:      INOUT  STD_LOGIC;    
	\td+\:     INOUT  STD_LOGIC;    
	\td-\:     INOUT  STD_LOGIC);
end prj_005;
