--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 8.459 ns
From           : GPIO[23]
To             : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]
From Clock     : --
To Clock       : SPI_SCK
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 14.966 ns
From           : DFS0~reg0
To             : DEBUG_LED0
From Clock     : CLK_12MHZ
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 10.253 ns
From           : CLK_12MHZ
To             : CLK_MCLK
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -1.418 ns
From           : DOUT
To             : q[0]
From Clock     : --
To Clock       : CLK_12MHZ
Failed Paths   : 0

Type           : Clock Setup: 'IFCLK'
Slack          : 9.577 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : Restricted to 163.03 MHz ( period = 6.134 ns )
From           : Rx_register[14]
To             : Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_datain_reg0
From Clock     : IFCLK
To Clock       : IFCLK
Failed Paths   : 0

Type           : Clock Setup: 'SPI_SCK'
Slack          : 14.209 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : 150.97 MHz ( period = 6.624 ns )
From           : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1]
To             : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]
From Clock     : SPI_SCK
To Clock       : SPI_SCK
Failed Paths   : 0

Type           : Clock Setup: 'FX2_CLK'
Slack          : 16.733 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : 243.90 MHz ( period = 4.100 ns )
From           : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1
To             : gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]
From Clock     : FX2_CLK
To Clock       : FX2_CLK
Failed Paths   : 0

Type           : Clock Setup: 'CLK_12MHZ'
Slack          : 31.505 ns
Required Time  : 12.29 MHz ( period = 81.380 ns )
Actual Time    : 54.44 MHz ( period = 18.370 ns )
From           : fifo_enable
To             : Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]
From Clock     : CLK_12MHZ
To Clock       : CLK_12MHZ
Failed Paths   : 0

Type           : Clock Hold: 'IFCLK'
Slack          : 0.499 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : N/A
From           : FIFO_ADR[1]~reg0
To             : FIFO_ADR[1]~reg0
From Clock     : IFCLK
To Clock       : IFCLK
Failed Paths   : 0

Type           : Clock Hold: 'CLK_12MHZ'
Slack          : 0.499 ns
Required Time  : 12.29 MHz ( period = 81.380 ns )
Actual Time    : N/A
From           : CCstate.00
To             : CCstate.00
From Clock     : CLK_12MHZ
To Clock       : CLK_12MHZ
Failed Paths   : 0

Type           : Clock Hold: 'SPI_SCK'
Slack          : 0.499 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : N/A
From           : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd
To             : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd
From Clock     : SPI_SCK
To Clock       : SPI_SCK
Failed Paths   : 0

Type           : Clock Hold: 'FX2_CLK'
Slack          : 0.908 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : N/A
From           : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1
To             : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2
From Clock     : FX2_CLK
To Clock       : FX2_CLK
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

