{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/DLST.v " "Source file: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/DLST.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1613043051909 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1613043051909 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/DLST.v " "Source file: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/DLST.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1613043051939 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1613043051939 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/DLST.v " "Source file: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/DLST.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1613043051969 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1613043051969 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1613043052317 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613043052327 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 11 14:30:52 2021 " "Processing started: Thu Feb 11 14:30:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613043052327 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613043052327 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cyclone_OSG -c Cyclone_OSG " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cyclone_OSG -c Cyclone_OSG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613043052327 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "MLT.qip " "Tcl Script File MLT.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE MLT.qip " "set_global_assignment -name QIP_FILE MLT.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1613043052457 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1613043052457 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1613043052765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613043060340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613043060340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Delay " "Found entity 1: Delay" {  } { { "Delay.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Delay.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613043060350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613043060350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlst.v 1 1 " "Found 1 design units, including 1 entities, in source file dlst.v" { { "Info" "ISGN_ENTITY_NAME" "1 DLST " "Found entity 1: DLST" {  } { { "DLST.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/DLST.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613043060350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613043060350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pulse " "Found entity 1: Pulse" {  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Pulse.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613043060350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613043060350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613043060360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613043060360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start.v 1 1 " "Found 1 design units, including 1 entities, in source file start.v" { { "Info" "ISGN_ENTITY_NAME" "1 Start " "Found entity 1: Start" {  } { { "Start.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Start.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613043060360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613043060360 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "UART.v " "Can't analyze file -- file UART.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1613043060360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613043060370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613043060370 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "control_UART_clk main.v(181) " "Verilog HDL Implicit Net warning at main.v(181): created implicit net for \"control_UART_clk\"" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 181 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613043060370 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(178) " "Verilog HDL Instantiation warning at main.v(178): instance has no name" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 178 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1613043060370 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(181) " "Verilog HDL Instantiation warning at main.v(181): instance has no name" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 181 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1613043060370 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(209) " "Verilog HDL Instantiation warning at main.v(209): instance has no name" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 209 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1613043060370 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1613043060549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Start Start:comb_11 " "Elaborating entity \"Start\" for hierarchy \"Start:comb_11\"" {  } { { "main.v" "comb_11" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613043060559 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uart_rx.v 1 1 " "Using design file uart_rx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Rx " "Found entity 1: UART_Rx" {  } { { "uart_rx.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/uart_rx.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613043060569 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1613043060569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Rx UART_Rx:comb_12 " "Elaborating entity \"UART_Rx\" for hierarchy \"UART_Rx:comb_12\"" {  } { { "main.v" "comb_12" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613043060569 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_rx.v(42) " "Verilog HDL assignment warning at uart_rx.v(42): truncated value with size 32 to match size of target (16)" {  } { { "uart_rx.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/uart_rx.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060569 "|main|UART_Rx:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 uart_rx.v(63) " "Verilog HDL assignment warning at uart_rx.v(63): truncated value with size 9 to match size of target (8)" {  } { { "uart_rx.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/uart_rx.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060569 "|main|UART_Rx:comb_12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:comb_13 " "Elaborating entity \"RAM\" for hierarchy \"RAM:comb_13\"" {  } { { "main.v" "comb_13" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613043060569 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(138) " "Verilog HDL assignment warning at RAM.v(138): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(140) " "Verilog HDL assignment warning at RAM.v(140): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(141) " "Verilog HDL assignment warning at RAM.v(141): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(145) " "Verilog HDL assignment warning at RAM.v(145): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(147) " "Verilog HDL assignment warning at RAM.v(147): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(148) " "Verilog HDL assignment warning at RAM.v(148): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(152) " "Verilog HDL assignment warning at RAM.v(152): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(154) " "Verilog HDL assignment warning at RAM.v(154): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(155) " "Verilog HDL assignment warning at RAM.v(155): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(158) " "Verilog HDL assignment warning at RAM.v(158): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(160) " "Verilog HDL assignment warning at RAM.v(160): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(161) " "Verilog HDL assignment warning at RAM.v(161): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(164) " "Verilog HDL assignment warning at RAM.v(164): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(166) " "Verilog HDL assignment warning at RAM.v(166): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(167) " "Verilog HDL assignment warning at RAM.v(167): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(170) " "Verilog HDL assignment warning at RAM.v(170): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(172) " "Verilog HDL assignment warning at RAM.v(172): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(173) " "Verilog HDL assignment warning at RAM.v(173): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(176) " "Verilog HDL assignment warning at RAM.v(176): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(178) " "Verilog HDL assignment warning at RAM.v(178): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(179) " "Verilog HDL assignment warning at RAM.v(179): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(182) " "Verilog HDL assignment warning at RAM.v(182): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(184) " "Verilog HDL assignment warning at RAM.v(184): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(185) " "Verilog HDL assignment warning at RAM.v(185): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(188) " "Verilog HDL assignment warning at RAM.v(188): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(190) " "Verilog HDL assignment warning at RAM.v(190): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(191) " "Verilog HDL assignment warning at RAM.v(191): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(194) " "Verilog HDL assignment warning at RAM.v(194): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(196) " "Verilog HDL assignment warning at RAM.v(196): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(197) " "Verilog HDL assignment warning at RAM.v(197): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(200) " "Verilog HDL assignment warning at RAM.v(200): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(202) " "Verilog HDL assignment warning at RAM.v(202): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(203) " "Verilog HDL assignment warning at RAM.v(203): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(206) " "Verilog HDL assignment warning at RAM.v(206): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(208) " "Verilog HDL assignment warning at RAM.v(208): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(209) " "Verilog HDL assignment warning at RAM.v(209): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(212) " "Verilog HDL assignment warning at RAM.v(212): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(214) " "Verilog HDL assignment warning at RAM.v(214): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(215) " "Verilog HDL assignment warning at RAM.v(215): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(218) " "Verilog HDL assignment warning at RAM.v(218): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(220) " "Verilog HDL assignment warning at RAM.v(220): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(221) " "Verilog HDL assignment warning at RAM.v(221): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(224) " "Verilog HDL assignment warning at RAM.v(224): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(226) " "Verilog HDL assignment warning at RAM.v(226): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(227) " "Verilog HDL assignment warning at RAM.v(227): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(230) " "Verilog HDL assignment warning at RAM.v(230): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(232) " "Verilog HDL assignment warning at RAM.v(232): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(233) " "Verilog HDL assignment warning at RAM.v(233): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 "|main|RAM:comb_13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pulse Pulse:PL1 " "Elaborating entity \"Pulse\" for hierarchy \"Pulse:PL1\"" {  } { { "main.v" "PL1" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Delay Delay:DL1 " "Elaborating entity \"Delay\" for hierarchy \"Delay:DL1\"" {  } { { "main.v" "DL1" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613043060579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DLST DLST:ST1 " "Elaborating entity \"DLST\" for hierarchy \"DLST:ST1\"" {  } { { "main.v" "ST1" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613043060609 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL1_DRT\[16\] " "Net \"PL1_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL1_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL1_DEL\[16\] " "Net \"DL1_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL1_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL2_DRT\[16\] " "Net \"PL2_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL2_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL2_DEL\[16\] " "Net \"DL2_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL2_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[7\] " "Net \"CH2TS\[7\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[7\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[6\] " "Net \"CH2TS\[6\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[6\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[5\] " "Net \"CH2TS\[5\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[5\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[4\] " "Net \"CH2TS\[4\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[4\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL3_DRT\[16\] " "Net \"PL3_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL3_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 56 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL3_DEL\[16\] " "Net \"DL3_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL3_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 58 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL4_DRT\[16\] " "Net \"PL4_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL4_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL4_DEL\[16\] " "Net \"DL4_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL4_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL5_DRT\[16\] " "Net \"PL5_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL5_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL5_DEL\[16\] " "Net \"DL5_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL5_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 74 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL6_DRT\[16\] " "Net \"PL6_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL6_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL6_DEL\[16\] " "Net \"DL6_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL6_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 82 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL7_DRT\[16\] " "Net \"PL7_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL7_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL7_DEL\[16\] " "Net \"DL7_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL7_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL8_DRT\[16\] " "Net \"PL8_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL8_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL8_DEL\[16\] " "Net \"DL8_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL8_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 98 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL9_DRT\[16\] " "Net \"PL9_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL9_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 104 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL9_DEL\[16\] " "Net \"DL9_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL9_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL10_DRT\[16\] " "Net \"PL10_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL10_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL10_DEL\[16\] " "Net \"DL10_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL10_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL11_DRT\[16\] " "Net \"PL11_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL11_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL11_DEL\[16\] " "Net \"DL11_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL11_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL12_DRT\[16\] " "Net \"PL12_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL12_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 128 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL12_DEL\[16\] " "Net \"DL12_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL12_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 130 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL13_DRT\[16\] " "Net \"PL13_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL13_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 136 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL13_DEL\[16\] " "Net \"DL13_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL13_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 138 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL14_DRT\[16\] " "Net \"PL14_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL14_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL14_DEL\[16\] " "Net \"DL14_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL14_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 146 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL15_DRT\[16\] " "Net \"PL15_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL15_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 152 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL15_DEL\[16\] " "Net \"DL15_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL15_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 154 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL16_DRT\[16\] " "Net \"PL16_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL16_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 160 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL16_DEL\[16\] " "Net \"DL16_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL16_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 162 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1613043060769 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL1_DRT\[16\] " "Net \"PL1_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL1_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL1_DEL\[16\] " "Net \"DL1_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL1_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL2_DRT\[16\] " "Net \"PL2_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL2_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL2_DEL\[16\] " "Net \"DL2_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL2_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[7\] " "Net \"CH2TS\[7\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[7\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[6\] " "Net \"CH2TS\[6\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[6\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[5\] " "Net \"CH2TS\[5\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[5\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[4\] " "Net \"CH2TS\[4\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[4\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL3_DRT\[16\] " "Net \"PL3_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL3_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 56 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL3_DEL\[16\] " "Net \"DL3_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL3_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 58 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL4_DRT\[16\] " "Net \"PL4_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL4_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL4_DEL\[16\] " "Net \"DL4_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL4_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL5_DRT\[16\] " "Net \"PL5_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL5_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL5_DEL\[16\] " "Net \"DL5_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL5_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 74 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL6_DRT\[16\] " "Net \"PL6_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL6_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL6_DEL\[16\] " "Net \"DL6_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL6_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 82 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL7_DRT\[16\] " "Net \"PL7_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL7_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL7_DEL\[16\] " "Net \"DL7_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL7_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL8_DRT\[16\] " "Net \"PL8_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL8_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL8_DEL\[16\] " "Net \"DL8_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL8_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 98 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL9_DRT\[16\] " "Net \"PL9_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL9_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 104 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL9_DEL\[16\] " "Net \"DL9_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL9_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL10_DRT\[16\] " "Net \"PL10_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL10_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL10_DEL\[16\] " "Net \"DL10_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL10_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL11_DRT\[16\] " "Net \"PL11_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL11_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL11_DEL\[16\] " "Net \"DL11_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL11_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL12_DRT\[16\] " "Net \"PL12_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL12_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 128 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL12_DEL\[16\] " "Net \"DL12_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL12_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 130 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL13_DRT\[16\] " "Net \"PL13_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL13_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 136 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL13_DEL\[16\] " "Net \"DL13_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL13_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 138 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL14_DRT\[16\] " "Net \"PL14_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL14_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL14_DEL\[16\] " "Net \"DL14_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL14_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 146 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL15_DRT\[16\] " "Net \"PL15_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL15_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 152 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL15_DEL\[16\] " "Net \"DL15_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL15_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 154 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL16_DRT\[16\] " "Net \"PL16_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL16_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 160 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL16_DEL\[16\] " "Net \"DL16_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL16_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 162 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1613043060769 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL1_DRT\[16\] " "Net \"PL1_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL1_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL1_DEL\[16\] " "Net \"DL1_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL1_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL2_DRT\[16\] " "Net \"PL2_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL2_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL2_DEL\[16\] " "Net \"DL2_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL2_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[7\] " "Net \"CH2TS\[7\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[7\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[6\] " "Net \"CH2TS\[6\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[6\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[5\] " "Net \"CH2TS\[5\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[5\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[4\] " "Net \"CH2TS\[4\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[4\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL3_DRT\[16\] " "Net \"PL3_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL3_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 56 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL3_DEL\[16\] " "Net \"DL3_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL3_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 58 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL4_DRT\[16\] " "Net \"PL4_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL4_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL4_DEL\[16\] " "Net \"DL4_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL4_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL5_DRT\[16\] " "Net \"PL5_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL5_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL5_DEL\[16\] " "Net \"DL5_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL5_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 74 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL6_DRT\[16\] " "Net \"PL6_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL6_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL6_DEL\[16\] " "Net \"DL6_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL6_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 82 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL7_DRT\[16\] " "Net \"PL7_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL7_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL7_DEL\[16\] " "Net \"DL7_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL7_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL8_DRT\[16\] " "Net \"PL8_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL8_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL8_DEL\[16\] " "Net \"DL8_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL8_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 98 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL9_DRT\[16\] " "Net \"PL9_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL9_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 104 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL9_DEL\[16\] " "Net \"DL9_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL9_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL10_DRT\[16\] " "Net \"PL10_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL10_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL10_DEL\[16\] " "Net \"DL10_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL10_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL11_DRT\[16\] " "Net \"PL11_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL11_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL11_DEL\[16\] " "Net \"DL11_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL11_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL12_DRT\[16\] " "Net \"PL12_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL12_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 128 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL12_DEL\[16\] " "Net \"DL12_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL12_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 130 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL13_DRT\[16\] " "Net \"PL13_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL13_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 136 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL13_DEL\[16\] " "Net \"DL13_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL13_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 138 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL14_DRT\[16\] " "Net \"PL14_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL14_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL14_DEL\[16\] " "Net \"DL14_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL14_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 146 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL15_DRT\[16\] " "Net \"PL15_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL15_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 152 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL15_DEL\[16\] " "Net \"DL15_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL15_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 154 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL16_DRT\[16\] " "Net \"PL16_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL16_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 160 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL16_DEL\[16\] " "Net \"DL16_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL16_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 162 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043060769 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1613043060769 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "19 " "19 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1613043065120 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1613043067188 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1613043075282 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613043075282 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6773 " "Implemented 6773 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1613043075612 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1613043075612 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6753 " "Implemented 6753 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1613043075612 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1613043075612 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 169 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 169 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613043075652 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 11 14:31:15 2021 " "Processing ended: Thu Feb 11 14:31:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613043075652 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613043075652 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613043075652 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1613043075652 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "MLT.qip " "Tcl Script File MLT.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE MLT.qip " "set_global_assignment -name QIP_FILE MLT.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1613043076713 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1613043076713 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1613043076723 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613043076723 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 11 14:31:16 2021 " "Processing started: Thu Feb 11 14:31:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613043076723 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1613043076723 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Cyclone_OSG -c Cyclone_OSG " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Cyclone_OSG -c Cyclone_OSG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1613043076723 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1613043076853 ""}
{ "Info" "0" "" "Project  = Cyclone_OSG" {  } {  } 0 0 "Project  = Cyclone_OSG" 0 0 "Fitter" 0 0 1613043076853 ""}
{ "Info" "0" "" "Revision = Cyclone_OSG" {  } {  } 0 0 "Revision = Cyclone_OSG" 0 0 "Fitter" 0 0 1613043076853 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1613043076976 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Cyclone_OSG EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"Cyclone_OSG\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1613043077016 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1613043077056 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1613043077056 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1613043077166 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1613043077176 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1613043077441 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1613043077441 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1613043077441 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1613043077441 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 12013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1613043077451 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 12015 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1613043077451 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 12017 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1613043077451 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 12019 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1613043077451 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 12021 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1613043077451 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1613043077451 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1613043077451 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Cyclone_OSG.sdc " "Synopsys Design Constraints File file not found: 'Cyclone_OSG.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1613043078251 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1613043078251 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1613043078311 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1613043078311 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1613043078311 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 88 (CLK7, DIFFCLK_3n)) " "Automatically promoted node clk~input (placed in PIN 88 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1613043078691 ""}  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 12009 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1613043078691 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART_Rx:comb_12\|UART_clk  " "Automatically promoted node UART_Rx:comb_12\|UART_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1613043078691 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_Rx:comb_12\|UART_clk~0 " "Destination node UART_Rx:comb_12\|UART_clk~0" {  } { { "uart_rx.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/uart_rx.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 11491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1613043078691 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1613043078691 ""}  } { { "uart_rx.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/uart_rx.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 1960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1613043078691 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1613043079218 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1613043079228 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1613043079228 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1613043079239 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1613043079243 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1613043079253 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1613043079253 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1613043079263 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1613043079483 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1613043079493 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1613043079493 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1613043079613 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1613043079627 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1613043080297 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1613043081536 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1613043081566 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1613043088999 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1613043088999 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1613043089761 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1613043092211 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1613043092211 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1613043097547 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1613043097547 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1613043097547 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.36 " "Total time spent on timing analysis during the Fitter is 4.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1613043097737 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1613043097767 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1613043098243 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1613043098243 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1613043098923 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1613043099793 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/output_files/Cyclone_OSG.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/output_files/Cyclone_OSG.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1613043100336 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5585 " "Peak virtual memory: 5585 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613043101203 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 11 14:31:41 2021 " "Processing ended: Thu Feb 11 14:31:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613043101203 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613043101203 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613043101203 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1613043101203 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1613043102159 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613043102169 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 11 14:31:42 2021 " "Processing started: Thu Feb 11 14:31:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613043102169 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1613043102169 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Cyclone_OSG -c Cyclone_OSG " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Cyclone_OSG -c Cyclone_OSG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1613043102169 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "MLT.qip " "Tcl Script File MLT.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE MLT.qip " "set_global_assignment -name QIP_FILE MLT.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1613043102289 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1613043102289 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1613043102833 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1613043102853 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4691 " "Peak virtual memory: 4691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613043103003 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 11 14:31:43 2021 " "Processing ended: Thu Feb 11 14:31:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613043103003 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613043103003 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613043103003 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1613043103003 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1613043103604 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "MLT.qip " "Tcl Script File MLT.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE MLT.qip " "set_global_assignment -name QIP_FILE MLT.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1613043104044 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1613043104044 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1613043104054 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613043104054 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 11 14:31:43 2021 " "Processing started: Thu Feb 11 14:31:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613043104054 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1613043104054 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Cyclone_OSG -c Cyclone_OSG " "Command: quartus_sta Cyclone_OSG -c Cyclone_OSG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1613043104054 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1613043104173 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1613043104499 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613043104539 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613043104539 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Cyclone_OSG.sdc " "Synopsys Design Constraints File file not found: 'Cyclone_OSG.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1613043104879 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1613043104879 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1613043104899 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART_Rx:comb_12\|UART_clk UART_Rx:comb_12\|UART_clk " "create_clock -period 1.000 -name UART_Rx:comb_12\|UART_clk UART_Rx:comb_12\|UART_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1613043104899 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1613043104899 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1613043104929 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1613043104929 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1613043104929 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1613043104939 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1613043105238 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1613043105238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.663 " "Worst-case setup slack is -11.663" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613043105248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613043105248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.663          -22930.786 clk  " "  -11.663          -22930.786 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613043105248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.371             -48.801 UART_Rx:comb_12\|UART_clk  " "   -3.371             -48.801 UART_Rx:comb_12\|UART_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613043105248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613043105248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.431 " "Worst-case hold slack is 0.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613043105268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613043105268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 clk  " "    0.431               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613043105268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 UART_Rx:comb_12\|UART_clk  " "    0.452               0.000 UART_Rx:comb_12\|UART_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613043105268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613043105268 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1613043105278 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1613043105288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613043105298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613043105298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -5073.670 clk  " "   -3.000           -5073.670 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613043105298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -32.714 UART_Rx:comb_12\|UART_clk  " "   -1.487             -32.714 UART_Rx:comb_12\|UART_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613043105298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613043105298 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1613043105458 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1613043105478 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1613043106211 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1613043106438 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1613043106488 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1613043106488 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.975 " "Worst-case setup slack is -10.975" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613043106498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613043106498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.975          -21332.759 clk  " "  -10.975          -21332.759 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613043106498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.089             -44.223 UART_Rx:comb_12\|UART_clk  " "   -3.089             -44.223 UART_Rx:comb_12\|UART_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613043106498 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613043106498 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.381 " "Worst-case hold slack is 0.381" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613043106518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613043106518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 clk  " "    0.381               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613043106518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 UART_Rx:comb_12\|UART_clk  " "    0.402               0.000 UART_Rx:comb_12\|UART_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613043106518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613043106518 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1613043106528 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1613043106538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613043106538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613043106538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -5073.670 clk  " "   -3.000           -5073.670 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613043106538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -32.714 UART_Rx:comb_12\|UART_clk  " "   -1.487             -32.714 UART_Rx:comb_12\|UART_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613043106538 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613043106538 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1613043106668 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1613043106858 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1613043106878 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1613043106878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.380 " "Worst-case setup slack is -4.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613043106888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613043106888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.380           -7887.433 clk  " "   -4.380           -7887.433 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613043106888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.872             -11.067 UART_Rx:comb_12\|UART_clk  " "   -0.872             -11.067 UART_Rx:comb_12\|UART_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613043106888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613043106888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.177 " "Worst-case hold slack is 0.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613043106908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613043106908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 clk  " "    0.177               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613043106908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 UART_Rx:comb_12\|UART_clk  " "    0.186               0.000 UART_Rx:comb_12\|UART_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613043106908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613043106908 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1613043106918 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1613043106928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613043106938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613043106938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -3642.827 clk  " "   -3.000           -3642.827 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613043106938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -22.000 UART_Rx:comb_12\|UART_clk  " "   -1.000             -22.000 UART_Rx:comb_12\|UART_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613043106938 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613043106938 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1613043107358 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1613043107358 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613043107468 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 11 14:31:47 2021 " "Processing ended: Thu Feb 11 14:31:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613043107468 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613043107468 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613043107468 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1613043107468 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1613043108391 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613043108401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 11 14:31:48 2021 " "Processing started: Thu Feb 11 14:31:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613043108401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1613043108401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Cyclone_OSG -c Cyclone_OSG --netlist_type=sgate " "Command: quartus_npp Cyclone_OSG -c Cyclone_OSG --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1613043108401 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "MLT.qip " "Tcl Script File MLT.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE MLT.qip " "set_global_assignment -name QIP_FILE MLT.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1613043108516 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Netlist Viewers Preprocess" 0 -1 1613043108516 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4562 " "Peak virtual memory: 4562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613043109346 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 11 14:31:49 2021 " "Processing ended: Thu Feb 11 14:31:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613043109346 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613043109346 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613043109346 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1613043109346 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Netlist Viewers Preprocess" 0 -1 1613043110168 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613043110178 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 11 14:31:50 2021 " "Processing started: Thu Feb 11 14:31:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613043110178 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1613043110178 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Cyclone_OSG -c Cyclone_OSG --netlist_type=atom_map " "Command: quartus_npp Cyclone_OSG -c Cyclone_OSG --netlist_type=atom_map" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1613043110178 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "MLT.qip " "Tcl Script File MLT.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE MLT.qip " "set_global_assignment -name QIP_FILE MLT.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1613043110288 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Netlist Viewers Preprocess" 0 -1 1613043110288 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4587 " "Peak virtual memory: 4587 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613043110562 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 11 14:31:50 2021 " "Processing ended: Thu Feb 11 14:31:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613043110562 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613043110562 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613043110562 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1613043110562 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Netlist Viewers Preprocess" 0 -1 1613043111372 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613043111382 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 11 14:31:51 2021 " "Processing started: Thu Feb 11 14:31:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613043111382 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1613043111382 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Cyclone_OSG -c Cyclone_OSG --netlist_type=atom_fit " "Command: quartus_npp Cyclone_OSG -c Cyclone_OSG --netlist_type=atom_fit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1613043111382 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "MLT.qip " "Tcl Script File MLT.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE MLT.qip " "set_global_assignment -name QIP_FILE MLT.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1613043111503 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Netlist Viewers Preprocess" 0 -1 1613043111503 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4589 " "Peak virtual memory: 4589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613043111815 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 11 14:31:51 2021 " "Processing ended: Thu Feb 11 14:31:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613043111815 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613043111815 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613043111815 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1613043111815 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Netlist Viewers Preprocess" 0 -1 1613043112419 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 182 s " "Quartus Prime Full Compilation was successful. 0 errors, 182 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1613043112419 ""}
