Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /media/sdb/Tools/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L axi_lite_ipif_v3_0_4 -L v_tc_v6_2_8 -L axi_utils_v2_0_9 -L xbip_pipe_v3_0_9 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_dsp48_addsub_v3_0_9 -L xbip_dsp48_multadd_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L floating_point_v7_1_18 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'PR_WRITE' on this module [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Master/Physics-GPU-2025/Physics-GPU-2025.srcs/sources_1/new/top.sv:94]
ERROR: [VRFC 10-3180] cannot find port 'PR_ADDR' on this module [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Master/Physics-GPU-2025/Physics-GPU-2025.srcs/sources_1/new/top.sv:93]
ERROR: [VRFC 10-3180] cannot find port 'SR_WRITE' on this module [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Master/Physics-GPU-2025/Physics-GPU-2025.srcs/sources_1/new/top.sv:91]
ERROR: [VRFC 10-3180] cannot find port 'SR_READ' on this module [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Master/Physics-GPU-2025/Physics-GPU-2025.srcs/sources_1/new/top.sv:90]
ERROR: [VRFC 10-3180] cannot find port 'SR_ADDR' on this module [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Master/Physics-GPU-2025/Physics-GPU-2025.srcs/sources_1/new/top.sv:88]
ERROR: [VRFC 10-3180] cannot find port 'clkb' on this module [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Master/Physics-GPU-2025/Physics-GPU-2025.srcs/sources_1/new/top.sv:141]
ERROR: [VRFC 10-3180] cannot find port 'clka' on this module [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Master/Physics-GPU-2025/Physics-GPU-2025.srcs/sources_1/new/top.sv:140]
ERROR: [VRFC 10-3180] cannot find port 'doutb' on this module [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Master/Physics-GPU-2025/Physics-GPU-2025.srcs/sources_1/new/top.sv:138]
ERROR: [VRFC 10-3180] cannot find port 'dina' on this module [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Master/Physics-GPU-2025/Physics-GPU-2025.srcs/sources_1/new/top.sv:136]
ERROR: [VRFC 10-3180] cannot find port 'addrb' on this module [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Master/Physics-GPU-2025/Physics-GPU-2025.srcs/sources_1/new/top.sv:132]
ERROR: [VRFC 10-3180] cannot find port 'addra' on this module [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Master/Physics-GPU-2025/Physics-GPU-2025.srcs/sources_1/new/top.sv:131]
ERROR: [VRFC 10-3180] cannot find port 'data_read' on this module [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Master/Physics-GPU-2025/Physics-GPU-2025.srcs/sources_1/new/top.sv:153]
ERROR: [VRFC 10-3180] cannot find port 'data_write' on this module [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Master/Physics-GPU-2025/Physics-GPU-2025.srcs/sources_1/new/top.sv:151]
ERROR: [VRFC 10-3180] cannot find port 'adr_read' on this module [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Master/Physics-GPU-2025/Physics-GPU-2025.srcs/sources_1/new/top.sv:149]
ERROR: [VRFC 10-3180] cannot find port 'adr_write' on this module [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Master/Physics-GPU-2025/Physics-GPU-2025.srcs/sources_1/new/top.sv:148]
ERROR: [VRFC 10-8530] module 'blk_mem_gen_v8_4_8(C_FAMILY="artix7",C_XDEVICEFAMILY="artix7",C_ELABORATION_DIR="./",C_AXI_TYPE=1,C_MEM_TYPE=1,C_PRIM_TYPE=1,C_INIT_FILE_NAME="no_coe_file_loaded",C_INIT_FILE="attribute_ram.mem",C_HAS_ENA=0,C_WRITE_MODE_A="NO_CHANGE",C_WRITE_WIDTH_A=24,C_READ_WIDTH_A=24,C_WRITE_DEPTH_A=1024,C_READ_DEPTH_A=1024,C_ADDRA_WIDTH=10,C_INITB_VAL="0",C_WRITE_WIDTH_B=24,C_READ_WIDTH_B=24,C_WRITE_DEPTH_B=1024,C_READ_DEPTH_B=1024,C_ADDRB_WIDTH=10,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,C_COUNT_36K_BRAM="1",C_COUNT_18K_BRAM="0",C_EST_POWER_SUMMARY="Estimated_Power_for_IP_____:_____4.973125_mW")' is ignored due to previous errors [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:3457]
ERROR: [VRFC 10-8530] module 'MMCME2_ADV(CLKFBOUT_MULT_F=37.125,CLKIN1_PERIOD=10.0,CLKOUT0_DIVIDE_F=12.5,DIVCLK_DIVIDE=4)' is ignored due to previous errors [/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/MMCME2_ADV.v:123]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
