From 0ea3a5c0f582b4bde740da10b40e937e78cc7696 Mon Sep 17 00:00:00 2001
From: Khai Nguyen <khai.nguyen.wx@renesas.com>
Date: Tue, 19 Apr 2022 15:36:29 +0700
Subject: [PATCH] Modify-i2c-clocks-setting

Signed-off-by: Khai Nguyen <khai.nguyen.wx@renesas.com>
---
 arch/arm64/boot/dts/renesas/r9a09g011gbg.dtsi | 6 +++---
 1 file changed, 3 insertions(+), 3 deletions(-)

diff --git a/arch/arm64/boot/dts/renesas/r9a09g011gbg.dtsi b/arch/arm64/boot/dts/renesas/r9a09g011gbg.dtsi
index 04819e619119..506f992268b7 100644
--- a/arch/arm64/boot/dts/renesas/r9a09g011gbg.dtsi
+++ b/arch/arm64/boot/dts/renesas/r9a09g011gbg.dtsi
@@ -393,7 +393,7 @@ i2c1: i2c@a4030080 {
             compatible = "renesas,rzv2m-i2c";
             reg = <0 0xa4030080 0 0x80>;
             interrupts = <GIC_SPI 233 IRQ_TYPE_EDGE_RISING>,<GIC_SPI 237 IRQ_TYPE_EDGE_RISING>;
-	    clocks = <&cpg CPG_MOD 1012>; 
+	    clocks = <&cpg CPG_MOD 912>; 
             i2c-scl-internal-delay-ns = <110>;
             i2c-scl-falling-time-ns = <200>;
             i2c-scl-rising-time-ns = <200>;
@@ -406,7 +406,7 @@ i2c2: i2c@a4030100 {
             compatible = "renesas,rzv2m-i2c";
             reg = <0 0xa4030100 0 0x80>;
             interrupts = <GIC_SPI 234 IRQ_TYPE_EDGE_RISING>,<GIC_SPI 238 IRQ_TYPE_EDGE_RISING>;
-            clocks = <&pclk>;
+            clocks = <&cpg CPG_MOD 1012>;
             i2c-scl-internal-delay-ns = <110>;
             i2c-scl-falling-time-ns = <200>;
             i2c-scl-rising-time-ns = <200>;
@@ -419,7 +419,7 @@ i2c3: i2c@a4030180 {
             compatible = "renesas,rzv2m-i2c";
             reg = <0 0xa4030180 0 0x80>;
             interrupts = <GIC_SPI 235 IRQ_TYPE_EDGE_RISING>,<GIC_SPI 239 IRQ_TYPE_EDGE_RISING>;
-            clocks = <&pclk>;
+            clocks = <&cpg CPG_MOD 1012>;
             i2c-scl-internal-delay-ns = <110>;
             i2c-scl-falling-time-ns = <200>;
             i2c-scl-rising-time-ns = <200>;
-- 
2.25.1

