		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
bx		cond				0	0	0	1	0	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	1	Rm			
blx		cond				0	0	0	1	0	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	0	0	1	1	Rm			
b		cond				1	0	1	0	imm																							
bl		cond				1	0	1	1	imm																							
																																	
stc		cond				1	1	0	P	U	N	W	0	Rn				CRd				cp_num				imm							
ldc		cond				1	1	0	P	U	N	W	1	Rn				CRd				cp_num				imm							
cdp		cond				1	1	1	0	op1				CRn				CRd				cp_num				op2			0	CRm			
mcr		cond				1	1	1	0	op1			0	CRn				Rd				cp_num				op2			1	CRm			
mrc		cond				1	1	1	0	op1			1	CRn				Rd				cp_num				op2			1	CRm			
																																	
swi		cond				1	1	1	1	imm																							
																																	
and	shift_imm	cond				0	0	0	0	0	0	0	S	Rn				Rd				shift					typ		0	Rm			
eor	shift_imm	cond				0	0	0	0	0	0	1	S	Rn				Rd				shift					typ		0	Rm			
sub	shift_imm	cond				0	0	0	0	0	1	0	S	Rn				Rd				shift					typ		0	Rm			
rsb	shift_imm	cond				0	0	0	0	0	1	1	S	Rn				Rd				shift					typ		0	Rm			
add	shift_imm	cond				0	0	0	0	1	0	0	S	Rn				Rd				shift					typ		0	Rm			
adc	shift_imm	cond				0	0	0	0	1	0	1	S	Rn				Rd				shift					typ		0	Rm			
sbc	shift_imm	cond				0	0	0	0	1	1	0	S	Rn				Rd				shift					typ		0	Rm			
rsc	shift_imm	cond				0	0	0	0	1	1	1	S	Rn				Rd				shift					typ		0	Rm			
tst	shift_imm	cond				0	0	0	1	0	0	0	1	Rn				0	0	0	0	shift					typ		0	Rm			
teq	shift_imm	cond				0	0	0	1	0	0	1	1	Rn				0	0	0	0	shift					typ		0	Rm			
cmp	shift_imm	cond				0	0	0	1	0	1	0	1	Rn				0	0	0	0	shift					typ		0	Rm			
cmn	shift_imm	cond				0	0	0	1	0	1	1	1	Rn				0	0	0	0	shift					typ		0	Rm			
orr	shift_imm	cond				0	0	0	1	1	0	0	S	Rn				Rd				shift					typ		0	Rm			
mov	shift_imm	cond				0	0	0	1	1	0	1	S	0	0	0	0	Rd				shift					typ		0	Rm			
bic	shift_imm	cond				0	0	0	1	1	1	0	S	Rn				Rd				shift					typ		0	Rm			
mvn	shift_imm	cond				0	0	0	1	1	1	1	S	0	0	0	0	Rd				shift					typ		0	Rm			
																																	
and	shift_reg	cond				0	0	0	0	0	0	0	S	Rn				Rd				Rs				0	typ		1	Rm			
eor	shift_reg	cond				0	0	0	0	0	0	1	S	Rn				Rd				Rs				0	typ		1	Rm			
sub	shift_reg	cond				0	0	0	0	0	1	0	S	Rn				Rd				Rs				0	typ		1	Rm			
rsb	shift_reg	cond				0	0	0	0	0	1	1	S	Rn				Rd				Rs				0	typ		1	Rm			
add	shift_reg	cond				0	0	0	0	1	0	0	S	Rn				Rd				Rs				0	typ		1	Rm			
adc	shift_reg	cond				0	0	0	0	1	0	1	S	Rn				Rd				Rs				0	typ		1	Rm			
sbc	shift_reg	cond				0	0	0	0	1	1	0	S	Rn				Rd				Rs				0	typ		1	Rm			
rsc	shift_reg	cond				0	0	0	0	1	1	1	S	Rn				Rd				Rs				0	typ		1	Rm			
tst	shift_reg	cond				0	0	0	1	0	0	0	1	Rn				0	0	0	0	Rs				0	typ		1	Rm			
teq	shift_reg	cond				0	0	0	1	0	0	1	1	Rn				0	0	0	0	Rs				0	typ		1	Rm			
cmp	shift_reg	cond				0	0	0	1	0	1	0	1	Rn				0	0	0	0	Rs				0	typ		1	Rm			
cmn	shift_reg	cond				0	0	0	1	0	1	1	1	Rn				0	0	0	0	Rs				0	typ		1	Rm			
orr	shift_reg	cond				0	0	0	1	1	0	0	S	Rn				Rd				Rs				0	typ		1	Rm			
mov	shift_reg	cond				0	0	0	1	1	0	1	S	0	0	0	0	Rd				Rs				0	typ		1	Rm			
bic	shift_reg	cond				0	0	0	1	1	1	0	S	Rn				Rd				Rs				0	typ		1	Rm			
mvn	shift_reg	cond				0	0	0	1	1	1	1	S	0	0	0	0	Rd				Rs				0	typ		1	Rm			
																																	
and	rot_imm	cond				0	0	1	0	0	0	0	S	Rn				Rd				rotate				imm							
eor	rot_imm	cond				0	0	1	0	0	0	1	S	Rn				Rd				rotate				imm							
sub	rot_imm	cond				0	0	1	0	0	1	0	S	Rn				Rd				rotate				imm							
rsb	rot_imm	cond				0	0	1	0	0	1	1	S	Rn				Rd				rotate				imm							
add	rot_imm	cond				0	0	1	0	1	0	0	S	Rn				Rd				rotate				imm							
adc	rot_imm	cond				0	0	1	0	1	0	1	S	Rn				Rd				rotate				imm							
sbc	rot_imm	cond				0	0	1	0	1	1	0	S	Rn				Rd				rotate				imm							
rsc	rot_imm	cond				0	0	1	0	1	1	1	S	Rn				Rd				rotate				imm							
tst	rot_imm	cond				0	0	1	1	0	0	0	1	Rn				0	0	0	0	rotate				imm							
teq	rot_imm	cond				0	0	1	1	0	0	1	1	Rn				0	0	0	0	rotate				imm							
cmp	rot_imm	cond				0	0	1	1	0	1	0	1	Rn				0	0	0	0	rotate				imm							
cmn	rot_imm	cond				0	0	1	1	0	1	1	1	Rn				0	0	0	0	rotate				imm							
orr	rot_imm	cond				0	0	1	1	1	0	0	S	Rn				Rd				rotate				imm							
mov	rot_imm	cond				0	0	1	1	1	0	1	S	0	0	0	0	Rd				rotate				imm							
bic	rot_imm	cond				0	0	1	1	1	1	0	S	Rn				Rd				rotate				imm							
mvn	rot_imm	cond				0	0	1	1	1	1	1	S	0	0	0	0	Rd				rotate				imm							
																																	
swp		cond				0	0	0	1	0	0	0	0	Rn				Rd				0	0	0	0	1	0	0	1	Rm			
swpb		cond				0	0	0	1	0	1	0	0	Rn				Rd				0	0	0	0	1	0	0	1	Rm			
mul		cond				0	0	0	0	0	0	0	S	Rd				0	0	0	0	Rs				1	0	0	1	Rm			
mla		cond				0	0	0	0	0	0	1	S	Rd				Rn				Rs				1	0	0	1	Rm			
umull		cond				0	0	0	0	1	0	0	S	RdHi				RdLo				Rs				1	0	0	1	Rm			
umlal		cond				0	0	0	0	1	0	1	S	RdHi				RdLo				Rs				1	0	0	1	Rm			
smull		cond				0	0	0	0	1	1	0	S	RdHi				RdLo				Rs				1	0	0	1	Rm			
smlal		cond				0	0	0	0	1	1	1	S	RdHi				RdLo				Rs				1	0	0	1	Rm			
																																	
mrs		cond				0	0	0	1	0	S	0	0	1	1	1	1	Rd				0	0	0	0	0	0	0	0	0	0	0	0
msr	reg	cond				0	0	0	1	0	S	1	0	field_mask				1	1	1	1	0	0	0	0	0	0	0	0	Rm			
msr	rot_imm	cond				0	0	1	1	0	S	1	0	field_mask				1	1	1	1	rotate				imm							
																																	
str_post	shift_imm	cond				0	1	1	0	U	B	0	0	Rn				Rd				shift					typ		0	Rm			
ldr_post	shift_imm	cond				0	1	1	0	U	B	0	1	Rn				Rd				shift					typ		0	Rm			
strt	shift_imm	cond				0	1	1	0	U	B	1	0	Rn				Rd				shift					typ		0	Rm			
ldrt	shift_imm	cond				0	1	1	0	U	B	1	1	Rn				Rd				shift					typ		0	Rm			
str_pre	shift_imm	cond				0	1	1	1	U	B	0	0	Rn				Rd				shift					typ		0	Rm			
ldr_pre	shift_imm	cond				0	1	1	1	U	B	0	1	Rn				Rd				shift					typ		0	Rm			
str_pre_wb	shift_imm	cond				0	1	1	1	U	B	1	0	Rn				Rd				shift					typ		0	Rm			
ldr_pre_wb	shift_imm	cond				0	1	1	1	U	B	1	1	Rn				Rd				shift					typ		0	Rm			
str_post	imm	cond				0	1	0	0	U	B	0	0	Rn				Rd				imm											
ldr_post	imm	cond				0	1	0	0	U	B	0	1	Rn				Rd				imm											
strt	imm	cond				0	1	0	0	U	B	1	0	Rn				Rd				imm											
ldrt	imm	cond				0	1	0	0	U	B	1	1	Rn				Rd				imm											
str_pre	imm	cond				0	1	0	1	U	B	0	0	Rn				Rd				imm											
ldr_pre	imm	cond				0	1	0	1	U	B	0	1	Rn				Rd				imm											
str_pre_wb	imm	cond				0	1	0	1	U	B	1	0	Rn				Rd				imm											
ldr_pre_wb	imm	cond				0	1	0	1	U	B	1	1	Rn				Rd				imm											
																																	
strh_post	reg	cond				0	0	0	0	U	0	0	0	Rn				Rd				0	0	0	0	1	0	1	1	Rm			
ldrh_post	reg	cond				0	0	0	0	U	0	0	1	Rn				Rd				0	0	0	0	1	0	1	1	Rm			
ldrsb_post	reg	cond				0	0	0	0	U	0	0	1	Rn				Rd				0	0	0	0	1	1	0	1	Rm			
ldrsh_post	reg	cond				0	0	0	0	U	0	0	1	Rn				Rd				0	0	0	0	1	1	1	1	Rm			
strh_pre	reg	cond				0	0	0	1	U	0	0	0	Rn				Rd				0	0	0	0	1	0	1	1	Rm			
ldrh_pre	reg	cond				0	0	0	1	U	0	0	1	Rn				Rd				0	0	0	0	1	0	1	1	Rm			
ldrsb_pre	reg	cond				0	0	0	1	U	0	0	1	Rn				Rd				0	0	0	0	1	1	0	1	Rm			
ldrsh_pre	reg	cond				0	0	0	1	U	0	0	1	Rn				Rd				0	0	0	0	1	1	1	1	Rm			
strh_pre_wb	reg	cond				0	0	0	1	U	0	1	0	Rn				Rd				0	0	0	0	1	0	1	1	Rm			
ldrh_pre_wb	reg	cond				0	0	0	1	U	0	1	1	Rn				Rd				0	0	0	0	1	0	1	1	Rm			
ldrsb_pre_wb	reg	cond				0	0	0	1	U	0	1	1	Rn				Rd				0	0	0	0	1	1	0	1	Rm			
ldrsh_pre_wb	reg	cond				0	0	0	1	U	0	1	1	Rn				Rd				0	0	0	0	1	1	1	1	Rm			
																																	
strh_post	imm	cond				0	0	0	0	U	1	0	0	Rn				Rd				immH				1	0	1	1	immL			
ldrh_post	imm	cond				0	0	0	0	U	1	0	1	Rn				Rd				immH				1	0	1	1	immL			
ldrsb_post	imm	cond				0	0	0	0	U	1	0	1	Rn				Rd				immH				1	1	0	1	immL			
ldrsh_post	imm	cond				0	0	0	0	U	1	0	1	Rn				Rd				immH				1	1	1	1	immL			
strh_pre	imm	cond				0	0	0	1	U	1	0	0	Rn				Rd				immH				1	0	1	1	immL			
ldrh_pre	imm	cond				0	0	0	1	U	1	0	1	Rn				Rd				immH				1	0	1	1	immL			
ldrsb_pre	imm	cond				0	0	0	1	U	1	0	1	Rn				Rd				immH				1	1	0	1	immL			
ldrsh_pre	imm	cond				0	0	0	1	U	1	0	1	Rn				Rd				immH				1	1	1	1	immL			
strh_pre_wb	imm	cond				0	0	0	1	U	1	1	0	Rn				Rd				immH				1	0	1	1	immL			
ldrh_pre_wb	imm	cond				0	0	0	1	U	1	1	1	Rn				Rd				immH				1	0	1	1	immL			
ldrsb_pre_wb	imm	cond				0	0	0	1	U	1	1	1	Rn				Rd				immH				1	1	0	1	immL			
ldrsh_pre_wb	imm	cond				0	0	0	1	U	1	1	1	Rn				Rd				immH				1	1	1	1	immL			
																																	
stm	reglist	cond				1	0	0	P	U	S	W	0	Rn				reg_list															
ldm	reglist	cond				1	0	0	P	U	S	W	1	Rn				reg_list															