{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1491422272309 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491422272310 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 05 15:57:52 2017 " "Processing started: Wed Apr 05 15:57:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1491422272310 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1491422272310 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Vending_Machine -c Vending_Machine " "Command: quartus_map --read_settings_files=on --write_settings_files=off Vending_Machine -c Vending_Machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1491422272310 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1491422272932 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "one_bit_comp.vhd " "Can't analyze file -- file one_bit_comp.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1491422273032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg8-bhv " "Found design unit 1: reg8-bhv" {  } { { "reg8.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/reg8.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491422273699 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg8 " "Found entity 1: reg8" {  } { { "reg8.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/reg8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491422273699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491422273699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhd 16 8 " "Found 16 design units, including 8 entities, in source file gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not_gate-behavioral " "Found design unit 1: not_gate-behavioral" {  } { { "gates.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/gates.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491422273709 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 and_gate-behavioral " "Found design unit 2: and_gate-behavioral" {  } { { "gates.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/gates.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491422273709 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 and_gate_4_input-behavioral " "Found design unit 3: and_gate_4_input-behavioral" {  } { { "gates.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/gates.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491422273709 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 and_gate_3_input-behavioral " "Found design unit 4: and_gate_3_input-behavioral" {  } { { "gates.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/gates.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491422273709 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 or_gate-behavioral " "Found design unit 5: or_gate-behavioral" {  } { { "gates.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/gates.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491422273709 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 or_gate_4_inputs-behavioral " "Found design unit 6: or_gate_4_inputs-behavioral" {  } { { "gates.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/gates.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491422273709 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 or_gate_3_inputs-behavioral " "Found design unit 7: or_gate_3_inputs-behavioral" {  } { { "gates.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/gates.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491422273709 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 exor_gate-behavioral " "Found design unit 8: exor_gate-behavioral" {  } { { "gates.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/gates.vhd" 110 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491422273709 ""} { "Info" "ISGN_ENTITY_NAME" "1 not_gate " "Found entity 1: not_gate" {  } { { "gates.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/gates.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491422273709 ""} { "Info" "ISGN_ENTITY_NAME" "2 and_gate " "Found entity 2: and_gate" {  } { { "gates.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/gates.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491422273709 ""} { "Info" "ISGN_ENTITY_NAME" "3 and_gate_4_input " "Found entity 3: and_gate_4_input" {  } { { "gates.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/gates.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491422273709 ""} { "Info" "ISGN_ENTITY_NAME" "4 and_gate_3_input " "Found entity 4: and_gate_3_input" {  } { { "gates.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/gates.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491422273709 ""} { "Info" "ISGN_ENTITY_NAME" "5 or_gate " "Found entity 5: or_gate" {  } { { "gates.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/gates.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491422273709 ""} { "Info" "ISGN_ENTITY_NAME" "6 or_gate_4_inputs " "Found entity 6: or_gate_4_inputs" {  } { { "gates.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/gates.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491422273709 ""} { "Info" "ISGN_ENTITY_NAME" "7 or_gate_3_inputs " "Found entity 7: or_gate_3_inputs" {  } { { "gates.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/gates.vhd" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491422273709 ""} { "Info" "ISGN_ENTITY_NAME" "8 exor_gate " "Found entity 8: exor_gate" {  } { { "gates.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/gates.vhd" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491422273709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491422273709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_adder_8_implementation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit_adder_8_implementation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_adder_8_implementation-structure_view_8_bit_adder " "Found design unit 1: bit_adder_8_implementation-structure_view_8_bit_adder" {  } { { "bit_adder_8_implementation.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/bit_adder_8_implementation.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491422273719 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_adder_8_implementation " "Found entity 1: bit_adder_8_implementation" {  } { { "bit_adder_8_implementation.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/bit_adder_8_implementation.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491422273719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491422273719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_adder_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit_adder_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_adder_8-structure_view_8_bit_adder " "Found design unit 1: bit_adder_8-structure_view_8_bit_adder" {  } { { "bit_adder_8.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/bit_adder_8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491422273725 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_adder_8 " "Found entity 1: bit_adder_8" {  } { { "bit_adder_8.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/bit_adder_8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491422273725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491422273725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accumulator_8_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file accumulator_8_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accumulator_8_bits-implementation " "Found design unit 1: accumulator_8_bits-implementation" {  } { { "accumulator_8_bits.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/accumulator_8_bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491422273731 ""} { "Info" "ISGN_ENTITY_NAME" "1 accumulator_8_bits " "Found entity 1: accumulator_8_bits" {  } { { "accumulator_8_bits.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/accumulator_8_bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491422273731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491422273731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vending_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vending_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Vending_Machine-rtl " "Found design unit 1: Vending_Machine-rtl" {  } { { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491422273738 ""} { "Info" "ISGN_ENTITY_NAME" "1 Vending_Machine " "Found entity 1: Vending_Machine" {  } { { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491422273738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491422273738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-rtl " "Found design unit 1: datapath-rtl" {  } { { "datapath.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/datapath.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491422273743 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491422273743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491422273743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-rtl " "Found design unit 1: controller-rtl" {  } { { "controller.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/controller.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491422273747 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491422273747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491422273747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoscomp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twoscomp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twosComp-twosComp_implem " "Found design unit 1: twosComp-twosComp_implem" {  } { { "twosComp.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/twosComp.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491422273753 ""} { "Info" "ISGN_ENTITY_NAME" "1 twosComp " "Found entity 1: twosComp" {  } { { "twosComp.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/twosComp.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491422273753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491422273753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp8bit-model " "Found design unit 1: comp8bit-model" {  } { { "comp8bit.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/comp8bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491422273758 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp8bit " "Found entity 1: comp8bit" {  } { { "comp8bit.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/comp8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491422273758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491422273758 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Vending_Machine " "Elaborating entity \"Vending_Machine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1491422273822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:controll_process " "Elaborating entity \"controller\" for hierarchy \"controller:controll_process\"" {  } { { "Vending_Machine.vhd" "controll_process" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491422273826 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "coin_Detected controller.vhd(59) " "VHDL Process Statement warning at controller.vhd(59): signal \"coin_Detected\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/controller.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1491422273827 "|Vending_Machine|controller:controll_process"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "value_cents controller.vhd(60) " "VHDL Process Statement warning at controller.vhd(60): signal \"value_cents\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/controller.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1491422273827 "|Vending_Machine|controller:controll_process"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "soda_price_0 controller.vhd(70) " "VHDL Process Statement warning at controller.vhd(70): signal \"soda_price_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/controller.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1491422273827 "|Vending_Machine|controller:controll_process"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "soda_price_1 controller.vhd(72) " "VHDL Process Statement warning at controller.vhd(72): signal \"soda_price_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/controller.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1491422273827 "|Vending_Machine|controller:controll_process"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "soda_choice controller.vhd(124) " "VHDL Process Statement warning at controller.vhd(124): signal \"soda_choice\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/controller.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1491422273828 "|Vending_Machine|controller:controll_process"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset controller.vhd(137) " "VHDL Process Statement warning at controller.vhd(137): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/controller.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1491422273828 "|Vending_Machine|controller:controll_process"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable_change_reg controller.vhd(78) " "VHDL Process Statement warning at controller.vhd(78): inferring latch(es) for signal or variable \"enable_change_reg\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/controller.vhd" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491422273828 "|Vending_Machine|controller:controll_process"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_system controller.vhd(78) " "VHDL Process Statement warning at controller.vhd(78): inferring latch(es) for signal or variable \"reset_system\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/controller.vhd" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491422273828 "|Vending_Machine|controller:controll_process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_system controller.vhd(78) " "Inferred latch for \"reset_system\" at controller.vhd(78)" {  } { { "controller.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/controller.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491422273828 "|Vending_Machine|controller:controll_process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_change_reg controller.vhd(78) " "Inferred latch for \"enable_change_reg\" at controller.vhd(78)" {  } { { "controller.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/controller.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491422273828 "|Vending_Machine|controller:controll_process"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:datapath_Process " "Elaborating entity \"datapath\" for hierarchy \"datapath:datapath_Process\"" {  } { { "Vending_Machine.vhd" "datapath_Process" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491422273831 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C_out datapath.vhd(84) " "Verilog HDL or VHDL warning at datapath.vhd(84): object \"C_out\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/datapath.vhd" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491422273832 "|Vending_Machine|datapath:datapath_Process"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator_8_bits datapath:datapath_Process\|accumulator_8_bits:accumilate_output " "Elaborating entity \"accumulator_8_bits\" for hierarchy \"datapath:datapath_Process\|accumulator_8_bits:accumilate_output\"" {  } { { "datapath.vhd" "accumilate_output" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/datapath.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491422273835 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bit_adder_C_out accumulator_8_bits.vhd(33) " "Verilog HDL or VHDL warning at accumulator_8_bits.vhd(33): object \"bit_adder_C_out\" assigned a value but never read" {  } { { "accumulator_8_bits.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/accumulator_8_bits.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491422273837 "|datapath|accumulator_8_bits:accumilate_output"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_adder_8_implementation datapath:datapath_Process\|accumulator_8_bits:accumilate_output\|bit_adder_8_implementation:adder_output " "Elaborating entity \"bit_adder_8_implementation\" for hierarchy \"datapath:datapath_Process\|accumulator_8_bits:accumilate_output\|bit_adder_8_implementation:adder_output\"" {  } { { "accumulator_8_bits.vhd" "adder_output" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/accumulator_8_bits.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491422273840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_adder_8 datapath:datapath_Process\|accumulator_8_bits:accumilate_output\|bit_adder_8_implementation:adder_output\|bit_adder_8:bit_1 " "Elaborating entity \"bit_adder_8\" for hierarchy \"datapath:datapath_Process\|accumulator_8_bits:accumilate_output\|bit_adder_8_implementation:adder_output\|bit_adder_8:bit_1\"" {  } { { "bit_adder_8_implementation.vhd" "bit_1" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/bit_adder_8_implementation.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491422273845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_gate datapath:datapath_Process\|accumulator_8_bits:accumilate_output\|bit_adder_8_implementation:adder_output\|bit_adder_8:bit_1\|not_gate:G1 " "Elaborating entity \"not_gate\" for hierarchy \"datapath:datapath_Process\|accumulator_8_bits:accumilate_output\|bit_adder_8_implementation:adder_output\|bit_adder_8:bit_1\|not_gate:G1\"" {  } { { "bit_adder_8.vhd" "G1" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/bit_adder_8.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491422273849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate_3_input datapath:datapath_Process\|accumulator_8_bits:accumilate_output\|bit_adder_8_implementation:adder_output\|bit_adder_8:bit_1\|and_gate_3_input:G4 " "Elaborating entity \"and_gate_3_input\" for hierarchy \"datapath:datapath_Process\|accumulator_8_bits:accumilate_output\|bit_adder_8_implementation:adder_output\|bit_adder_8:bit_1\|and_gate_3_input:G4\"" {  } { { "bit_adder_8.vhd" "G4" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/bit_adder_8.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491422273857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_4_inputs datapath:datapath_Process\|accumulator_8_bits:accumilate_output\|bit_adder_8_implementation:adder_output\|bit_adder_8:bit_1\|or_gate_4_inputs:G8 " "Elaborating entity \"or_gate_4_inputs\" for hierarchy \"datapath:datapath_Process\|accumulator_8_bits:accumilate_output\|bit_adder_8_implementation:adder_output\|bit_adder_8:bit_1\|or_gate_4_inputs:G8\"" {  } { { "bit_adder_8.vhd" "G8" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/bit_adder_8.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491422273867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate datapath:datapath_Process\|accumulator_8_bits:accumilate_output\|bit_adder_8_implementation:adder_output\|bit_adder_8:bit_1\|and_gate:G9 " "Elaborating entity \"and_gate\" for hierarchy \"datapath:datapath_Process\|accumulator_8_bits:accumilate_output\|bit_adder_8_implementation:adder_output\|bit_adder_8:bit_1\|and_gate:G9\"" {  } { { "bit_adder_8.vhd" "G9" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/bit_adder_8.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491422273870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_3_inputs datapath:datapath_Process\|accumulator_8_bits:accumilate_output\|bit_adder_8_implementation:adder_output\|bit_adder_8:bit_1\|or_gate_3_inputs:G12 " "Elaborating entity \"or_gate_3_inputs\" for hierarchy \"datapath:datapath_Process\|accumulator_8_bits:accumilate_output\|bit_adder_8_implementation:adder_output\|bit_adder_8:bit_1\|or_gate_3_inputs:G12\"" {  } { { "bit_adder_8.vhd" "G12" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/bit_adder_8.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491422273877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8 datapath:datapath_Process\|accumulator_8_bits:accumilate_output\|reg8:reg_output " "Elaborating entity \"reg8\" for hierarchy \"datapath:datapath_Process\|accumulator_8_bits:accumilate_output\|reg8:reg_output\"" {  } { { "accumulator_8_bits.vhd" "reg_output" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/accumulator_8_bits.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491422274126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twosComp datapath:datapath_Process\|twosComp:complementValue " "Elaborating entity \"twosComp\" for hierarchy \"datapath:datapath_Process\|twosComp:complementValue\"" {  } { { "datapath.vhd" "complementValue" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/datapath.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491422274141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp8bit datapath:datapath_Process\|comp8bit:comapring_price " "Elaborating entity \"comp8bit\" for hierarchy \"datapath:datapath_Process\|comp8bit:comapring_price\"" {  } { { "datapath.vhd" "comapring_price" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/datapath.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491422274475 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1491422275813 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491422275813 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "108 " "Implemented 108 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1491422275876 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1491422275876 ""} { "Info" "ICUT_CUT_TM_LCELLS" "62 " "Implemented 62 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1491422275876 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1491422275876 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "513 " "Peak virtual memory: 513 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491422277440 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 05 15:57:57 2017 " "Processing ended: Wed Apr 05 15:57:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491422277440 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491422277440 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491422277440 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1491422277440 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1491422280486 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491422280487 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 05 15:57:59 2017 " "Processing started: Wed Apr 05 15:57:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1491422280487 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1491422280487 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Vending_Machine -c Vending_Machine " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Vending_Machine -c Vending_Machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1491422280487 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1491422280704 ""}
{ "Info" "0" "" "Project  = Vending_Machine" {  } {  } 0 0 "Project  = Vending_Machine" 0 0 "Fitter" 0 0 1491422280705 ""}
{ "Info" "0" "" "Revision = Vending_Machine" {  } {  } 0 0 "Revision = Vending_Machine" 0 0 "Fitter" 0 0 1491422280705 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1491422280847 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Vending_Machine EP2C5T144C6 " "Automatically selected device EP2C5T144C6 for design Vending_Machine" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1491422280948 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1491422281083 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1491422281095 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C6 " "Device EP2C8T144C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1491422281374 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1491422281374 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 425 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1491422281376 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 426 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1491422281376 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 427 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1491422281376 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1491422281376 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "46 46 " "No exact pin location assignment(s) for 46 pins of 46 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P\[0\] " "Pin P\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { P[0] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491422281408 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P\[1\] " "Pin P\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { P[1] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491422281408 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P\[2\] " "Pin P\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { P[2] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491422281408 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P\[3\] " "Pin P\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { P[3] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491422281408 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P\[4\] " "Pin P\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { P[4] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491422281408 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P\[5\] " "Pin P\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { P[5] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491422281408 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P\[6\] " "Pin P\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { P[6] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491422281408 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P\[7\] " "Pin P\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { P[7] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491422281408 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "E\[0\] " "Pin E\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { E[0] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { E[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491422281408 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "E\[1\] " "Pin E\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { E[1] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { E[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491422281408 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "E\[2\] " "Pin E\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { E[2] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { E[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491422281408 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "E\[3\] " "Pin E\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { E[3] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { E[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491422281408 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "E\[4\] " "Pin E\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { E[4] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { E[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491422281408 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "E\[5\] " "Pin E\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { E[5] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { E[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491422281408 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "E\[6\] " "Pin E\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { E[6] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { E[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491422281408 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "E\[7\] " "Pin E\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { E[7] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { E[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491422281408 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[0\] " "Pin D\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { D[0] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491422281408 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[1\] " "Pin D\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { D[1] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491422281408 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Choice " "Pin Choice not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { Choice } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Choice } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491422281408 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { rst } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491422281408 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { clk } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491422281408 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[0\] " "Pin S1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { S1[0] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491422281408 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[0\] " "Pin S0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { S0[0] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491422281408 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[1\] " "Pin S1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { S1[1] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491422281408 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[1\] " "Pin S0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { S0[1] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491422281408 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[2\] " "Pin S1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { S1[2] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491422281408 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[2\] " "Pin S0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { S0[2] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491422281408 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[3\] " "Pin S1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { S1[3] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491422281408 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[3\] " "Pin S0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { S0[3] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491422281408 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[4\] " "Pin S1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { S1[4] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491422281408 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[4\] " "Pin S0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { S0[4] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491422281408 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[5\] " "Pin S1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { S1[5] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491422281408 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[5\] " "Pin S0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { S0[5] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491422281408 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[6\] " "Pin S1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { S1[6] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491422281408 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[6\] " "Pin S0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { S0[6] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491422281408 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[7\] " "Pin S1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { S1[7] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491422281408 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[7\] " "Pin S0\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { S0[7] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491422281408 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C " "Pin C not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { C } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491422281408 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "V\[0\] " "Pin V\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { V[0] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { V[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491422281408 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "V\[1\] " "Pin V\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { V[1] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { V[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491422281408 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "V\[2\] " "Pin V\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { V[2] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { V[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491422281408 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "V\[3\] " "Pin V\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { V[3] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { V[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491422281408 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "V\[4\] " "Pin V\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { V[4] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { V[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491422281408 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "V\[5\] " "Pin V\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { V[5] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { V[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491422281408 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "V\[6\] " "Pin V\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { V[6] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { V[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491422281408 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "V\[7\] " "Pin V\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { V[7] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { V[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491422281408 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1491422281408 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1491422281529 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Vending_Machine.sdc " "Synopsys Design Constraints File file not found: 'Vending_Machine.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1491422281530 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1491422281531 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1491422281533 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491422281542 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { clk } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/Vending_Machine.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491422281542 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1491422281599 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1491422281599 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1491422281599 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1491422281600 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1491422281600 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1491422281601 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1491422281601 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1491422281601 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1491422281614 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1491422281615 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1491422281615 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "45 unused 3.3V 27 18 0 " "Number of I/O pins in group: 45 (unused VREF, 3.3V VCCIO, 27 input, 18 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1491422281616 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1491422281616 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1491422281616 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 16 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1491422281617 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1491422281617 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1491422281617 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1491422281617 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1491422281617 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1491422281617 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491422281658 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1491422282089 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491422282156 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1491422282165 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1491422282628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491422282628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1491422282693 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1491422284430 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1491422284430 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491422284508 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1491422284510 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1491422284510 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.34 " "Total time spent on timing analysis during the Fitter is 0.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1491422284515 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1491422284519 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "18 " "Found 18 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P\[0\] 0 " "Pin \"P\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491422284526 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P\[1\] 0 " "Pin \"P\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491422284526 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P\[2\] 0 " "Pin \"P\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491422284526 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P\[3\] 0 " "Pin \"P\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491422284526 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P\[4\] 0 " "Pin \"P\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491422284526 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P\[5\] 0 " "Pin \"P\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491422284526 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P\[6\] 0 " "Pin \"P\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491422284526 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P\[7\] 0 " "Pin \"P\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491422284526 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "E\[0\] 0 " "Pin \"E\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491422284526 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "E\[1\] 0 " "Pin \"E\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491422284526 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "E\[2\] 0 " "Pin \"E\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491422284526 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "E\[3\] 0 " "Pin \"E\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491422284526 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "E\[4\] 0 " "Pin \"E\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491422284526 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "E\[5\] 0 " "Pin \"E\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491422284526 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "E\[6\] 0 " "Pin \"E\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491422284526 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "E\[7\] 0 " "Pin \"E\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491422284526 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D\[0\] 0 " "Pin \"D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491422284526 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D\[1\] 0 " "Pin \"D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491422284526 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1491422284526 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1491422284590 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1491422284608 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1491422284683 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491422284815 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1491422284867 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/output_files/Vending_Machine.fit.smsg " "Generated suppressed messages file C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/output_files/Vending_Machine.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1491422284981 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "767 " "Peak virtual memory: 767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491422285446 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 05 15:58:05 2017 " "Processing ended: Wed Apr 05 15:58:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491422285446 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491422285446 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491422285446 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1491422285446 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1491422288169 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491422288170 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 05 15:58:07 2017 " "Processing started: Wed Apr 05 15:58:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1491422288170 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1491422288170 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Vending_Machine -c Vending_Machine " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Vending_Machine -c Vending_Machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1491422288170 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1491422288947 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1491422288974 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "443 " "Peak virtual memory: 443 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491422289398 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 05 15:58:09 2017 " "Processing ended: Wed Apr 05 15:58:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491422289398 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491422289398 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491422289398 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1491422289398 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1491422290339 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1491422292674 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491422292675 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 05 15:58:12 2017 " "Processing started: Wed Apr 05 15:58:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1491422292675 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1491422292675 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Vending_Machine -c Vending_Machine " "Command: quartus_sta Vending_Machine -c Vending_Machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1491422292675 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1491422292875 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1491422293189 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1491422293312 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Vending_Machine.sdc " "Synopsys Design Constraints File file not found: 'Vending_Machine.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1491422293330 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1491422293330 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1491422293331 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controller:controll_process\|present_state controller:controll_process\|present_state " "create_clock -period 1.000 -name controller:controll_process\|present_state controller:controll_process\|present_state" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1491422293331 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1491422293331 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1491422293335 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1491422293348 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1491422293356 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.601 " "Worst-case setup slack is -4.601" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491422293360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491422293360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.601        -4.601 controller:controll_process\|present_state  " "   -4.601        -4.601 controller:controll_process\|present_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491422293360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.551       -14.883 clk  " "   -1.551       -14.883 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491422293360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491422293360 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.225 " "Worst-case hold slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491422293365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491422293365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225       -26.535 clk  " "   -2.225       -26.535 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491422293365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.411         0.000 controller:controll_process\|present_state  " "    3.411         0.000 controller:controll_process\|present_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491422293365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491422293365 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1491422293370 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1491422293374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491422293378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491422293378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -26.380 clk  " "   -1.380       -26.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491422293378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 controller:controll_process\|present_state  " "    0.500         0.000 controller:controll_process\|present_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491422293378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491422293378 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1491422293443 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1491422293445 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1491422293466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.850 " "Worst-case setup slack is -1.850" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491422293471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491422293471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.850        -1.850 controller:controll_process\|present_state  " "   -1.850        -1.850 controller:controll_process\|present_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491422293471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.145        -0.145 clk  " "   -0.145        -0.145 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491422293471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491422293471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.363 " "Worst-case hold slack is -1.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491422293483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491422293483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.363       -20.951 clk  " "   -1.363       -20.951 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491422293483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.919         0.000 controller:controll_process\|present_state  " "    1.919         0.000 controller:controll_process\|present_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491422293483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491422293483 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1491422293492 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1491422293517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491422293525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491422293525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -26.380 clk  " "   -1.380       -26.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491422293525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 controller:controll_process\|present_state  " "    0.500         0.000 controller:controll_process\|present_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491422293525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491422293525 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1491422294613 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1491422294788 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1491422294789 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "446 " "Peak virtual memory: 446 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491422294926 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 05 15:58:14 2017 " "Processing ended: Wed Apr 05 15:58:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491422294926 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491422294926 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491422294926 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1491422294926 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1491422296622 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491422296623 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 05 15:58:16 2017 " "Processing started: Wed Apr 05 15:58:16 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1491422296623 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1491422296623 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Vending_Machine -c Vending_Machine " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Vending_Machine -c Vending_Machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1491422296623 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Vending_Machine.vo C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/simulation/modelsim/ simulation " "Generated file Vending_Machine.vo in folder \"C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/Vending_Machine/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1491422297104 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "412 " "Peak virtual memory: 412 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491422297197 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 05 15:58:17 2017 " "Processing ended: Wed Apr 05 15:58:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491422297197 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491422297197 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491422297197 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1491422297197 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 21 s " "Quartus II Full Compilation was successful. 0 errors, 21 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1491422297867 ""}
