// Seed: 4153247159
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_4;
  module_2 modCall_1 (
      id_4,
      id_1
  );
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input wor  id_1,
    input wor  id_2,
    input tri0 id_3
);
  wire id_5 = id_2;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  inout wand id_1;
  assign id_1 = -1;
endmodule
module module_3 #(
    parameter id_2 = 32'd99
) (
    id_1,
    _id_2
);
  inout wire _id_2;
  input logic [7:0] id_1;
  wire id_3;
  ;
  module_2 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_1 = 0;
  wire id_4;
endmodule
