part=xc7z010clg400-1

[hls]
clock=3.3
flow_target=vivado
syn.file=C:\Users\user\.Xilinx\Vitis\2024.1\vitis_libraries\vision/L1/examples/resize/xf_resize_accel.cpp
syn.file_cflags=C:\Users\user\.Xilinx\Vitis\2024.1\vitis_libraries\vision/L1/examples/resize/xf_resize_accel.cpp, -I C:\Users\user\.Xilinx\Vitis\2024.1\vitis_libraries\vision/L1/examples/resize/config -IC:\Users\user\.Xilinx\Vitis\2024.1\vitis_libraries\vision/L1/include -I ./ -D__SDSVHLS__ -std=c++0x
syn.file_csimflags=C:\Users\user\.Xilinx\Vitis\2024.1\vitis_libraries\vision/L1/examples/resize/xf_resize_accel.cpp, -I C:\Users\user\.Xilinx\Vitis\2024.1\vitis_libraries\vision/L1/examples/resize/config -IC:\Users\user\.Xilinx\Vitis\2024.1\vitis_libraries\vision/L1/include -I ./ -D__SDSVHLS__ -std=c++0x
syn.top=resize_accel
tb.file_csimflags=C:\Users\user\.Xilinx\Vitis\2024.1\vitis_libraries\vision/L1/examples/resize/xf_resize_tb.cpp, -I C:\Users\user\.Xilinx\Vitis\2024.1\vitis_libraries\vision/L1/examples/resize/config -IC:\Users\user\.Xilinx\Vitis\2024.1\vitis_libraries\vision/L1/include -I ./ -D__SDSVHLS__ -std=c++0x
csim.ldflags=-L ${OPENCV_LIB} -lopencv_imgcodecs -lopencv_imgproc -lopencv_core -lopencv_highgui -lopencv_flann -lopencv_features2d
cosim.ldflags=-L ${OPENCV_LIB} -lopencv_imgcodecs -lopencv_imgproc -lopencv_core -lopencv_highgui -lopencv_flann -lopencv_features2d
vivado.rtl=verilog
sim.ldflags=-L ${OPENCV_LIB} -lopencv_imgcodecs -lopencv_imgproc -lopencv_core -lopencv_highgui -lopencv_flann -lopencv_features2d
csim.code_analyzer=0
csim.clean=0
