{"vcs1":{"timestamp_begin":1681296960.589395107, "rt":1.28, "ut":0.23, "st":0.15}}
{"vcselab":{"timestamp_begin":1681296961.906727407, "rt":1.11, "ut":0.20, "st":0.19}}
{"link":{"timestamp_begin":1681296963.046335710, "rt":1.39, "ut":0.07, "st":0.86}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681296960.295069478}
{"VCS_COMP_START_TIME": 1681296960.295069478}
{"VCS_COMP_END_TIME": 1681297007.512389809}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338628}}
{"stitch_vcselab": {"peak_mem": 238988}}
