Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Apr 20 05:31:00 2017
| Host         : O205-32 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_env_control_sets_placed.rpt
| Design       : test_env
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    19 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             258 |           92 |
| Yes          | No                    | Yes                    |              24 |            7 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------+------------------+------------------+----------------+
|  Clock Signal  |         Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | mpg0/eqOp                    |                  |                2 |              2 |
|  clk_IBUF_BUFG | rf1/reg_file[0][15]_i_1_n_0  |                  |                4 |             16 |
|  clk_IBUF_BUFG | rf1/reg_file[12][15]_i_1_n_0 |                  |                5 |             16 |
|  clk_IBUF_BUFG | rf1/reg_file[10][15]_i_1_n_0 |                  |                7 |             16 |
|  clk_IBUF_BUFG | rf1/reg_file[11][15]_i_1_n_0 |                  |                3 |             16 |
|  clk_IBUF_BUFG | rf1/reg_file[13][15]_i_1_n_0 |                  |                9 |             16 |
|  clk_IBUF_BUFG | rf1/reg_file[14][15]_i_1_n_0 |                  |                5 |             16 |
|  clk_IBUF_BUFG | rf1/reg_file[15][15]_i_1_n_0 |                  |                4 |             16 |
|  clk_IBUF_BUFG | rf1/reg_file[1][15]_i_1_n_0  |                  |                3 |             16 |
|  clk_IBUF_BUFG | rf1/reg_file[2][15]_i_1_n_0  |                  |                3 |             16 |
|  clk_IBUF_BUFG | rf1/reg_file[3][15]_i_1_n_0  |                  |                3 |             16 |
|  clk_IBUF_BUFG | rf1/reg_file[4][15]_i_1_n_0  |                  |                4 |             16 |
|  clk_IBUF_BUFG | rf1/reg_file[5][15]_i_1_n_0  |                  |                8 |             16 |
|  clk_IBUF_BUFG | rf1/reg_file[6][15]_i_1_n_0  |                  |                6 |             16 |
|  clk_IBUF_BUFG | rf1/reg_file[7][15]_i_1_n_0  |                  |                5 |             16 |
|  clk_IBUF_BUFG | rf1/reg_file[8][15]_i_1_n_0  |                  |                6 |             16 |
|  clk_IBUF_BUFG | rf1/reg_file[9][15]_i_1_n_0  |                  |               15 |             16 |
|  clk_IBUF_BUFG | mpg0/E[0]                    | mpg3/AR[0]       |                7 |             24 |
|  clk_IBUF_BUFG |                              |                  |               11 |             36 |
+----------------+------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 16+    |                    18 |
+--------+-----------------------+


