

================================================================
== Vivado HLS Report for 'servo'
================================================================
* Date:           Mon Feb 17 18:08:09 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        servo
* Solution:       servoSolution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.668 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1| 10.000 ns | 10.000 ns |    1|    1|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.66>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %p_up) nounwind, !map !7"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %p_down) nounwind, !map !13"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %p_left) nounwind, !map !17"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %p_right) nounwind, !map !21"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %p_dutyCycle) nounwind, !map !25"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %p_speed) nounwind, !map !29"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @servo_str) nounwind"   --->   Operation 9 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_down_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %p_down) nounwind" [servo/servo.c:9]   --->   Operation 10 'read' 'p_down_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.55ns)   --->   "%icmp_ln9 = icmp eq i8 %p_down_read, 0" [servo/servo.c:9]   --->   Operation 11 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%current_speed_load = load i8* @current_speed, align 1" [servo/servo.c:9]   --->   Operation 12 'load' 'current_speed_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.55ns)   --->   "%icmp_ln9_1 = icmp eq i8 %current_speed_load, 0" [servo/servo.c:9]   --->   Operation 13 'icmp' 'icmp_ln9_1' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node select_ln9)   --->   "%or_ln9 = or i1 %icmp_ln9, %icmp_ln9_1" [servo/servo.c:9]   --->   Operation 14 'or' 'or_ln9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.91ns)   --->   "%add_ln10 = add i8 %current_speed_load, -1" [servo/servo.c:10]   --->   Operation 15 'add' 'add_ln10' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node or_ln13)   --->   "%or_ln9_1 = or i1 %icmp_ln9, %icmp_ln9_1" [servo/servo.c:9]   --->   Operation 16 'or' 'or_ln9_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node or_ln13)   --->   "%xor_ln9 = xor i1 %or_ln9_1, true" [servo/servo.c:9]   --->   Operation 17 'xor' 'xor_ln9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln9 = select i1 %or_ln9, i8 %current_speed_load, i8 %add_ln10" [servo/servo.c:9]   --->   Operation 18 'select' 'select_ln9' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_up_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %p_up) nounwind" [servo/servo.c:13]   --->   Operation 19 'read' 'p_up_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.55ns)   --->   "%icmp_ln13 = icmp ne i8 %p_up_read, 0" [servo/servo.c:13]   --->   Operation 20 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %select_ln9, i32 3, i32 7)" [servo/servo.c:13]   --->   Operation 21 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.36ns)   --->   "%icmp_ln13_1 = icmp eq i5 %tmp, 0" [servo/servo.c:13]   --->   Operation 22 'icmp' 'icmp_ln13_1' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.97ns)   --->   "%and_ln13 = and i1 %icmp_ln13, %icmp_ln13_1" [servo/servo.c:13]   --->   Operation 23 'and' 'and_ln13' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.91ns)   --->   "%add_ln14 = add i8 %select_ln9, 1" [servo/servo.c:14]   --->   Operation 24 'add' 'add_ln14' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln13 = or i1 %and_ln13, %xor_ln9" [servo/servo.c:13]   --->   Operation 25 'or' 'or_ln13' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.24ns)   --->   "%select_ln13 = select i1 %and_ln13, i8 %add_ln14, i8 %select_ln9" [servo/servo.c:13]   --->   Operation 26 'select' 'select_ln13' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_left_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %p_left) nounwind" [servo/servo.c:17]   --->   Operation 27 'read' 'p_left_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.55ns)   --->   "%icmp_ln17 = icmp eq i8 %p_left_read, 0" [servo/servo.c:17]   --->   Operation 28 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %or_ln13, label %mergeST, label %._crit_edge4.new_ifconv" [servo/servo.c:13]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "store i8 %select_ln13, i8* @current_speed, align 1" [servo/servo.c:10]   --->   Operation 30 'store' <Predicate = (or_ln13)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "br label %._crit_edge4.new_ifconv"   --->   Operation 31 'br' <Predicate = (or_ln13)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%current_duty_cycle_l = load i8* @current_duty_cycle, align 1" [servo/servo.c:17]   --->   Operation 32 'load' 'current_duty_cycle_l' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i8 %current_duty_cycle_l to i9" [servo/servo.c:17]   --->   Operation 33 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i8 %select_ln13 to i9" [servo/servo.c:17]   --->   Operation 34 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.91ns)   --->   "%sub_ln17 = sub i9 %zext_ln17, %zext_ln17_1" [servo/servo.c:17]   --->   Operation 35 'sub' 'sub_ln17' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.98>
ST_2 : Operation 36 [1/1] (1.66ns)   --->   "%icmp_ln17_1 = icmp sgt i9 %sub_ln17, 99" [servo/servo.c:17]   --->   Operation 36 'icmp' 'icmp_ln17_1' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.91ns)   --->   "%sub_ln18 = sub i8 %current_duty_cycle_l, %select_ln13" [servo/servo.c:18]   --->   Operation 37 'sub' 'sub_ln18' <Predicate = (!icmp_ln17)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln17_1)   --->   "%select_ln17 = select i1 %icmp_ln17_1, i8 %sub_ln18, i8 %current_duty_cycle_l" [servo/servo.c:17]   --->   Operation 38 'select' 'select_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln21)   --->   "%xor_ln17 = xor i1 %icmp_ln17, true" [servo/servo.c:17]   --->   Operation 39 'xor' 'xor_ln17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln21)   --->   "%and_ln17 = and i1 %icmp_ln17_1, %xor_ln17" [servo/servo.c:17]   --->   Operation 40 'and' 'and_ln17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln17_1 = select i1 %icmp_ln17, i8 %current_duty_cycle_l, i8 %select_ln17" [servo/servo.c:17]   --->   Operation 41 'select' 'select_ln17_1' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_right_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %p_right) nounwind" [servo/servo.c:21]   --->   Operation 42 'read' 'p_right_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.55ns)   --->   "%icmp_ln21 = icmp eq i8 %p_right_read, 0" [servo/servo.c:21]   --->   Operation 43 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i8 %select_ln17_1 to i9" [servo/servo.c:21]   --->   Operation 44 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.91ns)   --->   "%add_ln21 = add i9 %zext_ln21, %zext_ln17_1" [servo/servo.c:21]   --->   Operation 45 'add' 'add_ln21' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.66ns)   --->   "%icmp_ln21_1 = icmp ult i9 %add_ln21, 201" [servo/servo.c:21]   --->   Operation 46 'icmp' 'icmp_ln21_1' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.91ns)   --->   "%add_ln22 = add i8 %select_ln17_1, %select_ln13" [servo/servo.c:22]   --->   Operation 47 'add' 'add_ln22' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln21_1)   --->   "%select_ln21 = select i1 %icmp_ln21_1, i8 %add_ln22, i8 %select_ln17_1" [servo/servo.c:21]   --->   Operation 48 'select' 'select_ln21' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln21)   --->   "%xor_ln21 = xor i1 %icmp_ln21, true" [servo/servo.c:21]   --->   Operation 49 'xor' 'xor_ln21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_ln21)   --->   "%and_ln21 = and i1 %icmp_ln21_1, %xor_ln21" [servo/servo.c:21]   --->   Operation 50 'and' 'and_ln21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln21 = or i1 %and_ln17, %and_ln21" [servo/servo.c:21]   --->   Operation 51 'or' 'or_ln21' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln21_1 = select i1 %icmp_ln21, i8 %select_ln17_1, i8 %select_ln21" [servo/servo.c:21]   --->   Operation 52 'select' 'select_ln21_1' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %p_dutyCycle, i8 %select_ln21_1) nounwind" [servo/servo.c:25]   --->   Operation 53 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %p_speed, i8 %select_ln13) nounwind" [servo/servo.c:26]   --->   Operation 54 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %or_ln21, label %mergeST1, label %._crit_edge7.new" [servo/servo.c:21]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "store i8 %select_ln21_1, i8* @current_duty_cycle, align 1" [servo/servo.c:18]   --->   Operation 56 'store' <Predicate = (or_ln21)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "br label %._crit_edge7.new"   --->   Operation 57 'br' <Predicate = (or_ln21)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "ret void" [servo/servo.c:27]   --->   Operation 58 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_up]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_down]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_left]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_right]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_dutyCycle]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_speed]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ current_speed]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ current_duty_cycle]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap  ) [ 000]
specbitsmap_ln0      (specbitsmap  ) [ 000]
specbitsmap_ln0      (specbitsmap  ) [ 000]
specbitsmap_ln0      (specbitsmap  ) [ 000]
specbitsmap_ln0      (specbitsmap  ) [ 000]
specbitsmap_ln0      (specbitsmap  ) [ 000]
spectopmodule_ln0    (spectopmodule) [ 000]
p_down_read          (read         ) [ 000]
icmp_ln9             (icmp         ) [ 000]
current_speed_load   (load         ) [ 000]
icmp_ln9_1           (icmp         ) [ 000]
or_ln9               (or           ) [ 000]
add_ln10             (add          ) [ 000]
or_ln9_1             (or           ) [ 000]
xor_ln9              (xor          ) [ 000]
select_ln9           (select       ) [ 000]
p_up_read            (read         ) [ 000]
icmp_ln13            (icmp         ) [ 000]
tmp                  (partselect   ) [ 000]
icmp_ln13_1          (icmp         ) [ 000]
and_ln13             (and          ) [ 000]
add_ln14             (add          ) [ 000]
or_ln13              (or           ) [ 010]
select_ln13          (select       ) [ 001]
p_left_read          (read         ) [ 000]
icmp_ln17            (icmp         ) [ 001]
br_ln13              (br           ) [ 000]
store_ln10           (store        ) [ 000]
br_ln0               (br           ) [ 000]
current_duty_cycle_l (load         ) [ 001]
zext_ln17            (zext         ) [ 000]
zext_ln17_1          (zext         ) [ 001]
sub_ln17             (sub          ) [ 001]
icmp_ln17_1          (icmp         ) [ 000]
sub_ln18             (sub          ) [ 000]
select_ln17          (select       ) [ 000]
xor_ln17             (xor          ) [ 000]
and_ln17             (and          ) [ 000]
select_ln17_1        (select       ) [ 000]
p_right_read         (read         ) [ 000]
icmp_ln21            (icmp         ) [ 000]
zext_ln21            (zext         ) [ 000]
add_ln21             (add          ) [ 000]
icmp_ln21_1          (icmp         ) [ 000]
add_ln22             (add          ) [ 000]
select_ln21          (select       ) [ 000]
xor_ln21             (xor          ) [ 000]
and_ln21             (and          ) [ 000]
or_ln21              (or           ) [ 001]
select_ln21_1        (select       ) [ 000]
write_ln25           (write        ) [ 000]
write_ln26           (write        ) [ 000]
br_ln21              (br           ) [ 000]
store_ln18           (store        ) [ 000]
br_ln0               (br           ) [ 000]
ret_ln27             (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_up">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_up"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_down">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_down"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_left">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_left"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_right">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_right"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_dutyCycle">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dutyCycle"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_speed">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_speed"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="current_speed">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_speed"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="current_duty_cycle">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_duty_cycle"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="servo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="p_down_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="8" slack="0"/>
<pin id="48" dir="0" index="1" bw="8" slack="0"/>
<pin id="49" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_down_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="p_up_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="8" slack="0"/>
<pin id="55" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_up_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="p_left_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="0"/>
<pin id="61" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_left_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_right_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="0"/>
<pin id="67" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_right_read/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln25_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="0" index="2" bw="8" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln25/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="write_ln26_write_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="0" slack="0"/>
<pin id="79" dir="0" index="1" bw="8" slack="0"/>
<pin id="80" dir="0" index="2" bw="8" slack="1"/>
<pin id="81" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln26/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="icmp_ln9_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="current_speed_load_load_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_speed_load/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="icmp_ln9_1_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="or_ln9_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln9/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="add_ln10_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="or_ln9_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln9_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="xor_ln9_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln9/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="select_ln9_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="0" index="2" bw="8" slack="0"/>
<pin id="128" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln9/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln13_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="5" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="0" index="2" bw="3" slack="0"/>
<pin id="142" dir="0" index="3" bw="4" slack="0"/>
<pin id="143" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln13_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="5" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="and_ln13_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln13/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="add_ln14_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="or_ln13_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="select_ln13_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="0"/>
<pin id="175" dir="0" index="2" bw="8" slack="0"/>
<pin id="176" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_ln17_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln10_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="current_duty_cycle_l_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_duty_cycle_l/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln17_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln17_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_1/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="sub_ln17_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="0"/>
<pin id="207" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln17/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="icmp_ln17_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="9" slack="1"/>
<pin id="212" dir="0" index="1" bw="8" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17_1/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="sub_ln18_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="1"/>
<pin id="217" dir="0" index="1" bw="8" slack="1"/>
<pin id="218" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="select_ln17_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="8" slack="0"/>
<pin id="222" dir="0" index="2" bw="8" slack="1"/>
<pin id="223" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="xor_ln17_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln17/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="and_ln17_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln17/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="select_ln17_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="0" index="1" bw="8" slack="1"/>
<pin id="240" dir="0" index="2" bw="8" slack="0"/>
<pin id="241" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_1/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="icmp_ln21_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="zext_ln21_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="add_ln21_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="0" index="1" bw="8" slack="1"/>
<pin id="256" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="icmp_ln21_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="9" slack="0"/>
<pin id="260" dir="0" index="1" bw="9" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21_1/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln22_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="0" index="1" bw="8" slack="1"/>
<pin id="267" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="select_ln21_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="8" slack="0"/>
<pin id="272" dir="0" index="2" bw="8" slack="0"/>
<pin id="273" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="xor_ln21_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="and_ln21_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln21/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="or_ln21_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln21/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="select_ln21_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="8" slack="0"/>
<pin id="298" dir="0" index="2" bw="8" slack="0"/>
<pin id="299" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21_1/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="store_ln18_store_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="0"/>
<pin id="306" dir="0" index="1" bw="8" slack="0"/>
<pin id="307" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 "/>
</bind>
</comp>

<comp id="313" class="1005" name="select_ln13_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="1"/>
<pin id="315" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13 "/>
</bind>
</comp>

<comp id="320" class="1005" name="icmp_ln17_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="1"/>
<pin id="322" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln17 "/>
</bind>
</comp>

<comp id="326" class="1005" name="current_duty_cycle_l_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="1"/>
<pin id="328" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="current_duty_cycle_l "/>
</bind>
</comp>

<comp id="333" class="1005" name="zext_ln17_1_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="9" slack="1"/>
<pin id="335" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17_1 "/>
</bind>
</comp>

<comp id="338" class="1005" name="sub_ln17_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="9" slack="1"/>
<pin id="340" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln17 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="22" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="22" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="22" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="22" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="44" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="8" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="44" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="88"><net_src comp="46" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="90" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="24" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="84" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="94" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="90" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="26" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="84" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="94" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="112" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="100" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="90" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="106" pin="2"/><net_sink comp="124" pin=2"/></net>

<net id="136"><net_src comp="52" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="24" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="30" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="124" pin="3"/><net_sink comp="138" pin=1"/></net>

<net id="146"><net_src comp="32" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="147"><net_src comp="34" pin="0"/><net_sink comp="138" pin=3"/></net>

<net id="152"><net_src comp="138" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="36" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="132" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="148" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="124" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="38" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="154" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="118" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="154" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="160" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="124" pin="3"/><net_sink comp="172" pin=2"/></net>

<net id="184"><net_src comp="58" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="24" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="172" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="12" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="14" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="172" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="196" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="200" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="40" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="224"><net_src comp="210" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="215" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="230"><net_src comp="28" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="235"><net_src comp="210" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="226" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="242"><net_src comp="219" pin="3"/><net_sink comp="237" pin=2"/></net>

<net id="247"><net_src comp="64" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="24" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="252"><net_src comp="237" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="253" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="42" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="237" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="258" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="264" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="237" pin="3"/><net_sink comp="269" pin=2"/></net>

<net id="281"><net_src comp="243" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="28" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="258" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="277" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="231" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="283" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="300"><net_src comp="243" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="237" pin="3"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="269" pin="3"/><net_sink comp="295" pin=2"/></net>

<net id="303"><net_src comp="295" pin="3"/><net_sink comp="70" pin=2"/></net>

<net id="308"><net_src comp="295" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="14" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="316"><net_src comp="172" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="318"><net_src comp="313" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="319"><net_src comp="313" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="323"><net_src comp="180" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="325"><net_src comp="320" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="329"><net_src comp="192" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="332"><net_src comp="326" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="336"><net_src comp="200" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="341"><net_src comp="204" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="210" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dutyCycle | {2 }
	Port: p_speed | {2 }
	Port: current_speed | {1 }
	Port: current_duty_cycle | {2 }
 - Input state : 
	Port: servo : p_up | {1 }
	Port: servo : p_down | {1 }
	Port: servo : p_left | {1 }
	Port: servo : p_right | {2 }
	Port: servo : current_speed | {1 }
	Port: servo : current_duty_cycle | {1 }
  - Chain level:
	State 1
		icmp_ln9_1 : 1
		or_ln9 : 2
		add_ln10 : 1
		or_ln9_1 : 2
		xor_ln9 : 2
		select_ln9 : 2
		tmp : 3
		icmp_ln13_1 : 4
		and_ln13 : 5
		add_ln14 : 3
		or_ln13 : 5
		select_ln13 : 5
		br_ln13 : 5
		store_ln10 : 6
		zext_ln17 : 1
		zext_ln17_1 : 6
		sub_ln17 : 7
	State 2
		select_ln17 : 1
		select_ln17_1 : 2
		zext_ln21 : 3
		add_ln21 : 4
		icmp_ln21_1 : 5
		add_ln22 : 3
		select_ln21 : 6
		xor_ln21 : 1
		and_ln21 : 6
		or_ln21 : 6
		select_ln21_1 : 7
		write_ln25 : 8
		br_ln21 : 6
		store_ln18 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |      icmp_ln9_fu_84     |    0    |    11   |
|          |     icmp_ln9_1_fu_94    |    0    |    11   |
|          |     icmp_ln13_fu_132    |    0    |    11   |
|   icmp   |    icmp_ln13_1_fu_148   |    0    |    11   |
|          |     icmp_ln17_fu_180    |    0    |    11   |
|          |    icmp_ln17_1_fu_210   |    0    |    13   |
|          |     icmp_ln21_fu_243    |    0    |    11   |
|          |    icmp_ln21_1_fu_258   |    0    |    13   |
|----------|-------------------------|---------|---------|
|          |     add_ln10_fu_106     |    0    |    15   |
|    add   |     add_ln14_fu_160     |    0    |    15   |
|          |     add_ln21_fu_253     |    0    |    15   |
|          |     add_ln22_fu_264     |    0    |    15   |
|----------|-------------------------|---------|---------|
|          |    select_ln9_fu_124    |    0    |    8    |
|          |    select_ln13_fu_172   |    0    |    8    |
|  select  |    select_ln17_fu_219   |    0    |    8    |
|          |   select_ln17_1_fu_237  |    0    |    8    |
|          |    select_ln21_fu_269   |    0    |    8    |
|          |   select_ln21_1_fu_295  |    0    |    8    |
|----------|-------------------------|---------|---------|
|    sub   |     sub_ln17_fu_204     |    0    |    15   |
|          |     sub_ln18_fu_215     |    0    |    15   |
|----------|-------------------------|---------|---------|
|          |      or_ln9_fu_100      |    0    |    2    |
|    or    |     or_ln9_1_fu_112     |    0    |    2    |
|          |      or_ln13_fu_166     |    0    |    2    |
|          |      or_ln21_fu_289     |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |      xor_ln9_fu_118     |    0    |    2    |
|    xor   |     xor_ln17_fu_226     |    0    |    2    |
|          |     xor_ln21_fu_277     |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |     and_ln13_fu_154     |    0    |    2    |
|    and   |     and_ln17_fu_231     |    0    |    2    |
|          |     and_ln21_fu_283     |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |  p_down_read_read_fu_46 |    0    |    0    |
|   read   |   p_up_read_read_fu_52  |    0    |    0    |
|          |  p_left_read_read_fu_58 |    0    |    0    |
|          | p_right_read_read_fu_64 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  |  write_ln25_write_fu_70 |    0    |    0    |
|          |  write_ln26_write_fu_77 |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|        tmp_fu_138       |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     zext_ln17_fu_196    |    0    |    0    |
|   zext   |    zext_ln17_1_fu_200   |    0    |    0    |
|          |     zext_ln21_fu_249    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   250   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|current_duty_cycle_l_reg_326|    8   |
|      icmp_ln17_reg_320     |    1   |
|     select_ln13_reg_313    |    8   |
|      sub_ln17_reg_338      |    9   |
|     zext_ln17_1_reg_333    |    9   |
+----------------------------+--------+
|            Total           |   35   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   250  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   35   |    -   |
+-----------+--------+--------+
|   Total   |   35   |   250  |
+-----------+--------+--------+
