m255
K3
13
cModel Technology
Z0 dC:\Users\Student\Desktop\ASICandFPGAProject\GeneralDatapath
vdatapath
I0g0]Wd24Am<>RS8<BE6Y?3
V]FB4CZFh11zI0YI45YS?[1
w1417590412
8C:/Users/Student/Desktop/ASICandFPGAProject/GeneralDatapath/GeneralDatapath.v
FC:/Users/Student/Desktop/ASICandFPGAProject/GeneralDatapath/GeneralDatapath.v
L0 1
Z1 OV;L;6.5b;42
r1
31
Z2 !s102 -nocovercells
Z3 o-work work -nocovercells -O0
!s100 ZzE];O7D8;8B;oZi5YzV32
!s85 0
!s101 -O0
vdatapath_tb
I_8RmaF3N_=EdRDm@`3SVK2
VEWO?_?OX`2EgcWCd@z7jn1
w1417592532
8C:/Users/Student/Desktop/ASICandFPGAProject/GeneralDatapath/GeneralDatapath_tb.v
FC:/Users/Student/Desktop/ASICandFPGAProject/GeneralDatapath/GeneralDatapath_tb.v
L0 1
R1
r1
31
R2
R3
!s100 dHAoF?^]XK7RF]OanmYCd3
!s85 0
!s101 -O0
vMux2to1_5bits
IH^YD0>[zP:Jf`0fH=4R^]2
VLo1nho:da[KA0XzmRCE@k3
Z4 w1417586190
8C:/Users/Student/Desktop/ASICandFPGAProject/GeneralDatapath/Mux2to1_5bits.v
FC:/Users/Student/Desktop/ASICandFPGAProject/GeneralDatapath/Mux2to1_5bits.v
L0 1
R1
r1
31
R2
R3
n@mux2to1_5bits
!s100 `SPQN13c4V:@0<fVRgio:0
!s85 0
!s101 -O0
vMux4to1_8bits
ILUcRQVVDg9E=7@RT7<SlB1
VVWg[WNM<1WTP02>V[ZPid2
R4
8C:/Users/Student/Desktop/ASICandFPGAProject/GeneralDatapath/Mux4to1_8bits.v
FC:/Users/Student/Desktop/ASICandFPGAProject/GeneralDatapath/Mux4to1_8bits.v
L0 1
R1
r1
31
R2
R3
n@mux4to1_8bits
!s100 eEKoI@=VODYV3:Xc=hm<61
!s85 0
!s101 -O0
vRAM_8bits
Ib[Tm0>J0HT8jzZfF?QLNU1
VcN>TlLMRz[1bNiFLXODlh2
w1417588212
8C:/Users/Student/Desktop/ASICandFPGAProject/GeneralDatapath/RAM_8bits.v
FC:/Users/Student/Desktop/ASICandFPGAProject/GeneralDatapath/RAM_8bits.v
L0 1
R1
r1
31
R2
R3
n@r@a@m_8bits
!s100 6:c2El5JPl9oE?Ja^:?832
!s85 0
!s101 -O0
vRegister_5bits
I>WIW4Om668ogW7P5:<7jJ1
VGleNZ7YU?`OFC[o2`Mchh0
R4
8C:/Users/Student/Desktop/ASICandFPGAProject/GeneralDatapath/Register_5bits.v
FC:/Users/Student/Desktop/ASICandFPGAProject/GeneralDatapath/Register_5bits.v
L0 1
R1
r1
31
R2
R3
n@register_5bits
!s100 62A2EmlI4`@Y=h[>_VRmf0
!s85 0
!s101 -O0
vRegister_8bits
!s100 OSf09UQZ1H<fT;KCSMh^21
IJGI[:VXPG65PIbcB:SW1Z2
Vhnm^S1NYlU@lgQ1CF6OZN2
R4
8C:/Users/Student/Desktop/ASICandFPGAProject/GeneralDatapath/Register_8bits.v
FC:/Users/Student/Desktop/ASICandFPGAProject/GeneralDatapath/Register_8bits.v
L0 1
R1
r1
!s85 0
31
!s101 -O0
R2
R3
n@register_8bits
