<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file spi_lcd_impl1.ncd.
Design name: spi_lcd
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 5
Loading device for application trce from file 'xo2c4000.nph' in environment: D:/Program/Diamond/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Thu Jan 16 22:01:12 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o spi_lcd_impl1.twr -gui -msgset D:/CodeField/Verilog/Diamond_design/spi_lcd/promote.xml spi_lcd_impl1.ncd spi_lcd_impl1.prf 
Design file:     spi_lcd_impl1.ncd
Preference file: spi_lcd_impl1.prf
Device,speed:    LCMXO2-4000HC,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "sys_clk_50MHz" 48.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   65.244MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_1' Target='right'>FREQUENCY NET "sys_clk_c" 12.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "sys_clk_50MHz" 48.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 5.506ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i1  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i2  (to sys_clk_50MHz +)

   Delay:              15.177ns  (32.2% logic, 67.8% route), 11 logic levels.

 Constraint Details:

     15.177ns physical path delay lcd_show_char_inst/SLICE_26 to lcd_show_char_inst/SLICE_89 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 5.506ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_26 to lcd_show_char_inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C14A.CLK to     R12C14A.Q0 lcd_show_char_inst/SLICE_26 (from sys_clk_50MHz)
ROUTE       387     2.346     R12C14A.Q0 to      R8C24C.D1 lcd_show_char_inst/rom_addr_1
CTOF_DEL    ---     0.452      R8C24C.D1 to      R8C24C.F1 lcd_show_char_inst/char_ram_inst/SLICE_578
ROUTE        30     1.863      R8C24C.F1 to     R16C19C.D0 lcd_show_char_inst/char_ram_inst/n13870
CTOF_DEL    ---     0.452     R16C19C.D0 to     R16C19C.F0 lcd_show_char_inst/char_ram_inst/SLICE_480
ROUTE         2     0.392     R16C19C.F0 to     R16C19C.C1 lcd_show_char_inst/char_ram_inst/n2573_adj_685
CTOF_DEL    ---     0.452     R16C19C.C1 to     R16C19C.F1 lcd_show_char_inst/char_ram_inst/SLICE_480
ROUTE         1     0.851     R16C19C.F1 to     R16C18B.A0 lcd_show_char_inst/char_ram_inst/n12902
CTOOFX_DEL  ---     0.661     R16C18B.A0 to   R16C18B.OFX0 lcd_show_char_inst/char_ram_inst/SLICE_142
ROUTE         1     0.000   R16C18B.OFX0 to    R16C18A.FXA lcd_show_char_inst/char_ram_inst/n12903
FXTOOFX_DE  ---     0.223    R16C18A.FXA to   R16C18A.OFX1 lcd_show_char_inst/char_ram_inst/i12473/SLICE_407
ROUTE         1     0.839   R16C18A.OFX1 to     R15C17D.D0 lcd_show_char_inst/char_ram_inst/n12904
CTOF_DEL    ---     0.452     R15C17D.D0 to     R15C17D.F0 lcd_show_char_inst/char_ram_inst/SLICE_751
ROUTE         1     1.295     R15C17D.F0 to     R10C18C.D0 lcd_show_char_inst/char_ram_inst/n11988
CTOOFX_DEL  ---     0.661     R10C18C.D0 to   R10C18C.OFX0 lcd_show_char_inst/char_ram_inst/i11382/SLICE_204
ROUTE         1     0.000   R10C18C.OFX0 to    R10C18C.FXB lcd_show_char_inst/char_ram_inst/n11996
FXTOOFX_DE  ---     0.223    R10C18C.FXB to   R10C18C.OFX1 lcd_show_char_inst/char_ram_inst/i11382/SLICE_204
ROUTE         1     1.410   R10C18C.OFX1 to     R16C18C.C0 lcd_show_char_inst/char_ram_inst/n11997
CTOF_DEL    ---     0.452     R16C18C.C0 to     R16C18C.F0 lcd_show_char_inst/char_ram_inst/SLICE_724
ROUTE         1     1.292     R16C18C.F0 to     R16C15D.D0 lcd_show_char_inst/rom_q_2
CTOF_DEL    ---     0.452     R16C15D.D0 to     R16C15D.F0 lcd_show_char_inst/SLICE_89
ROUTE         1     0.000     R16C15D.F0 to    R16C15D.DI0 lcd_show_char_inst/temp_7_N_345_2 (to sys_clk_50MHz)
                  --------
                   15.177   (32.2% logic, 67.8% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     1.580     LPLL.CLKOP to    R12C14A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     1.580     LPLL.CLKOP to    R16C15D.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.652ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i2  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i2  (to sys_clk_50MHz +)

   Delay:              15.031ns  (32.5% logic, 67.5% route), 11 logic levels.

 Constraint Details:

     15.031ns physical path delay lcd_show_char_inst/SLICE_84 to lcd_show_char_inst/SLICE_89 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 5.652ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_84 to lcd_show_char_inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C14A.CLK to     R14C14A.Q0 lcd_show_char_inst/SLICE_84 (from sys_clk_50MHz)
ROUTE       411     2.200     R14C14A.Q0 to      R8C24C.C1 lcd_show_char_inst/rom_addr_2
CTOF_DEL    ---     0.452      R8C24C.C1 to      R8C24C.F1 lcd_show_char_inst/char_ram_inst/SLICE_578
ROUTE        30     1.863      R8C24C.F1 to     R16C19C.D0 lcd_show_char_inst/char_ram_inst/n13870
CTOF_DEL    ---     0.452     R16C19C.D0 to     R16C19C.F0 lcd_show_char_inst/char_ram_inst/SLICE_480
ROUTE         2     0.392     R16C19C.F0 to     R16C19C.C1 lcd_show_char_inst/char_ram_inst/n2573_adj_685
CTOF_DEL    ---     0.452     R16C19C.C1 to     R16C19C.F1 lcd_show_char_inst/char_ram_inst/SLICE_480
ROUTE         1     0.851     R16C19C.F1 to     R16C18B.A0 lcd_show_char_inst/char_ram_inst/n12902
CTOOFX_DEL  ---     0.661     R16C18B.A0 to   R16C18B.OFX0 lcd_show_char_inst/char_ram_inst/SLICE_142
ROUTE         1     0.000   R16C18B.OFX0 to    R16C18A.FXA lcd_show_char_inst/char_ram_inst/n12903
FXTOOFX_DE  ---     0.223    R16C18A.FXA to   R16C18A.OFX1 lcd_show_char_inst/char_ram_inst/i12473/SLICE_407
ROUTE         1     0.839   R16C18A.OFX1 to     R15C17D.D0 lcd_show_char_inst/char_ram_inst/n12904
CTOF_DEL    ---     0.452     R15C17D.D0 to     R15C17D.F0 lcd_show_char_inst/char_ram_inst/SLICE_751
ROUTE         1     1.295     R15C17D.F0 to     R10C18C.D0 lcd_show_char_inst/char_ram_inst/n11988
CTOOFX_DEL  ---     0.661     R10C18C.D0 to   R10C18C.OFX0 lcd_show_char_inst/char_ram_inst/i11382/SLICE_204
ROUTE         1     0.000   R10C18C.OFX0 to    R10C18C.FXB lcd_show_char_inst/char_ram_inst/n11996
FXTOOFX_DE  ---     0.223    R10C18C.FXB to   R10C18C.OFX1 lcd_show_char_inst/char_ram_inst/i11382/SLICE_204
ROUTE         1     1.410   R10C18C.OFX1 to     R16C18C.C0 lcd_show_char_inst/char_ram_inst/n11997
CTOF_DEL    ---     0.452     R16C18C.C0 to     R16C18C.F0 lcd_show_char_inst/char_ram_inst/SLICE_724
ROUTE         1     1.292     R16C18C.F0 to     R16C15D.D0 lcd_show_char_inst/rom_q_2
CTOF_DEL    ---     0.452     R16C15D.D0 to     R16C15D.F0 lcd_show_char_inst/SLICE_89
ROUTE         1     0.000     R16C15D.F0 to    R16C15D.DI0 lcd_show_char_inst/temp_7_N_345_2 (to sys_clk_50MHz)
                  --------
                   15.031   (32.5% logic, 67.5% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     1.580     LPLL.CLKOP to    R14C14A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     1.580     LPLL.CLKOP to    R16C15D.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.695ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i3  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i3  (to sys_clk_50MHz +)

   Delay:              14.988ns  (28.1% logic, 71.9% route), 9 logic levels.

 Constraint Details:

     14.988ns physical path delay lcd_show_char_inst/SLICE_84 to lcd_show_char_inst/SLICE_89 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 5.695ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_84 to lcd_show_char_inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C14A.CLK to     R14C14A.Q1 lcd_show_char_inst/SLICE_84 (from sys_clk_50MHz)
ROUTE       509     2.666     R14C14A.Q1 to     R10C20A.A1 lcd_show_char_inst/rom_addr_3
CTOF_DEL    ---     0.452     R10C20A.A1 to     R10C20A.F1 lcd_show_char_inst/char_ram_inst/SLICE_652
ROUTE         3     1.972     R10C20A.F1 to     R15C15C.C1 lcd_show_char_inst/char_ram_inst/n491
CTOF_DEL    ---     0.452     R15C15C.C1 to     R15C15C.F1 lcd_show_char_inst/SLICE_518
ROUTE         1     1.478     R15C15C.F1 to      R9C16D.D1 lcd_show_char_inst/char_ram_inst/n11756
CTOOFX_DEL  ---     0.661      R9C16D.D1 to    R9C16D.OFX0 lcd_show_char_inst/char_ram_inst/i11323/SLICE_265
ROUTE         1     1.283    R9C16D.OFX0 to      R9C20B.B0 lcd_show_char_inst/char_ram_inst/n11937
CTOF_DEL    ---     0.452      R9C20B.B0 to      R9C20B.F0 lcd_show_char_inst/char_ram_inst/SLICE_748
ROUTE         1     1.522      R9C20B.F0 to     R13C19D.C0 lcd_show_char_inst/char_ram_inst/n11952
CTOOFX_DEL  ---     0.661     R13C19D.C0 to   R13C19D.OFX0 lcd_show_char_inst/char_ram_inst/i11350/SLICE_215
ROUTE         1     0.000   R13C19D.OFX0 to    R13C19C.FXA lcd_show_char_inst/char_ram_inst/n11964
FXTOOFX_DE  ---     0.223    R13C19C.FXA to   R13C19C.OFX1 lcd_show_char_inst/char_ram_inst/i11351/SLICE_202
ROUTE         1     1.014   R13C19C.OFX1 to     R16C17B.D0 lcd_show_char_inst/char_ram_inst/n11966
CTOF_DEL    ---     0.452     R16C17B.D0 to     R16C17B.F0 lcd_show_char_inst/char_ram_inst/SLICE_721
ROUTE         1     0.839     R16C17B.F0 to     R16C15D.D1 lcd_show_char_inst/rom_q_3
CTOF_DEL    ---     0.452     R16C15D.D1 to     R16C15D.F1 lcd_show_char_inst/SLICE_89
ROUTE         1     0.000     R16C15D.F1 to    R16C15D.DI1 lcd_show_char_inst/temp_7_N_345_3 (to sys_clk_50MHz)
                  --------
                   14.988   (28.1% logic, 71.9% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     1.580     LPLL.CLKOP to    R14C14A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     1.580     LPLL.CLKOP to    R16C15D.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.711ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i1  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i6  (to sys_clk_50MHz +)

   Delay:              14.972ns  (26.7% logic, 73.3% route), 8 logic levels.

 Constraint Details:

     14.972ns physical path delay lcd_show_char_inst/SLICE_26 to lcd_show_char_inst/SLICE_91 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 5.711ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_26 to lcd_show_char_inst/SLICE_91:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C14A.CLK to     R12C14A.Q0 lcd_show_char_inst/SLICE_26 (from sys_clk_50MHz)
ROUTE       387     2.329     R12C14A.Q0 to     R17C23D.A0 lcd_show_char_inst/rom_addr_1
CTOF_DEL    ---     0.452     R17C23D.A0 to     R17C23D.F0 lcd_show_char_inst/char_ram_inst/SLICE_468
ROUTE        13     1.799     R17C23D.F0 to     R17C17D.C0 lcd_show_char_inst/n15116
CTOF_DEL    ---     0.452     R17C17D.C0 to     R17C17D.F0 lcd_show_char_inst/SLICE_677
ROUTE         1     1.834     R17C17D.F0 to     R17C23C.D0 lcd_show_char_inst/n12195
CTOOFX_DEL  ---     0.661     R17C23C.D0 to   R17C23C.OFX0 lcd_show_char_inst/char_ram_inst/i11418/SLICE_297
ROUTE         1     0.942   R17C23C.OFX0 to     R13C23B.D1 lcd_show_char_inst/char_ram_inst/n12032
CTOF_DEL    ---     0.452     R13C23B.D1 to     R13C23B.F1 lcd_show_char_inst/char_ram_inst/SLICE_755
ROUTE         1     2.318     R13C23B.F1 to     R17C18B.C0 lcd_show_char_inst/char_ram_inst/n12036
CTOOFX_DEL  ---     0.661     R17C18B.C0 to   R17C18B.OFX0 lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_6_i3070/SLICE_230
ROUTE         1     0.541   R17C18B.OFX0 to     R16C18C.D1 lcd_show_char_inst/char_ram_inst/n3070_adj_559
CTOF_DEL    ---     0.452     R16C18C.D1 to     R16C18C.F1 lcd_show_char_inst/char_ram_inst/SLICE_724
ROUTE         1     1.218     R16C18C.F1 to     R15C14D.D0 lcd_show_char_inst/rom_q_6
CTOF_DEL    ---     0.452     R15C14D.D0 to     R15C14D.F0 lcd_show_char_inst/SLICE_91
ROUTE         1     0.000     R15C14D.F0 to    R15C14D.DI0 lcd_show_char_inst/temp_7_N_345_6 (to sys_clk_50MHz)
                  --------
                   14.972   (26.7% logic, 73.3% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     1.580     LPLL.CLKOP to    R12C14A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_91:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     1.580     LPLL.CLKOP to    R15C14D.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.713ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i1  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i3  (to sys_clk_50MHz +)

   Delay:              14.970ns  (29.6% logic, 70.4% route), 10 logic levels.

 Constraint Details:

     14.970ns physical path delay lcd_show_char_inst/SLICE_26 to lcd_show_char_inst/SLICE_89 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 5.713ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_26 to lcd_show_char_inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C14A.CLK to     R12C14A.Q0 lcd_show_char_inst/SLICE_26 (from sys_clk_50MHz)
ROUTE       387     2.329     R12C14A.Q0 to     R17C23D.A0 lcd_show_char_inst/rom_addr_1
CTOF_DEL    ---     0.452     R17C23D.A0 to     R17C23D.F0 lcd_show_char_inst/char_ram_inst/SLICE_468
ROUTE        13     2.185     R17C23D.F0 to     R10C17C.D0 lcd_show_char_inst/n15116
CTOF_DEL    ---     0.452     R10C17C.D0 to     R10C17C.F0 lcd_show_char_inst/char_ram_inst/SLICE_729
ROUTE         1     1.857     R10C17C.F0 to     R13C26A.D1 lcd_show_char_inst/char_ram_inst/n1658
CTOOFX_DEL  ---     0.661     R13C26A.D1 to   R13C26A.OFX0 lcd_show_char_inst/char_ram_inst/i11199/SLICE_226
ROUTE         1     0.000   R13C26A.OFX0 to    R13C26A.FXB lcd_show_char_inst/char_ram_inst/n11813
FXTOOFX_DE  ---     0.223    R13C26A.FXB to   R13C26A.OFX1 lcd_show_char_inst/char_ram_inst/i11199/SLICE_226
ROUTE         1     0.954   R13C26A.OFX1 to     R13C23B.C0 lcd_show_char_inst/char_ram_inst/n11948
CTOF_DEL    ---     0.452     R13C23B.C0 to     R13C23B.F0 lcd_show_char_inst/char_ram_inst/SLICE_755
ROUTE         1     1.355     R13C23B.F0 to     R13C19C.B1 lcd_show_char_inst/char_ram_inst/n11958
CTOOFX_DEL  ---     0.661     R13C19C.B1 to   R13C19C.OFX0 lcd_show_char_inst/char_ram_inst/i11351/SLICE_202
ROUTE         1     0.000   R13C19C.OFX0 to    R13C19C.FXB lcd_show_char_inst/char_ram_inst/n11965
FXTOOFX_DE  ---     0.223    R13C19C.FXB to   R13C19C.OFX1 lcd_show_char_inst/char_ram_inst/i11351/SLICE_202
ROUTE         1     1.014   R13C19C.OFX1 to     R16C17B.D0 lcd_show_char_inst/char_ram_inst/n11966
CTOF_DEL    ---     0.452     R16C17B.D0 to     R16C17B.F0 lcd_show_char_inst/char_ram_inst/SLICE_721
ROUTE         1     0.839     R16C17B.F0 to     R16C15D.D1 lcd_show_char_inst/rom_q_3
CTOF_DEL    ---     0.452     R16C15D.D1 to     R16C15D.F1 lcd_show_char_inst/SLICE_89
ROUTE         1     0.000     R16C15D.F1 to    R16C15D.DI1 lcd_show_char_inst/temp_7_N_345_3 (to sys_clk_50MHz)
                  --------
                   14.970   (29.6% logic, 70.4% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     1.580     LPLL.CLKOP to    R12C14A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     1.580     LPLL.CLKOP to    R16C15D.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.778ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i2  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i2  (to sys_clk_50MHz +)

   Delay:              14.905ns  (32.8% logic, 67.2% route), 11 logic levels.

 Constraint Details:

     14.905ns physical path delay lcd_show_char_inst/SLICE_84 to lcd_show_char_inst/SLICE_89 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 5.778ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_84 to lcd_show_char_inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C14A.CLK to     R14C14A.Q0 lcd_show_char_inst/SLICE_84 (from sys_clk_50MHz)
ROUTE       411     2.318     R14C14A.Q0 to     R13C27B.B0 lcd_show_char_inst/rom_addr_2
CTOF_DEL    ---     0.452     R13C27B.B0 to     R13C27B.F0 lcd_show_char_inst/char_ram_inst/SLICE_456
ROUTE        11     1.619     R13C27B.F0 to     R16C19C.C0 lcd_show_char_inst/n15111
CTOF_DEL    ---     0.452     R16C19C.C0 to     R16C19C.F0 lcd_show_char_inst/char_ram_inst/SLICE_480
ROUTE         2     0.392     R16C19C.F0 to     R16C19C.C1 lcd_show_char_inst/char_ram_inst/n2573_adj_685
CTOF_DEL    ---     0.452     R16C19C.C1 to     R16C19C.F1 lcd_show_char_inst/char_ram_inst/SLICE_480
ROUTE         1     0.851     R16C19C.F1 to     R16C18B.A0 lcd_show_char_inst/char_ram_inst/n12902
CTOOFX_DEL  ---     0.661     R16C18B.A0 to   R16C18B.OFX0 lcd_show_char_inst/char_ram_inst/SLICE_142
ROUTE         1     0.000   R16C18B.OFX0 to    R16C18A.FXA lcd_show_char_inst/char_ram_inst/n12903
FXTOOFX_DE  ---     0.223    R16C18A.FXA to   R16C18A.OFX1 lcd_show_char_inst/char_ram_inst/i12473/SLICE_407
ROUTE         1     0.839   R16C18A.OFX1 to     R15C17D.D0 lcd_show_char_inst/char_ram_inst/n12904
CTOF_DEL    ---     0.452     R15C17D.D0 to     R15C17D.F0 lcd_show_char_inst/char_ram_inst/SLICE_751
ROUTE         1     1.295     R15C17D.F0 to     R10C18C.D0 lcd_show_char_inst/char_ram_inst/n11988
CTOOFX_DEL  ---     0.661     R10C18C.D0 to   R10C18C.OFX0 lcd_show_char_inst/char_ram_inst/i11382/SLICE_204
ROUTE         1     0.000   R10C18C.OFX0 to    R10C18C.FXB lcd_show_char_inst/char_ram_inst/n11996
FXTOOFX_DE  ---     0.223    R10C18C.FXB to   R10C18C.OFX1 lcd_show_char_inst/char_ram_inst/i11382/SLICE_204
ROUTE         1     1.410   R10C18C.OFX1 to     R16C18C.C0 lcd_show_char_inst/char_ram_inst/n11997
CTOF_DEL    ---     0.452     R16C18C.C0 to     R16C18C.F0 lcd_show_char_inst/char_ram_inst/SLICE_724
ROUTE         1     1.292     R16C18C.F0 to     R16C15D.D0 lcd_show_char_inst/rom_q_2
CTOF_DEL    ---     0.452     R16C15D.D0 to     R16C15D.F0 lcd_show_char_inst/SLICE_89
ROUTE         1     0.000     R16C15D.F0 to    R16C15D.DI0 lcd_show_char_inst/temp_7_N_345_2 (to sys_clk_50MHz)
                  --------
                   14.905   (32.8% logic, 67.2% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     1.580     LPLL.CLKOP to    R14C14A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     1.580     LPLL.CLKOP to    R16C15D.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.866ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i0  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i6  (to sys_clk_50MHz +)

   Delay:              14.817ns  (26.9% logic, 73.1% route), 8 logic levels.

 Constraint Details:

     14.817ns physical path delay lcd_show_char_inst/SLICE_22 to lcd_show_char_inst/SLICE_91 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 5.866ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_22 to lcd_show_char_inst/SLICE_91:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C15A.CLK to     R12C15A.Q1 lcd_show_char_inst/SLICE_22 (from sys_clk_50MHz)
ROUTE       494     2.174     R12C15A.Q1 to     R17C23D.C0 lcd_show_char_inst/rom_addr_0
CTOF_DEL    ---     0.452     R17C23D.C0 to     R17C23D.F0 lcd_show_char_inst/char_ram_inst/SLICE_468
ROUTE        13     1.799     R17C23D.F0 to     R17C17D.C0 lcd_show_char_inst/n15116
CTOF_DEL    ---     0.452     R17C17D.C0 to     R17C17D.F0 lcd_show_char_inst/SLICE_677
ROUTE         1     1.834     R17C17D.F0 to     R17C23C.D0 lcd_show_char_inst/n12195
CTOOFX_DEL  ---     0.661     R17C23C.D0 to   R17C23C.OFX0 lcd_show_char_inst/char_ram_inst/i11418/SLICE_297
ROUTE         1     0.942   R17C23C.OFX0 to     R13C23B.D1 lcd_show_char_inst/char_ram_inst/n12032
CTOF_DEL    ---     0.452     R13C23B.D1 to     R13C23B.F1 lcd_show_char_inst/char_ram_inst/SLICE_755
ROUTE         1     2.318     R13C23B.F1 to     R17C18B.C0 lcd_show_char_inst/char_ram_inst/n12036
CTOOFX_DEL  ---     0.661     R17C18B.C0 to   R17C18B.OFX0 lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_6_i3070/SLICE_230
ROUTE         1     0.541   R17C18B.OFX0 to     R16C18C.D1 lcd_show_char_inst/char_ram_inst/n3070_adj_559
CTOF_DEL    ---     0.452     R16C18C.D1 to     R16C18C.F1 lcd_show_char_inst/char_ram_inst/SLICE_724
ROUTE         1     1.218     R16C18C.F1 to     R15C14D.D0 lcd_show_char_inst/rom_q_6
CTOF_DEL    ---     0.452     R15C14D.D0 to     R15C14D.F0 lcd_show_char_inst/SLICE_91
ROUTE         1     0.000     R15C14D.F0 to    R15C14D.DI0 lcd_show_char_inst/temp_7_N_345_6 (to sys_clk_50MHz)
                  --------
                   14.817   (26.9% logic, 73.1% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     1.580     LPLL.CLKOP to    R12C15A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_91:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     1.580     LPLL.CLKOP to    R15C14D.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.868ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i0  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i3  (to sys_clk_50MHz +)

   Delay:              14.815ns  (29.9% logic, 70.1% route), 10 logic levels.

 Constraint Details:

     14.815ns physical path delay lcd_show_char_inst/SLICE_22 to lcd_show_char_inst/SLICE_89 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 5.868ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_22 to lcd_show_char_inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C15A.CLK to     R12C15A.Q1 lcd_show_char_inst/SLICE_22 (from sys_clk_50MHz)
ROUTE       494     2.174     R12C15A.Q1 to     R17C23D.C0 lcd_show_char_inst/rom_addr_0
CTOF_DEL    ---     0.452     R17C23D.C0 to     R17C23D.F0 lcd_show_char_inst/char_ram_inst/SLICE_468
ROUTE        13     2.185     R17C23D.F0 to     R10C17C.D0 lcd_show_char_inst/n15116
CTOF_DEL    ---     0.452     R10C17C.D0 to     R10C17C.F0 lcd_show_char_inst/char_ram_inst/SLICE_729
ROUTE         1     1.857     R10C17C.F0 to     R13C26A.D1 lcd_show_char_inst/char_ram_inst/n1658
CTOOFX_DEL  ---     0.661     R13C26A.D1 to   R13C26A.OFX0 lcd_show_char_inst/char_ram_inst/i11199/SLICE_226
ROUTE         1     0.000   R13C26A.OFX0 to    R13C26A.FXB lcd_show_char_inst/char_ram_inst/n11813
FXTOOFX_DE  ---     0.223    R13C26A.FXB to   R13C26A.OFX1 lcd_show_char_inst/char_ram_inst/i11199/SLICE_226
ROUTE         1     0.954   R13C26A.OFX1 to     R13C23B.C0 lcd_show_char_inst/char_ram_inst/n11948
CTOF_DEL    ---     0.452     R13C23B.C0 to     R13C23B.F0 lcd_show_char_inst/char_ram_inst/SLICE_755
ROUTE         1     1.355     R13C23B.F0 to     R13C19C.B1 lcd_show_char_inst/char_ram_inst/n11958
CTOOFX_DEL  ---     0.661     R13C19C.B1 to   R13C19C.OFX0 lcd_show_char_inst/char_ram_inst/i11351/SLICE_202
ROUTE         1     0.000   R13C19C.OFX0 to    R13C19C.FXB lcd_show_char_inst/char_ram_inst/n11965
FXTOOFX_DE  ---     0.223    R13C19C.FXB to   R13C19C.OFX1 lcd_show_char_inst/char_ram_inst/i11351/SLICE_202
ROUTE         1     1.014   R13C19C.OFX1 to     R16C17B.D0 lcd_show_char_inst/char_ram_inst/n11966
CTOF_DEL    ---     0.452     R16C17B.D0 to     R16C17B.F0 lcd_show_char_inst/char_ram_inst/SLICE_721
ROUTE         1     0.839     R16C17B.F0 to     R16C15D.D1 lcd_show_char_inst/rom_q_3
CTOF_DEL    ---     0.452     R16C15D.D1 to     R16C15D.F1 lcd_show_char_inst/SLICE_89
ROUTE         1     0.000     R16C15D.F1 to    R16C15D.DI1 lcd_show_char_inst/temp_7_N_345_3 (to sys_clk_50MHz)
                  --------
                   14.815   (29.9% logic, 70.1% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     1.580     LPLL.CLKOP to    R12C15A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     1.580     LPLL.CLKOP to    R16C15D.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.926ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i1  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i3  (to sys_clk_50MHz +)

   Delay:              14.757ns  (31.6% logic, 68.4% route), 10 logic levels.

 Constraint Details:

     14.757ns physical path delay lcd_show_char_inst/SLICE_26 to lcd_show_char_inst/SLICE_89 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 5.926ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_26 to lcd_show_char_inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C14A.CLK to     R12C14A.Q0 lcd_show_char_inst/SLICE_26 (from sys_clk_50MHz)
ROUTE       387     2.109     R12C14A.Q0 to     R18C20B.A0 lcd_show_char_inst/rom_addr_1
CTOF_DEL    ---     0.452     R18C20B.A0 to     R18C20B.F0 lcd_show_char_inst/char_ram_inst/SLICE_464
ROUTE        14     2.170     R18C20B.F0 to      R9C16C.D0 lcd_show_char_inst/n13911
CTOF_DEL    ---     0.452      R9C16C.D0 to      R9C16C.F0 lcd_show_char_inst/char_ram_inst/SLICE_670
ROUTE         1     0.269      R9C16C.F0 to      R9C16A.D1 lcd_show_char_inst/char_ram_inst/n220_adj_721
CTOF_DEL    ---     0.452      R9C16A.D1 to      R9C16A.F1 lcd_show_char_inst/char_ram_inst/SLICE_552
ROUTE         1     0.885      R9C16A.F1 to      R9C16D.B1 lcd_show_char_inst/char_ram_inst/n11755
CTOOFX_DEL  ---     0.661      R9C16D.B1 to    R9C16D.OFX0 lcd_show_char_inst/char_ram_inst/i11323/SLICE_265
ROUTE         1     1.283    R9C16D.OFX0 to      R9C20B.B0 lcd_show_char_inst/char_ram_inst/n11937
CTOF_DEL    ---     0.452      R9C20B.B0 to      R9C20B.F0 lcd_show_char_inst/char_ram_inst/SLICE_748
ROUTE         1     1.522      R9C20B.F0 to     R13C19D.C0 lcd_show_char_inst/char_ram_inst/n11952
CTOOFX_DEL  ---     0.661     R13C19D.C0 to   R13C19D.OFX0 lcd_show_char_inst/char_ram_inst/i11350/SLICE_215
ROUTE         1     0.000   R13C19D.OFX0 to    R13C19C.FXA lcd_show_char_inst/char_ram_inst/n11964
FXTOOFX_DE  ---     0.223    R13C19C.FXA to   R13C19C.OFX1 lcd_show_char_inst/char_ram_inst/i11351/SLICE_202
ROUTE         1     1.014   R13C19C.OFX1 to     R16C17B.D0 lcd_show_char_inst/char_ram_inst/n11966
CTOF_DEL    ---     0.452     R16C17B.D0 to     R16C17B.F0 lcd_show_char_inst/char_ram_inst/SLICE_721
ROUTE         1     0.839     R16C17B.F0 to     R16C15D.D1 lcd_show_char_inst/rom_q_3
CTOF_DEL    ---     0.452     R16C15D.D1 to     R16C15D.F1 lcd_show_char_inst/SLICE_89
ROUTE         1     0.000     R16C15D.F1 to    R16C15D.DI1 lcd_show_char_inst/temp_7_N_345_3 (to sys_clk_50MHz)
                  --------
                   14.757   (31.6% logic, 68.4% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     1.580     LPLL.CLKOP to    R12C14A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     1.580     LPLL.CLKOP to    R16C15D.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.933ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i1  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i2  (to sys_clk_50MHz +)

   Delay:              14.750ns  (33.1% logic, 66.9% route), 11 logic levels.

 Constraint Details:

     14.750ns physical path delay lcd_show_char_inst/SLICE_26 to lcd_show_char_inst/SLICE_89 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 5.933ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_26 to lcd_show_char_inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C14A.CLK to     R12C14A.Q0 lcd_show_char_inst/SLICE_26 (from sys_clk_50MHz)
ROUTE       387     2.163     R12C14A.Q0 to     R13C27B.C0 lcd_show_char_inst/rom_addr_1
CTOF_DEL    ---     0.452     R13C27B.C0 to     R13C27B.F0 lcd_show_char_inst/char_ram_inst/SLICE_456
ROUTE        11     1.619     R13C27B.F0 to     R16C19C.C0 lcd_show_char_inst/n15111
CTOF_DEL    ---     0.452     R16C19C.C0 to     R16C19C.F0 lcd_show_char_inst/char_ram_inst/SLICE_480
ROUTE         2     0.392     R16C19C.F0 to     R16C19C.C1 lcd_show_char_inst/char_ram_inst/n2573_adj_685
CTOF_DEL    ---     0.452     R16C19C.C1 to     R16C19C.F1 lcd_show_char_inst/char_ram_inst/SLICE_480
ROUTE         1     0.851     R16C19C.F1 to     R16C18B.A0 lcd_show_char_inst/char_ram_inst/n12902
CTOOFX_DEL  ---     0.661     R16C18B.A0 to   R16C18B.OFX0 lcd_show_char_inst/char_ram_inst/SLICE_142
ROUTE         1     0.000   R16C18B.OFX0 to    R16C18A.FXA lcd_show_char_inst/char_ram_inst/n12903
FXTOOFX_DE  ---     0.223    R16C18A.FXA to   R16C18A.OFX1 lcd_show_char_inst/char_ram_inst/i12473/SLICE_407
ROUTE         1     0.839   R16C18A.OFX1 to     R15C17D.D0 lcd_show_char_inst/char_ram_inst/n12904
CTOF_DEL    ---     0.452     R15C17D.D0 to     R15C17D.F0 lcd_show_char_inst/char_ram_inst/SLICE_751
ROUTE         1     1.295     R15C17D.F0 to     R10C18C.D0 lcd_show_char_inst/char_ram_inst/n11988
CTOOFX_DEL  ---     0.661     R10C18C.D0 to   R10C18C.OFX0 lcd_show_char_inst/char_ram_inst/i11382/SLICE_204
ROUTE         1     0.000   R10C18C.OFX0 to    R10C18C.FXB lcd_show_char_inst/char_ram_inst/n11996
FXTOOFX_DE  ---     0.223    R10C18C.FXB to   R10C18C.OFX1 lcd_show_char_inst/char_ram_inst/i11382/SLICE_204
ROUTE         1     1.410   R10C18C.OFX1 to     R16C18C.C0 lcd_show_char_inst/char_ram_inst/n11997
CTOF_DEL    ---     0.452     R16C18C.C0 to     R16C18C.F0 lcd_show_char_inst/char_ram_inst/SLICE_724
ROUTE         1     1.292     R16C18C.F0 to     R16C15D.D0 lcd_show_char_inst/rom_q_2
CTOF_DEL    ---     0.452     R16C15D.D0 to     R16C15D.F0 lcd_show_char_inst/SLICE_89
ROUTE         1     0.000     R16C15D.F0 to    R16C15D.DI0 lcd_show_char_inst/temp_7_N_345_2 (to sys_clk_50MHz)
                  --------
                   14.750   (33.1% logic, 66.9% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     1.580     LPLL.CLKOP to    R12C14A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     1.580     LPLL.CLKOP to    R16C15D.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

Report:   65.244MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "sys_clk_c" 12.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "sys_clk_50MHz" 48.000000 |             |             |
MHz ;                                   |   48.000 MHz|   65.244 MHz|  11  
                                        |             |             |
FREQUENCY NET "sys_clk_c" 12.000000 MHz |             |             |
;                                       |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: sys_clk_c   Source: sys_clk.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: sys_clk_50MHz   Source: pll_u1/PLLInst_0.CLKOP   Loads: 134
   Covered under: FREQUENCY NET "sys_clk_50MHz" 48.000000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 7480 paths, 2 nets, and 6140 connections (99.89% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Thu Jan 16 22:01:12 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o spi_lcd_impl1.twr -gui -msgset D:/CodeField/Verilog/Diamond_design/spi_lcd/promote.xml spi_lcd_impl1.ncd spi_lcd_impl1.prf 
Design file:     spi_lcd_impl1.ncd
Preference file: spi_lcd_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "sys_clk_50MHz" 48.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "sys_clk_c" 12.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "sys_clk_50MHz" 48.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_write_inst/cnt1_FSM_i12  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_write_inst/cnt1_FSM_i13  (to sys_clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_497 to SLICE_497 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_497 to SLICE_497:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C11A.CLK to     R18C11A.Q0 SLICE_497 (from sys_clk_50MHz)
ROUTE         1     0.152     R18C11A.Q0 to     R18C11A.M1 lcd_write_inst/n124 (to sys_clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to SLICE_497:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     0.668     LPLL.CLKOP to    R18C11A.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to SLICE_497:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     0.668     LPLL.CLKOP to    R18C11A.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_write_inst/cnt1_FSM_i2  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_write_inst/cnt1_FSM_i3  (to sys_clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay lcd_write_inst/SLICE_493 to lcd_write_inst/SLICE_493 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path lcd_write_inst/SLICE_493 to lcd_write_inst/SLICE_493:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C10A.CLK to     R18C10A.Q0 lcd_write_inst/SLICE_493 (from sys_clk_50MHz)
ROUTE         1     0.152     R18C10A.Q0 to     R18C10A.M1 lcd_write_inst/n134 (to sys_clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_493:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     0.668     LPLL.CLKOP to    R18C10A.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_493:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     0.668     LPLL.CLKOP to    R18C10A.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_write_inst/cnt1_FSM_i4  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_write_inst/cnt1_FSM_i5  (to sys_clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay lcd_write_inst/SLICE_767 to lcd_write_inst/SLICE_767 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path lcd_write_inst/SLICE_767 to lcd_write_inst/SLICE_767:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C10B.CLK to     R18C10B.Q0 lcd_write_inst/SLICE_767 (from sys_clk_50MHz)
ROUTE         1     0.152     R18C10B.Q0 to     R18C10B.M1 lcd_write_inst/n132 (to sys_clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_767:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     0.668     LPLL.CLKOP to    R18C10B.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_767:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     0.668     LPLL.CLKOP to    R18C10B.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_write_inst/cnt1_FSM_i8  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_write_inst/cnt1_FSM_i9  (to sys_clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay lcd_write_inst/SLICE_707 to lcd_write_inst/SLICE_707 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path lcd_write_inst/SLICE_707 to lcd_write_inst/SLICE_707:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C11A.CLK to     R19C11A.Q0 lcd_write_inst/SLICE_707 (from sys_clk_50MHz)
ROUTE         1     0.152     R19C11A.Q0 to     R19C11A.M1 lcd_write_inst/n128 (to sys_clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_707:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     0.668     LPLL.CLKOP to    R19C11A.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_707:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     0.668     LPLL.CLKOP to    R19C11A.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/cnt_set_windows_FSM_i0_i0  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/cnt_set_windows_FSM_i0_i1  (to sys_clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay lcd_show_char_inst/SLICE_611 to lcd_show_char_inst/SLICE_611 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_611 to lcd_show_char_inst/SLICE_611:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C15D.CLK to     R15C15D.Q0 lcd_show_char_inst/SLICE_611 (from sys_clk_50MHz)
ROUTE         1     0.152     R15C15D.Q0 to     R15C15D.M1 lcd_show_char_inst/n445 (to sys_clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_611:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     0.668     LPLL.CLKOP to    R15C15D.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_611:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     0.668     LPLL.CLKOP to    R15C15D.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_write_inst/cnt1_FSM_i6  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_write_inst/cnt1_FSM_i7  (to sys_clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay lcd_write_inst/SLICE_742 to lcd_write_inst/SLICE_742 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path lcd_write_inst/SLICE_742 to lcd_write_inst/SLICE_742:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C10D.CLK to     R18C10D.Q0 lcd_write_inst/SLICE_742 (from sys_clk_50MHz)
ROUTE         1     0.152     R18C10D.Q0 to     R18C10D.M1 lcd_write_inst/n130 (to sys_clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_742:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     0.668     LPLL.CLKOP to    R18C10D.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_742:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     0.668     LPLL.CLKOP to    R18C10D.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_write_inst/state_FSM_i0  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_write_inst/wr_done_101  (to sys_clk_50MHz +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_763 to SLICE_135 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_763 to SLICE_135:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C12B.CLK to     R13C12B.Q0 SLICE_763 (from sys_clk_50MHz)
ROUTE         3     0.154     R13C12B.Q0 to     R13C12A.M0 lcd_write_inst/state_3 (to sys_clk_50MHz)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to SLICE_763:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     0.668     LPLL.CLKOP to    R13C12B.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to SLICE_135:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     0.668     LPLL.CLKOP to    R13C12A.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/cnt_set_windows_FSM_i0_i12  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/cnt_set_windows_FSM_i0_i13  (to sys_clk_50MHz +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay lcd_show_char_inst/SLICE_518 to lcd_show_char_inst/SLICE_518 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_518 to lcd_show_char_inst/SLICE_518:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C15C.CLK to     R15C15C.Q0 lcd_show_char_inst/SLICE_518 (from sys_clk_50MHz)
ROUTE         2     0.154     R15C15C.Q0 to     R15C15C.M1 lcd_show_char_inst/n433 (to sys_clk_50MHz)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_518:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     0.668     LPLL.CLKOP to    R15C15C.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_518:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     0.668     LPLL.CLKOP to    R15C15C.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/cnt_set_windows_FSM_i0_i15  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/cnt_set_windows_FSM_i0_i0  (to sys_clk_50MHz +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay lcd_show_char_inst/SLICE_439 to lcd_show_char_inst/SLICE_611 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_439 to lcd_show_char_inst/SLICE_611:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C15B.CLK to     R15C15B.Q1 lcd_show_char_inst/SLICE_439 (from sys_clk_50MHz)
ROUTE         2     0.154     R15C15B.Q1 to     R15C15D.M0 lcd_show_char_inst/n430 (to sys_clk_50MHz)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_439:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     0.668     LPLL.CLKOP to    R15C15B.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_611:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     0.668     LPLL.CLKOP to    R15C15D.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/cnt_set_windows_FSM_i0_i14  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/cnt_set_windows_FSM_i0_i15  (to sys_clk_50MHz +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay lcd_show_char_inst/SLICE_439 to lcd_show_char_inst/SLICE_439 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_439 to lcd_show_char_inst/SLICE_439:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C15B.CLK to     R15C15B.Q0 lcd_show_char_inst/SLICE_439 (from sys_clk_50MHz)
ROUTE         2     0.154     R15C15B.Q0 to     R15C15B.M1 lcd_show_char_inst/n431 (to sys_clk_50MHz)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_439:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     0.668     LPLL.CLKOP to    R15C15B.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_439:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     0.668     LPLL.CLKOP to    R15C15B.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "sys_clk_c" 12.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "sys_clk_50MHz" 48.000000 |             |             |
MHz ;                                   |     0.000 ns|     0.304 ns|   1  
                                        |             |             |
FREQUENCY NET "sys_clk_c" 12.000000 MHz |             |             |
;                                       |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: sys_clk_c   Source: sys_clk.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: sys_clk_50MHz   Source: pll_u1/PLLInst_0.CLKOP   Loads: 134
   Covered under: FREQUENCY NET "sys_clk_50MHz" 48.000000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 7480 paths, 2 nets, and 6140 connections (99.89% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
