/*
   Copyright (C) 2004 - 2018 Universit√© de Versailles Saint-Quentin-en-Yvelines (UVSQ)

   This file is part of MAQAO.

  MAQAO is free software; you can redistribute it and/or
   modify it under the terms of the GNU Lesser General Public License
   as published by the Free Software Foundation; either version 3
   of the License, or (at your option) any later version.

   This program is distributed in the hope that it will be useful,
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   GNU Lesser General Public License for more details.

   You should have received a copy of the GNU Lesser General Public License
   along with this program; if not, write to the Free Software
   Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
 */


/**
* \file arm64_fct_f.c
* \brief This file contains the bodies of functions corresponding to semantic actions
* \warning This file has been automatically generated by MINJAG from file arm64_6bf96bbfcca0afd1af78d50ba75869a8.bdf and should not be modified
* */
#include <stdlib.h>
#include "fsmutils.h"
#include "arm64_arch.h"
#include "arm64_sym.h"
#include "arm64_macros.h"
#include "arm64_fct.h"
#ifdef OPRN_REGISTER_DWORD_OR_ZERO_0201
void *arm64_coder__1981(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_DWORD_OR_ZERO_0201(out,DATASZ_DWORD,WRITE,vars[var0]);
	return out;
}
void *arm64_coder__1982(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_DWORD_OR_ZERO_0201(out,DATASZ_DWORD,READ,vars[var0]);
	return out;
}
#endif
#ifdef OPRN_REGISTER_DWORD_OR_ZERO_0210
void *arm64_coder__1983(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_DWORD_OR_ZERO_0210(out,DATASZ_DWORD,READ,vars[var0]);
	return out;
}
void *arm64_coder__1984(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_DWORD_OR_ZERO_0210(out,DATASZ_DWORD,READ,vars[var0]);
	return out;
}
#endif
#ifdef OPRN_REGISTER_DWORD_OR_ZERO_1201
void *arm64_coder__1985(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_DWORD_OR_ZERO_1201(out,EXTEND_0111(DATASZ_UNDEF,vars[BDFVar__EXTx],vars[BDFVar__IMM3]),DATASZ_DWORD,READ,vars[var0]);
	return out;
}
void *arm64_coder__1986(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_DWORD_OR_ZERO_1201(out,REGISTER_SHIFT_0111(DATASZ_UNDEF,vars[BDFVar__SHFT],vars[BDFVar__IMM6]),DATASZ_DWORD,READ,vars[var0]);
	return out;
}
#endif
#ifdef OPRN_REGISTER_INDEXED_SIMD_VECTOR_0202
void *arm64_coder__1987(void** vars,int var0,int var1) {
	void* out=NULL;
	OPRN_REGISTER_INDEXED_SIMD_VECTOR_0202(out,DATASZ_QWORD,READ,vars[var0],vars[var1]);
	return out;
}
void *arm64_coder__1988(void** vars,int var0,int var1) {
	void* out=NULL;
	OPRN_REGISTER_INDEXED_SIMD_VECTOR_0202(out,DATASZ_QWORD,READ,vars[var0],vars[var1]);
	return out;
}
void *arm64_coder__1989(void** vars,int var0,int var1) {
	void* out=NULL;
	OPRN_REGISTER_INDEXED_SIMD_VECTOR_0202(out,DATASZ_QWORD,READ,vars[var0],vars[var1]);
	return out;
}
void *arm64_coder__1990(void** vars,int var0,int var1) {
	void* out=NULL;
	OPRN_REGISTER_INDEXED_SIMD_VECTOR_0202(out,DATASZ_QWORD,READ,vars[var0],vars[var1]);
	return out;
}
void *arm64_coder__1991(void** vars,int var0,int var1) {
	void* out=NULL;
	OPRN_REGISTER_INDEXED_SIMD_VECTOR_0202(out,DATASZ_QWORD,READ,vars[var0],vars[var1]);
	return out;
}
void *arm64_coder__1992(void** vars,int var0,int var1) {
	void* out=NULL;
	OPRN_REGISTER_INDEXED_SIMD_VECTOR_0202(out,DATASZ_QWORD,WRITE,vars[var0],vars[var1]);
	return out;
}
void *arm64_coder__1993(void** vars,int var0,int var1) {
	void* out=NULL;
	OPRN_REGISTER_INDEXED_SIMD_VECTOR_0202(out,DATASZ_QWORD,READ,vars[var0],vars[var1]);
	return out;
}
void *arm64_coder__1994(void** vars,int var0,int var1) {
	void* out=NULL;
	OPRN_REGISTER_INDEXED_SIMD_VECTOR_0202(out,DATASZ_QWORD,WRITE,vars[var0],vars[var1]);
	return out;
}
void *arm64_coder__1995(void** vars,int var0,int var1) {
	void* out=NULL;
	OPRN_REGISTER_INDEXED_SIMD_VECTOR_0202(out,DATASZ_QWORD,READ,vars[var0],vars[var1]);
	return out;
}
void *arm64_coder__1996(void** vars,int var0,int var1) {
	void* out=NULL;
	OPRN_REGISTER_INDEXED_SIMD_VECTOR_0202(out,DATASZ_QWORD,WRITE,vars[var0],vars[var1]);
	return out;
}
void *arm64_coder__1997(void** vars,int var0,int var1) {
	void* out=NULL;
	OPRN_REGISTER_INDEXED_SIMD_VECTOR_0202(out,DATASZ_QWORD,READ,vars[var0],vars[var1]);
	return out;
}
void *arm64_coder__1998(void** vars,int var0,int var1) {
	void* out=NULL;
	OPRN_REGISTER_INDEXED_SIMD_VECTOR_0202(out,DATASZ_QWORD,WRITE,vars[var0],vars[var1]);
	return out;
}
void *arm64_coder__1999(void** vars,int var0,int var1) {
	void* out=NULL;
	OPRN_REGISTER_INDEXED_SIMD_VECTOR_0202(out,DATASZ_QWORD,READ,vars[var0],vars[var1]);
	return out;
}
#endif
#ifdef OPRN_REGISTER_INDEXED_SIMD_VECTOR_0301
void *arm64_coder__2000(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_INDEXED_SIMD_VECTOR_0301(out,DATASZ_QWORD,WRITE,CI1,vars[var0]);
	return out;
}
void *arm64_coder__2001(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_INDEXED_SIMD_VECTOR_0301(out,DATASZ_QWORD,READ,CI1,vars[var0]);
	return out;
}
#endif
#ifdef OPRN_REGISTER_INDEXED_SIMD_VECTOR_1201
void *arm64_coder__2002(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_INDEXED_SIMD_VECTOR_1201(out,CONCATENATE_0102(DATASZ_UNDEF,vars[BDFVar__IDX1],vars[BDFVar__IDX2]),DATASZ_QWORD,READ,vars[var0]);
	return out;
}
void *arm64_coder__2003(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_INDEXED_SIMD_VECTOR_1201(out,CONCATENATE_0102(DATASZ_UNDEF,vars[BDFVar__IDX1],vars[BDFVar__IDXS2]),DATASZ_QWORD,READ,vars[var0]);
	return out;
}
#endif
#ifdef OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_0202
void *arm64_coder__2004(void** vars,int var0,int var1) {
	void* out=NULL;
	OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_0202(out,DATASZ_QWORD,READ,vars[var0],vars[var1]);
	return out;
}
void *arm64_coder__2005(void** vars,int var0,int var1) {
	void* out=NULL;
	OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_0202(out,DATASZ_QWORD,WRITE,vars[var0],vars[var1]);
	return out;
}
#endif
#ifdef OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_1201
void *arm64_coder__2006(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_1201(out,CONCATENATE_0102(DATASZ_UNDEF,vars[BDFVar__Q],vars[BDFVar__S]),DATASZ_QWORD,READ,vars[var0]);
	return out;
}
void *arm64_coder__2007(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_1201(out,CONCATENATE_0102(DATASZ_UNDEF,vars[BDFVar__Q],vars[BDFVar__SZ]),DATASZ_QWORD,READ,vars[var0]);
	return out;
}
void *arm64_coder__2008(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_1201(out,CONCATENATE_0102(DATASZ_UNDEF,vars[BDFVar__Q],vars[BDFVar__SZ3]),DATASZ_QWORD,READ,vars[var0]);
	return out;
}
void *arm64_coder__2009(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_1201(out,CONCATENATE_0102(DATASZ_UNDEF,vars[BDFVar__Q],vars[BDFVar__SZ3]),DATASZ_QWORD,WRITE,vars[var0]);
	return out;
}
void *arm64_coder__2010(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_1201(out,CONCATENATE_0102(DATASZ_UNDEF,vars[BDFVar__Q],vars[BDFVar__SZ]),DATASZ_QWORD,WRITE,vars[var0]);
	return out;
}
void *arm64_coder__2011(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_1201(out,CONCATENATE_0102(DATASZ_UNDEF,vars[BDFVar__Q],vars[BDFVar__S]),DATASZ_QWORD,WRITE,vars[var0]);
	return out;
}
#endif
#ifdef OPRN_REGISTER_LIST_FOUR_VECTOR_0201
void *arm64_coder__2012(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_LIST_FOUR_VECTOR_0201(out,DATASZ_QWORD,READ,vars[var0]);
	return out;
}
void *arm64_coder__2013(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_LIST_FOUR_VECTOR_0201(out,DATASZ_QWORD,READ,vars[var0]);
	return out;
}
void *arm64_coder__2014(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_LIST_FOUR_VECTOR_0201(out,DATASZ_QWORD,WRITE,vars[var0]);
	return out;
}
#endif
#ifdef OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_0202
void *arm64_coder__2015(void** vars,int var0,int var1) {
	void* out=NULL;
	OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_0202(out,DATASZ_QWORD,READ,vars[var0],vars[var1]);
	return out;
}
void *arm64_coder__2016(void** vars,int var0,int var1) {
	void* out=NULL;
	OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_0202(out,DATASZ_QWORD,WRITE,vars[var0],vars[var1]);
	return out;
}
#endif
#ifdef OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_1201
void *arm64_coder__2017(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_1201(out,CONCATENATE_0102(DATASZ_UNDEF,vars[BDFVar__Q],vars[BDFVar__S]),DATASZ_QWORD,READ,vars[var0]);
	return out;
}
void *arm64_coder__2018(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_1201(out,CONCATENATE_0102(DATASZ_UNDEF,vars[BDFVar__Q],vars[BDFVar__SZ]),DATASZ_QWORD,READ,vars[var0]);
	return out;
}
void *arm64_coder__2019(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_1201(out,CONCATENATE_0102(DATASZ_UNDEF,vars[BDFVar__Q],vars[BDFVar__SZ3]),DATASZ_QWORD,READ,vars[var0]);
	return out;
}
void *arm64_coder__2020(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_1201(out,CONCATENATE_0102(DATASZ_UNDEF,vars[BDFVar__Q],vars[BDFVar__SZ3]),DATASZ_QWORD,WRITE,vars[var0]);
	return out;
}
void *arm64_coder__2021(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_1201(out,CONCATENATE_0102(DATASZ_UNDEF,vars[BDFVar__Q],vars[BDFVar__SZ]),DATASZ_QWORD,WRITE,vars[var0]);
	return out;
}
void *arm64_coder__2022(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_1201(out,CONCATENATE_0102(DATASZ_UNDEF,vars[BDFVar__Q],vars[BDFVar__S]),DATASZ_QWORD,WRITE,vars[var0]);
	return out;
}
#endif
#ifdef OPRN_REGISTER_LIST_ONE_VECTOR_0201
void *arm64_coder__2023(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_LIST_ONE_VECTOR_0201(out,DATASZ_QWORD,READ,vars[var0]);
	return out;
}
void *arm64_coder__2024(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_LIST_ONE_VECTOR_0201(out,DATASZ_QWORD,READ,vars[var0]);
	return out;
}
void *arm64_coder__2025(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_LIST_ONE_VECTOR_0201(out,DATASZ_QWORD,WRITE,vars[var0]);
	return out;
}
#endif
#ifdef OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_0202
void *arm64_coder__2026(void** vars,int var0,int var1) {
	void* out=NULL;
	OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_0202(out,DATASZ_QWORD,READ,vars[var0],vars[var1]);
	return out;
}
void *arm64_coder__2027(void** vars,int var0,int var1) {
	void* out=NULL;
	OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_0202(out,DATASZ_QWORD,WRITE,vars[var0],vars[var1]);
	return out;
}
#endif
#ifdef OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_1201
void *arm64_coder__2028(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_1201(out,CONCATENATE_0102(DATASZ_UNDEF,vars[BDFVar__Q],vars[BDFVar__S]),DATASZ_QWORD,READ,vars[var0]);
	return out;
}
void *arm64_coder__2029(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_1201(out,CONCATENATE_0102(DATASZ_UNDEF,vars[BDFVar__Q],vars[BDFVar__SZ]),DATASZ_QWORD,READ,vars[var0]);
	return out;
}
void *arm64_coder__2030(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_1201(out,CONCATENATE_0102(DATASZ_UNDEF,vars[BDFVar__Q],vars[BDFVar__SZ3]),DATASZ_QWORD,READ,vars[var0]);
	return out;
}
void *arm64_coder__2031(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_1201(out,CONCATENATE_0102(DATASZ_UNDEF,vars[BDFVar__Q],vars[BDFVar__SZ3]),DATASZ_QWORD,WRITE,vars[var0]);
	return out;
}
void *arm64_coder__2032(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_1201(out,CONCATENATE_0102(DATASZ_UNDEF,vars[BDFVar__Q],vars[BDFVar__SZ]),DATASZ_QWORD,WRITE,vars[var0]);
	return out;
}
void *arm64_coder__2033(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_1201(out,CONCATENATE_0102(DATASZ_UNDEF,vars[BDFVar__Q],vars[BDFVar__S]),DATASZ_QWORD,WRITE,vars[var0]);
	return out;
}
#endif
#ifdef OPRN_REGISTER_LIST_THREE_VECTOR_0201
void *arm64_coder__2034(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_LIST_THREE_VECTOR_0201(out,DATASZ_QWORD,READ,vars[var0]);
	return out;
}
void *arm64_coder__2035(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_LIST_THREE_VECTOR_0201(out,DATASZ_QWORD,READ,vars[var0]);
	return out;
}
void *arm64_coder__2036(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_LIST_THREE_VECTOR_0201(out,DATASZ_QWORD,WRITE,vars[var0]);
	return out;
}
#endif
#ifdef OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_0202
void *arm64_coder__2037(void** vars,int var0,int var1) {
	void* out=NULL;
	OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_0202(out,DATASZ_QWORD,READ,vars[var0],vars[var1]);
	return out;
}
void *arm64_coder__2038(void** vars,int var0,int var1) {
	void* out=NULL;
	OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_0202(out,DATASZ_QWORD,WRITE,vars[var0],vars[var1]);
	return out;
}
#endif
#ifdef OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_1201
void *arm64_coder__2039(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_1201(out,CONCATENATE_0102(DATASZ_UNDEF,vars[BDFVar__Q],vars[BDFVar__S]),DATASZ_QWORD,READ,vars[var0]);
	return out;
}
void *arm64_coder__2040(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_1201(out,CONCATENATE_0102(DATASZ_UNDEF,vars[BDFVar__Q],vars[BDFVar__SZ]),DATASZ_QWORD,READ,vars[var0]);
	return out;
}
void *arm64_coder__2041(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_1201(out,CONCATENATE_0102(DATASZ_UNDEF,vars[BDFVar__Q],vars[BDFVar__SZ3]),DATASZ_QWORD,READ,vars[var0]);
	return out;
}
void *arm64_coder__2042(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_1201(out,CONCATENATE_0102(DATASZ_UNDEF,vars[BDFVar__Q],vars[BDFVar__SZ3]),DATASZ_QWORD,WRITE,vars[var0]);
	return out;
}
void *arm64_coder__2043(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_1201(out,CONCATENATE_0102(DATASZ_UNDEF,vars[BDFVar__Q],vars[BDFVar__SZ]),DATASZ_QWORD,WRITE,vars[var0]);
	return out;
}
void *arm64_coder__2044(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_1201(out,CONCATENATE_0102(DATASZ_UNDEF,vars[BDFVar__Q],vars[BDFVar__S]),DATASZ_QWORD,WRITE,vars[var0]);
	return out;
}
#endif
#ifdef OPRN_REGISTER_LIST_TWO_VECTOR_0201
void *arm64_coder__2045(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_LIST_TWO_VECTOR_0201(out,DATASZ_QWORD,READ,vars[var0]);
	return out;
}
void *arm64_coder__2046(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_LIST_TWO_VECTOR_0201(out,DATASZ_QWORD,READ,vars[var0]);
	return out;
}
void *arm64_coder__2047(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_LIST_TWO_VECTOR_0201(out,DATASZ_QWORD,WRITE,vars[var0]);
	return out;
}
#endif
#ifdef OPRN_REGISTER_SIMD_SCALAR_BYTE_0201
void *arm64_coder__2048(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SIMD_SCALAR_BYTE_0201(out,DATASZ_BYTE,READ_WRITE,vars[var0]);
	return out;
}
void *arm64_coder__2049(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SIMD_SCALAR_BYTE_0201(out,DATASZ_BYTE,READ,vars[var0]);
	return out;
}
void *arm64_coder__2050(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SIMD_SCALAR_BYTE_0201(out,DATASZ_BYTE,WRITE,vars[var0]);
	return out;
}
void *arm64_coder__2051(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SIMD_SCALAR_BYTE_0201(out,DATASZ_BYTE,WRITE,vars[var0]);
	return out;
}
void *arm64_coder__2052(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SIMD_SCALAR_BYTE_0201(out,DATASZ_BYTE,READ,vars[var0]);
	return out;
}
void *arm64_coder__2053(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SIMD_SCALAR_BYTE_0201(out,DATASZ_BYTE,READ,vars[var0]);
	return out;
}
#endif
#ifdef OPRN_REGISTER_SIMD_SCALAR_DWORD_0201
void *arm64_coder__2054(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SIMD_SCALAR_DWORD_0201(out,DATASZ_DWORD,READ,vars[var0]);
	return out;
}
void *arm64_coder__2055(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SIMD_SCALAR_DWORD_0201(out,DATASZ_DWORD,READ,vars[var0]);
	return out;
}
void *arm64_coder__2056(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SIMD_SCALAR_DWORD_0201(out,DATASZ_DWORD,WRITE,vars[var0]);
	return out;
}
void *arm64_coder__2057(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SIMD_SCALAR_DWORD_0201(out,DATASZ_DWORD,READ,vars[var0]);
	return out;
}
void *arm64_coder__2058(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SIMD_SCALAR_DWORD_0201(out,DATASZ_DWORD,READ,vars[var0]);
	return out;
}
void *arm64_coder__2059(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SIMD_SCALAR_DWORD_0201(out,DATASZ_DWORD,WRITE,vars[var0]);
	return out;
}
void *arm64_coder__2060(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SIMD_SCALAR_DWORD_0201(out,DATASZ_DWORD,READ,vars[var0]);
	return out;
}
void *arm64_coder__2061(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SIMD_SCALAR_DWORD_0201(out,DATASZ_DWORD,READ_WRITE,vars[var0]);
	return out;
}
void *arm64_coder__2062(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SIMD_SCALAR_DWORD_0201(out,DATASZ_DWORD,WRITE,vars[var0]);
	return out;
}
void *arm64_coder__2063(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SIMD_SCALAR_DWORD_0201(out,DATASZ_DWORD,WRITE,vars[var0]);
	return out;
}
#endif
#ifdef OPRN_REGISTER_SIMD_SCALAR_HWORD_0201
void *arm64_coder__2064(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SIMD_SCALAR_HWORD_0201(out,DATASZ_HWORD,READ_WRITE,vars[var0]);
	return out;
}
void *arm64_coder__2065(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SIMD_SCALAR_HWORD_0201(out,DATASZ_HWORD,READ,vars[var0]);
	return out;
}
void *arm64_coder__2066(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SIMD_SCALAR_HWORD_0201(out,DATASZ_HWORD,WRITE,vars[var0]);
	return out;
}
void *arm64_coder__2067(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SIMD_SCALAR_HWORD_0201(out,DATASZ_HWORD,READ,vars[var0]);
	return out;
}
void *arm64_coder__2068(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SIMD_SCALAR_HWORD_0201(out,DATASZ_HWORD,WRITE,vars[var0]);
	return out;
}
void *arm64_coder__2069(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SIMD_SCALAR_HWORD_0201(out,DATASZ_HWORD,READ,vars[var0]);
	return out;
}
#endif
#ifdef OPRN_REGISTER_SIMD_SCALAR_QWORD_0201
void *arm64_coder__2070(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SIMD_SCALAR_QWORD_0201(out,DATASZ_QWORD,READ,vars[var0]);
	return out;
}
void *arm64_coder__2071(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SIMD_SCALAR_QWORD_0201(out,DATASZ_QWORD,READ,vars[var0]);
	return out;
}
void *arm64_coder__2072(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SIMD_SCALAR_QWORD_0201(out,DATASZ_QWORD,WRITE,vars[var0]);
	return out;
}
void *arm64_coder__2073(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SIMD_SCALAR_QWORD_0201(out,DATASZ_QWORD,WRITE,vars[var0]);
	return out;
}
void *arm64_coder__2074(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SIMD_SCALAR_QWORD_0201(out,DATASZ_QWORD,READ_WRITE,vars[var0]);
	return out;
}
void *arm64_coder__2075(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SIMD_SCALAR_QWORD_0201(out,DATASZ_QWORD,READ,vars[var0]);
	return out;
}
#endif
#ifdef OPRN_REGISTER_SIMD_SCALAR_SWORD_0201
void *arm64_coder__2076(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SIMD_SCALAR_SWORD_0201(out,DATASZ_SWORD,READ,vars[var0]);
	return out;
}
void *arm64_coder__2077(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SIMD_SCALAR_SWORD_0201(out,DATASZ_SWORD,READ,vars[var0]);
	return out;
}
void *arm64_coder__2078(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SIMD_SCALAR_SWORD_0201(out,DATASZ_SWORD,WRITE,vars[var0]);
	return out;
}
void *arm64_coder__2079(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SIMD_SCALAR_SWORD_0201(out,DATASZ_SWORD,READ,vars[var0]);
	return out;
}
void *arm64_coder__2080(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SIMD_SCALAR_SWORD_0201(out,DATASZ_SWORD,READ,vars[var0]);
	return out;
}
void *arm64_coder__2081(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SIMD_SCALAR_SWORD_0201(out,DATASZ_SWORD,WRITE,vars[var0]);
	return out;
}
void *arm64_coder__2082(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SIMD_SCALAR_SWORD_0201(out,DATASZ_SWORD,READ,vars[var0]);
	return out;
}
void *arm64_coder__2083(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SIMD_SCALAR_SWORD_0201(out,DATASZ_SWORD,READ_WRITE,vars[var0]);
	return out;
}
void *arm64_coder__2084(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SIMD_SCALAR_SWORD_0201(out,DATASZ_SWORD,WRITE,vars[var0]);
	return out;
}
void *arm64_coder__2085(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SIMD_SCALAR_SWORD_0201(out,DATASZ_SWORD,WRITE,vars[var0]);
	return out;
}
#endif
#ifdef OPRN_REGISTER_SIMD_VECTOR_0201
void *arm64_coder__2086(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SIMD_VECTOR_0201(out,DATASZ_QWORD,WRITE,vars[var0]);
	return out;
}
void *arm64_coder__2087(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SIMD_VECTOR_0201(out,DATASZ_QWORD,READ,vars[var0]);
	return out;
}
void *arm64_coder__2088(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SIMD_VECTOR_0201(out,DATASZ_QWORD,READ,vars[var0]);
	return out;
}
void *arm64_coder__2089(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SIMD_VECTOR_0201(out,DATASZ_QWORD,READ_WRITE,vars[var0]);
	return out;
}
#endif
#ifdef OPRN_REGISTER_SWORD_OR_STACK_0201
void *arm64_coder__2090(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SWORD_OR_STACK_0201(out,DATASZ_SWORD,WRITE,vars[var0]);
	return out;
}
void *arm64_coder__2091(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SWORD_OR_STACK_0201(out,DATASZ_SWORD,READ,vars[var0]);
	return out;
}
void *arm64_coder__2092(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SWORD_OR_STACK_0201(out,DATASZ_SWORD,READ,vars[var0]);
	return out;
}
#endif
#ifdef OPRN_REGISTER_SWORD_OR_ZERO_0201
void *arm64_coder__2093(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SWORD_OR_ZERO_0201(out,DATASZ_SWORD,READ,vars[var0]);
	return out;
}
void *arm64_coder__2094(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SWORD_OR_ZERO_0201(out,DATASZ_SWORD,WRITE,vars[var0]);
	return out;
}
void *arm64_coder__2095(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SWORD_OR_ZERO_0201(out,DATASZ_SWORD,WRITE,vars[var0]);
	return out;
}
void *arm64_coder__2096(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SWORD_OR_ZERO_0201(out,DATASZ_SWORD,READ,vars[var0]);
	return out;
}
void *arm64_coder__2097(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SWORD_OR_ZERO_0201(out,DATASZ_SWORD,READ,vars[var0]);
	return out;
}
void *arm64_coder__2098(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SWORD_OR_ZERO_0201(out,DATASZ_SWORD,READ,vars[var0]);
	return out;
}
void *arm64_coder__2099(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SWORD_OR_ZERO_0201(out,DATASZ_SWORD,READ,vars[var0]);
	return out;
}
void *arm64_coder__2100(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SWORD_OR_ZERO_0201(out,DATASZ_SWORD,WRITE,vars[var0]);
	return out;
}
void *arm64_coder__2101(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SWORD_OR_ZERO_0201(out,DATASZ_SWORD,WRITE,vars[var0]);
	return out;
}
void *arm64_coder__2102(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SWORD_OR_ZERO_0201(out,DATASZ_SWORD,READ,vars[var0]);
	return out;
}
#endif
#ifdef OPRN_REGISTER_SWORD_OR_ZERO_1201
void *arm64_coder__2103(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SWORD_OR_ZERO_1201(out,EXTEND_0102(DATASZ_UNDEF,vars[BDFVar__EXT],vars[BDFVar__IMM3]),DATASZ_SWORD,READ,vars[var0]);
	return out;
}
void *arm64_coder__2104(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SWORD_OR_ZERO_1201(out,EXTEND_0111(DATASZ_UNDEF,vars[BDFVar__EXTnx],vars[BDFVar__IMM3]),DATASZ_SWORD,READ,vars[var0]);
	return out;
}
void *arm64_coder__2105(void** vars,int var0) {
	void* out=NULL;
	OPRN_REGISTER_SWORD_OR_ZERO_1201(out,REGISTER_SHIFT_0111(DATASZ_UNDEF,vars[BDFVar__SHFT],vars[BDFVar__IMM5]),DATASZ_SWORD,READ,vars[var0]);
	return out;
}
#endif
#ifdef OPRN_REGISTER_SYSTEM_0300
void *arm64_coder__2106() {
	void* out=NULL;
	OPRN_REGISTER_SYSTEM_0300(out,DATASZ_DWORD,WRITE,SPSel);
	return out;
}
void *arm64_coder__2107() {
	void* out=NULL;
	OPRN_REGISTER_SYSTEM_0300(out,DATASZ_DWORD,WRITE,DAIFSet);
	return out;
}
void *arm64_coder__2108() {
	void* out=NULL;
	OPRN_REGISTER_SYSTEM_0300(out,DATASZ_DWORD,WRITE,DAIFClr);
	return out;
}
#endif
#ifdef OPRN_REGISTER_SYSTEM_1200
void *arm64_coder__2109(void** vars) {
	void* out=NULL;
	OPRN_REGISTER_SYSTEM_1200(out,CONCATENATE_0105(DATASZ_UNDEF,vars[BDFVar__O0],vars[BDFVar__OPC1],vars[BDFVar__CRN],vars[BDFVar__CRM],vars[BDFVar__OPC2]),DATASZ_DWORD,READ);
	return out;
}
void *arm64_coder__2110(void** vars) {
	void* out=NULL;
	OPRN_REGISTER_SYSTEM_1200(out,CONCATENATE_0105(DATASZ_UNDEF,vars[BDFVar__O0],vars[BDFVar__OPC1],vars[BDFVar__CRN],vars[BDFVar__CRM],vars[BDFVar__OPC2]),DATASZ_DWORD,WRITE);
	return out;
}
#endif
