
---------- Begin Simulation Statistics ----------
final_tick                               14978613592800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 137231                       # Simulator instruction rate (inst/s)
host_mem_usage                               17297956                       # Number of bytes of host memory used
host_op_rate                                   238302                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5318.90                       # Real time elapsed on the host
host_tick_rate                                5295717                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   729916862                       # Number of instructions simulated
sim_ops                                    1267506199                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.028167                       # Number of seconds simulated
sim_ticks                                 28167410727                       # Number of ticks simulated
system.cpu0.Branches                                3                       # Number of branches fetched
system.cpu0.committedInsts                         13                       # Number of instructions committed
system.cpu0.committedOps                           26                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests          562                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  12                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                 10                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu0.num_int_insts                          25                       # number of integer instructions
system.cpu0.num_int_register_reads                 43                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                21                       # number of times the integer registers were written
system.cpu0.num_load_insts                          2                       # Number of load instructions
system.cpu0.num_mem_refs                            3                       # number of memory refs
system.cpu0.num_store_insts                         1                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    1      3.85%      3.85% # Class of executed instruction
system.cpu0.op_class::IntAlu                       22     84.62%     88.46% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::MemRead                       2      7.69%     96.15% # Class of executed instruction
system.cpu0.op_class::MemWrite                      1      3.85%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        26                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         16                       # Number of instructions committed
system.cpu1.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests       692143                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         1311                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      1385235                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         1311                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                   4                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     8                       # Number of float alu accesses
system.cpu1.num_fp_insts                            8                       # number of float instructions
system.cpu1.num_fp_register_reads                   8                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  7                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   17                       # Number of integer alu accesses
system.cpu1.num_int_insts                          17                       # number of integer instructions
system.cpu1.num_int_register_reads                 37                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                12                       # number of times the integer registers were written
system.cpu1.num_load_insts                          2                       # Number of load instructions
system.cpu1.num_mem_refs                            4                       # number of memory refs
system.cpu1.num_store_insts                         2                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       14     63.64%     63.64% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      2      9.09%     72.73% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      1      4.55%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  1      4.55%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::MemWrite                      2      9.09%     90.91% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  2      9.09%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        22                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         16                       # Number of instructions committed
system.cpu2.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      2529372                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          208                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      5059436                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          208                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    14                       # Number of float alu accesses
system.cpu2.num_fp_insts                           14                       # number of float instructions
system.cpu2.num_fp_register_reads                  33                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 14                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   14                       # Number of integer alu accesses
system.cpu2.num_int_insts                          14                       # number of integer instructions
system.cpu2.num_int_register_reads                 21                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu2.num_load_insts                          2                       # Number of load instructions
system.cpu2.num_mem_refs                            2                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        9     36.00%     36.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      3     12.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  4     16.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  3     12.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 4     16.00%     92.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     92.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     92.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     92.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     92.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     92.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     92.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     92.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     92.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     92.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     92.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     92.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     92.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     92.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     92.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     92.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     92.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       2      8.00%    100.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        25                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         11                       # Number of instructions committed
system.cpu3.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests           75                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests        84963                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          357                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests       170724                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          357                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              31                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        31                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu3.num_fp_insts                           12                       # number of float instructions
system.cpu3.num_fp_register_reads                   4                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  8                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   23                       # Number of integer alu accesses
system.cpu3.num_int_insts                          23                       # number of integer instructions
system.cpu3.num_int_register_reads                 58                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu3.num_load_insts                         10                       # Number of load instructions
system.cpu3.num_mem_refs                           16                       # number of memory refs
system.cpu3.num_store_insts                         6                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    2      8.00%      8.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        7     28.00%     36.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      8.00%     44.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      2      8.00%     52.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  8     32.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 4     16.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        25                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests       201120                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests         416107                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        96979                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        273052                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        146417323                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       151803136                       # number of cc regfile writes
system.switch_cpus0.committedInsts          157308422                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            309281490                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.537713                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.537713                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  57249                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      1605449                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        28944772                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            4.296956                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           107505848                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          29098498                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles        9805511                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     84722295                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts         8333                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     33449620                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    392521790                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     78407350                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      4568218                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    363465690                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents            32                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents         1064                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       1325623                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles         1102                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        22660                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       772734                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       832715                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        406564319                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            361312642                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.670897                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        272762604                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              4.271502                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             362752655                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       525667166                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      304714086                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.859728                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.859728                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass       788661      0.21%      0.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    255401847     69.40%     69.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2145608      0.58%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     80069699     21.76%     91.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     29628098      8.05%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     368033913                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           11183346                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.030387                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        7044961     63.00%     63.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       3430807     30.68%     93.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       707578      6.33%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     378428598                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    832605491                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    361312642                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    475784050                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         392521790                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        368033913                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     83240269                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       824785                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined    106386950                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     84529539                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     4.353909                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.812262                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17443967     20.64%     20.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2421117      2.86%     23.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      3548448      4.20%     27.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      5701877      6.75%     34.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8376041      9.91%     44.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      9437900     11.17%     55.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     13940111     16.49%     72.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     12204685     14.44%     86.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     11455393     13.55%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84529539                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  4.350962                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads     16916506                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     10246554                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     84722295                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     33449620                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      174432462                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                84586788                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    234                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        111938878                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        75534817                       # number of cc regfile writes
system.switch_cpus1.committedInsts          226327615                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            395334221                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.373736                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.373736                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        311757428                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       171123356                       # number of floating regfile writes
system.switch_cpus1.idleCycles                 104608                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts         3725                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        24093521                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            4.675121                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            79257561                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          21109140                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles         990431                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     58162336                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          965                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     21122893                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    395550432                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     58148421                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        13926                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    395453432                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents          8734                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents      1437893                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles          5660                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles      1453851                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         2443                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect         2305                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect         1420                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        523327180                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            395443655                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.577698                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        302325310                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              4.675005                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             395447477                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       353274658                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      172207509                       # number of integer regfile writes
system.switch_cpus1.ipc                      2.675685                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                2.675685                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass         4616      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    212355424     53.70%     53.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        13302      0.00%     53.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     53.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     18383428      4.65%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu     11900182      3.01%     61.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     61.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     61.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc      6900801      1.74%     63.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     63.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     33494570      8.47%     71.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp       143185      0.04%     71.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      7852946      1.99%     73.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv      2289297      0.58%     74.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     22642538      5.73%     79.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt       223208      0.06%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     17690375      4.47%     84.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     11371156      2.88%     87.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     40462351     10.23%     97.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite      9739983      2.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     395467362                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      195582760                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    389343883                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    193753118                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    193868886                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            6093157                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.015407                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        3783073     62.09%     62.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     62.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     62.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd         3466      0.06%     62.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     62.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     62.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     62.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     62.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     62.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     62.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     62.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     62.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     62.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu         52131      0.86%     63.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc          817      0.01%     63.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd        33697      0.55%     63.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     63.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     63.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            7      0.00%     63.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv         1168      0.02%     63.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     63.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult        65016      1.07%     64.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     64.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     64.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     64.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     64.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     64.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     64.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     64.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     64.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     64.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     64.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     64.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     64.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     64.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     64.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     64.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     64.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        643196     10.56%     75.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       141594      2.32%     77.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead       981603     16.11%     93.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       387389      6.36%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     205973143                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    492169824                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    201690537                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    201900138                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         395550423                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        395467362                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined       216161                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued         3650                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined       305487                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     84482180                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     4.681074                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.772153                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     12730655     15.07%     15.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2096496      2.48%     17.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      5574294      6.60%     24.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7054499      8.35%     32.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9521485     11.27%     43.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      9329472     11.04%     54.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      9955984     11.78%     66.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      9164783     10.85%     77.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     19054512     22.55%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84482180                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  4.675285                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      1833474                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       688100                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     58162336                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     21122893                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      150774183                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles                84586788                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    604                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        165499845                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       117703261                       # number of cc regfile writes
system.switch_cpus2.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            423135454                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.338347                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.338347                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        362172169                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       162817086                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  24982                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       117944                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        29338651                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            5.082426                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            52557886                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores           2292657                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles        1633319                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     50436482                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          502                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts      2305322                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    431513446                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     50265229                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       128953                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    429906084                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents         24375                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       132108                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        174319                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       156470                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents           72                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       114774                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect         3170                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        644030197                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            429033302                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.589643                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        379747981                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              5.072108                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             429796972                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       379256036                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      225142406                       # number of integer regfile writes
system.switch_cpus2.ipc                      2.955544                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.955544                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass       684666      0.16%      0.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    215302860     50.07%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        35844      0.01%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv           21      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            1      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu        28485      0.01%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc     37956184      8.83%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     37952044      8.83%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt     47520556     11.05%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     37950641      8.83%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     39330244      9.15%     96.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       924542      0.21%     97.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     10979037      2.55%     99.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      1369914      0.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     430035039                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      174416800                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    348196619                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    173719401                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    178373726                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            1450492                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003373                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         387612     26.72%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu          3334      0.23%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc           13      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt          478      0.03%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         91584      6.31%     33.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       333976     23.03%     56.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       438770     30.25%     86.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       194725     13.42%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     256384065                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    597887631                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    255313901                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    261517654                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         431512900                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        430035039                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded          546                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined      8377862                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued         1876                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          463                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined      4843697                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     84561806                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     5.085452                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.419435                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      4991943      5.90%      5.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      3078434      3.64%      9.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      6410736      7.58%     17.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7205798      8.52%     25.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     10479203     12.39%     38.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     12405853     14.67%     52.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     10694084     12.65%     65.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      9958882     11.78%     77.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     19336873     22.87%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84561806                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  5.083950                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads        14673                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        48048                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     50436482                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      2305322                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      111300304                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                84586788                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    146                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads         82186501                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        97083932                       # number of cc regfile writes
system.switch_cpus3.committedInsts           96280769                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            139754938                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.878543                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.878543                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads          2474814                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes         2465536                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  62509                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      1288387                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        15114308                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            2.243687                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            33222270                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          10262044                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       16033033                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     26838584                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts         3729                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     14453122                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    239087030                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     22960226                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2344635                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    189786302                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents         53496                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       249882                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       1259120                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       296057                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents         7825                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       513933                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       774454                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        276793095                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            187955081                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.543154                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        150341254                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              2.222038                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             189587413                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       305880474                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      164112512                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.138248                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.138248                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      1217676      0.63%      0.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    153075389     79.67%     80.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      3581834      1.86%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     20929486     10.89%     93.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8358940      4.35%     97.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead      2486488      1.29%     98.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      2481128      1.29%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     192130941                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses        6039516                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads     11008862                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses      4932337                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes      9589754                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            3031014                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.015776                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        1225333     40.43%     40.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     40.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     40.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     40.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     40.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     40.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     40.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     40.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     40.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     40.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     40.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     40.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     40.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     40.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     40.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     40.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     40.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     40.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     40.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     40.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     40.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     40.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     40.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     40.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     40.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     40.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     40.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     40.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     40.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     40.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     40.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     40.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     40.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     40.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     40.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     40.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     40.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     40.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     40.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     40.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     40.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     40.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     40.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        132517      4.37%     44.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       601264     19.84%     64.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       748754     24.70%     89.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       323146     10.66%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     187904763                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    460891593                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    183022744                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    328837025                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         239081345                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        192130941                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded         5685                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined     99332040                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued        83284                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         5454                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined    156191217                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     84524279                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.273086                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.225294                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     29996698     35.49%     35.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      8212989      9.72%     45.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      9419472     11.14%     56.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     11249358     13.31%     69.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     10419574     12.33%     81.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      6650537      7.87%     89.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      4707005      5.57%     95.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      2791245      3.30%     98.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      1077401      1.27%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     84524279                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  2.271406                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      4043212                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       261857                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     26838584                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     14453122                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads       67802267                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                84586788                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    233                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     84530210                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        84530211                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     96514445                       # number of overall hits
system.cpu0.dcache.overall_hits::total       96514446                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data          356                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           358                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data          424                       # number of overall misses
system.cpu0.dcache.overall_misses::total          426                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data     31743225                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     31743225                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data     31743225                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     31743225                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     84530566                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     84530569                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     96514869                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     96514872                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.666667                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.000004                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.666667                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.000004                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 89166.362360                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 88668.226257                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 74866.096698                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 74514.612676                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data          193                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          193                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data          193                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          193                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data          163                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          163                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data          218                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          218                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data     15846804                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     15846804                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data     21372273                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     21372273                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.000002                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.000002                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 97219.656442                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 97219.656442                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 98037.949541                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 98037.949541                       # average overall mshr miss latency
system.cpu0.dcache.replacements                     0                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     57352096                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       57352096                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data          297                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          299                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data     26355285                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     26355285                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     57352393                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     57352395                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.000005                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 88738.333333                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 88144.765886                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data          192                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          192                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data          105                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          105                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data     10543446                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     10543446                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 100413.771429                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 100413.771429                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            1                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     27178114                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      27178115                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data           59                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           59                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data      5387940                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5387940                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     27178173                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     27178174                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000002                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000002                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 91321.016949                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 91321.016949                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data            1                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data           58                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           58                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data      5303358                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      5303358                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 91437.206897                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 91437.206897                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data     11984235                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total     11984235                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data           68                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           68                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data     11984303                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total     11984303                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.000006                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.000006                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data           55                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           55                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data      5525469                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      5525469                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.000005                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 100463.072727                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 100463.072727                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          191.942094                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           96514666                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              220                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         438703.027273                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     14950446182739                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     2.000000                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   189.942094                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.003906                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.370981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.374887                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          220                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          194                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.429688                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        772119196                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       772119196                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           13                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     32531984                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        32531997                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           13                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     32531984                       # number of overall hits
system.cpu0.icache.overall_hits::total       32531997                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            4                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          449                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           453                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            4                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          449                       # number of overall misses
system.cpu0.icache.overall_misses::total          453                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     42101190                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     42101190                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     42101190                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     42101190                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           17                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     32532433                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     32532450                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           17                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     32532433                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     32532450                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.235294                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000014                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000014                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.235294                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000014                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000014                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 93766.570156                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 92938.609272                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 93766.570156                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 92938.609272                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst          111                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          111                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst          111                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          111                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          338                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          338                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          338                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          338                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     32190111                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     32190111                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     32190111                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     32190111                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 95237.014793                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 95237.014793                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 95237.014793                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 95237.014793                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           13                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     32531984                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       32531997                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            4                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     42101190                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     42101190                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           17                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     32532433                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     32532450                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.235294                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000014                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 93766.570156                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 92938.609272                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst          111                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          111                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          338                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          338                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     32190111                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     32190111                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 95237.014793                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 95237.014793                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          180.627689                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           32532339                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              342                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         95123.798246                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     14950446182406                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     4.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   176.627690                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.007812                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.344976                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.352788                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          342                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          161                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          180                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.667969                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        260259942                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       260259942                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         17                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp            504                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq            58                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp           58                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq          504                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          684                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port          440                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total               1124                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        21888                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port        14080                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total               35968                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                            0                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                      0                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples           562                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.001779                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.042182                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0                 561     99.82%     99.82% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                   1      0.18%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total             562                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy          185148                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         337662                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy         217782                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data            1                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total              1                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data            1                       # number of overall hits
system.cpu0.l2cache.overall_hits::total             1                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            4                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          338                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data          217                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total          561                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            4                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          338                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data          217                       # number of overall misses
system.cpu0.l2cache.overall_misses::total          561                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     31965003                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data     21217095                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total     53182098                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     31965003                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data     21217095                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total     53182098                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            4                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          338                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data          218                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total          562                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            4                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          338                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data          218                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total          562                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.995413                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.998221                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.995413                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.998221                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 94571.014793                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 97774.631336                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 94798.748663                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 94571.014793                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 97774.631336                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 94798.748663                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          338                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data          217                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total          555                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          338                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data          217                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total          555                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     31852449                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data     21144834                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total     52997283                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     31852449                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data     21144834                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total     52997283                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.995413                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.987544                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.995413                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.987544                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 94238.014793                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 97441.631336                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 95490.600000                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 94238.014793                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 97441.631336                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 95490.600000                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                    0                       # number of replacements
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data           58                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total           58                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data      5264730                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total      5264730                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data           58                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total           58                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 90771.206897                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 90771.206897                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data           58                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total           58                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data      5245416                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total      5245416                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 90438.206897                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 90438.206897                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data            1                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            4                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          338                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data          159                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total          503                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     31965003                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data     15952365                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total     47917368                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          338                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data          160                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total          504                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.993750                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.998016                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 94571.014793                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 100329.339623                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 95263.157058                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          338                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data          159                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total          497                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     31852449                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     15899418                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total     47751867                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.993750                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.986111                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 94238.014793                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 99996.339623                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 96080.215292                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse         371.570277                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs               562                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs             561                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            1.001783                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    14950446182406                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     4.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     2.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   176.627698                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data   188.942580                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000977                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000488                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.043122                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.046129                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.090715                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024          561                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          185                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          373                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.136963                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses            9553                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses           9553                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 14950446192396                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  28167400404                       # Cumulative time (in ticks) in various power states
system.cpu0.thread32617.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread32617.numOps                      0                       # Number of Ops committed
system.cpu0.thread32617.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            2                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     74523602                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        74523604                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            2                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     74525611                       # number of overall hits
system.cpu1.dcache.overall_hits::total       74525613                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data       809790                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        809792                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            2                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data       846763                       # number of overall misses
system.cpu1.dcache.overall_misses::total       846765                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  18475528644                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  18475528644                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  18475528644                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  18475528644                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     75333392                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     75333396                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     75372374                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     75372378                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.500000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.010749                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010749                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.500000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.011234                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011234                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 22815.209677                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 22815.153328                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 21819.007968                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 21818.956433                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          561                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   112.200000                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       691804                       # number of writebacks
system.cpu1.dcache.writebacks::total           691804                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data       125673                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       125673                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data       125673                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       125673                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data       684117                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       684117                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data       692381                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       692381                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  12467876310                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  12467876310                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  13264171218                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  13264171218                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.009081                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.009081                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.009186                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.009186                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 18224.771947                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18224.771947                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 19157.329878                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19157.329878                       # average overall mshr miss latency
system.cpu1.dcache.replacements                691804                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     53686791                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       53686792                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            1                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data       543045                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       543046                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  14339603376                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14339603376                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     54229836                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     54229838                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.500000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.010014                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010014                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 26405.921012                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26405.872387                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data       123126                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       123126                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data       419919                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       419919                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   8476241607                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8476241607                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.007743                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007743                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 20185.420538                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20185.420538                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            1                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     20836811                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      20836812                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       266745                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       266746                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   4135925268                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4135925268                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     21103556                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     21103558                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.500000                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.012640                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.012640                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 15505.165113                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 15505.106986                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data         2547                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2547                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       264198                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       264198                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   3991634703                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3991634703                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.012519                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.012519                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 15108.497048                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 15108.497048                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data         2009                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         2009                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data        36973                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        36973                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data        38982                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        38982                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.948463                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.948463                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data         8264                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         8264                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data    796294908                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    796294908                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.211995                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.211995                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 96357.079864                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 96357.079864                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.397285                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           75218021                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           692316                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           108.646949                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     14950446186069                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.390123                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.007162                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000762                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.998061                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998823                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          166                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          337                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        603671340                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       603671340                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           20                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     27102617                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        27102637                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           20                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     27102617                       # number of overall hits
system.cpu1.icache.overall_hits::total       27102637                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            4                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          902                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           906                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            4                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          902                       # number of overall misses
system.cpu1.icache.overall_misses::total          906                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     73830762                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     73830762                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     73830762                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     73830762                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           24                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     27103519                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     27103543                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           24                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     27103519                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     27103543                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.166667                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000033                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.166667                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000033                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 81852.286031                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 81490.907285                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 81852.286031                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 81490.907285                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          264                       # number of writebacks
system.cpu1.icache.writebacks::total              264                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst          130                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          130                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst          130                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          130                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          772                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          772                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          772                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          772                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     64718550                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     64718550                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     64718550                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     64718550                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 83832.318653                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 83832.318653                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 83832.318653                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 83832.318653                       # average overall mshr miss latency
system.cpu1.icache.replacements                   264                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           20                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     27102617                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       27102637                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            4                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          902                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          906                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     73830762                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     73830762                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     27103519                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     27103543                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 81852.286031                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 81490.907285                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst          130                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          130                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          772                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          772                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     64718550                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     64718550                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 83832.318653                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 83832.318653                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          326.405100                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           27103413                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              776                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         34927.078608                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     14950446182406                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     3.584038                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   322.821062                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.007000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.630510                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.637510                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          152                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          360                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        216829120                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       216829120                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp         428894                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty       488189                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean       325745                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq           75                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp           75                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        264198                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       264198                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq       428894                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         1816                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      2076586                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            2078402                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        66560                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     88583680                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total            88650240                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                       121866                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                7799424                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples        815033                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.001613                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.040135                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0              813718     99.84%     99.84% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                1315      0.16%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total          815033                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy       922198545                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           3.3                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         772224                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy      691646993                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          2.5                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst           60                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       567864                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         567924                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst           60                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       567864                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        567924                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            4                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          712                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data       124450                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total       125168                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            4                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          712                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data       124450                       # number of overall misses
system.cpu1.l2cache.overall_misses::total       125168                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     63949986                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  10438797753                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  10502747739                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     63949986                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  10438797753                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  10502747739                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            4                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          772                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data       692314                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total       693092                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            4                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          772                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data       692314                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total       693092                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.922280                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.179759                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.180594                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.922280                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.179759                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.180594                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 89817.396067                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 83879.451611                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 83909.207937                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 89817.396067                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 83879.451611                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 83909.207937                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks       121866                       # number of writebacks
system.cpu1.l2cache.writebacks::total          121866                       # number of writebacks
system.cpu1.l2cache.demand_mshr_hits::.switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.overall_mshr_hits::.switch_cpus1.data            1                       # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          712                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data       124449                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total       125161                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          712                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data       124449                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total       125161                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     63712890                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  10397263995                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  10460976885                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     63712890                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  10397263995                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  10460976885                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.922280                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.179758                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.180584                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.922280                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.179758                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.180584                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 89484.396067                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 83546.384423                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 83580.163829                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 89484.396067                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 83546.384423                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 83580.163829                       # average overall mshr miss latency
system.cpu1.l2cache.replacements               121866                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       433317                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       433317                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       433317                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       433317                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       258747                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       258747                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       258747                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       258747                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data           74                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total           74                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            1                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data           75                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total           75                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.013333                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.013333                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            1                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        17982                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        17982                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.013333                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.013333                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       221201                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       221201                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data        42996                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total        42997                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   2943783603                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   2943783603                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       264197                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       264198                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.162742                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.162745                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 68466.452763                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 68464.860409                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data        42996                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total        42996                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   2929465935                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   2929465935                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.162742                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.162742                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 68133.452763                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 68133.452763                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst           60                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       346663                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       346723                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            4                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          712                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data        81454                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        82171                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     63949986                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data   7495014150                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   7558964136                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          772                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data       428117                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total       428894                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.922280                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.190261                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.191588                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 89817.396067                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 92015.298819                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 91990.655292                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_hits::.switch_cpus1.data            1                       # number of ReadSharedReq MSHR hits
system.cpu1.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          712                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        81453                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        82165                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     63712890                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   7467798060                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   7531510950                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.922280                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.190259                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.191574                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 89484.396067                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 91682.296048                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 91663.250167                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        4017.354849                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           1385229                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs          125962                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs           10.997198                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    14950446182406                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks    21.885766                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.135314                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.228494                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    21.107050                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  3973.998225                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.005343                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000033                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000056                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.005153                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.970214                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.980800                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          422                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1560                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         1089                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          958                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        22289658                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       22289658                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 14950446192396                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  28167400404                       # Cumulative time (in ticks) in various power states
system.cpu1.thread-13634.numInsts                   0                       # Number of Instructions committed
system.cpu1.thread-13634.numOps                     0                       # Number of Ops committed
system.cpu1.thread-13634.numMemRefs                 0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            1                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     42683310                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        42683311                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            1                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     42968588                       # number of overall hits
system.cpu2.dcache.overall_hits::total       42968589                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      7501225                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       7501226                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      7557433                       # number of overall misses
system.cpu2.dcache.overall_misses::total      7557434                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  32850171925                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  32850171925                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  32850171925                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  32850171925                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     50184535                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     50184537                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     50526021                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     50526023                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.500000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.149473                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.149473                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.500000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.149575                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.149575                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  4379.307636                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  4379.307053                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  4346.736772                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  4346.736197                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        51902                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             87                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   596.574713                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2529365                       # number of writebacks
system.cpu2.dcache.writebacks::total          2529365                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      4985533                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4985533                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      4985533                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4985533                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      2515692                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2515692                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      2529885                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2529885                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  13136192638                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  13136192638                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  14289145531                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  14289145531                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.050129                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.050129                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.050071                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.050071                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data  5221.701479                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  5221.701479                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data  5648.140343                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  5648.140343                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2529365                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            1                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     42283563                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       42283564                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      7484483                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      7484484                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  31878822933                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  31878822933                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     49768046                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     49768048                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.500000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.150387                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.150387                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  4259.321978                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  4259.321409                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      4985531                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4985531                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      2498952                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2498952                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  12170447037                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  12170447037                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.050212                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.050212                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data  4870.220411                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  4870.220411                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data       399747                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        399747                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        16742                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        16742                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data    971348992                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    971348992                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data       416489                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       416489                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.040198                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.040198                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 58018.695019                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 58018.695019                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            2                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        16740                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        16740                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data    965745601                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    965745601                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.040193                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.040193                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 57690.896117                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 57690.896117                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data       285278                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       285278                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data        56208                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        56208                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data       341486                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       341486                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.164598                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.164598                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data        14193                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        14193                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data   1152952893                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   1152952893                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.041562                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.041562                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 81233.910590                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 81233.910590                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.691584                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           45498474                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2529877                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            17.984461                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     14950446184404                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.001039                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.690546                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000002                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999396                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999398                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          510                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        406738061                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       406738061                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           20                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     20356066                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        20356086                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           20                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     20356066                       # number of overall hits
system.cpu2.icache.overall_hits::total       20356086                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          209                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           211                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          209                       # number of overall misses
system.cpu2.icache.overall_misses::total          211                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     18003978                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     18003978                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     18003978                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     18003978                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           22                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     20356275                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     20356297                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           22                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     20356275                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     20356297                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.090909                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000010                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.090909                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000010                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 86143.435407                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 85326.909953                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 86143.435407                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 85326.909953                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           26                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           26                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          183                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          183                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          183                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          183                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     15841809                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     15841809                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     15841809                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     15841809                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 86567.262295                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 86567.262295                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 86567.262295                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 86567.262295                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           20                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     20356066                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       20356086                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          209                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          211                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     18003978                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     18003978                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     20356275                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     20356297                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 86143.435407                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 85326.909953                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           26                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          183                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          183                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     15841809                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     15841809                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 86567.262295                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 86567.262295                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          140.449387                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           20356271                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              185                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         110033.897297                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     14950446182406                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   138.449388                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.270409                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.274315                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          184                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          184                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.359375                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        162850561                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       162850561                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        2513330                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       449664                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      2123301                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq            8                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp            8                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         16732                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        16732                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      2513331                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          369                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      7589136                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            7589505                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        11776                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    323791488                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           323803264                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                        43601                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                2790464                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       2573671                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000082                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.009054                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             2573460     99.99%     99.99% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 211      0.01%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         2573671                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      3369348279                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization          12.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         182817                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     2527348788                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          9.0                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      2482387                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        2482387                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      2482387                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       2482387                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          182                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data        47490                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        47675                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          182                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data        47490                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        47675                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     15717267                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data   3430473426                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   3446190693                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     15717267                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data   3430473426                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   3446190693                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          182                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      2529877                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      2530062                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          182                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      2529877                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      2530062                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.018772                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.018843                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.018772                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.018843                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 86358.609890                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 72235.700695                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 72285.069596                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 86358.609890                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 72235.700695                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 72285.069596                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks        43600                       # number of writebacks
system.cpu2.l2cache.writebacks::total           43600                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          182                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data        47490                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        47672                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          182                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data        47490                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        47672                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     15656661                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data   3414659256                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   3430315917                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     15656661                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data   3414659256                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   3430315917                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.018772                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.018842                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.018772                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.018842                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 86025.609890                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 71902.700695                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 71956.618497                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 86025.609890                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 71902.700695                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 71956.618497                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                43600                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       429540                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       429540                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       429540                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       429540                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      2099824                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      2099824                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      2099824                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      2099824                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data            7                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total            7                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.125000                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.125000                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.125000                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        27639                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        27639                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data         1545                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total         1545                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data        15187                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        15187                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data    948329055                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total    948329055                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        16732                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        16732                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.907662                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.907662                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 62443.475012                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 62443.475012                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data        15187                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        15187                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data    943271784                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total    943271784                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.907662                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.907662                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 62110.475012                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 62110.475012                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      2480842                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      2480842                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          182                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data        32303                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total        32488                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     15717267                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data   2482144371                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   2497861638                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          182                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      2513145                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      2513330                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.012854                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.012926                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 86358.609890                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 76839.438164                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 76885.669724                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          182                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        32303                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total        32485                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     15656661                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   2471387472                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   2487044133                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.012854                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.012925                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 86025.609890                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 76506.438164                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 76559.770140                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        3913.165178                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           5059433                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           47696                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs          106.076673                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    14950446182406                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     2.934795                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.334059                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.183858                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     7.760935                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  3901.951530                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.000717                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000082                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000045                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.001895                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.952625                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.955363                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          491                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3         2679                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          871                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        80998640                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       80998640                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 14950446192396                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  28167400404                       # Cumulative time (in ticks) in various power states
system.cpu2.thread32617.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread32617.numOps                      0                       # Number of Ops committed
system.cpu2.thread32617.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            9                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     25692057                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        25692066                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            9                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     26268238                       # number of overall hits
system.cpu3.dcache.overall_hits::total       26268247                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data       122609                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        122612                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data       152192                       # number of overall misses
system.cpu3.dcache.overall_misses::total       152197                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data   7453043163                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   7453043163                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data   7453043163                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   7453043163                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data           12                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     25814666                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     25814678                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data           14                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     26420430                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     26420444                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.250000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.004750                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.004750                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.357143                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.005760                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005761                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 60787.080581                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 60785.593278                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 48971.320194                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 48969.711381                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        77053                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            133                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   579.345865                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks        84912                       # number of writebacks
system.cpu3.dcache.writebacks::total            84912                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data        44590                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        44590                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data        44590                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        44590                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data        78019                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        78019                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data        85471                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        85471                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   3713999949                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3713999949                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data   4081634280                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4081634280                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.003022                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003022                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.003235                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003235                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 47603.788167                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 47603.788167                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 47754.610102                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 47754.610102                       # average overall mshr miss latency
system.cpu3.dcache.replacements                 84912                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            6                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     19512474                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       19512480                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            2                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data        88111                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        88113                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data   5367393567                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   5367393567                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     19600585                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     19600593                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.250000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.004495                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.004495                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 60916.271147                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 60914.888461                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data        44560                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        44560                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data        43551                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        43551                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data   1641452238                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1641452238                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.002222                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002222                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 37690.345526                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 37690.345526                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            3                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data      6179583                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6179586                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        34498                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        34499                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data   2085649596                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   2085649596                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data      6214081                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6214085                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.250000                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.005552                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.005552                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 60457.116239                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 60455.363808                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data           30                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           30                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        34468                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        34468                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   2072547711                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2072547711                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.005547                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.005547                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 60129.619096                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 60129.619096                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data       576181                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       576181                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.cpu3.data            2                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data        29583                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        29585                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.cpu3.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data       605764                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       605766                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.cpu3.data            1                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.048836                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.048839                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data         7452                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total         7452                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data    367634331                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total    367634331                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.012302                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.012302                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 49333.646135                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 49333.646135                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          509.450009                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           26353737                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            85424                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           308.505069                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     14950446183405                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.052177                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   509.397832                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000102                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.994918                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.995020                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          383                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        211448976                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       211448976                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                         10                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          6                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           17                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     26115522                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        26115539                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           17                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     26115522                       # number of overall hits
system.cpu3.icache.overall_hits::total       26115539                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          476                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           478                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          476                       # number of overall misses
system.cpu3.icache.overall_misses::total          478                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     45598023                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     45598023                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     45598023                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     45598023                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           19                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     26115998                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     26116017                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           19                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     26115998                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     26116017                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.105263                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000018                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.105263                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000018                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 95794.165966                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 95393.353556                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 95794.165966                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 95393.353556                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst          142                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          142                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst          142                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          142                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          334                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          334                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          334                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          334                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     34702263                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     34702263                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     34702263                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     34702263                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 103898.991018                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 103898.991018                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 103898.991018                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 103898.991018                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           17                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     26115522                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       26115539                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          476                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          478                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     45598023                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     45598023                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     26115998                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     26116017                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.105263                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 95794.165966                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 95393.353556                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst          142                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          142                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          334                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          334                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     34702263                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     34702263                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 103898.991018                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 103898.991018                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          326.986979                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           26115875                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              336                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         77725.818452                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     14950446182406                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   324.986979                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.634740                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.638646                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          334                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          329                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.652344                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        208928472                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       208928472                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp          51343                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty        71869                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean        50553                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq           52                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp           52                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         34417                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        34417                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq        51343                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          670                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port       255864                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total             256534                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        21376                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     10901504                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total            10922880                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                        37512                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                2400768                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples        123322                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.003503                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.059083                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0              122890     99.65%     99.65% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 432      0.35%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total          123322                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy       113400153                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           0.4                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         333666                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy       85350897                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data        44172                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total          44172                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data        44172                       # number of overall hits
system.cpu3.l2cache.overall_hits::total         44172                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          332                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data        41247                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total        41586                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          332                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data        41247                       # number of overall misses
system.cpu3.l2cache.overall_misses::total        41586                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     34473825                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data   3858710094                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total   3893183919                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     34473825                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data   3858710094                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total   3893183919                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          332                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data        85419                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total        85758                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          332                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data        85419                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total        85758                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.482879                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.484923                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.482879                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.484923                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 103836.822289                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 93551.290858                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 93617.657842                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 103836.822289                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 93551.290858                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 93617.657842                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks        37510                       # number of writebacks
system.cpu3.l2cache.writebacks::total           37510                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          332                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data        41247                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total        41579                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          332                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data        41247                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total        41579                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     34363269                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data   3844974843                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total   3879338112                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     34363269                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data   3844974843                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total   3879338112                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.482879                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.484841                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.482879                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.484841                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 103503.822289                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 93218.290858                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 93300.418769                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 103503.822289                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 93218.290858                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 93300.418769                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                37510                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks        51069                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total        51069                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks        51069                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total        51069                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks        33788                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total        33788                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks        33788                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total        33788                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data           52                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total           52                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data           52                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total           52                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        12083                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        12083                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data        22333                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total        22334                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data   2004894099                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total   2004894099                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        34416                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        34417                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.648913                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.648923                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 89772.717458                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 89768.697905                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data        22333                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total        22333                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   1997457210                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total   1997457210                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.648913                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.648894                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 89439.717458                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 89439.717458                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data        32089                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total        32089                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          332                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data        18914                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total        19252                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     34473825                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data   1853815995                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total   1888289820                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          332                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data        51003                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total        51341                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.370841                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.374983                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 103836.822289                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 98012.900233                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 98082.787243                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          332                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        18914                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total        19246                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     34363269                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   1847517633                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total   1881880902                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.370841                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.374866                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 103503.822289                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 97679.900233                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 97780.364855                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        3954.608042                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs            170667                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs           41606                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            4.101980                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    14950446182406                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     3.006601                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.167514                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     4.105787                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    28.014191                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  3919.313949                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.000734                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000041                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.001002                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.006839                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.956864                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.965480                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1           93                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1285                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3         2210                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          500                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         2772278                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        2772278                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 14950446192396                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  28167400404                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              134413                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        141725                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        105307                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict             51043                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 2                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                2                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq              80576                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp             80576                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         134413                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port         1122                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       370893                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       138745                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       120325                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                  631085                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port        35904                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     15726336                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      5828352                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      5039296                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                 26629888                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                             96972                       # Total snoops (count)
system.l3bus.snoopTraffic                     2939456                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples             311967                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                   311967    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total               311967                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy            205526924                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.7                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy              369630                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy            83362207                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            31751213                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            27699582                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.1                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus1.inst            9                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data        27666                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data        10463                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data          772                       # number of demand (read+write) hits
system.l3cache.demand_hits::total               38910                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus1.inst            9                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data        27666                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data        10463                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data          772                       # number of overall hits
system.l3cache.overall_hits::total              38910                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          338                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data          217                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          703                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data        96783                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          182                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        37027                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          332                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data        40475                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            176079                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            4                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            4                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          338                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data          217                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          703                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data        96783                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          182                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        37027                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          332                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data        40475                       # number of overall misses
system.l3cache.overall_misses::total           176079                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     30501135                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data     20277369                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     60738867                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data   9511281531                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     14929389                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   3078412839                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     33036264                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   3669175484                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  16418352878                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     30501135                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data     20277369                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     60738867                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data   9511281531                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     14929389                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   3078412839                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     33036264                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   3669175484                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  16418352878                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          338                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data          217                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          712                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data       124449                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          182                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data        47490                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          332                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data        41247                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total          214989                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          338                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data          217                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          712                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data       124449                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          182                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data        47490                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          332                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data        41247                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total         214989                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.987360                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.777692                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.779680                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.981283                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.819014                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.987360                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.777692                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.779680                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.981283                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.819014                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 90240.044379                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 93444.096774                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 86399.526316                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 98274.299526                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 82029.609890                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 83139.677506                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 99506.819277                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 90652.884101                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 93244.241948                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 90240.044379                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 93444.096774                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 86399.526316                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 98274.299526                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 82029.609890                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 83139.677506                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 99506.819277                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 90652.884101                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 93244.241948                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks          45929                       # number of writebacks
system.l3cache.writebacks::total                45929                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          338                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data          217                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          703                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data        96783                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          182                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        37027                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          332                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data        40475                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       176057                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          338                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data          217                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          703                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data        96783                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          182                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        37027                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          332                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data        40475                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       176057                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     28250055                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data     18832149                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     56056887                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data   8866706751                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     13717269                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   2831813019                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     30825144                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   3399611984                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  15245813258                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     28250055                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data     18832149                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     56056887                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data   8866706751                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     13717269                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   2831813019                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     30825144                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   3399611984                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  15245813258                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.987360                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.777692                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.779680                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.981283                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.818912                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.987360                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.777692                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.779680                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.981283                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.818912                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 83580.044379                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 86784.096774                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 79739.526316                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 91614.299526                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 75369.609890                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 76479.677506                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 92846.819277                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 83992.884101                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 86595.893705                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 83580.044379                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 86784.096774                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 79739.526316                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 91614.299526                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 75369.609890                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 76479.677506                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 92846.819277                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 83992.884101                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 86595.893705                       # average overall mshr miss latency
system.l3cache.replacements                     96972                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks        95796                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total        95796                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks        95796                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total        95796                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       105307                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       105307                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       105307                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       105307                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus1.data            1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::total             1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_miss_rate::.switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::total     0.500000                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::total        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::total        16650                       # average UpgradeReq mshr miss latency
system.l3cache.ReadExReq_hits::.switch_cpus1.data        14383                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data         4715                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data           11                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total            19109                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data           58                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data        28613                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        10472                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data        22322                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          61467                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data      5013315                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data   2555880561                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data    816613569                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data   1907985771                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   5285493216                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data           58                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data        42996                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data        15187                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data        22333                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total        80576                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.665481                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.689537                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.999507                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.762845                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 86436.465517                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 89325.850522                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 77980.669309                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 85475.574366                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 85989.119625                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data           58                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data        28613                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        10472                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data        22322                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        61465                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data      4627035                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   2365317981                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data    746870049                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   1759321251                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   4876136316                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.665481                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.689537                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.999507                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.762820                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 79776.465517                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 82665.850522                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 71320.669309                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 78815.574366                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 79331.917612                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst            9                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data        13283                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data         5748                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data          761                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total        19801                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          338                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data          159                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          703                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data        68170                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          182                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        26555                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          332                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data        18153                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       114612                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     30501135                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data     15264054                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     60738867                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data   6955400970                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     14929389                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data   2261799270                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     33036264                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data   1761189713                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  11132859662                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          338                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data          159                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          712                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data        81453                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          182                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data        32303                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          332                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data        18914                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       134413                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.987360                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.836924                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.822060                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.959765                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.852685                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 90240.044379                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 96000.339623                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 86399.526316                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 102030.232800                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 82029.609890                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 85174.139333                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 99506.819277                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 97019.209662                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 97135.201044                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          338                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data          159                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          703                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        68170                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          182                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        26555                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          332                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        18153                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       114592                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     28250055                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     14205114                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     56056887                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   6501388770                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     13717269                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   2084942970                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     30825144                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   1640290733                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  10369676942                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.987360                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.836924                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.822060                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.959765                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.852537                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 83580.044379                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 89340.339623                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 79739.526316                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 95370.232800                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 75369.609890                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 78514.139333                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 92846.819277                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 90359.209662                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 90492.154269                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            47745.768226                       # Cycle average of tags in use
system.l3cache.tags.total_refs                 240014                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs               201102                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.193494                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         14950719516465                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 47745.768226                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.728543                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.728543                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        65219                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          527                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         3918                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        39883                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4        20811                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.995163                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses              6858606                       # Number of tag accesses
system.l3cache.tags.data_accesses             6858606                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     45929.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       338.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples       217.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       703.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples     96778.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       182.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     37021.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       332.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples     40475.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002228321798                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2765                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2765                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              380556                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43380                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      176057                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      45929                       # Number of write requests accepted
system.mem_ctrls.readBursts                    176057                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    45929                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     11                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      40.78                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                176057                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                45929                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  105553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   32363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   14043                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    4509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   3025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   3067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   3074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   3030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   2913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2765                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      63.664376                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     34.817150                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1102.624225                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         2762     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::57344-58367            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2765                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2765                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.587703                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.556656                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.048047                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2037     73.67%     73.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               30      1.08%     74.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              555     20.07%     94.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              105      3.80%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               29      1.05%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.14%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.04%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2765                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                11267648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2939456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    400.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    104.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   28167240897                       # Total gap between requests
system.mem_ctrls.avgGap                     126887.47                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        21632                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data        13888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        44992                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data      6193792                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        11648                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      2369344                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        21248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      2590400                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2935360                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 767979.712784340139                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 493052.064124857425                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 1597306.917418316938                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 219892132.082375347614                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 413527.537653106207                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 84116499.843162879348                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 754346.936817754176                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 91964434.541260853410                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 104211211.617910534143                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          338                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data          217                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          703                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data        96783                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          182                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        37027                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          332                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data        40475                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        45929                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     15584329                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data     10698165                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     29705231                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data   5235992064                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      6895563                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   1443456653                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     18379629                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   1881051010                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1126538152653                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     46107.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     49300.30                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     42254.95                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     54100.33                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     37887.71                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     38983.89                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     55360.33                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     46474.39                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  24527817.99                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           122900                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               6427                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                      126                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                   7622                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           27                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            3                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        21632                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data        13888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        44992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data      6194112                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        11648                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      2369728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        21248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      2590400                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      11269056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        21632                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        44992                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        11648                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        21248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       100288                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2939456                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2939456                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          338                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data          217                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          703                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data        96783                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          182                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        37027                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          332                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data        40475                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         176079                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        45929                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         45929                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         9089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         4544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         9089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         4544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         4544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         2272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         4544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data        11361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       767980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data       493052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst      1597307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    219903493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       413528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data     84130133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       754347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data     91964435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        400074260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         9089                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         9089                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         4544                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         4544                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       767980                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst      1597307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       413528                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       754347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3560427                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    104356628                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       104356628                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    104356628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         9089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         4544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         9089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         4544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         4544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         2272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         4544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data        11361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       767980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data       493052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst      1597307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    219903493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       413528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data     84130133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       754347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data     91964435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       504430888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               176046                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               45865                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         5713                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         5270                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         5375                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         5554                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         5518                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         5219                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         5595                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         5491                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         5342                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         5601                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         5562                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         5033                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         5477                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         6335                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         5291                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         5772                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         5514                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17         5188                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18         5107                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19         5424                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         5715                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         5364                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         5664                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         5622                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         5439                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         5516                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         5325                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         5372                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         5634                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         5930                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         5761                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31         5323                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1412                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1527                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1422                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1561                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1441                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1268                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1556                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1374                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1179                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1513                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1612                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1423                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1622                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1803                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1345                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1724                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         1701                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         1254                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         1131                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         1490                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         1608                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         1516                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         1385                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         1481                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         1253                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         1411                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         1220                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         1102                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         1415                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         1659                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         1271                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         1186                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              5562366012                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             586585272                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8641762644                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                31596.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           49088.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               92486                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               6468                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            52.54                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           14.10                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       122942                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   115.512030                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    85.297084                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   161.415833                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        90265     73.42%     73.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        24355     19.81%     93.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2503      2.04%     95.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          937      0.76%     96.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          848      0.69%     96.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          705      0.57%     97.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          634      0.52%     97.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          492      0.40%     98.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2203      1.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       122942                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              11266944                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2935360                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              399.999280                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              104.211212                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.63                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               44.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    383472389.664001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    509759430.633593                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   740505247.372743                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  172383419.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10041217041.945242                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 22464969456.384800                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 1126414246.003284                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  35438721231.043114                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1258.146216                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1519726170                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2536800000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  24110874234                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             114612                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        45929                       # Transaction distribution
system.membus.trans_dist::CleanEvict            51043                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             61467                       # Transaction distribution
system.membus.trans_dist::ReadExResp            61467                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         114612                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port       449131                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total       449131                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 449131                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     14208512                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     14208512                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                14208512                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            176080                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  176080    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              176080                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           152096419                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          326352376                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       37393223                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     33190773                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      1306534                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     21302157                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       21264793                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.824600                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed          52187                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts     83240277                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts      1306456                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     73400558                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     4.213612                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.231752                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     13304731     18.13%     18.13% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     10989757     14.97%     33.10% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      4060110      5.53%     38.63% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      7705381     10.50%     49.13% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      2095332      2.85%     51.98% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      4377769      5.96%     57.95% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      3528399      4.81%     62.75% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      3097829      4.22%     66.97% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     24241250     33.03%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     73400558                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    157308422                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     309281490                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           91331084                       # Number of memory references committed
system.switch_cpus0.commit.loads             64152911                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          26791011                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          307475907                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls        37774                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass       668930      0.22%      0.22% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    215144566     69.56%     69.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult      2136910      0.69%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     64152911     20.74%     91.21% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     27178173      8.79%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    309281490                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     24241250                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         5846724                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     15912416                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         55956120                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      5488653                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles       1325623                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     20383336                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred           79                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     414910275                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts          377                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           78407350                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           29098498                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                    4                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                    2                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      1188323                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             220437509                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           37393223                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     21316980                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             82015514                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        2651404                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines         32532433                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          195                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     84529539                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     5.126049                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.114243                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        12206423     14.44%     14.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         6486184      7.67%     22.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         2762243      3.27%     25.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         7524364      8.90%     34.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         3759060      4.45%     38.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         5213233      6.17%     44.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         4667307      5.52%     50.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         5673279      6.71%     57.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        36237446     42.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     84529539                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.442069                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.606051                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           32532433                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                    7                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            9070646                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       20569379                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         2662                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        22660                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       6271447                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  28167410727                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles       1325623                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         8462345                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles        9792018                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         58691911                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles      6257639                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     406677147                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         7362                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        704011                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       4595618                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents          8825                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    513716999                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          982225374                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       603331727                       # Number of integer rename lookups
system.switch_cpus0.rename.committedMaps    387990675                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps       125726266                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         19212299                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               441681075                       # The number of ROB reads
system.switch_cpus0.rob.writes              796194040                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        157308422                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          309281490                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       24113236                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     16184042                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         3884                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups      6399904                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits        6399083                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.987172                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        2243193                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      1959547                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      1958073                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses         1474                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted          144                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts       216235                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts         3355                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     84451843                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     4.681179                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.396425                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     14731163     17.44%     17.44% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     12163655     14.40%     31.85% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      4313668      5.11%     36.95% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      4994851      5.91%     42.87% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      3002740      3.56%     46.42% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      3106600      3.68%     50.10% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      2166688      2.57%     52.67% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       765235      0.91%     53.57% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     39207243     46.43%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     84451843                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    226327615                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     395334221                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           79223658                       # Number of memory references committed
system.switch_cpus1.commit.loads             58120101                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          24087482                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         193726209                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          258689794                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      2242589                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass         3991      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    212276886     53.70%     53.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult        13259      0.00%     53.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     53.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd     18377312      4.65%     58.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     58.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     58.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     58.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     58.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     58.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     58.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     58.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu     11897248      3.01%     61.36% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc      6899696      1.75%     63.10% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     63.10% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.10% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     63.10% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.10% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     63.10% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     63.10% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     33493374      8.47%     71.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp       143185      0.04%     71.61% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      7851908      1.99%     73.60% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv      2289276      0.58%     74.18% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.18% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     22641220      5.73%     79.90% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.90% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt       223208      0.06%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     17671205      4.47%     84.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     11365096      2.87%     87.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     40448896     10.23%     97.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite      9738461      2.46%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    395334221                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     39207243                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         5447032                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     25425629                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         44928902                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      8674939                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles          5660                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved      6396202                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred          544                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     395641339                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts         2821                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           58148389                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           21109140                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                 4497                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                 2667                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles        44751                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             226580436                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           24113236                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10600349                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             84431238                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles          12378                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         27103519                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          320                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     84482180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     4.684492                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.442513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        22130175     26.20%     26.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         3878550      4.59%     30.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         2470010      2.92%     33.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         5246849      6.21%     39.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         3427621      4.06%     43.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         3394981      4.02%     48.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         3519570      4.17%     52.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         3921242      4.64%     56.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        36493182     43.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     84482180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.285071                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.678674                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           27103520                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   36                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            3879529                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads          42214                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses           68                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         2443                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores         19330                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             5                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  28167410727                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles          5660                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         8424750                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles        3546332                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         50609009                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     21896379                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     395604883                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        74182                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       5918415                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       6740295                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       6397472                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    419043480                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          928161880                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       353479358                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        311859349                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    418740364                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps          303039                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         35474533                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               440795056                       # The number of ROB reads
system.switch_cpus1.rob.writes              791131407                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        226327615                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          395334221                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       29876053                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     29683084                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       117234                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     10251290                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       10251104                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.998186                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed          14373                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups         7777                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits         7575                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          202                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           17                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts      7115765                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls           83                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       117169                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     83565393                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     5.063525                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.260618                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0      6243735      7.47%      7.47% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     19352743     23.16%     30.63% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2       103807      0.12%     30.75% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      9703077     11.61%     42.37% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4       156541      0.19%     42.55% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5       343589      0.41%     42.96% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6        21710      0.03%     42.99% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      9130031     10.93%     53.92% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     38510160     46.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     83565393                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     423135454                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           48821137                       # Number of memory references committed
system.switch_cpus2.commit.loads             48404648                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          29133326                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         171081300                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          299737009                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls        13881                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass         1379      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    212941940     50.32%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult        35834      0.01%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv           14      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            1      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu        22032      0.01%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc     37956160      8.97%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     37952021      8.97%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt     47454297     11.21%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     37950639      8.97%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     38795588      9.17%     97.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite       297301      0.07%     97.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead      9609060      2.27%     99.97% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite       119188      0.03%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    423135454                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     38510160                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         6887587                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     22962907                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         40803668                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     13733319                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        174319                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     10144029                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           66                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     434223939                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          327                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           50263500                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses            2292657                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses               157464                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                 1618                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       151911                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             258425837                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           29876053                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10273052                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             84235511                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         348768                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         20356275                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          100                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     84561806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     5.204987                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.388333                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        14241925     16.84%     16.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         9184752     10.86%     27.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2          789163      0.93%     28.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         7985936      9.44%     38.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         1708817      2.02%     40.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5          997782      1.18%     41.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6          948624      1.12%     42.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         1732177      2.05%     44.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        46972630     55.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     84561806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.353200                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               3.055156                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           20356275                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   20                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads             153809                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        2031819                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation           72                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       1888833                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache            87                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  28167410727                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        174319                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        13364661                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles        1949716                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles           45                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         48018524                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     21054535                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     432892115                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        13546                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      12305766                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         26036                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       3393267                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    508888866                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1025793800                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       381680723                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        365798287                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    500241870                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps         8646832                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         69007115                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               474564100                       # The number of ROB reads
system.switch_cpus2.rob.writes              861498984                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          423135454                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       22800061                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     18550584                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      1151213                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     15653812                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       15619213                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.778974                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed          75487                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups        71184                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits        62167                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses         9017                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          461                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     96821678                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          231                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1149588                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     71841977                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     1.945310                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.499449                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     28376969     39.50%     39.50% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     16796404     23.38%     62.88% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      3711871      5.17%     68.05% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      9539296     13.28%     81.32% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      3218454      4.48%     85.80% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      1772488      2.47%     88.27% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6       774988      1.08%     89.35% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7       681336      0.95%     90.30% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8      6970171      9.70%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     71841977                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted     96280769                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     139754938                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           20527641                       # Number of memory references committed
system.switch_cpus3.commit.loads             14321272                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          11432765                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating            503030                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          139754408                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls        28133                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass          245      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    115773649     82.84%     82.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      3453403      2.47%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     14069764     10.07%     95.38% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      5954847      4.26%     99.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead       251508      0.18%     99.82% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite       251522      0.18%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    139754938                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples      6970171                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         7266780                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     40528697                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         23763812                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     11705866                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       1259120                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     14181846                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred         1664                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     256732614                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts         4385                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           22968410                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           10270688                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                13966                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                  685                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      1150601                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             195607010                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           22800061                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15756867                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             82112700                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        2521538                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles          187                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         26115998                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          251                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     84524279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     3.414035                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.358768                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        32027788     37.89%     37.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         4825987      5.71%     43.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         5635190      6.67%     50.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         4247597      5.03%     55.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         4532657      5.36%     60.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         5411511      6.40%     67.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         3220371      3.81%     70.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         1766169      2.09%     72.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        22857009     27.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     84524279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.269546                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.312501                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           26116032                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   54                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978613592800                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            2760826                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       12517310                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         2441                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation         7825                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       8246751                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache           132                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  28167410727                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       1259120                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        11898196                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       18710083                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         30632414                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     22024462                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     249628877                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        12566                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      15794538                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents         10384                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       4168429                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    357794875                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          640536806                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       434279065                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups          2560170                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    205740313                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       152054460                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         47816167                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               300114544                       # The number of ROB reads
system.switch_cpus3.rob.writes              485839962                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts         96280769                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          139754938                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
