//==============================================
// bus__decoder
//==============================================
module bus__decoder
(
    input clk,
    input rst,
    input [63:0] addr,
    output logic [2:0] sel
);


always_comb
begin
    casez (addr)
        64'b0000_0000__0000_0000__0000_0000__0000_0000__1000_????__????_????__????_????__????_????:
        begin
            sel = 3'h0; 
        end
        64'b0000_0000__0000_0000__0000_0000__0000_0000__1001_????__????_????__????_????__????_????:
        begin
            sel = 3'h1; 
        end
        64'b0000_0000__0000_0000__0000_0000__0000_0000__1010_????__????_????__????_????__????_????:
        begin
            sel = 3'h2; 
        end
        64'b0000_0000__0000_0000__0000_0000__0000_0000__1011_????__????_????__????_????__????_????:
        begin
            sel = 3'h3; 
        end
        64'b0000_0000__0000_0000__0000_0000__0000_0000__1100_????__????_????__????_????__????_????:
        begin
            sel = 3'h4; 
        end
        64'b0000_0000__0000_0000__0000_0000__0000_0000__1101_????__????_????__????_????__????_????:
        begin
            sel = 3'h5; 
        end
        64'b0000_0000__0000_0000__0000_0000__0000_0000__1110_????__????_????__????_????__????_????:
        begin
            sel = 3'h6; 
        end
        default:
        begin
            sel = 3'h7; 
        end
    endcase
end

endmodule
