{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1544420003917 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SmartClock EP4CE30F23C8 " "Selected device EP4CE30F23C8 for design \"SmartClock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1544420003929 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544420003983 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544420003983 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1544420004162 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1544420004168 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Device EP4CE15F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544420004252 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544420004252 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544420004252 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544420004252 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544420004252 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1544420004252 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/myproject/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/myproject/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/vhdlProjects/SmartClock/" { { 0 { 0 ""} 0 2734 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544420004258 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/myproject/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/myproject/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/vhdlProjects/SmartClock/" { { 0 { 0 ""} 0 2736 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544420004258 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/myproject/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/myproject/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/vhdlProjects/SmartClock/" { { 0 { 0 ""} 0 2738 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544420004258 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/myproject/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/myproject/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/vhdlProjects/SmartClock/" { { 0 { 0 ""} 0 2740 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544420004258 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/myproject/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/myproject/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/vhdlProjects/SmartClock/" { { 0 { 0 ""} 0 2742 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544420004258 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1544420004258 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1544420004260 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "34 " "TimeQuest Timing Analyzer is analyzing 34 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1544420005140 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SmartClock.sdc " "Synopsys Design Constraints File file not found: 'SmartClock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1544420005145 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1544420005146 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[0\] alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[0\] " "Clock target alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[0\] of clock alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1544420005156 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: compare_time\|Equal0~4  from: dataa  to: combout " "Cell: compare_time\|Equal0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544420005157 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: compare_time\|Equal1~0  from: datad  to: combout " "Cell: compare_time\|Equal1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544420005157 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: shout_bell\|process_0~0  from: datac  to: combout " "Cell: shout_bell\|process_0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544420005157 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1544420005157 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1544420005161 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1544420005161 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1544420005164 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50m~input (placed in PIN AB11 (CLK14, DIFFCLK_6n)) " "Automatically promoted node clk_50m~input (placed in PIN AB11 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544420005269 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_test:bluetooth_uart\|uart_alarmTime\[0\] " "Destination node uart_test:bluetooth_uart\|uart_alarmTime\[0\]" {  } { { "uart_test.vhd" "" { Text "D:/vhdlProjects/SmartClock/uart_test.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/vhdlProjects/SmartClock/" { { 0 { 0 ""} 0 271 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544420005269 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_test:bluetooth_uart\|uart_alarmTime\[1\] " "Destination node uart_test:bluetooth_uart\|uart_alarmTime\[1\]" {  } { { "uart_test.vhd" "" { Text "D:/vhdlProjects/SmartClock/uart_test.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/vhdlProjects/SmartClock/" { { 0 { 0 ""} 0 272 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544420005269 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_test:bluetooth_uart\|uart_alarmTime\[2\] " "Destination node uart_test:bluetooth_uart\|uart_alarmTime\[2\]" {  } { { "uart_test.vhd" "" { Text "D:/vhdlProjects/SmartClock/uart_test.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/vhdlProjects/SmartClock/" { { 0 { 0 ""} 0 273 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544420005269 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_test:bluetooth_uart\|uart_alarmTime\[3\] " "Destination node uart_test:bluetooth_uart\|uart_alarmTime\[3\]" {  } { { "uart_test.vhd" "" { Text "D:/vhdlProjects/SmartClock/uart_test.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/vhdlProjects/SmartClock/" { { 0 { 0 ""} 0 274 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544420005269 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_test:bluetooth_uart\|uart_alarmTime\[4\] " "Destination node uart_test:bluetooth_uart\|uart_alarmTime\[4\]" {  } { { "uart_test.vhd" "" { Text "D:/vhdlProjects/SmartClock/uart_test.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/vhdlProjects/SmartClock/" { { 0 { 0 ""} 0 275 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544420005269 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_test:bluetooth_uart\|uart_alarmTime\[5\] " "Destination node uart_test:bluetooth_uart\|uart_alarmTime\[5\]" {  } { { "uart_test.vhd" "" { Text "D:/vhdlProjects/SmartClock/uart_test.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/vhdlProjects/SmartClock/" { { 0 { 0 ""} 0 276 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544420005269 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_test:bluetooth_uart\|uart_alarmTime\[6\] " "Destination node uart_test:bluetooth_uart\|uart_alarmTime\[6\]" {  } { { "uart_test.vhd" "" { Text "D:/vhdlProjects/SmartClock/uart_test.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/vhdlProjects/SmartClock/" { { 0 { 0 ""} 0 277 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544420005269 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_test:bluetooth_uart\|uart_alarmTime\[7\] " "Destination node uart_test:bluetooth_uart\|uart_alarmTime\[7\]" {  } { { "uart_test.vhd" "" { Text "D:/vhdlProjects/SmartClock/uart_test.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/vhdlProjects/SmartClock/" { { 0 { 0 ""} 0 278 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544420005269 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_test:bluetooth_uart\|uart_alarmTime\[8\] " "Destination node uart_test:bluetooth_uart\|uart_alarmTime\[8\]" {  } { { "uart_test.vhd" "" { Text "D:/vhdlProjects/SmartClock/uart_test.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/vhdlProjects/SmartClock/" { { 0 { 0 ""} 0 279 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544420005269 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_test:bluetooth_uart\|uart_alarmTime\[9\] " "Destination node uart_test:bluetooth_uart\|uart_alarmTime\[9\]" {  } { { "uart_test.vhd" "" { Text "D:/vhdlProjects/SmartClock/uart_test.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/vhdlProjects/SmartClock/" { { 0 { 0 ""} 0 280 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544420005269 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1544420005269 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1544420005269 ""}  } { { "SmartClock.vhd" "" { Text "D:/vhdlProjects/SmartClock/SmartClock.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/vhdlProjects/SmartClock/" { { 0 { 0 ""} 0 2727 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544420005269 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcd_display:display\|update_flag  " "Automatically promoted node lcd_display:display\|update_flag " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544420005273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_display:display\|count~10 " "Destination node lcd_display:display\|count~10" {  } { { "lcd_display.vhd" "" { Text "D:/vhdlProjects/SmartClock/lcd_display.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "D:/vhdlProjects/SmartClock/" { { 0 { 0 ""} 0 1772 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544420005273 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1544420005273 ""}  } { { "lcd_display.vhd" "" { Text "D:/vhdlProjects/SmartClock/lcd_display.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "D:/vhdlProjects/SmartClock/" { { 0 { 0 ""} 0 574 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544420005273 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50m_1k:covert_50m_1k\|clk_1k  " "Automatically promoted node clk_50m_1k:covert_50m_1k\|clk_1k " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544420005273 ""}  } { { "clk_50m_1k.vhd" "" { Text "D:/vhdlProjects/SmartClock/clk_50m_1k.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/vhdlProjects/SmartClock/" { { 0 { 0 ""} 0 786 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544420005273 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock:count_clk\|d_Watch:stw\|clk_sec  " "Automatically promoted node clock:count_clk\|d_Watch:stw\|clk_sec " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544420005273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock:count_clk\|d_Watch:stw\|hour\[1\] " "Destination node clock:count_clk\|d_Watch:stw\|hour\[1\]" {  } { { "d_Watch.vhd" "" { Text "D:/vhdlProjects/SmartClock/d_Watch.vhd" 95 -1 0 } } { "temporary_test_loc" "" { Generic "D:/vhdlProjects/SmartClock/" { { 0 { 0 ""} 0 848 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544420005273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock:count_clk\|d_Watch:stw\|hour\[2\] " "Destination node clock:count_clk\|d_Watch:stw\|hour\[2\]" {  } { { "d_Watch.vhd" "" { Text "D:/vhdlProjects/SmartClock/d_Watch.vhd" 95 -1 0 } } { "temporary_test_loc" "" { Generic "D:/vhdlProjects/SmartClock/" { { 0 { 0 ""} 0 846 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544420005273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock:count_clk\|d_Watch:stw\|hour\[3\] " "Destination node clock:count_clk\|d_Watch:stw\|hour\[3\]" {  } { { "d_Watch.vhd" "" { Text "D:/vhdlProjects/SmartClock/d_Watch.vhd" 95 -1 0 } } { "temporary_test_loc" "" { Generic "D:/vhdlProjects/SmartClock/" { { 0 { 0 ""} 0 845 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544420005273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock:count_clk\|d_Watch:stw\|hour\[4\] " "Destination node clock:count_clk\|d_Watch:stw\|hour\[4\]" {  } { { "d_Watch.vhd" "" { Text "D:/vhdlProjects/SmartClock/d_Watch.vhd" 95 -1 0 } } { "temporary_test_loc" "" { Generic "D:/vhdlProjects/SmartClock/" { { 0 { 0 ""} 0 843 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544420005273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock:count_clk\|d_Watch:stw\|hour\[5\] " "Destination node clock:count_clk\|d_Watch:stw\|hour\[5\]" {  } { { "d_Watch.vhd" "" { Text "D:/vhdlProjects/SmartClock/d_Watch.vhd" 95 -1 0 } } { "temporary_test_loc" "" { Generic "D:/vhdlProjects/SmartClock/" { { 0 { 0 ""} 0 842 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544420005273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock:count_clk\|d_Watch:stw\|hour\[6\] " "Destination node clock:count_clk\|d_Watch:stw\|hour\[6\]" {  } { { "d_Watch.vhd" "" { Text "D:/vhdlProjects/SmartClock/d_Watch.vhd" 95 -1 0 } } { "temporary_test_loc" "" { Generic "D:/vhdlProjects/SmartClock/" { { 0 { 0 ""} 0 841 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544420005273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock:count_clk\|d_Watch:stw\|min\[0\] " "Destination node clock:count_clk\|d_Watch:stw\|min\[0\]" {  } { { "d_Watch.vhd" "" { Text "D:/vhdlProjects/SmartClock/d_Watch.vhd" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/vhdlProjects/SmartClock/" { { 0 { 0 ""} 0 847 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544420005273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock:count_clk\|d_Watch:stw\|min\[1\] " "Destination node clock:count_clk\|d_Watch:stw\|min\[1\]" {  } { { "d_Watch.vhd" "" { Text "D:/vhdlProjects/SmartClock/d_Watch.vhd" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/vhdlProjects/SmartClock/" { { 0 { 0 ""} 0 840 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544420005273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock:count_clk\|d_Watch:stw\|min\[2\] " "Destination node clock:count_clk\|d_Watch:stw\|min\[2\]" {  } { { "d_Watch.vhd" "" { Text "D:/vhdlProjects/SmartClock/d_Watch.vhd" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/vhdlProjects/SmartClock/" { { 0 { 0 ""} 0 839 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544420005273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock:count_clk\|d_Watch:stw\|min\[3\] " "Destination node clock:count_clk\|d_Watch:stw\|min\[3\]" {  } { { "d_Watch.vhd" "" { Text "D:/vhdlProjects/SmartClock/d_Watch.vhd" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/vhdlProjects/SmartClock/" { { 0 { 0 ""} 0 838 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544420005273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1544420005273 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1544420005273 ""}  } { { "d_Watch.vhd" "" { Text "D:/vhdlProjects/SmartClock/d_Watch.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "D:/vhdlProjects/SmartClock/" { { 0 { 0 ""} 0 900 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544420005273 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "alarm:compare_time\|Equal1~15  " "Automatically promoted node alarm:compare_time\|Equal1~15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544420005274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alarm:compare_time\|toggle " "Destination node alarm:compare_time\|toggle" {  } { { "alarm.vhd" "" { Text "D:/vhdlProjects/SmartClock/alarm.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "D:/vhdlProjects/SmartClock/" { { 0 { 0 ""} 0 756 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544420005274 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1544420005274 ""}  } { { "alarm.vhd" "" { Text "D:/vhdlProjects/SmartClock/alarm.vhd" 41 -1 0 } } { "temporary_test_loc" "" { Generic "D:/vhdlProjects/SmartClock/" { { 0 { 0 ""} 0 2018 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544420005274 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50m_100k:covert_50m_100k\|clk_100k  " "Automatically promoted node clk_50m_100k:covert_50m_100k\|clk_100k " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544420005274 ""}  } { { "clk_50m_100k.vhd" "" { Text "D:/vhdlProjects/SmartClock/clk_50m_100k.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/vhdlProjects/SmartClock/" { { 0 { 0 ""} 0 815 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544420005274 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcd_display:display\|strobe  " "Automatically promoted node lcd_display:display\|strobe " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544420005274 ""}  } { { "lcd_display.vhd" "" { Text "D:/vhdlProjects/SmartClock/lcd_display.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "D:/vhdlProjects/SmartClock/" { { 0 { 0 ""} 0 573 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544420005274 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1544420005756 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544420005759 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544420005759 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544420005760 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544420005763 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1544420005767 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1544420005767 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1544420005769 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1544420005832 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1544420005832 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1544420005832 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544420005978 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1544420005982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1544420007219 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544420007559 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1544420007585 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1544420010941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544420010941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1544420011405 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X11_Y33 X21_Y43 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y33 to location X21_Y43" {  } { { "loc" "" { Generic "D:/vhdlProjects/SmartClock/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y33 to location X21_Y43"} { { 12 { 0 ""} 11 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1544420013553 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1544420013553 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1544420017699 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1544420017699 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544420017706 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.27 " "Total time spent on timing analysis during the Fitter is 1.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1544420017744 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544420017825 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544420018109 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544420018163 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544420018512 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544420019037 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/vhdlProjects/SmartClock/SmartClock.fit.smsg " "Generated suppressed messages file D:/vhdlProjects/SmartClock/SmartClock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1544420019562 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5865 " "Peak virtual memory: 5865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544420020341 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 10 14:33:40 2018 " "Processing ended: Mon Dec 10 14:33:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544420020341 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544420020341 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544420020341 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1544420020341 ""}
