# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ECE 351 Lab 3.srcs/sources_1/new/8bitFA.vhd" \
"../../../../../../../ECE351_Lab1/ECE351_Lab1.srcs/sources_1/new/Disp_driver.vhd" \
"../../../../ECE 351 Lab 3.srcs/sources_1/new/FA.vhd" \
"../../../../../../../ECE351_Lab1/ECE351_Lab1.srcs/sources_1/new/debounce.vhd" \
"../../../../ECE 351 Lab 3.srcs/sources_1/new/mainpt2.vhd" \
"../../../../ECE 351 Lab 3.srcs/sim_1/new/TB.vhd" \

# Do not sort compile order
nosort
