// Seed: 4220782737
module module_0 (
    input uwire id_0,
    output wire id_1,
    input wand id_2,
    input tri1 id_3,
    input wor id_4,
    input wire id_5,
    output supply1 id_6,
    input wire id_7,
    input supply0 id_8,
    input supply0 id_9,
    input uwire id_10,
    input wand id_11,
    input tri1 id_12,
    output wand id_13,
    input tri0 id_14,
    output supply1 id_15
);
  assign id_6 = id_2;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input wire id_3,
    output uwire id_4,
    input tri1 id_5
);
  initial assume (1);
  module_0 modCall_1 (
      id_2,
      id_4,
      id_2,
      id_1,
      id_0,
      id_3,
      id_4,
      id_5,
      id_2,
      id_5,
      id_5,
      id_1,
      id_1,
      id_4,
      id_3,
      id_4
  );
endmodule
