// Seed: 3003588459
module module_0;
endmodule
module module_1;
  wire id_1;
  module_0();
  wire id_2;
  assign id_1 = id_2;
endmodule
module module_2 (
    output tri1  id_0,
    input  tri1  id_1,
    input  wire  id_2,
    output tri0  id_3,
    input  wor   id_4,
    input  tri   id_5,
    input  tri   id_6,
    input  uwire id_7,
    output tri   id_8
);
  module_0();
endmodule
module module_3 (
    input  wire  id_0,
    output tri   id_1,
    input  tri1  id_2,
    input  tri1  id_3,
    output uwire id_4,
    input  tri0  id_5
);
  module_0();
endmodule
