=R
41
LAYERS
1 0 -4600 16823 15124 35 79 210 0
RULE1
1 0 0 9700 6500 5 61 152 0
RULE10
1 0 0 10100 7900 5 55 187 0
RULE11
1 0 0 9800 7500 10 51 198 0
RULE12
1 0 0 10000 9500 8 63 259 0
RULE13
1 0 0 10300 8500 7 55 223 0
RULE14
1 0 0 9300 6300 8 45 175 0
RULE15
1 0 0 10000 6100 4 31 113 0
RULE16
1 0 0 11300 10200 12 102 404 0
RULE17
1 0 0 10100 9600 7 42 169 0
RULE18
1 0 0 11300 8200 9 54 164 0
RULE2
1 0 0 10300 7200 11 97 263 0
RULE20
1 0 0 11300 10500 11 97 302 0
RULE21
1 0 0 9500 5200 5 39 100 0
RULE22
1 0 0 9100 6300 4 38 108 0
RULE23
1 0 0 12600 10500 10 91 319 0
RULE24
1 0 0 11500 9500 6 63 187 0
RULE25
1 0 0 9600 5200 5 37 107 0
RULE26
1 0 0 9500 7400 4 32 101 0
RULE27
1 0 0 12300 9900 9 79 279 0
RULE28
1 0 0 12800 9500 3 45 138 0
RULE3
1 0 0 10300 7400 1 74 187 0
RULE4
1 0 0 11300 8700 9 49 191 0
RULE5
1 0 0 9200 5100 4 34 120 0
RULE6
1 0 0 9800 7100 3 44 166 0
RULE7
1 0 0 9200 7300 10 41 143 0
RULE8
1 0 0 9700 7900 11 53 209 0
RULE9
1 0 0 8800 6300 7 31 110 0
SCH_CAP
1 200 -200 1245 300 0 6 12 0
SCH_DIODE
1 -300 -1400 300 150 0 5 14 0
SCH_GND
1 -300 -800 300 150 0 2 8 0
SCH_INDUCTOR
1 0 0 2245 300 0 7 157 0
SCH_ISOURCE
1 -400 0 400 1750 0 7 47 0
SCH_NMOS
1 0 -1800 2845 1950 0 12 24 0
SCH_PMOS
1 0 -1800 2845 1950 0 13 41 0
SCH_RES
1 0 -100 2245 300 0 3 14 0
SCH_VAC
1 -400 0 400 1750 0 10 112 0
SCH_VDC
1 -400 0 400 1750 0 11 84 0
SCH_VDD
1 -200 0 213 650 0 2 8 0
SCH_VSS
1 -200 -100 468 400 0 2 8 0
ALLMOSIS
2 0 0 60600 53900 0 0 0 27
=L
35
ARRW 1
OTLN 2
SCHM 3
NTXT 4
CTXT 5
DTXT 6
PTXT 7
CONT 25
PADS 26
PWEL 41
NWEL 42
ACTV 43
PSEL 44
NSEL 45
POL1 46
MET1 49
VIA1 50
MET2 51
OVGL 52
POL2 56
PBAS 58
CWEL 59
VIA2 61
MET3 62
VIA3 30
MET4 31
VIA4 32
MET5 33
VIA5 36
MET6 37
CTM 35
TCKA 60
SILI 29
PCAP 28
HRES 34
=H
LAYERS
7.0.2.7
7.0.2.7
100

10/07/04
08:44:54
1 0 -4600 16823 15124
35 79 210 0
=B
7 1800 -4600 2100 -4300
=B
6 1800 -4100 2100 -3800
=B
5 1800 -3600 2100 -3300
=B
4 1800 -3100 2100 -2800
=B
3 1800 -2600 2100 -2300
=B
2 1800 -2100 2100 -1800
=B
1 1800 -1600 2100 -1300
=B
49 1800 9100 2100 9400
=B
50 1800 8600 2100 8900
=B
51 1800 8100 2100 8400
=B
61 1800 5600 2100 5900
=B
62 1800 5100 2100 5400
=B
58 1800 6600 2100 6900
=B
59 1800 6100 2100 6400
=B
42 1800 11600 2100 11900
=B
43 1800 11100 2100 11400
=B
44 1800 10600 2100 10900
=B
52 1800 7600 2100 7900
=B
56 1800 7100 2100 7400
=B
45 1800 10100 2100 10400
=B
46 1800 9600 2100 9900
=B
25 1800 13100 2100 13400
=B
41 1800 12100 2100 12400
=B
26 1800 12600 2100 12900
=B
30 1800 4600 2100 4900
=B
31 1800 4100 2100 4400
=B
32 1800 3600 2100 3900
=B
33 1800 3100 2100 3400
=B
36 1800 2600 2100 2900
=B
37 1800 2100 2100 2400
=B
35 1800 1600 2100 1900
=B
60 1800 1100 2100 1400
=B
29 1800 600 2100 900
=B
28 1800 100 2100 400
=B
34 1800 -400 2100 -100
=T
3 300 2 0
0 -1600
arrw 1
=T
3 300 2 0
0 -2100
otln 2
=T
3 300 2 0
0 -2600
schm 3
=T
3 300 2 0
0 -3100
ntxt 4
=T
3 300 2 0
0 -3600
ctxt 5
=T
3 300 2 0
0 -4100
dtxt 6
=T
3 300 2 0
0 -4600
ptxt 7
=T
3 300 6 0
2900 -1600
Layer used to draw arrows in schematics
=T
3 300 4 0
2900 -2100
Cell outline layer
=T
3 300 6 0
2900 -2600
Schematic layer used for drawing circuit
=T
3 300 6 0
2900 -4100
Gives device number, such as M1, M55,
=T
3 300 6 0
2900 -4600
Used to specify part type, model size
=T
3 300 6 0
2900 -3100
used to label nodes for LASI to SPICE
=T
3 300 6 0
2900 -3600
Labels contacts so LASICKT knows order,
=T
3 300 3 0
11000 -3600
i.e. D G S
=T
3 300 2 0
10300 -4100
etc
=T
3 300 2 0
10100 -4600
etc
=T
3 300 3 0
10400 -3100
list, LASICKT
=T
3 300 3 0
10600 -2600
schematics
=T
3 300 2 0
2900 5100
metal 3
=T
3 300 2 0
0 6600
pbas 58
=T
3 300 2 0
2900 6600
pbase
=T
3 300 2 0
0 6100
cwel 59
=T
3 300 2 0
2900 6100
cap well
=T
3 300 3 0
0 -1100
COMMENT LAYERS
=T
3 300 5 0
2900 5600
Via 2, metal 2 to metal 3
=T
3 300 2 0
0 5600
via2 61
=T
3 300 2 0
0 5100
met3 62
=T
3 300 2 0
2900 10100
nselect
=T
3 300 2 0
2900 9600
poly 1
=T
3 300 2 0
2900 9100
metal 1
=T
3 300 6 0
2900 8600
via connection between metals 1 and 2
=T
3 300 2 0
2900 8100
metal 2
=T
3 300 6 0
2900 7600
Overglass used to cut openings for pads
=T
3 300 4 0
2900 7100
poly 2 (electrode)
=T
3 300 2 0
0 10100
nsel 45
=T
3 300 2 0
0 7600
ovgl 52
=T
3 300 2 0
0 8600
via1 50
=T
3 300 2 0
0 7100
pol2 56
=T
3 300 2 0
0 9600
pol1 46
=T
3 300 2 0
0 9100
met1 49
=T
3 300 2 0
0 8100
met2 51
=T
3 300 2 0
0 11100
actv 43
=T
3 300 2 0
0 10600
psel 44
=T
3 300 3 0
10500 7600
in top passive
=T
3 300 2 0
0 13100
cont 25
=T
3 300 2 0
0 12100
pwel 41
=T
3 300 2 0
0 13500
LAYERS
=T
3 300 2 0
0 12600
pads 26
=T
3 300 2 0
2900 12600
pads
=T
3 300 2 0
0 11600
nwel 42
=T
3 300 2 0
2900 13100
Contact
=T
3 300 2 0
2900 12100
p-well
=T
3 300 2 0
2900 11600
n-well
=T
3 300 2 0
2900 10600
pselect
=T
3 300 2 0
2900 11100
active
=T
3 300 2 0
0 4600
via3 30
=T
3 300 2 0
2900 4600
via 3
=T
3 300 2 0
2900 4100
metal 4
=T
3 300 2 0
0 4100
met4 31
=T
3 300 2 0
0 3600
via4 32
=T
3 300 2 0
2900 3600
via 4
=T
3 300 2 0
0 3100
met5 33
=T
3 300 2 0
2900 3100
metal 5
=T
3 300 2 0
0 2600
via5 36
=T
3 300 2 0
2900 2600
vai 5
=T
3 300 2 0
2900 2100
metal 6
=T
3 300 2 0
0 1600
ctm 35
=T
3 300 3 0
2900 1600
cap top metal
=T
3 300 3 0
2900 1100
thick active
=T
3 300 2 0
0 1100
tcka 60
=T
3 300 2 0
0 600
sili 29
=T
3 300 3 0
2900 600
silicide block
=T
3 300 2 0
0 100
pcap 28
=T
3 300 3 0
2900 100
poly cap1
=T
3 300 2 0
0 2100
met6 37
=T
3 300 2 0
0 -400
hres 34
=T
3 300 3 0
2900 -400
High resistor
=T
1 825 5 0
0 14300
MOSIS LAYER MAP for SCMOS
=H
RULE1
7.0.2.7
7.0.2.7
100

10/07/04
08:44:54
1 0 0 9700 6500
5 61 152 0
=B
41 2900 700 3900 1700
=B
42 4800 2100 5800 3100
=B
42 5800 2100 6800 3100
=B
42 2900 2100 3900 3100
=B
2 0 0 9700 6500
=P
1 0 2
2600 1600 2600 1400 
=T
2 300 2 0
4300 100
1. WELL
=P
1 0 2
3900 3500 3900 3300 
=P
1 0 4
5800 3400 5900 3300 5900 3500 5800 3400 
=P
1 0 4
2600 2100 2700 2200 2500 2200 2600 2100 
=P
1 0 2
2600 2200 2600 2400 
=P
1 0 2
2700 2100 2500 2100 
=P
1 0 4
2600 1700 2500 1600 2700 1600 2600 1700 
=P
1 0 2
2500 1700 2700 1700 
=T
2 150 2 0
2300 2400
1.4
=P
1 0 4
4800 1800 4700 1900 4700 1700 4800 1800 
=P
1 0 2
4700 1800 4500 1800 
=P
1 0 2
4800 1900 4800 1700 
=T
2 150 2 0
5200 1700
1.1
=P
1 0 2
5900 1800 6100 1800 
=P
1 0 2
5800 1700 5800 1900 
=P
1 0 4
5800 1800 5900 1700 5900 1900 5800 1800 
=P
1 0 4
4800 3400 4900 3300 4900 3500 4800 3400 
=P
1 0 4
3900 3400 3800 3500 3800 3300 3900 3400 
=P
1 0 2
3800 3400 3600 3400 
=T
2 150 4 0
400 4600
1.3 WELLS AT SAME
=T
2 150 4 0
800 4400
POTENTIAL, SPACING
=T
2 150 4 0
400 4100
1.4 WELLS OF DIFFERENT
=T
2 150 3 0
800 3900
TYPE, SPACING
=T
2 150 4 0
800 3700
(IF BOTH ARE DRAWN)
=P
1 0 2
4900 3400 5100 3400 
=P
1 0 2
4800 3300 4800 3500 
=T
2 150 2 0
4200 3300
1.2
=P
1 0 2
5800 3300 5800 3500 
=P
1 0 4
5800 3400 5700 3500 5700 3300 5800 3400 
=P
1 0 2
5700 3400 5500 3400 
=P
1 0 2
5900 3400 6100 3400 
=P
1 0 2
5800 3500 5800 3300 
=T
2 150 2 0
6200 3300
1.3
=T
2 150 2 0
3700 4600
0 or 6
=T
2 150 2 0
3700 4100
0
=T
2 150 4 0
800 4900
POTENTIAL, SPACING
=T
2 150 3 0
400 5600
1.1 WIDTH
=T
2 150 4 0
400 5100
1.2 WELLS AT DIFFERENT
=T
2 150 2 0
3700 5100
9
=T
2 150 2 0
3700 5600
10
=T
2 195 2 0
3500 6200
SCMOS
=T
2 150 2 0
4900 5600
12
=T
2 150 2 0
6100 5600
12
=T
2 195 2 0
4800 6200
SUBM
=T
2 195 2 0
6000 6200
DEEP
=T
2 150 2 0
4900 5100
18
=T
2 150 2 0
6100 5100
18
=T
2 150 2 0
4900 4600
0 or 6
=T
2 150 2 0
6100 4600
0 or 6
=T
2 150 2 0
4900 4100
0
=T
2 150 2 0
6100 4100
0
=T
2 150 2 0
3500 6000
Lambdas
=T
2 150 2 0
4800 6000
Lambdas
=T
2 150 2 0
6000 6000
Lambdas
=T
2 150 2 0
7300 4100
0
=T
2 195 2 0
7200 6200
CMOSEDU
=T
2 150 2 0
7200 6000
Scale
=T
2 150 2 0
7300 5600
6
=T
2 150 2 0
7300 5100
9
=T
2 150 2 0
7300 4600
0 or 3
=H
RULE10
7.0.2.7
7.0.2.7
100

10/07/04
08:44:54
1 0 0 10100 7900
5 55 187 0
=B
51 3800 1100 5800 3100
=B
52 4050 1350 5550 2850
=B
51 6400 2200 6700 2800
=B
49 6100 1300 6400 1900
=B
2 0 0 10100 7900
=T
2 300 3 0
3700 200
10. OVERGLASS
=T
2 150 5 0
200 6700
10.1 MINIMUM BONDING PAD WIDTH
=T
2 150 5 0
200 6100
10.2 MINIMUM PROBE PAD WIDTH
=T
2 150 6 0
200 5500
10.3 PAD OVERLAP OF GLASS OPENING
=T
2 150 5 0
200 4900
10.4 MINIMUM PAD SPACING TO
=T
2 150 3 0
700 4700
UNRELATED METAL2
=T
2 150 5 0
200 4300
10.5 MINIMUM PAD SPACING TO
=T
2 150 4 0
700 4100
UNRELATED METAL1, POLY,
=T
2 150 4 0
700 3900
ELECTRODE OR ACTIVE
=T
2 150 2 0
4200 6700
100x100
=T
2 150 2 0
4200 6100
75x75
=T
2 150 2 0
4200 5500
6
=T
2 150 2 0
4200 4300
15
=P
1 0 7
3800 1000 3800 800 3800 900 3900 1000 3900 800 
3800 900 3800 1000 
=P
1 0 7
5800 1000 5800 800 5800 900 5700 1000 5700 800 
5800 900 5800 1000 
=P
1 0 2
3900 900 4500 900 
=P
1 0 2
5700 900 5100 900 
=T
49 150 2 0
4600 800
10.1
=P
1 0 7
4050 3200 4050 3400 4050 3300 4150 3400 4150 3200 
4050 3300 4050 3200 
=P
1 0 7
5550 3200 5550 3400 5550 3300 5450 3400 5450 3200 
5550 3300 5550 3200 
=P
1 0 2
4150 3300 4500 3300 
=P
1 0 2
5450 3300 5100 3300 
=T
49 150 2 0
4600 3200
10.2
=P
1 0 10
3700 3100 3500 3100 3600 3100 3500 3200 3700 3200 
3600 3100 3600 3400 3600 3100 3500 3100 3700 3100 
=P
1 0 10
3500 2850 3700 2850 3600 2850 3700 2750 3500 2750 
3600 2850 3600 2550 3600 2850 3700 2850 3500 2850 
=P
1 0 9
5800 2600 5900 2700 5900 2500 5800 2600 6400 2600 
6300 2700 6300 2500 6400 2600 5800 2600 
=P
1 0 9
5800 1900 5900 2000 5900 1800 5800 1900 6100 1900 
6000 2000 6000 1800 6100 1900 5800 1900 
=T
49 150 2 0
3100 2900
10.3
=T
49 150 2 0
5900 2800
10.4
=T
49 150 2 0
5900 2100
10.5
=T
2 150 2 0
4200 7300
Lambdas
=T
2 150 2 0
5400 7300
Lambdas
=T
2 150 2 0
6600 7300
Lambdas
=T
2 150 2 0
5400 6700
100x100
=T
2 150 2 0
6600 6700
100x100
=T
2 150 2 0
5400 6100
75x75
=T
2 150 2 0
6600 6100
75x75
=T
2 150 2 0
5400 5500
6
=T
2 150 2 0
6600 5500
6
=T
2 150 2 0
4200 4900
30
=T
2 150 2 0
5400 4900
30
=T
2 150 2 0
6600 4900
30
=T
2 150 2 0
5400 4300
15
=T
2 150 2 0
6600 4300
15
=T
2 195 2 0
4200 7500
SCMOS
=T
2 195 2 0
5400 7500
SUBM
=T
2 195 2 0
6600 7500
DEEP
=T
2 195 2 0
7800 7500
CMOSEDU
=T
2 150 2 0
7800 7300
Scale
=T
2 150 7 0
4200 3800
The sizes seen here are final sizes in microns.
=T
2 150 2 0
7800 6700
100x100
=T
2 150 2 0
7800 6100
75x75
=T
2 150 2 0
7800 5500
6
=T
2 150 2 0
7800 4900
30
=T
2 150 2 0
7800 4300
15
=H
RULE11
7.0.2.7
7.0.2.7
100

10/07/04
08:44:54
1 0 0 9800 7500
10 51 198 0
=B
56 3500 1700 4300 2500
=B
25 3800 2000 4000 2200
=B
56 4600 1700 5400 2500
=B
46 3300 1500 6050 2700
=B
49 5600 1900 7300 2300
=B
25 5700 2000 5900 2200
=B
25 4900 2000 5100 2200
=B
49 3700 1900 5200 2300
=B
42 5600 1400 6600 2800
=B
2 0 0 9800 7500
=T
2 150 2 0
3900 7000
Lambdas
=T
2 150 4 0
200 6400
11.1 MINIMUM WIDTH
=T
2 150 4 0
200 5800
11.2 MINIMUM SPACING
=T
2 150 6 0
200 4600
11.4 MINIMUM SPACING TO ACTIVE OR
=T
2 150 3 0
700 4400
WELL EDGE
=T
2 150 2 0
700 3800
CONTACT
=T
2 150 2 0
4200 6400
3
=T
2 150 2 0
4200 5800
3
=T
2 150 2 0
4200 5200
2
=T
2 150 2 0
4200 4600
2
=T
2 150 2 0
4200 4000
3
=P
1 0 10
3200 2700 3000 2700 3100 2700 3000 2800 3200 2800 
3100 2700 3100 3000 3100 2700 3000 2700 3200 2700 
=P
1 0 10
3000 2500 3200 2500 3100 2500 3200 2400 3000 2400 
3100 2500 3100 2200 3100 2500 3200 2500 3000 2500 
=P
1 0 10
4300 3000 4300 2800 4300 2900 4200 2800 4200 3000 
4300 2900 4000 2900 4300 2900 4300 2800 4300 3000 
=P
1 0 10
4600 2800 4600 3000 4600 2900 4700 3000 4700 2800 
4600 2900 4900 2900 4600 2900 4600 3000 4600 2800 
=P
1 0 10
5400 3000 5400 2800 5400 2900 5300 2800 5300 3000 
5400 2900 5100 2900 5400 2900 5400 2800 5400 3000 
=P
1 0 10
5700 2800 5700 3000 5700 2900 5800 3000 5800 2800 
5700 2900 6000 2900 5700 2900 5700 3000 5700 2800 
=P
1 0 10
5400 1400 5400 1200 5400 1300 5300 1200 5300 1400 
5400 1300 5100 1300 5400 1300 5400 1200 5400 1400 
=P
1 0 10
5600 1200 5600 1400 5600 1300 5700 1400 5700 1200 
5600 1300 5900 1300 5600 1300 5600 1400 5600 1200 
=P
1 0 10
3500 1400 3500 1200 3500 1300 3600 1400 3600 1200 
3500 1300 3800 1300 3500 1300 3500 1200 3500 1400 
=P
1 0 10
4300 1200 4300 1400 4300 1300 4200 1200 4200 1400 
4300 1300 4000 1300 4300 1300 4300 1400 4300 1200 
=T
49 150 2 0
5400 3000
11.5
=T
49 150 2 0
4300 3000
11.2
=T
49 150 2 0
2600 2500
11.3
=T
49 150 2 0
3800 1000
11.1
=T
49 150 2 0
5400 1000
11.4
=T
2 300 3 0
3700 200
11. POLY2
=T
2 150 5 0
200 4000
11.5 MINIMUM SPACING TO POLY1
=T
2 150 5 0
200 5200
11.3 MINIMUM POLY1 OVERLAP
=T
2 150 2 0
5100 7000
Lambdas
=T
2 150 2 0
6300 7000
Lambdas
=T
2 150 2 0
5400 6400
7
=T
2 150 2 0
6600 6400
7
=T
2 150 2 0
5400 5800
3
=T
2 150 2 0
6600 5800
3
=T
2 150 2 0
5400 4600
2
=T
2 150 2 0
6600 4600
2
=T
2 150 2 0
5400 4000
6
=T
2 150 2 0
6600 4000
6
=T
2 195 2 0
3900 7200
SCMOS
=T
2 195 2 0
5100 7200
SUBM
=T
2 195 2 0
6300 7200
DEEP
=T
2 150 2 0
5400 5200
5
=T
2 150 2 0
6600 5200
5
=T
2 195 2 0
7500 7200
CMOSEDU
=T
2 150 2 0
7500 7000
Scale
=T
2 150 2 0
7800 4600
1
=T
2 150 2 0
7800 4000
3
=T
2 150 2 0
7800 6400
3.5
=T
2 150 2 0
7800 5800
1.5
=T
2 150 2 0
7800 5200
2.5
=H
RULE12
7.0.2.7
7.0.2.7
100

10/07/04
08:44:54
1 0 0 10000 9500
8 63 259 0
=B
56 2600 2500 2800 3700
=B
25 3300 2200 3500 2400
=B
25 3700 2200 3900 2400
=B
25 5400 2000 5600 2200
=B
25 6100 3400 6300 3600
=B
25 5200 4400 5400 4600
=B
46 4500 3200 6500 3800
=B
2 0 0 10000 9500
=T
2 300 5 0
1300 200
12. ELECTRODE FOR TRANSISTOR
=P
1 0 12
2800 2400 2800 2200 2800 2300 2900 2400 2900 2200 
2800 2300 3100 2300 3000 2400 3000 2200 3100 2300 
2800 2300 2800 2400 
=P
56 600 4
3100 2300 3800 2300 3800 3100 5500 3100 
=T
49 150 2 0
2700 1900
12.2
=P
1 0 9
5000 1700 5000 1500 5000 1600 5100 1700 5100 1500 
5000 1600 5300 1600 5000 1600 5000 1700 
=P
1 0 10
5500 1200 5500 1400 5500 1300 5600 1200 5600 1400 
5500 1300 5800 1300 5500 1300 5500 1400 5500 1200 
=P
1 0 9
5300 1200 5300 1400 5300 1300 5200 1200 5200 1400 
5300 1300 5000 1300 5300 1300 5300 1200 
=T
49 150 2 0
3600 1400
12.4
=T
49 150 2 0
5200 1000
12.3
=P
1 0 10
4100 1700 4100 1500 4100 1600 4000 1700 4000 1500 
4100 1600 3800 1600 4100 1600 4100 1500 4100 1700 
=T
49 150 2 0
6100 2400
12.6
=P
1 0 15
5900 2200 6100 2200 6000 2200 5900 2300 6100 2300 
6000 2200 6000 2800 5900 2800 6100 2800 6000 2800 
5900 2700 6100 2700 6000 2800 6000 2200 5900 2200 
=P
1 0 10
3200 3200 3400 3200 3300 3200 3200 3100 3400 3100 
3300 3200 3300 2900 3300 3200 3400 3200 3200 3200 
=T
49 150 2 0
2500 4100
12.1
=T
49 150 2 0
2900 3200
12.5
=P
1 0 9
2600 3800 2600 4000 2600 3900 2500 3800 2500 4000 
2600 3900 2300 3900 2600 3900 2600 3800 
=P
1 0 10
2800 3800 2800 4000 2800 3900 2900 3800 2900 4000 
2800 3900 3100 3900 2800 3900 2800 4000 2800 3800 
=P
1 0 9
3200 3400 3400 3400 3300 3400 3200 3500 3400 3500 
3300 3400 3300 3700 3300 3400 3200 3400 
=T
49 150 2 0
5700 4100
12.6
=P
1 0 15
6100 3900 6100 4100 6100 4000 6000 3900 6000 4100 
6100 4000 5500 4000 5500 3900 5500 4100 5500 4000 
5600 3900 5600 4100 5500 4000 6100 4000 6100 3900 
=T
2 150 2 0
3800 8900
Lambdas
=T
2 150 3 0
700 5100
ACTIVE CONTACT
=T
2 150 5 0
200 5900
12.5 MINIMUM SPACING OR OVERLAP
=T
2 150 5 0
200 6500
12.4 MINIMUM SPACING TO ACTIVE
=T
2 150 2 0
700 5700
OF POLY1
=T
2 150 5 0
200 5300
12.6 MINIMUM SPACING TO POLY1 OR
=P
43 0 9
5000 4800 5600 4800 5600 4200 5300 4200 5300 2400 
5800 2400 5800 1800 5000 1800 5000 4800 
=T
2 150 2 0
4100 5300
3
=T
2 150 2 0
4100 5900
2
=T
2 150 2 0
4100 6500
1
=T
2 150 4 0
200 7700
12.2 MINIMUM SPACING
=T
2 150 4 0
700 6900
OVERLAP OF ACTIVE
=T
2 150 4 0
200 7100
12.3 MINIMUM POLY2 GATE
=T
2 150 4 0
200 8300
12.1 MINIMUM WIDTH
=T
2 150 2 0
4100 8300
2
=T
2 150 2 0
4100 7700
3
=T
2 150 2 0
4100 7100
2
=P
45 0 9
4800 1600 6000 1600 6000 2600 5500 2600 5500 4000 
5800 4000 5800 5000 4800 5000 4800 1600 
=T
2 150 2 0
5000 8900
Lambdas
=T
2 150 2 0
6200 8900
Lambdas
=T
2 195 2 0
3800 9100
SCMOS
=T
2 195 2 0
5000 9100
SUBM
=T
2 195 2 0
6200 9100
DEEP
=T
2 150 2 0
5300 7700
3
=T
2 150 2 0
5300 7100
2
=T
2 150 2 0
5300 6500
1
=T
2 150 2 0
5300 5900
2
=T
2 150 2 0
5300 5300
3
=T
2 150 2 0
5300 8300
2
=T
2 150 2 0
6500 8300
2
=T
2 150 2 0
6500 7700
3
=T
2 150 2 0
6500 7100
2
=T
2 150 2 0
6500 6500
1
=T
2 150 2 0
6500 5900
2
=T
2 150 2 0
6500 5300
3
=T
2 195 2 0
7400 9100
CMOSEDU
=T
2 150 2 0
7400 8900
Scale
=T
2 150 2 0
7700 8300
1
=T
2 150 2 0
7700 7100
1
=T
2 150 2 0
7700 5900
1
=T
2 150 2 0
7700 7700
1.5
=T
2 150 2 0
7700 6500
0.5
=T
2 150 2 0
7700 5300
1.5
=H
RULE13
7.0.2.7
7.0.2.7
100

10/07/04
08:44:54
1 0 0 10300 8500
7 55 223 0
=B
46 3800 2600 5000 3800
=B
25 4300 3100 4500 3300
=B
25 4200 2300 4400 2500
=B
25 4200 1900 4400 2100
=B
43 3600 1700 3900 2300
=B
46 4700 1700 4900 2300
=B
2 0 0 10300 8500
=T
2 300 6 0
800 200
13. ELECTRODE CONTACT, ANALOG OPTION
=T
2 150 2 0
4200 7900
Lambdas
=T
2 150 4 0
200 7300
13.1 EXACT CONTACT SIZE
=T
2 150 5 0
200 6700
13.2 MINIMUM CONTACT SPACING
=T
2 150 5 0
200 6100
13.3 MINIMUM ELECTRODE OVERLAP
=T
2 150 3 0
700 5900
(on capacitor)
=T
2 150 5 0
200 5500
13.4 MINIMUM ELECTRODE OVERLAP
=T
2 150 4 0
700 5300
(not on capacitor)
=T
2 150 2 0
700 4700
ACTIVE
=T
2 150 2 0
4400 7300
2x2
=T
2 150 2 0
4400 6700
2
=T
2 150 2 0
4400 6100
3
=T
2 150 2 0
4400 5500
2
=T
2 150 2 0
4400 4900
3
=P
56 0 7
4800 3600 4800 2800 4600 2800 4600 1700 4000 1700 
4000 3600 4800 3600 
=P
49 0 7
4600 3900 4600 3000 4500 3000 4500 1600 4100 1600 
4100 3900 4600 3900 
=P
1 0 9
3700 3600 3500 3600 3600 3600 3500 3700 3700 3700 
3600 3600 3600 3900 3600 3600 3700 3600 
=P
1 0 9
3700 3300 3500 3300 3600 3300 3500 3200 3700 3200 
3600 3300 3600 3000 3600 3300 3700 3300 
=P
1 0 9
4000 4300 4000 4100 4000 4200 3900 4100 3900 4300 
4000 4200 3700 4200 4000 4200 4000 4300 
=P
1 0 9
4200 4300 4200 4100 4200 4200 4300 4100 4300 4300 
4200 4200 4500 4200 4200 4200 4200 4300 
=P
1 0 9
5400 3300 5200 3300 5300 3300 5200 3400 5400 3400 
5300 3300 5300 3600 5300 3300 5400 3300 
=P
1 0 9
5400 3100 5200 3100 5300 3100 5200 3000 5400 3000 
5300 3100 5300 2800 5300 3100 5400 3100 
=P
1 0 15
3900 1500 3900 1300 3900 1400 4000 1500 4000 1300 
3900 1400 4200 1400 4200 1500 4200 1300 4200 1400 
4100 1500 4100 1300 4200 1400 3900 1400 3900 1500 
=P
1 0 15
4400 1500 4400 1300 4400 1400 4500 1500 4500 1300 
4400 1400 4700 1400 4700 1500 4700 1300 4700 1400 
4600 1500 4600 1300 4700 1400 4400 1400 4400 1500 
=P
1 0 9
5200 2100 5400 2100 5300 2100 5400 2000 5200 2000 
5300 2100 5300 1800 5300 2100 5200 2100 
=P
1 0 9
5200 2300 5400 2300 5300 2300 5400 2400 5200 2400 
5300 2300 5300 2600 5300 2300 5200 2300 
=T
49 150 2 0
4000 4400
13.4
=T
49 150 2 0
3200 3300
13.3
=T
49 150 2 0
5400 3100
13.1
=T
49 150 2 0
5400 2100
13.2
=T
49 150 2 0
3900 1000
13.5
=T
49 150 2 0
4500 1000
13.5
=T
2 150 5 0
200 4900
13.5 MINIMUM SPACING TO POLY1 OR
=T
2 150 2 0
5400 7900
Lambdas
=T
2 150 2 0
6600 7900
Lambdas
=T
2 150 2 0
6800 7300
2x2
=T
2 150 2 0
5600 7300
2x2
=T
2 150 2 0
5600 6700
3
=T
2 150 2 0
6800 6700
4
=T
2 150 2 0
5600 6100
3
=T
2 150 2 0
6800 6100
3
=T
2 150 2 0
5600 5500
2
=T
2 150 2 0
6800 5500
2
=T
2 150 2 0
5600 4900
3
=T
2 150 2 0
6800 4900
3
=T
2 195 2 0
4200 8100
SCMOS
=T
2 195 2 0
5400 8100
SUBM
=T
2 195 2 0
6600 8100
DEEP
=T
2 150 2 0
8000 7300
1x1
=T
2 150 2 0
8000 6700
2
=T
2 150 2 0
8000 5500
1
=T
2 195 2 0
7800 8100
CMOSEDU
=T
2 150 2 0
7800 7900
Scale
=T
2 150 2 0
8000 6100
1.5
=T
2 150 2 0
8000 4900
1.5
=H
RULE14
7.0.2.7
7.0.2.7
100

10/07/04
08:44:54
1 0 0 9300 6300
8 45 175 0
=B
62 3000 1800 5100 2400
=B
61 3200 2000 3400 2200
=B
61 3700 2000 3900 2200
=B
61 4200 2000 4400 2200
=B
50 4600 2000 4800 2200
=B
50 4600 1500 4800 1700
=B
50 4600 1000 4800 1200
=B
2 0 0 9300 6300
=T
2 300 2 0
3000 100
14. VIA2
=T
2 150 2 0
3700 5700
Lambdas
=T
2 150 3 0
200 5100
14.1 EXACT SIZE
=T
2 150 4 0
200 4500
14.2 MINIMUM SPACING
=T
2 150 5 0
200 3900
14.3 MINIMUM OVERLAP BY METAL2
=T
2 150 5 0
200 3300
14.4 MINIMUM SPACING TO VIA1
=T
2 150 2 0
3800 5100
2x2
=T
2 150 2 0
3800 4500
3
=T
2 150 2 0
3800 3900
1
=T
2 150 2 0
3800 3300
2
=P
51 400 3
3100 2100 4700 2100 4700 900 
=P
1 0 10
3200 2500 3200 2700 3200 2600 3100 2700 3100 2500 
3200 2600 2900 2600 3200 2600 3200 2700 3200 2500 
=P
1 0 9
3400 2500 3400 2700 3400 2600 3500 2700 3500 2500 
3400 2600 3700 2600 3400 2600 3400 2500 
=P
1 0 10
2900 2000 2700 2000 2800 2000 2700 1900 2900 1900 
2800 2000 2800 1700 2800 2000 2700 2000 2900 2000 
=P
1 0 9
2900 2200 2700 2200 2800 2200 2700 2300 2900 2300 
2800 2200 2800 2500 2800 2200 2900 2200 
=P
1 0 10
4400 2500 4400 2700 4400 2600 4300 2700 4300 2500 
4400 2600 4100 2600 4400 2600 4400 2700 4400 2500 
=P
1 0 9
4600 2500 4600 2700 4600 2600 4700 2700 4700 2500 
4600 2600 4900 2600 4600 2600 4600 2500 
=P
1 0 10
5400 2200 5200 2200 5300 2200 5200 2100 5400 2100 
5300 2200 5300 1900 5300 2200 5200 2200 5400 2200 
=P
1 0 9
5400 2300 5200 2300 5300 2300 5200 2400 5400 2400 
5300 2300 5300 2600 5300 2300 5400 2300 
=P
1 0 10
3400 1500 3400 1700 3400 1600 3300 1700 3300 1500 
3400 1600 3100 1600 3400 1600 3400 1700 3400 1500 
=P
1 0 9
3700 1500 3700 1700 3700 1600 3800 1700 3800 1500 
3700 1600 4000 1600 3700 1600 3700 1500 
=T
49 150 2 0
3200 2700
14.1
=T
49 150 2 0
2300 2000
14.1
=T
49 150 2 0
4400 2700
14.4
=T
49 150 2 0
5400 2200
14.3
=T
49 150 2 0
3400 1300
14.2
=T
2 195 2 0
3700 5900
SCMOS
=T
2 195 2 0
4900 5900
SUBM
=T
2 195 2 0
6100 5900
DEEP
=T
2 150 2 0
4900 5700
Lambdas
=T
2 150 2 0
6100 5700
Lambdas
=T
2 150 2 0
5000 5100
2x2
=T
2 150 2 0
6200 5100
3x3
=T
2 150 2 0
5000 4500
3
=T
2 150 2 0
6200 4500
3
=T
2 150 2 0
5000 3900
1
=T
2 150 2 0
6200 3900
1
=T
2 150 2 0
5000 3300
2
=T
2 150 2 0
6200 3300
2
=T
2 195 2 0
7300 5900
CMOSEDU
=T
2 150 2 0
7300 5700
Scale
=T
2 150 2 0
7400 3300
1
=T
2 150 2 0
7400 5100
1.5x1.5
=T
2 150 2 0
7400 4500
1.5
=T
2 150 2 0
7400 3900
0.5
=H
RULE15
7.0.2.7
7.0.2.7
100

10/07/04
08:44:54
1 0 0 10000 6100
4 31 113 0
=B
62 2400 2700 6000 3300
=B
62 2400 1700 6000 2300
=B
61 5600 1900 5800 2100
=B
2 0 0 10000 6100
=T
2 300 3 0
2900 200
15. METAL3
=T
2 150 2 0
4400 5500
Lambdas
=T
2 150 4 0
200 5000
15.1 MINIMUM WIDTH
=T
2 150 5 0
200 4400
15.2 MINIMUM SPACING TO METAL3
=T
2 150 2 0
4500 5000
6
=T
2 150 2 0
4500 4400
4
=T
2 150 2 0
4500 3800
2
=P
1 0 16
6100 3300 6300 3300 6200 3300 6100 3200 6300 3200 
6200 3300 6200 2700 6100 2700 6300 2700 6200 2700 
6100 2800 6300 2800 6200 2700 6200 3300 6300 3300 
6100 3300 
=P
1 0 15
2300 2700 2100 2700 2200 2700 2300 2600 2100 2600 
2200 2700 2200 2300 2300 2300 2100 2300 2200 2300 
2100 2400 2300 2400 2200 2300 2200 2700 2300 2700 
=P
1 0 9
6100 1900 6300 1900 6200 1900 6100 2000 6300 2000 
6200 1900 6200 2200 6200 1900 6100 1900 
=P
1 0 10
6100 1700 6300 1700 6200 1700 6100 1600 6300 1600 
6200 1700 6200 1400 6200 1700 6300 1700 6100 1700 
=T
49 150 2 0
6400 2900
15.1
=T
49 150 2 0
1700 2400
15.2
=T
49 150 2 0
6400 1700
15.3
=T
2 150 5 0
200 3800
15.3 MINIMUM OVERLAP OF VIA2
=T
2 195 2 0
4400 5700
SCMOS
=T
2 195 2 0
5600 5700
SUBM
=T
2 195 2 0
6800 5700
DEEP
=T
2 150 2 0
5600 5500
Lambdas
=T
2 150 2 0
6800 5500
Lambdas
=T
2 150 2 0
5700 5000
5
=T
2 150 2 0
6900 5000
5
=T
2 150 2 0
5700 4400
3
=T
2 150 2 0
6900 4400
4
=T
2 150 2 0
5700 3800
2
=T
2 150 2 0
6900 3800
2
=T
2 195 2 0
8000 5700
CMOSEDU
=T
2 150 2 0
8000 5500
Scale
=T
2 150 2 0
8100 4400
2
=T
2 150 2 0
8100 3800
1
=T
2 150 2 0
8100 5000
2.5
=H
RULE16
7.0.2.7
7.0.2.7
100

10/07/04
08:44:54
1 0 0 11300 10200
12 102 404 0
=B
58 3400 2200 6200 3600
=B
43 3800 2600 4400 3200
=B
43 2400 2600 3000 3200
=B
45 2200 2400 3200 3400
=B
42 2100 1600 6800 4200
=B
45 3600 2400 4600 3400
=B
43 5200 2600 5800 3200
=B
44 5000 2400 6000 3400
=B
25 2600 2800 2800 3000
=B
25 5400 2800 5600 3000
=B
25 4000 2800 4200 3000
=B
2 0 0 11300 10200
=P
1 0 15
3000 2200 3000 2000 3000 2100 3100 2200 3100 2000 
3000 2100 3400 2100 3400 2200 3400 2000 3400 2100 
3300 2200 3300 2000 3400 2100 3000 2100 3000 2200 
=P
1 0 9
2200 1500 2200 1300 2200 1400 2100 1500 2100 1300 
2200 1400 1900 1400 2200 1400 2200 1500 
=P
1 0 9
2400 1500 2400 1300 2400 1400 2500 1500 2500 1300 
2400 1400 2700 1400 2400 1400 2400 1500 
=T
49 150 2 0
3000 1800
16.8
=T
49 150 2 0
2100 1100
16.11
=T
2 300 5 0
1500 200
16. NPN BIPOLAR TRANSISTOR
=P
1 0 9
4000 2200 4000 2000 4000 2100 3900 2200 3900 2000 
4000 2100 3700 2100 4000 2100 4000 2200 
=P
1 0 9
4200 2200 4200 2000 4200 2100 4300 2200 4300 2000 
4200 2100 4500 2100 4200 2100 4200 2200 
=P
1 0 9
5000 2200 5000 2000 5000 2100 4900 2200 4900 2000 
5000 2100 4700 2100 5000 2100 5000 2200 
=P
1 0 9
5200 2200 5200 2000 5200 2100 5300 2200 5300 2000 
5200 2100 5500 2100 5200 2100 5200 2200 
=T
49 150 2 0
4000 1800
16.1
=T
49 150 2 0
4900 1800
16.6
=P
1 0 15
6200 1500 6200 1300 6200 1400 6300 1500 6300 1300 
6200 1400 6800 1400 6800 1500 6800 1300 6800 1400 
6700 1500 6700 1300 6800 1400 6200 1400 6200 1500 
=T
49 150 2 0
6300 1100
16.7
=T
2 150 6 0
200 8800
16.2 MINIMUM SELECT OVERLAP OF EMITTER
=P
1 0 9
2800 3800 2800 3600 2800 3700 2700 3800 2700 3600 
2800 3700 2500 3700 2800 3700 2800 3800 
=P
1 0 9
3000 3800 3000 3600 3000 3700 3100 3800 3100 3600 
3000 3700 3300 3700 3000 3700 3000 3800 
=P
1 0 9
2100 4500 2100 4300 2100 4400 2000 4500 2000 4300 
2100 4400 1800 4400 2100 4400 2100 4500 
=P
1 0 9
2400 4500 2400 4300 2400 4400 2500 4500 2500 4300 
2400 4400 2700 4400 2400 4400 2400 4500 
=P
1 0 16
3600 3600 3600 3800 3600 3700 3700 3800 3700 3600 
3600 3700 4000 3700 4000 3800 4000 3600 4000 3700 
3900 3800 3900 3600 4000 3700 3600 3700 3600 3800 
3600 3600 
=P
1 0 9
3400 4500 3400 4300 3400 4400 3300 4500 3300 4300 
3400 4400 3100 4400 3400 4400 3400 4500 
=P
1 0 9
3600 4500 3600 4300 3600 4400 3700 4500 3700 4300 
3600 4400 3900 4400 3600 4400 3600 4500 
=T
49 150 2 0
2000 4600
16.10
=T
49 150 2 0
3300 4600
16.3
=T
49 150 2 0
2700 3800
16.9
=T
49 150 2 0
3600 3800
16.2
=T
2 150 3 0
700 5000
COLLECTOR ACTIVE
=P
1 0 16
4600 3600 4600 3800 4600 3700 4700 3800 4700 3600 
4600 3700 5000 3700 5000 3800 5000 3600 5000 3700 
4900 3800 4900 3600 5000 3700 4600 3700 4600 3800 
4600 3600 
=T
49 150 2 0
4600 3800
16.4
=T
49 150 2 0
5900 3800
16.5
=P
1 0 9
6000 3800 6000 3600 6000 3700 5900 3800 5900 3600 
6000 3700 5700 3700 6000 3700 6000 3800 
=P
1 0 9
6200 3800 6200 3600 6200 3700 6300 3800 6300 3600 
6200 3700 6500 3700 6200 3700 6200 3800 
=T
2 150 2 0
5400 5600
3
=T
2 150 2 0
700 5800
CONTACT
=T
2 150 2 0
700 7400
SELECT
=T
2 150 6 0
200 7200
16.6 MINIMUM SELECT OVERLAP OF BASE
=T
2 150 2 0
700 7000
CONTACT
=T
2 150 6 0
200 6800
16.7 MINIMUM NWELL OVERLAP OF PBASE
=T
2 150 6 0
200 6400
16.8 MINIMUM SPACING BETWEEN PBASE AND
=T
2 150 3 0
700 6200
COLLECTOR ACTIVE
=T
2 150 6 0
200 5600
16.10 MINIMUM NWELL OVERLAP OF COLLECTOR
=T
2 150 6 0
200 6000
16.9 MINIMUM ACTIVE OVERLAP OF COLLECTOR
=T
2 150 2 0
800 5400
ACTIVE
=T
2 150 5 0
200 5200
16.11 MINIMUM SELECT OVERLAP OF
=T
2 150 2 0
5400 7200
2
=T
2 150 2 0
5400 6400
4
=T
2 150 2 0
5400 6000
2
=T
2 150 2 0
5400 5200
2
=T
2 150 2 0
700 8600
CONTACT
=T
2 150 2 0
700 8200
SELECT
=T
2 150 6 0
200 8000
16.4 MINIMUM SPACING BETWEEN EMITTER
=T
2 150 4 0
700 7800
SELECT AND BASE SELECT
=T
2 150 6 0
200 7600
16.5 MINIMUM PBASE OVERLAP OF BASE
=T
2 150 4 0
200 9200
16.1 ALL ACTIVE CONTACT
=T
2 150 6 0
200 8400
16.3 MINIMUM PBASE OVERLAP OF EMITTER
=T
2 150 2 0
5400 9200
2x2
=T
2 150 2 0
5400 8400
2
=T
2 150 2 0
5400 8000
4
=T
2 150 2 0
5400 7600
2
=T
2 150 2 0
5200 9600
Lambdas
=T
2 150 2 0
6400 9600
Lambdas
=T
2 150 2 0
7600 9600
Lambdas
=T
2 195 2 0
5200 9800
SCMOS
=T
2 195 2 0
6400 9800
SUBM
=T
2 195 2 0
7600 9800
DEEP
=T
2 150 2 0
6600 9200
2x2
=T
2 150 2 0
7800 9200
2x2
=T
2 150 2 0
6600 8400
2
=T
2 150 2 0
7800 8400
2
=T
2 150 2 0
6600 8000
4
=T
2 150 2 0
7800 8000
4
=T
2 150 2 0
6600 7600
2
=T
2 150 2 0
7800 7600
2
=T
2 150 2 0
6600 7200
2
=T
2 150 2 0
7800 7200
2
=T
2 150 2 0
6600 6800
6
=T
2 150 2 0
7800 6800
6
=T
2 150 2 0
6600 6400
4
=T
2 150 2 0
7800 6400
4
=T
2 150 2 0
6600 6000
2
=T
2 150 2 0
7800 6000
2
=T
2 150 2 0
6600 5600
3
=T
2 150 2 0
7800 5600
3
=T
2 150 2 0
6600 5200
2
=T
2 150 2 0
7800 5200
2
=T
2 150 2 0
5400 8800
3
=T
2 150 2 0
6600 8800
3
=T
2 150 2 0
7800 8800
3
=T
2 195 2 0
8800 9800
CMOSEDU
=T
2 150 2 0
8800 9600
Scale
=T
2 150 2 0
9000 9200
1x1
=T
2 150 2 0
9000 8400
1
=T
2 150 2 0
9000 8000
2
=T
2 150 2 0
9000 7600
1
=T
2 150 2 0
9000 7200
1
=T
2 150 2 0
9000 6800
3
=T
2 150 2 0
9000 6400
2
=T
2 150 2 0
9000 6000
1
=T
2 150 2 0
9000 5200
1
=T
2 150 2 0
9000 8800
1.5
=T
2 150 2 0
9000 5600
1.5
=T
2 150 2 0
5400 6800
6
=H
RULE17
7.0.2.7
7.0.2.7
100

10/07/04
08:44:54
1 0 0 10100 9600
7 42 169 0
=B
43 2500 3400 3200 3700
=B
59 3700 3000 4700 4000
=B
43 4000 3400 4300 3700
=B
59 5600 3000 6600 4000
=B
42 3700 5100 4700 6100
=B
41 3700 700 4700 1700
=B
2 0 0 10100 9600
=T
2 300 4 0
2300 200
17. CAPACITOR WELL
=T
2 150 2 0
4300 9000
Lambdas
=T
2 150 4 0
200 8400
17.1 MINIMUM WIDTH
=T
2 150 4 0
200 7800
17.2 MINIMUM SPACING
=T
2 150 5 0
200 7200
17.3 MINIMUM SPACING TO EXTERNAL
=T
2 150 2 0
700 7000
ACTIVE
=T
2 150 5 0
200 6600
17.4 MINIMUM OVERLAP OF ACTIVE
=T
2 150 2 0
4500 8400
10
=T
2 150 2 0
4500 7800
9
=T
2 150 2 0
4500 7200
5
=P
1 0 15
3600 3000 3400 3000 3500 3000 3400 2900 3600 2900 
3500 3000 3500 1700 3400 1700 3600 1700 3500 1700 
3400 1800 3600 1800 3500 1700 3500 3000 3600 3000 
=P
1 0 15
3600 5100 3400 5100 3500 5100 3400 5000 3600 5000 
3500 5100 3500 4000 3400 4000 3600 4000 3500 4000 
3400 4100 3600 4100 3500 4000 3500 5100 3600 5100 
=P
1 0 15
4700 2900 4700 2700 4700 2800 4800 2700 4800 2900 
4700 2800 5600 2800 5600 2700 5600 2900 5600 2800 
5500 2700 5500 2900 5600 2800 4700 2800 4700 2900 
=P
1 0 16
3700 4100 3700 4300 3700 4200 3800 4300 3800 4100 
3700 4200 4700 4200 4700 4100 4700 4300 4700 4200 
4600 4300 4600 4100 4700 4200 3700 4200 3700 4300 
3700 4100 
=P
1 0 15
3700 2900 3700 2700 3700 2800 3800 2900 3800 2700 
3700 2800 4000 2800 4000 2900 4000 2700 4000 2800 
3900 2900 3900 2700 4000 2800 3700 2800 3700 2900 
=P
1 0 9
3200 3600 3300 3700 3300 3500 3200 3600 3700 3600 
3600 3700 3600 3500 3700 3600 3200 3600 
=T
49 150 2 0
3100 4400
17.2
=T
49 150 2 0
3100 2500
17.2
=T
49 150 2 0
5000 2500
17.2
=T
49 150 2 0
3700 2500
17.4
=T
49 150 2 0
4000 4300
17.1
=T
49 150 2 0
3300 3300
17.3
=T
2 150 2 0
5500 9000
Lambdas
=T
2 150 2 0
6700 9000
Lambdas
=T
2 195 2 0
4300 9200
SCMOS
=T
2 195 2 0
5500 9200
SUBM
=T
2 195 2 0
6700 9200
DEEP
=T
2 150 2 0
5700 8400
12
=T
2 150 2 0
6900 8400
12
=T
2 150 2 0
5700 7800
18
=T
2 150 2 0
6900 7800
18
=T
2 150 2 0
5700 7200
6
=T
2 150 2 0
5700 6600
6
=T
2 195 2 0
7900 9200
CMOSEDU
=T
2 150 2 0
7900 9000
Scale
=T
2 150 2 0
8100 8400
6
=T
2 150 2 0
8100 7800
9
=T
2 150 2 0
6900 7200
6
=T
2 150 2 0
6900 6600
6
=T
2 150 2 0
8100 6600
3
=T
2 150 2 0
8100 7200
3
=T
2 150 2 0
4500 6600
5
=H
RULE18
7.0.2.7
7.0.2.7
100

10/07/04
08:44:54
1 0 0 11300 8200
9 54 164 0
=B
43 4100 2100 6800 4800
=B
46 3900 900 6200 3600
=B
25 5000 4400 5200 4600
=B
25 5600 4400 5800 4600
=B
25 4300 1100 4500 1300
=B
25 4800 1100 5000 1300
=B
25 5300 1100 5500 1300
=B
59 3500 1500 7200 5300
=B
2 0 0 11300 8200
=T
2 150 2 0
5200 7600
Lambdas
=T
2 150 4 0
200 7200
18.1 MINIMUM WIDTH
=T
2 150 6 0
200 6800
18.2 MINIMUM POLY EXTENSION OF ACTIVE
=T
2 150 6 0
200 6400
18.3 MINIMUM ACTIVE OVERLAP OF POLY
=T
2 150 6 0
200 6000
18.4 MINIMUM POLY CONTACT TO ACTIVE
=T
2 150 6 0
200 5600
18.5 MINIMUM ACTIVE CONTACT TO POLY
=T
2 150 2 0
5400 7200
3
=T
2 150 2 0
5400 6400
3
=T
2 150 2 0
5400 6000
2
=P
1 0 4
5100 4400 5000 4300 5200 4300 5100 4400 
=P
1 0 4
5100 3600 5000 3700 5200 3700 5100 3600 
=P
1 0 2
5100 3700 5100 4300 
=P
1 0 6
3800 3800 3800 3900 3900 3800 3800 3700 3800 3800 
3600 3800 
=P
1 0 6
4200 3800 4200 3900 4100 3800 4200 3700 4200 3800 
4400 3800 
=P
1 0 10
5900 4700 5800 4700 5900 4800 6000 4700 5900 4700 
5900 3700 6000 3700 5900 3600 5800 3700 5900 3700 
=P
1 0 10
6300 3500 6200 3500 6300 3600 6400 3500 6300 3500 
6300 2200 6200 2200 6300 2100 6400 2200 6300 2200 
=P
1 0 10
4400 1400 4300 1400 4400 1300 4500 1400 4400 1400 
4400 2000 4300 2000 4400 2100 4500 2000 4400 2000 
=P
1 0 2
4100 3700 4100 3900 
=P
1 0 2
3900 3700 3900 3900 
=P
1 0 2
6200 3600 6400 3600 
=P
1 0 2
6200 2100 6400 2100 
=T
2 300 4 0
3200 200
18. LINEAR CAPACITOR
=T
49 150 2 0
3900 3900
18.2
=T
49 150 2 0
5200 4000
18.5
=T
49 150 2 0
6000 4000
18.3
=T
49 150 2 0
6400 2400
18.1
=T
49 150 2 0
4500 1600
18.4
=T
49 150 2 0
6500 1700
Cap_Well
=T
49 150 2 0
6200 4600
Active
=T
49 150 2 0
5700 1100
Poly
=T
2 150 2 0
6400 7600
Lambdas
=T
2 150 2 0
7600 7600
Lambdas
=T
2 195 2 0
5200 7800
SCMOS
=T
2 195 2 0
6400 7800
SUBM
=T
2 195 2 0
7600 7800
DEEP
=T
2 150 2 0
6600 7200
3
=T
2 150 2 0
7800 7200
3
=T
2 150 2 0
6600 6400
3
=T
2 150 2 0
7800 6400
3
=T
2 150 2 0
6600 6000
2
=T
2 150 2 0
7800 6000
2
=T
2 195 2 0
8800 7800
CMOSEDU
=T
2 150 2 0
8800 7600
Scale
=T
2 150 2 0
9000 6000
1
=T
2 150 2 0
9000 7200
1.5
=T
2 150 2 0
9000 6400
1.5
=T
2 150 2 0
5400 6800
2
=T
2 150 2 0
6600 6800
2
=T
2 150 2 0
7800 6800
2
=T
2 150 2 0
9000 6800
1
=T
2 150 2 0
5400 5600
6
=T
2 150 2 0
6600 5600
6
=T
2 150 2 0
7800 5600
6
=T
2 150 2 0
9000 5600
3
=H
RULE2
7.0.2.7
7.0.2.7
100

10/07/04
08:44:54
1 0 0 10300 7200
11 97 263 0
=B
44 3000 1700 4300 2400
=B
45 4300 1700 5000 2600
=B
43 3200 1900 3500 2200
=B
43 3800 1900 4100 2200
=B
43 3200 3200 3500 3500
=B
45 3000 3000 4300 3700
=B
43 4500 1900 4800 2400
=B
43 3800 3200 4100 3500
=B
44 4300 2800 5000 3700
=B
43 4500 3000 4800 3500
=B
2 0 0 10300 7200
=T
2 300 3 0
3800 200
2. ACTIVE
=P
1 0 2
2800 1800 2800 1600 
=P
1 0 4
3500 1500 3600 1600 3600 1400 3500 1500 
=P
1 0 4
3800 1500 3700 1600 3700 1400 3800 1500 
=P
1 0 2
3800 1600 3800 1400 
=P
1 0 2
3500 1600 3500 1400 
=P
1 0 2
3600 1500 3700 1500 
=P
1 0 4
4100 1500 4200 1600 4200 1400 4100 1500 
=P
1 0 4
4500 1500 4400 1600 4400 1400 4500 1500 
=P
1 0 2
4200 1500 4400 1500 
=P
1 0 2
4500 1600 4500 1400 
=P
1 0 2
4100 1600 4100 1400 
=T
2 150 2 0
3500 1100
2.2
=T
2 150 2 0
4200 1100
2.5
=P
1 0 7
3900 2700 3800 2800 4000 2800 3900 2700 3800 2600 
4000 2600 3900 2700 
=P
1 0 2
3900 2800 3900 3100 
=P
1 0 4
2800 3500 2700 3600 2900 3600 2800 3500 
=P
1 0 2
2900 3500 2700 3500 
=P
1 0 2
2900 3200 2700 3200 
=P
1 0 4
2800 3200 2700 3100 2900 3100 2800 3200 
=P
1 0 2
2800 3100 2800 2900 
=P
1 0 4
2800 2200 2700 2300 2900 2300 2800 2200 
=P
1 0 2
2800 2300 2800 2500 
=P
1 0 2
2900 2200 2700 2200 
=P
1 0 2
2900 1900 2700 1900 
=P
1 0 4
2800 1900 2700 1800 2900 1800 2800 1900 
=T
2 150 2 0
2400 3300
2.1
=T
2 150 2 0
2400 2000
2.1
=P
1 0 4
3900 2200 3800 2300 4000 2300 3900 2200 
=P
1 0 2
3900 2300 3900 2600 
=P
1 0 4
5200 3000 5100 2900 5300 2900 5200 3000 
=P
1 0 2
5100 3000 5300 3000 
=P
1 0 4
5200 2400 5100 2500 5300 2500 5200 2400 
=P
1 0 2
5100 2400 5300 2400 
=P
1 0 4
5200 2700 5100 2600 5300 2600 5200 2700 
=P
1 0 2
5200 2600 5200 2500 
=P
1 0 4
5200 2700 5100 2800 5300 2800 5200 2700 
=P
1 0 2
5200 2800 5200 2900 
=P
1 0 4
3900 3200 3800 3100 4000 3100 3900 3200 
=T
2 150 2 0
3500 2500
2.3
=T
2 150 2 0
3500 2800
2.3
=T
2 150 2 0
5400 2800
2.4
=T
2 150 2 0
5400 2400
2.4
=P
1 0 2
700 2700 8400 2700 
=P
1 0 2
3800 4000 3800 3800 
=T
2 150 5 0
200 4700
2.5 MINIMUM SPACING BETWEEN
=P
1 0 2
2800 3600 2800 3800 
=T
2 150 5 0
600 4500
ACTIVE OF DIFFERENT IMPLANT
=T
2 150 4 0
600 5000
ACTIVE TO WELL EDGE
=P
1 0 2
4200 3900 4400 3900 
=P
1 0 2
4500 4000 4500 3800 
=P
1 0 2
4100 4000 4100 3800 
=P
1 0 2
3500 4000 3500 3800 
=T
2 150 2 0
3500 4100
2.2
=T
2 150 2 0
4200 4100
2.5
=P
1 0 2
3600 3900 3700 3900 
=P
1 0 4
4100 3900 4200 4000 4200 3800 4100 3900 
=P
1 0 4
4500 3900 4400 4000 4400 3800 4500 3900 
=P
1 0 4
3500 3900 3600 4000 3600 3800 3500 3900 
=P
1 0 4
3800 3900 3700 4000 3700 3800 3800 3900 
=T
2 150 4 0
200 6000
2.2 MINIMUM SPACING
=T
2 150 5 0
200 5200
2.4 SUBSTRATE/WELL CONTACT
=T
2 150 4 0
200 6300
2.1 MINIMUM WIDTH
=T
2 150 3 0
600 5500
WELL EDGE
=T
2 150 5 0
200 5700
2.3 SOURCE/DRAIN ACTIVE TO
=T
2 150 2 0
4100 6700
Lambdas
=T
2 150 2 0
4400 6000
3
=T
2 150 2 0
4400 5700
5
=T
2 150 2 0
4400 5200
3
=T
2 150 2 0
4400 6300
3
=T
2 150 2 0
5600 6300
3
=T
2 150 2 0
6800 6300
3
=T
2 150 2 0
5400 6700
Lambdas
=T
2 150 2 0
6600 6700
Lambdas
=T
2 195 2 0
4100 6900
SCMOS
=T
2 195 2 0
5400 6900
SUBM
=T
2 195 2 0
6600 6900
DEEP
=T
2 150 2 0
5600 6000
3
=T
2 150 2 0
6800 6000
3
=T
2 150 2 0
5600 5200
3
=T
2 150 2 0
6800 5200
3
=T
2 195 2 0
7800 6900
CMOSEDU
=T
2 150 2 0
7800 6700
Scale
=T
2 150 2 0
8000 6300
1.5
=T
2 150 2 0
8000 6000
1.5
=T
2 150 2 0
8000 5200
1.5
=T
2 150 5 0
6300 2800
P- Region (well or substrate)
=T
2 150 5 0
6300 2400
N- Region (well or substrate)
=T
2 150 3 0
1000 2800
P- Region
=T
2 150 3 0
1000 2400
N- Region
=T
2 150 2 0
5600 5700
6
=T
2 150 2 0
6800 5700
6
=T
2 150 2 0
8000 5700
3
=T
2 150 2 0
4400 4700
4
=T
2 150 2 0
5600 4700
4
=T
2 150 2 0
6800 4700
4
=T
2 150 2 0
8000 4700
2
=H
RULE20
7.0.2.7
7.0.2.7
100

10/07/04
08:44:55
1 0 0 11300 10500
11 97 302 0
=B
46 3000 900 3800 5300
=B
46 5000 900 5800 5300
=B
46 6700 5000 7800 5400
=B
29 2700 1500 6100 4500
=B
29 7000 1500 7600 4600
=B
43 8300 2400 9100 3900
=B
25 3300 4900 3500 5100
=B
25 5300 4900 5500 5100
=B
25 3300 1100 3500 1300
=B
25 5300 1100 5500 1300
=B
2 0 0 11300 10500
=T
2 150 2 0
5400 5900
2
=T
2 150 2 0
5400 8500
2
=T
2 150 2 0
5400 7700
2
=T
2 150 2 0
5200 9900
Lambdas
=T
2 150 2 0
5400 8900
4
=T
2 150 4 0
200 9300
20.1 MINIMUM SB WIDTH
=T
2 150 4 0
200 8900
20.2 MINIMUM SB SPACING
=T
2 150 6 0
200 8500
20.3 MINIMUM SPACING, SB TO CONTACT
=T
2 150 5 0
700 8300
(NO CONTACTS ALLOWED INSIDE SB)
=T
2 150 7 0
200 8100
20.4 MINIMUM SPACING, SB TO EXTERNAL ACTIVE
=T
2 150 7 0
200 7700
20.5 MINIMUM SPACING, SB TO EXTERNAL POLY
=T
2 150 7 0
200 7300
20.6 RESISTER IS POLY INSIDE SB; POLY ENDS
=T
2 150 7 0
700 7100
STCIK OUT FOR ONCTACS THE ENTIRE RESISTOR
=T
2 150 6 0
700 6900
MUST BE OUTSIDE WELL AND OVER FIELD
=T
2 150 2 0
5400 7300
N/A
=T
2 150 6 0
200 6700
20.7 MINIMUM POLY WIDTH IN RESISTOR
=T
2 150 6 0
200 6300
20.8 MINIMU SPACING OF POLY RESISTORS
=T
2 150 4 0
700 6100
(in a single SB region)
=T
2 150 5 0
200 5900
20.9 MINIMUM SB OVERLAP OF POLY
=T
2 150 2 0
5400 9300
4
=T
2 150 2 0
5400 8100
2
=T
2 150 2 0
5400 6700
5
=T
2 150 2 0
5400 6300
7
=T
2 300 4 0
3100 200
20. SILICIDE BLOCK
=P
1 0 5
3500 4900 4400 4900 4300 5000 4500 5000 4400 4900 
=P
1 0 2
4400 5000 4400 5200 
=P
1 0 4
4400 4500 4300 4400 4500 4400 4400 4500 
=P
1 0 2
4400 4400 4400 4200 
=P
1 0 2
4300 4500 4500 4500 
=P
1 0 10
3900 3100 3900 3200 3800 3100 3900 3000 3900 3100 
4900 3100 4900 3200 5000 3100 4900 3000 4900 3100 
=P
1 0 6
5700 4100 5700 4200 5800 4100 5700 4000 5700 4100 
5500 4100 
=P
1 0 6
6200 4100 6200 4200 6100 4100 6200 4000 6200 4100 
6400 4100 
=P
1 0 2
6100 4200 6100 4000 
=P
1 0 2
5800 4200 5800 4000 
=T
49 150 2 0
4400 4700
20.3
=T
49 150 2 0
4200 3200
20.8
=P
1 0 6
4900 2400 4900 2500 5000 2400 4900 2300 4900 2400 
4700 2400 
=P
1 0 6
6100 2400 5900 2400 5900 2500 5800 2400 5900 2300 
5900 2400 
=T
49 150 2 0
5200 2400
20.7
=T
49 150 2 0
5900 4100
20.9
=P
1 0 10
6200 3100 6200 3200 6100 3100 6200 3000 6200 3100 
6900 3100 6900 3200 7000 3100 6900 3000 6900 3100 
=P
1 0 2
7000 3200 7000 3000 
=P
1 0 2
6100 3000 6100 3200 
=P
1 0 2
5800 2300 5800 2500 
=P
1 0 2
5000 2300 5000 2500 
=T
49 150 2 0
6500 3200
20.2
=P
1 0 10
7100 2200 7100 2300 7000 2200 7100 2100 7100 2200 
7500 2200 7500 2300 7600 2200 7500 2100 7500 2200 
=P
1 0 2
7000 2300 7000 2100 
=T
49 150 2 0
7200 2300
20.1
=P
1 0 4
7600 3100 7700 3200 7700 3000 7600 3100 
=P
1 0 6
7700 3100 8200 3100 8200 3200 8300 3100 8200 3000 
8200 3100 
=P
1 0 2
7600 2100 7600 2300 
=P
1 0 2
7000 2100 7000 2300 
=P
1 0 2
8300 3000 8300 3200 
=P
1 0 2
7600 3000 7600 3200 
=T
49 150 2 0
7800 3200
20.4
=P
1 0 4
7300 4600 7200 4700 7400 4700 7300 4600 
=P
1 0 6
7300 4700 7300 4900 7200 4900 7300 5000 7400 4900 
7300 4900 
=T
49 150 2 0
7400 4800
20.5
=T
49 150 2 0
3100 3900
POLY
=T
49 150 2 0
8500 3600
ACTIVE
=T
49 150 2 0
5400 5100
Contact
=T
49 150 3 0
6000 1600
Silicide  Block
=T
2 150 2 0
6400 9900
Lambdas
=T
2 150 2 0
7600 9900
Lambdas
=T
2 195 2 0
5200 10100
SCMOS
=T
2 195 2 0
6400 10100
SUBM
=T
2 195 2 0
7600 10100
DEEP
=T
2 150 2 0
6600 9300
4
=T
2 150 2 0
7800 9300
4
=T
2 150 2 0
6600 8900
4
=T
2 150 2 0
7800 8900
4
=T
2 150 2 0
6600 8500
2
=T
2 150 2 0
7800 8500
2
=T
2 150 2 0
6600 8100
2
=T
2 150 2 0
7800 8100
2
=T
2 150 2 0
6600 7700
2
=T
2 150 2 0
7800 7700
2
=T
2 150 2 0
6600 7300
N/A
=T
2 150 2 0
7800 7300
N/A
=T
2 150 2 0
6600 6700
5
=T
2 150 2 0
7800 6700
5
=T
2 150 2 0
6600 6300
7
=T
2 150 2 0
7800 6300
7
=T
2 150 2 0
6600 5900
2
=T
2 150 2 0
7800 5900
2
=T
2 150 2 0
9000 7300
N/A
=T
2 195 2 0
8800 10100
CMOSEDU
=T
2 150 2 0
8800 9900
Scale
=T
2 150 2 0
9000 9300
2
=T
2 150 2 0
9000 8900
2
=T
2 150 2 0
9000 8500
1
=T
2 150 2 0
9000 8100
1
=T
2 150 2 0
9000 7700
1
=T
2 150 2 0
9000 5900
1
=T
2 150 2 0
9000 6700
2.5
=T
2 150 2 0
9000 6300
3.5
=H
RULE21
7.0.2.7
7.0.2.7
100

10/07/04
08:44:55
1 0 0 9500 5200
5 39 100 0
=B
62 1400 1100 7400 2600
=B
30 1800 1900 2000 2100
=B
30 2700 1900 2900 2100
=B
30 3500 1900 3700 2100
=B
2 0 0 9500 5200
=T
2 150 2 0
3800 4600
Lambdas
=T
2 150 2 0
4000 3400
1
=P
1 0 5
1700 2200 1700 2300 1800 2200 1700 2100 1700 2200 
=P
1 0 2
2000 2100 2000 2300 
=P
1 0 5
2000 2200 2100 2300 2100 2200 2100 2100 2000 2200 
=P
1 0 2
2100 2200 2200 2200 
=P
1 0 4
2000 2000 2100 1900 2100 2100 2000 2000 
=P
1 0 6
2100 2000 2600 2000 2600 2100 2700 2000 2600 1900 
2600 2000 
=T
49 150 2 0
2400 2100
21.2
=P
1 0 4
3600 2100 3500 2200 3700 2200 3600 2100 
=P
1 0 2
1800 2300 1800 2100 
=T
49 150 2 0
1900 2300
21.1
=T
2 150 5 0
200 3400
21.3 MINIMUM OVERLAP BY METAL3
=P
1 0 4
3600 2600 3500 2500 3700 2500 3600 2600 
=P
1 0 2
3600 2500 3600 2200 
=T
49 150 2 0
3700 2300
21.3
=T
2 150 2 0
4000 4200
2X2
=T
2 150 4 0
200 3800
21.2 MINIMUM SPACING
=T
2 150 3 0
200 4200
21.1 EXACT SIZE
=T
49 150 2 0
5600 1300
METAL3
=T
49 150 2 0
3600 1900
VIA3
=T
2 195 2 0
3800 4800
SCMOS
=T
2 195 2 0
5000 4800
SUBM
=T
2 195 2 0
6200 4800
DEEP
=T
2 150 2 0
5000 4600
Lambdas
=T
2 150 2 0
6200 4600
Lambas
=T
2 150 2 0
5200 4200
2x2
=T
2 150 2 0
6400 4200
3x3
=T
2 150 2 0
5200 3800
4
=T
2 150 2 0
5200 3400
1
=T
2 150 2 0
6400 3400
1
=T
2 300 2 0
3700 200
21. VIA3
=T
2 195 2 0
7400 4800
CMOSEDU
=T
2 150 2 0
7400 4600
Scale
=T
2 150 2 0
7600 4200
1.5x1.5
=T
2 150 2 0
7600 3800
1.5
=T
2 150 2 0
4000 3800
3
=T
2 150 2 0
6400 3800
3
=T
2 150 2 0
7600 3400
.5
=H
RULE22
7.0.2.7
7.0.2.7
100

10/07/04
08:44:55
1 0 0 9100 6300
4 38 108 0
=B
31 2100 2900 6200 4000
=B
31 2100 900 6200 1900
=B
30 5200 1400 5400 1600
=B
2 0 0 9100 6300
=T
2 150 2 0
3400 5800
Lambdas
=T
2 300 3 0
2900 200
22. METAL4
=T
2 150 4 0
200 5400
22.1 METLA4 WIDTH
=T
2 150 4 0
200 5000
22.2  METAL4 SPACE
=T
2 150 5 0
200 4600
22.3 METAL4 OVERLAP OF VIA3
=P
1 0 10
2700 2800 2800 2800 2700 2900 2600 2800 2700 2800 
2700 2000 2800 2000 2700 1900 2600 2000 2700 2000 
=P
1 0 2
2800 1900 2600 1900 
=P
1 0 2
2600 2900 2800 2900 
=T
49 150 2 0
2800 2300
22.2
=P
1 0 10
5300 1300 5200 1300 5300 1400 5400 1300 5300 1300 
5300 1000 5200 1000 5300 900 5400 1000 5300 1000 
=P
1 0 2
5200 900 5400 900 
=P
1 0 2
5200 1400 5400 1400 
=T
49 150 2 0
5400 1100
22.3
=P
1 0 10
5700 3900 5600 3900 5700 4000 5800 3900 5700 3900 
5700 3000 5800 3000 5700 2900 5600 3000 5700 3000 
=P
1 0 2
5600 2900 5800 2900 
=P
1 0 2
5600 4000 5800 4000 
=T
49 150 2 0
5800 3300
22.1
=T
49 150 2 0
2500 3600
METAL4
=T
49 150 2 0
5300 1500
VIA3
=T
2 195 2 0
3400 6000
SCMOS
=T
2 195 2 0
4500 6000
SUBM
=T
2 195 2 0
5700 6000
DEEP
=T
2 150 2 0
4500 5800
Lambdas
=T
2 150 2 0
5700 5800
Lambdas
=T
2 150 2 0
6000 5400
3
=T
2 150 2 0
6000 5000
4
=T
2 150 2 0
6000 4600
1
=T
2 150 2 0
7200 4600
1
=T
2 195 2 0
6900 6000
CMOSEDU
=T
2 150 2 0
6900 5800
Scale
=T
2 150 2 0
7200 5000
2
=T
2 150 2 0
7200 5400
1.5
=T
2 150 2 0
3600 5400
6
=T
2 150 2 0
4800 5400
6
=T
2 150 2 0
3600 5000
6
=T
2 150 2 0
4800 5000
6
=T
2 150 2 0
3600 4600
2
=T
2 150 2 0
4800 4600
2
=H
RULE23
7.0.2.7
7.0.2.7
100

10/07/04
08:44:55
1 0 0 12600 10500
10 91 319 0
=B
28 1300 2200 8400 4100
=B
28 5700 5000 8100 5800
=B
43 1900 5300 4400 6000
=B
49 1400 900 3700 1400
=B
51 5600 900 8000 1400
=B
46 3900 2500 7800 3700
=B
25 6900 3300 7100 3500
=B
25 6900 2700 7100 2900
=B
25 2100 3100 2300 3300
=B
2 0 0 12600 10500
=T
2 150 2 0
6700 7500
2
=T
2 150 2 0
6700 6700
4
=T
2 150 2 0
6700 6300
2
=T
2 150 2 0
6700 7900
2
=T
2 150 2 0
6500 9900
Lambdas
=T
2 150 2 0
6700 9100
4
=T
2 300 4 0
2500 200
23. SCNPC WITH POLY_CAP
=T
2 150 8 0
700 9300
to build a real capacitor is greater than 12lambda
=T
2 150 2 0
6700 9500
8
=T
2 150 7 0
200 9100
23.2 Minimum spacing, POLY_CAP1 to POLY_CAP1
=T
2 150 4 0
700 8900
(neighboring capacitor)
=T
2 150 7 0
200 8700
23.3 Minimum spacing, POLY_CAP1 TO ACTIVE
=T
2 150 9 0
200 9500
23.1 Minimum POLY_CAP1 width. This is lithographic; the minimum
=T
2 150 6 0
700 8500
(all capacitors must be over field
=T
2 150 7 0
200 7900
23.5 Minimum overlap, POLY_CAP1 over CONTACT
=T
2 150 7 0
200 8300
23.4 Minimum overlap, POLY_CAP1 over POLY
=T
2 150 6 0
200 7500
23.6 Minimum overlap, POLY over CONTACT
=T
2 150 7 0
700 7300
(in a capacitor only; still 1 lambda elsewhere)
=T
2 150 8 0
200 6700
23.8 Minimum spacing, unrelated METAL1 to POLY_CAP1
=T
2 150 8 0
200 7100
23.7 Minimum spacing, POLY to CONTACT-to-POLY_CAP1
=T
2 150 7 0
200 6300
23.9 Minimum spacing, METAL2 to POLY_CAP1
=T
2 150 2 0
6700 8700
8
=T
2 150 2 0
6700 8300
3
=T
2 150 2 0
6700 7100
2
=P
1 0 10
2900 5200 2800 5200 2900 5300 3000 5200 2900 5200 
2900 4200 3000 4200 2900 4100 2800 4200 2900 4200 
=P
1 0 2
3000 4100 2800 4100 
=P
1 0 2
2800 5300 3000 5300 
=P
1 0 10
6900 4900 6800 4900 6900 5000 7000 4900 6900 4900 
6900 4200 7000 4200 6900 4100 6800 4200 6900 4200 
=P
1 0 2
6800 5000 7000 5000 
=P
1 0 2
6800 4100 7000 4100 
=T
49 150 2 0
7000 4500
23.2
=T
49 150 2 0
3000 4700
23.3
=P
1 0 10
5000 3800 5100 3800 5000 3700 4900 3800 5000 3800 
5000 4000 5100 4000 5000 4100 4900 4000 5000 4000 
=P
1 0 2
4900 4100 5100 4100 
=P
1 0 2
4900 3700 5100 3700 
=T
49 150 2 0
5100 3900
23.4
=P
1 0 4
7200 3500 7100 3400 7200 3300 7200 3500 
=P
1 0 6
7200 3400 7700 3400 7700 3500 7800 3400 7700 3300 
7700 3400 
=P
1 0 2
7800 3500 7800 3300 
=P
1 0 2
7100 3300 7100 3500 
=T
49 150 2 0
7300 3500
23.6
=P
1 0 10
2400 3200 2400 3300 2300 3200 2400 3100 2400 3200 
3800 3200 3800 3300 3900 3200 3800 3100 3800 3200 
=T
49 150 2 0
2800 3300
23.7
=T
49 150 2 0
1700 3300
23.5
=P
1 0 10
2000 3200 2000 3300 2100 3200 2000 3100 2000 3200 
1400 3200 1400 3300 1300 3200 1400 3100 1400 3200 
=P
1 0 10
2400 2100 2300 2100 2400 2200 2500 2100 2400 2100 
2400 1500 2500 1500 2400 1400 2300 1500 2400 1500 
=T
49 150 2 0
2500 1700
23.8
=T
49 150 2 0
7000 1800
23.9
=P
1 0 10
6900 2100 6800 2100 6900 2200 7000 2100 6900 2100 
6900 1500 7000 1500 6900 1400 6800 1500 6900 1500 
=P
1 0 10
8100 4000 8000 4000 8100 4100 8200 4000 8100 4000 
8100 2300 8200 2300 8100 2200 8000 2300 8100 2300 
=T
49 150 2 0
8200 3200
23.1
=T
49 150 2 0
4200 2700
POLY
=T
49 150 2 0
6600 5200
POLY CAP
=T
49 150 2 0
5900 1000
METAL2
=T
49 150 2 0
3100 1400
METAL1
=T
49 150 2 0
1500 2400
POLY CAP
=T
49 150 2 0
2200 5500
ACTIVE
=T
2 195 2 0
6500 10100
SCMOS
=T
2 195 2 0
7700 10100
SUBM
=T
2 195 2 0
8900 10100
DEEP
=T
2 150 2 0
7700 9900
Lambdas
=T
2 150 2 0
8900 9900
Lambdas
=T
2 150 2 0
7900 9500
8
=T
2 150 2 0
9100 9500
8
=T
2 150 2 0
7900 9100
4
=T
2 150 2 0
9100 9100
4
=T
2 150 2 0
9100 8300
3
=T
2 150 2 0
9100 8700
8
=T
2 150 2 0
9100 7900
2
=T
2 150 2 0
9100 7500
2
=T
2 150 2 0
9100 7100
2
=T
2 150 2 0
9100 6700
4
=T
2 150 2 0
9100 6300
2
=T
2 150 2 0
7900 6300
2
=T
2 150 2 0
7900 6700
4
=T
2 150 2 0
7900 7100
2
=T
2 150 2 0
7900 7500
2
=T
2 150 2 0
7900 7900
2
=T
2 150 2 0
7900 8300
3
=T
2 150 2 0
7900 8700
8
=T
2 195 2 0
10100 10100
CMOSEDU
=T
2 150 2 0
10100 9900
Scale
=T
2 150 2 0
10300 9500
4
=T
2 150 2 0
10300 9100
2
=T
2 150 2 0
10300 8700
4
=T
2 150 2 0
10300 7900
1
=T
2 150 2 0
10300 7500
1
=T
2 150 2 0
10300 7100
1
=T
2 150 2 0
10300 6700
2
=T
2 150 2 0
10300 6300
1
=T
2 150 2 0
10300 8300
1.5
=H
RULE24
7.0.2.7
7.0.2.7
100

10/07/04
08:44:55
1 0 0 11500 9500
6 63 187 0
=B
60 900 3900 6300 5200
=B
60 900 1500 6300 2800
=B
43 7800 3900 9100 5100
=B
46 2900 1000 4100 3300
=B
43 1800 4300 3700 4800
=B
2 0 0 11500 9500
=T
2 150 2 0
5600 7300
4
=T
2 150 2 0
5400 8900
Lambdas
=T
2 150 2 0
5600 8100
4
=T
2 300 3 0
3300 200
24. THICK ACTIVE
=T
2 150 4 0
200 8500
24.1 MINIMUM WIDTH
=T
2 150 4 0
200 8100
24.2 MINIMUM SPACING
=T
2 150 5 0
200 7700
24.3 MINIMUM ACTIVE OVERLAP
=T
2 150 6 0
200 7300
24.4 MINIMUM SPACE TO EXTERNAL ACTIVE
=T
2 150 7 0
200 6900
24.5 MINIMUM POLY WIDTH IN A THICK_ACTIVE GATE
=T
2 150 8 0
200 6500
24.6 Every ACTIVE region is either entirely inside
=T
2 150 7 0
700 6300
THICK_ACTIVE or entirely outside THICK_ACTIVE
=T
2 150 2 0
5600 8500
4
=T
2 150 2 0
5600 6900
3
=T
2 150 2 0
5600 7700
4
=P
1 0 4
1200 2800 1100 2700 1300 2700 1200 2800 
=P
1 0 6
1200 2700 1200 1600 1100 1600 1200 1500 1300 1600 
1200 1600 
=T
49 150 2 0
1300 2000
24.1
=P
1 0 8
1700 3900 1600 3800 1800 3800 1700 3900 1700 2800 
1600 2900 1800 2900 1700 2800 
=T
49 150 2 0
1800 3400
24.2
=P
1 0 4
6300 4500 6400 4600 6400 4400 6300 4500 
=P
1 0 6
6400 4500 7700 4500 7700 4600 7800 4500 7700 4400 
7700 4500 
=P
1 0 2
7800 4400 7800 4600 
=P
1 0 2
6300 4400 6300 4600 
=P
1 0 2
1600 3900 1800 3900 
=P
1 0 2
1600 2800 1800 2800 
=P
1 0 2
1100 2800 1300 2800 
=P
1 0 2
1100 1500 1300 1500 
=T
49 150 2 0
6700 4600
24.4
=P
1 0 4
2900 2200 3000 2300 3000 2100 2900 2200 
=P
1 0 6
3000 2200 4000 2200 4000 2300 4100 2200 4000 2100 
4000 2200 
=T
49 150 2 0
3300 2300
24.5
=T
49 150 2 0
8000 4300
ACTIVE
=T
49 150 3 0
4100 4300
THICK ACTIVE
=T
49 150 2 0
3000 3100
POLY
=P
1 0 10
2800 5100 2700 5100 2800 5200 2900 5100 2800 5100 
2800 4900 2900 4900 2800 4800 2700 4900 2800 4900 
=T
49 150 2 0
2900 5000
24.3
=T
49 150 2 0
2100 4500
ACTIVE
=T
2 195 2 0
5400 9100
SCMOS
=T
2 195 2 0
6600 9100
SUBM
=T
2 195 2 0
7800 9100
DEEP
=T
2 150 2 0
6600 8900
Lambdas
=T
2 150 2 0
7800 8900
Lambdas
=T
2 150 2 0
5600 6500
N/A
=T
2 150 2 0
6800 8500
4
=T
2 150 2 0
8000 8500
4
=T
2 150 2 0
6800 8100
4
=T
2 150 2 0
8000 8100
4
=T
2 150 2 0
6800 7700
4
=T
2 150 2 0
8000 7700
4
=T
2 150 2 0
6800 7300
4
=T
2 150 2 0
8000 7300
4
=T
2 150 2 0
6800 6900
3
=T
2 150 2 0
8000 6900
3
=T
2 150 2 0
6800 6500
N/A
=T
2 150 2 0
8000 6500
N/A
=T
2 150 2 0
9200 6500
N/A
=T
2 195 2 0
9000 9100
CMOSEDU
=T
2 150 2 0
9000 8900
Scale
=T
2 150 2 0
9200 8500
2
=T
2 150 2 0
9200 8100
2
=T
2 150 2 0
9200 7700
2
=T
2 150 2 0
9200 7300
2
=T
2 150 2 0
9200 6900
1.5
=H
RULE25
7.0.2.7
7.0.2.7
100

10/07/04
08:44:55
1 0 0 9600 5200
5 37 107 0
=B
31 800 1200 7000 2700
=B
32 1500 1900 1700 2100
=B
32 2600 1900 2800 2100
=B
32 3600 1900 3800 2100
=B
2 0 0 9600 5200
=T
2 150 2 0
3900 4600
Lambdas
=T
2 300 2 0
2900 200
25. VIA4
=T
2 150 3 0
200 4100
25.1 EXACT SIZE
=T
2 150 4 0
200 3700
25.2 MINIMUM SPACING
=T
2 150 5 0
200 3300
25.3 MINIMUM OVERLAP BY METAL4
=T
2 150 2 0
4100 4100
2x2
=T
2 150 2 0
4100 3700
3
=T
2 150 2 0
4100 3300
1
=P
1 0 4
1400 2300 1500 2200 1400 2100 1400 2300 
=P
1 0 2
1400 2200 1300 2200 
=P
1 0 2
1500 2300 1500 2100 
=P
1 0 9
1700 2300 1700 2100 1700 2200 1800 2100 1800 2300 
1700 2200 1800 2300 1800 2200 1900 2200 
=T
49 150 2 0
1600 2300
25.1
=P
1 0 11
2800 2000 2900 2100 2900 1900 2800 2000 2900 1900 
2900 2000 3500 2000 3500 2100 3600 2000 3500 1900 
3500 2000 
=P
1 0 2
3600 2100 3600 1900 
=P
1 0 2
2800 1900 2800 2100 
=T
49 150 2 0
3100 2100
25.2
=P
1 0 11
2700 2100 2800 2200 2600 2200 2700 2100 2600 2200 
2700 2200 2700 2600 2800 2600 2700 2700 2600 2600 
2700 2600 
=T
49 150 2 0
2800 2400
25.3
=T
49 150 2 0
5600 1400
METAL4
=T
49 150 2 0
3700 2000
Via4
=T
2 150 2 0
5300 4100
2x2
=T
2 150 2 0
6500 4100
3x3
=T
2 150 2 0
5300 3700
3
=T
2 150 2 0
5300 3300
1
=T
2 150 2 0
6500 3300
1
=T
2 150 2 0
5100 4600
Lambdas
=T
2 150 2 0
6300 4600
Lambdas
=T
2 195 2 0
3900 4800
SCMOS
=T
2 195 2 0
5100 4800
SUBM
=T
2 195 2 0
6300 4800
DEEP
=T
2 150 2 0
6500 3700
3
=T
2 195 2 0
7500 4800
CMOSEDU
=T
2 150 2 0
7500 4600
Scale
=T
2 150 2 0
7700 4100
1.5x1.5
=T
2 150 2 0
7700 3700
1.5
=T
2 150 2 0
7700 3300
0.5
=H
RULE26
7.0.2.7
7.0.2.7
100

10/07/04
08:44:55
1 0 0 9500 7400
4 32 101 0
=B
33 1300 3600 7000 4900
=B
33 1300 1100 7100 2500
=B
32 6100 1900 6300 2100
=B
2 0 0 9500 7400
=T
2 150 2 0
3800 6800
Lambdas
=T
2 150 2 0
4000 6100
4
=T
2 300 5 0
1400 200
26. METAL5 (SUBM and DEEP)
=T
2 150 4 0
200 6500
26.1 MINIMUM WIDTH
=T
2 150 5 0
200 6100
26.2 MINIMUM SPACING TO METAL5
=T
2 150 5 0
200 5700
26.3 MINIMUM OVERLAP OF VIA4
=T
2 150 2 0
4000 6500
4
=T
2 150 2 0
4000 5700
1
=T
49 150 2 0
5800 4600
METAL5
=P
1 0 12
1800 4900 1700 4800 1800 4800 1900 4800 1800 4900 
1900 4800 1800 4800 1800 3700 1900 3700 1800 3600 
1700 3700 1800 3700 
=T
49 150 2 0
1900 4300
36.1
=P
1 0 10
4200 3500 4100 3500 4200 3600 4300 3500 4200 3500 
4200 2600 4300 2600 4200 2500 4100 2600 4200 2600 
=T
49 150 2 0
4300 3000
26.2
=P
1 0 10
6200 2400 6100 2400 6200 2500 6300 2400 6200 2400 
6200 2200 6300 2200 6200 2100 6100 2200 6200 2200 
=T
49 150 2 0
6300 2300
26.3
=T
49 150 2 0
6300 1900
VIA4
=T
2 195 2 0
3800 7000
SCMOS
=T
2 195 2 0
5000 7000
SUBM
=T
2 195 2 0
6200 7000
DEEP
=T
2 150 2 0
5000 6800
Lambdas
=T
2 150 2 0
6200 6800
Lambdas
=T
2 150 2 0
5200 6500
4
=T
2 150 2 0
6400 6500
4
=T
2 150 2 0
5200 6100
4
=T
2 150 2 0
6400 6100
4
=T
2 150 2 0
5200 5700
1
=T
2 150 2 0
6400 5700
2
=T
2 195 2 0
7400 7000
CMOSEDU
=T
2 150 2 0
7400 6800
Scale
=T
2 150 2 0
7600 6500
2
=T
2 150 2 0
7600 6100
2
=T
2 150 2 0
7600 5700
1
=H
RULE27
7.0.2.7
7.0.2.7
100

10/07/04
08:44:55
1 0 0 12300 9900
9 79 279 0
=B
34 600 3600 7400 4700
=B
34 600 1500 7400 2700
=B
43 8800 1600 10600 2700
=B
25 9200 4200 9400 4400
=B
56 8500 3600 10600 4600
=B
56 1100 1800 3000 2400
=B
45 8500 1300 10900 3000
=B
56 4300 1800 6200 2400
=B
2 0 0 12300 9900
=T
2 150 2 0
6400 5600
2
=T
2 150 2 0
6400 8200
2
=T
2 150 2 0
6400 7400
2
=T
2 150 2 0
6200 9400
Lambdas
=T
2 150 2 0
6400 8600
4
=T
2 300 3 0
3900 200
27. HIGH RES
=T
2 150 4 0
200 9000
27.1 Minimum HRwidth
=T
2 150 4 0
200 8600
27.2 Minimum HR spacing
=T
2 150 6 0
200 8200
27.3 Minimum spacing, HR to contact
=T
2 150 5 0
700 8000
(no Contacts allowed inside HR)
=T
2 150 7 0
200 7800
27.4 Minimum spacing, HR to external active
=T
2 150 8 0
200 7400
27.5 Minimum spacing, HR to external poly2 (electrode)
=T
2 150 9 0
200 7000
27.6 Resistor is poly2 (electrode) inside HR; poly2 (electrode)
=T
2 150 8 0
700 6800
ends stick out for contacts, the entire resistor must be
=T
2 150 5 0
700 6600
outside well and over field
=T
2 150 8 0
200 6000
27.8 Minimum spacing of poly2 (electrode) resistors
=T
2 150 7 0
200 6400
27.7 Minimum poly2 (electrode) width in resistor
=T
2 150 4 0
700 5800
(in a single HR region)
=T
2 150 7 0
200 5600
27.9 Minimum HR overlap of poly2 (electrode)
=T
2 150 2 0
6400 9000
4
=T
2 150 2 0
6400 7800
2
=T
2 150 2 0
6400 7000
N/A
=T
2 150 2 0
6400 6400
5
=T
2 150 2 0
6400 6000
7
=P
1 0 10
1100 4600 1000 4600 1100 4700 1200 4600 1100 4600 
1100 3700 1200 3700 1100 3600 1000 3700 1100 3700 
=T
49 150 2 0
1200 4200
27.1
=P
1 0 10
900 3500 800 3500 900 3600 1000 3500 900 3500 
900 2800 800 2800 900 2700 1000 2800 900 2800 
=T
49 150 2 0
1000 3100
27.2
=T
49 150 2 0
6000 1700
HIGH RES
=P
1 0 10
7500 4300 7500 4400 7400 4300 7500 4200 7500 4300 
9100 4300 9100 4400 9200 4300 9100 4200 9100 4300 
=T
49 150 2 0
7800 4400
27.3
=P
1 0 10
7500 2200 7500 2300 7400 2200 7500 2100 7500 2200 
8700 2200 8700 2300 8800 2200 8700 2100 8700 2200 
=T
49 150 2 0
7900 2300
27.4
=T
49 150 2 0
10000 1700
ACTIVE
=T
49 150 2 0
9300 4300
CONTACT
=T
49 150 2 0
9600 3700
POLY2
=P
1 0 10
7500 3700 7500 3800 7400 3700 7500 3600 7500 3700 
8400 3700 8400 3800 8500 3700 8400 3600 8400 3700 
=T
49 150 2 0
7700 3800
27.5
=P
1 0 10
1400 2300 1300 2300 1400 2400 1500 2300 1400 2300 
1400 1900 1500 1900 1400 1800 1300 1900 1400 1900 
=T
49 150 2 0
1500 2100
27.7
=P
1 0 10
2900 2600 3000 2600 2900 2700 2800 2600 2900 2600 
2900 2500 3000 2500 2900 2400 2800 2500 2900 2500 
=T
49 150 2 0
3100 2600
27.9
=T
49 150 2 0
9900 2800
NSEL
=P
1 0 10
3100 2100 3100 2200 3000 2100 3100 2000 3100 2100 
4200 2100 4200 2200 4300 2100 4200 2000 4200 2100 
=T
49 150 2 0
3500 2200
27.8
=T
2 195 2 0
6200 9600
SCMOS
=T
2 195 2 0
7400 9600
SUBM
=T
2 195 2 0
8600 9600
DEEP
=T
2 150 2 0
7400 9400
Lambdas
=T
2 150 2 0
8600 9400
Lambdas
=T
2 150 2 0
7600 9000
4
=T
2 150 2 0
8800 9000
4
=T
2 150 2 0
7600 8600
4
=T
2 150 2 0
8800 8600
4
=T
2 150 2 0
7600 8200
2
=T
2 150 2 0
8800 8200
2
=T
2 150 2 0
7600 7800
2
=T
2 150 2 0
8800 7800
2
=T
2 150 2 0
7600 7400
2
=T
2 150 2 0
8800 7400
2
=T
2 150 2 0
7600 6400
5
=T
2 150 2 0
8800 6400
5
=T
2 150 2 0
7600 6000
7
=T
2 150 2 0
8800 6000
7
=T
2 150 2 0
7600 5600
2
=T
2 150 2 0
8800 5600
2
=T
2 150 2 0
7600 7000
N/A
=T
2 150 2 0
8800 7000
N/A
=T
2 150 2 0
10000 7000
N/A
=T
2 195 2 0
9800 9600
CMOSEDU
=T
2 150 2 0
9800 9400
Scale
=T
2 150 2 0
10000 9000
2
=T
2 150 2 0
10000 8600
2
=T
2 150 2 0
10000 8200
1
=T
2 150 2 0
10000 7800
1
=T
2 150 2 0
10000 7400
1
=T
2 150 2 0
10000 5600
1
=T
2 150 2 0
10000 6400
2.5
=T
2 150 2 0
10000 6000
3.5
=H
RULE28
7.0.2.7
7.0.2.7
100

10/07/04
08:44:55
1 0 0 12800 9500
3 45 138 0
=B
35 500 800 5600 6300
=B
35 6400 800 11400 6300
=B
2 0 0 12800 9500
=T
2 150 2 0
6500 8900
Lambdas
=T
2 300 7 0
500 200
28. CAP_TOP_METAL for SCMOS_DEEP (and _SUBM)
=T
2 150 5 0
200 8500
28.1 MINIMUM WIDTH, CAPACITOR
=T
2 150 8 0
200 8100
28.2 MINIMUM SPACING (2 CAPACITORS SHARING A SINGLE
=T
2 150 3 0
700 7900
BOTTOM PLATE)
=T
2 150 6 0
200 7700
28.3 MINIMUM BOTTOM METAL OVERLAP
=T
2 150 5 0
200 7300
28.4 MINIMUM OVERLAP OF VIA
=T
2 150 6 0
200 6900
28.5 MINIMUM SPACING TO BOTTOM METAL VIA
=T
2 150 7 0
200 6500
28.6 MINIMUM BOTTOM METAL OVERLAP OF ITS VIA
=T
2 150 2 0
6700 8500
50
=T
2 150 2 0
6700 7700
5
=T
2 150 2 0
6700 7300
3
=T
2 150 2 0
6700 6900
5
=P
1 0 10
600 4300 600 4400 500 4300 600 4200 600 4300 
5500 4300 5500 4400 5600 4300 5500 4200 5500 4300 
=T
49 150 2 0
2200 4400
28.1
=P
1 0 10
5700 3000 5700 3100 5600 3000 5700 2900 5700 3000 
6300 3000 6300 3100 6400 3000 6300 2900 6300 3000 
=T
49 150 2 0
5800 3100
28.2
=T
49 150 3 0
6800 1200
CAP TOP METAL
=T
2 195 2 0
6500 9100
SCMOS
=T
2 195 2 0
7700 9100
SUBM
=T
2 195 2 0
8900 9100
DEEP
=T
2 150 2 0
7700 8900
Lambdas
=T
2 150 2 0
8900 8900
Lambdas
=T
2 150 2 0
7900 8500
50
=T
2 150 2 0
9100 8500
50
=T
2 150 2 0
7900 7700
5
=T
2 150 2 0
9100 7700
5
=T
2 150 2 0
7900 7300
3
=T
2 150 2 0
9100 7300
3
=T
2 150 2 0
7900 6900
5
=T
2 150 2 0
9100 6900
5
=T
2 195 2 0
10100 9100
CMOSEDU
=T
2 150 2 0
10100 8900
Scale
=T
2 150 2 0
10300 8500
25
=T
2 150 2 0
10300 7700
2.5
=T
2 150 2 0
10300 7300
1.5
=T
2 150 2 0
10300 6900
2.5
=T
2 150 2 0
6700 8100
14
=T
2 150 2 0
7900 8100
14
=T
2 150 2 0
9100 8100
14
=T
2 150 2 0
10300 8100
7
=T
2 150 2 0
6700 6500
2
=T
2 150 2 0
7900 6500
2
=T
2 150 2 0
9100 6500
2
=T
2 150 2 0
10300 6500
1
=H
RULE3
7.0.2.7
7.0.2.7
100

10/07/04
08:44:55
1 0 0 10300 7400
1 74 187 0
=B
2 0 0 10300 7400
=T
2 150 4 0
200 6300
3.1 MINIMUM WIDTH
=T
2 150 4 0
200 5700
3.2 MINIMUM SPACING
=T
2 150 5 0
200 5100
3.3 MINIMUM GATE EXTENSION OF
=T
2 150 2 0
600 4900
ACTIVE
=T
2 150 5 0
200 4500
3.4 MINIMUM ACTIVE EXTENSION
=T
2 150 5 0
200 3900
3.5 MINIMUM FIELD POLY TO ACTIVE
=T
2 150 2 0
4400 6300
2
=T
2 150 2 0
4400 5100
2
=T
2 150 2 0
4400 4500
3
=T
2 150 2 0
4400 3900
1
=P
43 600 3
5100 2500 4300 2500 4300 1100 
=P
46 200 3
4800 2000 3800 2000 3800 2700 
=P
46 200 3
4800 1500 3800 1500 3800 700 
=P
1 0 2
4900 1900 5100 1900 
=P
1 0 2
4900 1600 5100 1600 
=P
1 0 4
5000 1600 4900 1500 5100 1500 5000 1600 
=P
1 0 4
5000 1900 4900 2000 5100 2000 5000 1900 
=P
1 0 2
5000 1500 5000 1400 
=P
1 0 2
5000 2000 5000 2100 
=P
1 0 2
5300 1400 5500 1400 
=P
1 0 2
5300 1100 5500 1100 
=P
1 0 4
5400 1400 5300 1500 5500 1500 5400 1400 
=P
1 0 4
5400 1100 5300 1000 5500 1000 5400 1100 
=P
1 0 2
5400 1000 5400 900 
=P
1 0 2
5400 1500 5400 1600 
=T
2 150 2 0
5300 1200
3.4
=T
2 150 2 0
5200 1700
3.2
=P
1 0 2
3900 3000 3900 3200 
=P
1 0 2
4000 3200 4000 3000 
=P
1 0 4
4000 3100 4100 3200 4100 3000 4000 3100 
=P
1 0 3
3900 3100 3800 3200 3800 3000 
=P
1 0 4
3800 3000 3900 3100 3800 3200 3800 3000 
=P
1 0 2
4100 3100 4300 3100 
=P
1 0 2
3800 3100 3600 3100 
=T
2 150 2 0
3800 3300
3.5
=P
1 0 2
5700 2100 5900 2100 
=P
1 0 2
5700 1900 5900 1900 
=P
1 0 4
5800 2100 5700 2200 5900 2200 5800 2100 
=P
1 0 4
5800 1900 5700 1800 5900 1800 5800 1900 
=P
1 0 2
5800 1800 5800 1600 
=P
1 0 2
5800 2200 5800 2400 
=T
2 150 2 0
6000 2000
3.1
=P
1 0 2
4600 900 4600 700 
=P
1 0 2
4800 900 4800 700 
=P
1 0 4
4800 800 4900 900 4900 700 4800 800 
=P
1 0 2
5100 800 4900 800 
=P
1 0 6
4300 800 4600 800 4500 900 4500 700 4600 800 
4300 800 
=T
2 150 2 0
5000 600
3.3
=T
2 300 2 0
3500 100
3. POLY1
=T
2 150 2 0
600 4300
OF POLY1
=T
2 150 2 0
5600 6300
2
=T
2 150 2 0
6800 6300
2
=T
2 150 2 0
5600 5700
3
=T
2 150 2 0
4400 5700
2
=T
2 150 2 0
6800 5700
4
=T
2 150 2 0
5600 5100
2
=T
2 150 2 0
5600 4500
3
=T
2 150 2 0
5600 3900
1
=T
2 150 2 0
6800 3900
1
=T
2 150 2 0
4200 6800
Lambdas
=T
2 195 2 0
4200 7000
SCMOS
=T
2 195 2 0
5500 7000
SUBM
=T
2 195 2 0
6700 7000
DEEP
=T
2 150 2 0
5500 6800
Lambdas
=T
2 150 2 0
6700 6800
Lambdas
=T
2 195 2 0
7900 7000
CMOSEDU
=T
2 150 2 0
7900 6800
Scale
=T
2 150 2 0
8000 6300
1
=T
2 150 2 0
8000 5700
2
=T
2 150 2 0
8000 3900
0.5
=T
2 150 2 0
6800 5100
2.5
=T
2 150 2 0
6800 4500
4
=T
2 150 2 0
8000 5100
1.25
=T
2 150 2 0
8000 4500
2
=H
RULE4
7.0.2.7
7.0.2.7
100

10/07/04
08:44:55
1 0 0 11300 8700
9 49 191 0
=B
43 3100 2200 4100 4000
=B
44 3600 3500 4300 4200
=B
25 3700 3600 3900 3800
=B
25 3300 3600 3500 3800
=B
45 6500 3500 7200 4200
=B
25 6600 3600 6800 3800
=B
41 2500 800 5100 5000
=B
42 5100 800 7600 5000
=B
2 0 0 11300 8700
=T
2 150 2 0
5200 8100
Lambdas
=T
2 150 6 0
200 6900
4.2 MINIMUM SELECT OVERLAP OF ACTIVE
=T
2 150 6 0
200 6300
4.3 MINIMUM SELECT OVERLAP OF CONTACT
=T
2 150 6 0
200 7500
4.1 MINIMUM SELECT SPACING TO CHANNEL
=T
2 150 5 0
600 7300
OF TRANSISTOR TO ENSURE ADEQUATE
=T
2 150 4 0
600 7100
SOURCE/DRAIN WIDTH
=T
2 150 6 0
200 5700
4.4 MINIMUM SELECT WIDTH AND SPACING
=T
2 150 6 0
600 5500
(NOTE: P-select and N-select may be
=T
2 150 5 0
600 5300
coincident but must not overlap)
=T
2 150 2 0
5400 7500
3
=T
2 150 2 0
5400 6900
2
=T
2 150 2 0
5400 6300
1
=P
45 0 7
4300 2000 2900 2000 2900 4200 3600 4200 3600 3500 
4300 3500 4300 2000 
=P
44 0 7
6500 4200 6500 3500 7200 3500 7200 2000 5900 2000 
5900 4200 6500 4200 
=P
43 0 6
6100 4000 6300 4000 7000 4000 7000 2200 6100 2200 
6100 4000 
=P
1 0 9
4500 3200 4400 3300 4600 3300 4500 3200 4500 3500 
4400 3400 4600 3400 4500 3500 4500 3200 
=T
2 150 2 0
4600 3300
4.1
=P
1 0 9
2900 1900 2900 1700 2900 1800 2800 1900 2800 1700 
2900 1800 2600 1800 2900 1800 2900 1900 
=P
1 0 9
3100 1700 3100 1900 3100 1800 3200 1700 3200 1900 
3100 1800 3400 1800 3100 1800 3100 1700 
=T
2 150 2 0
2900 1500
4.2
=P
1 0 9
3600 4300 3600 4500 3600 4400 3700 4300 3700 4500 
3600 4400 3900 4400 3600 4400 3600 4300 
=P
1 0 9
3700 4600 3700 4800 3700 4700 3800 4600 3800 4800 
3700 4700 4000 4700 3700 4700 3700 4600 
=P
1 0 9
3500 4500 3500 4300 3500 4400 3400 4500 3400 4300 
3500 4400 3200 4400 3500 4400 3500 4500 
=P
1 0 9
3600 4800 3600 4600 3600 4700 3500 4800 3500 4600 
3600 4700 3300 4700 3600 4700 3600 4800 
=P
46 200 3
2900 3100 7400 3100 7400 2600 
=T
2 150 2 0
4000 4700
4.3
=T
2 150 2 0
2900 4400
4.3
=T
2 300 3 0
4300 200
4. SELECT
=P
1 0 2
4400 3500 4600 3500 
=T
2 150 2 0
5400 5700
0 or 2
=T
2 150 2 0
6400 8100
Lambdas
=T
2 150 2 0
7600 8100
Lambdas
=T
2 150 2 0
6600 7500
3
=T
2 150 2 0
7800 7500
3
=T
2 150 2 0
6600 6900
2
=T
2 150 2 0
7800 6900
2
=T
2 150 2 0
6600 6300
1
=T
2 150 2 0
7800 6300
1.5
=T
2 150 2 0
6600 5700
0 or 2
=T
2 150 2 0
7800 5700
0 or 4
=T
2 195 2 0
5200 8300
SCMOS
=T
2 195 2 0
6400 8300
SUBM
=T
2 195 2 0
7600 8300
DEEP
=T
2 195 2 0
8800 8300
CMOSEDU
=T
2 150 2 0
8800 8100
Scale
=T
2 150 2 0
9000 6900
1
=T
2 150 2 0
9000 5700
0 or 2
=T
2 150 2 0
9000 7500
1.5
=T
2 150 2 0
9000 6300
0.75
=H
RULE5
7.0.2.7
7.0.2.7
100

10/07/04
08:44:55
1 0 0 9200 5100
4 34 120 0
=B
25 5050 1450 5250 1650
=B
25 4650 1450 4850 1650
=B
25 4250 1450 4450 1650
=B
2 0 0 9200 5100
=T
2 150 2 0
3700 4500
Lambdas
=T
2 150 4 0
200 3900
5.1 EXACT CONTACT SIZE
=T
2 150 5 0
200 2700
5.3 MINIMUM CONTACT SPACING
=T
2 150 2 0
3900 2700
2
=P
46 500 2
4100 1550 5400 1550 
=P
1 0 9
4250 1150 4250 950 4250 1050 4150 1150 4150 950 
4250 1050 3950 1050 4250 1050 4250 1150 
=P
1 0 9
4450 950 4450 1150 4450 1050 4550 950 4550 1150 
4450 1050 4750 1050 4450 1050 4450 950 
=P
1 0 9
4450 2100 4450 1900 4450 2000 4350 2100 4350 1900 
4450 2000 4150 2000 4450 2000 4450 2100 
=P
1 0 9
4650 1900 4650 2100 4650 2000 4750 1900 4750 2100 
4650 2000 4950 2000 4650 2000 4650 1900 
=P
1 0 9
5700 1800 5500 1800 5600 1800 5700 1900 5500 1900 
5600 1800 5600 2100 5600 1800 5700 1800 
=P
1 0 9
5500 1650 5700 1650 5600 1650 5500 1550 5700 1550 
5600 1650 5600 1350 5600 1650 5500 1650 
=T
2 150 2 0
4400 2150
5.3
=T
2 150 2 0
4200 750
5.1
=T
2 150 2 0
5800 1650
5.2
=T
2 300 4 0
2400 200
5. CONTACT TO POLY1
=T
2 150 5 0
200 3300
5.2 MINIMUM POLY1 OVERLAP
=T
2 150 2 0
4900 4500
Lambdas
=T
2 150 2 0
6100 4500
Lambdas
=T
2 195 2 0
3700 4700
SCMOS
=T
2 195 2 0
4900 4700
SUBM
=T
2 195 2 0
6100 4700
DEEP
=T
2 150 2 0
3900 3900
2x2
=T
2 150 2 0
5100 3900
2x2
=T
2 150 2 0
6300 3900
2x2
=T
2 150 2 0
5100 2700
3
=T
2 150 2 0
6300 2700
4
=T
2 195 2 0
7300 4700
CMOSEDU
=T
2 150 2 0
7300 4500
Scale
=T
2 150 2 0
7500 3900
1x1
=T
2 150 2 0
7500 2700
2
=T
2 150 2 0
3900 3300
1.5
=T
2 150 2 0
5100 3300
1.5
=T
2 150 2 0
6300 3300
1.5
=T
2 150 2 0
7500 3300
0.75
=H
RULE6
7.0.2.7
7.0.2.7
100

10/07/04
08:44:55
1 0 0 9800 7100
3 44 166 0
=B
25 4400 2000 4600 2200
=B
25 4000 2000 4200 2200
=B
2 0 0 9800 7100
=T
2 150 2 0
4200 6500
Lambdas
=T
2 150 4 0
200 5900
6.1 EXACT CONTACT SIZE
=T
2 150 5 0
200 5300
6.2 MINIMUM ACTIVE OVERLAP
=T
2 150 5 0
200 4700
6.3 MINIMUM CONTACT SPACING
=T
2 150 5 0
200 4100
6.4 MINIMUM SPACING TO GATE OF
=T
2 150 3 0
600 3900
TRANSISTOR
=T
2 150 2 0
4500 4700
2
=T
2 150 2 0
4500 4100
2
=P
43 500 2
3850 2100 5300 2100 
=P
46 200 2
4900 2550 4900 850 
=P
1 0 10
4200 2450 4200 2650 4200 2550 4100 2650 4100 2450 
4200 2550 3900 2550 4200 2550 4200 2650 4200 2450 
=P
1 0 10
4400 2650 4400 2450 4400 2550 4500 2450 4500 2650 
4400 2550 4700 2550 4400 2550 4400 2450 4400 2650 
=P
1 0 10
4600 3000 4600 3200 4600 3100 4500 3200 4500 3000 
4600 3100 4300 3100 4600 3100 4600 3200 4600 3000 
=P
1 0 10
4800 3200 4800 3000 4800 3100 4900 3000 4900 3200 
4800 3100 5100 3100 4800 3100 4800 3000 4800 3200 
=P
1 0 10
4000 1550 4000 1750 4000 1650 3900 1750 3900 1550 
4000 1650 3700 1650 4000 1650 4000 1750 4000 1550 
=P
1 0 10
4200 1750 4200 1550 4200 1650 4300 1550 4300 1750 
4200 1650 4500 1650 4200 1650 4200 1550 4200 1750 
=P
1 0 10
5400 2350 5600 2350 5500 2350 5600 2450 5400 2450 
5500 2350 5500 2650 5500 2350 5600 2350 5400 2350 
=P
1 0 10
5600 2200 5400 2200 5500 2200 5400 2100 5600 2100 
5500 2200 5500 1900 5500 2200 5400 2200 5600 2200 
=T
2 150 2 0
4000 1300
6.1
=T
2 150 2 0
5700 2200
6.2
=T
2 150 2 0
4600 3300
6.4
=T
2 150 2 0
4200 2700
6.3
=T
2 300 4 0
2600 100
6.CONTACT TO ACTIVE
=T
2 150 2 0
5400 6500
Lambdas
=T
2 150 2 0
6600 6500
Lambdas
=T
2 150 2 0
4500 5900
2x2
=T
2 150 2 0
5700 5900
2x2
=T
2 150 2 0
6900 5900
2x2
=T
2 150 2 0
5700 4700
3
=T
2 150 2 0
6900 4700
4
=T
2 150 2 0
5700 4100
2
=T
2 150 2 0
6900 4100
2
=T
2 195 2 0
4200 6700
SCMOS
=T
2 195 2 0
5400 6700
SUBM
=T
2 195 2 0
6600 6700
DEEP
=T
2 195 2 0
7800 6700
CMOSEDU
=T
2 150 2 0
7800 6500
Scale
=T
2 150 2 0
8100 5900
1x1
=T
2 150 2 0
8100 4700
2
=T
2 150 2 0
8100 4100
1
=T
2 150 2 0
4500 5300
1.5
=T
2 150 2 0
5700 5300
1.5
=T
2 150 2 0
6900 5300
1.5
=T
2 150 2 0
8100 5300
0.75
=H
RULE7
7.0.2.7
7.0.2.7
100

10/07/04
08:44:55
1 0 0 9200 7300
10 41 143 0
=B
49 2700 1700 5900 2100
=B
46 5600 650 5800 1600
=B
46 5400 1600 6000 2200
=B
49 2700 2400 5900 2700
=B
25 5600 2800 5800 3000
=B
25 5600 1800 5800 2000
=B
43 5400 2600 6000 3200
=B
43 5500 3200 5900 3900
=B
49 5500 2700 5900 3100
=B
2 0 0 9200 7300
=T
2 300 3 0
3500 200
7. METAL1
=T
2 150 2 0
3700 6800
Lambdas
=P
1 0 9
6100 1700 6300 1700 6200 1700 6100 1600 6300 1600 
6200 1700 6200 1400 6200 1700 6100 1700 
=T
2 150 2 0
6400 1700
7.3
=P
1 0 15
2300 2700 2500 2700 2400 2700 2300 2600 2500 2600 
2400 2700 2400 2400 2300 2400 2500 2400 2400 2400 
2300 2500 2500 2500 2400 2400 2400 2700 2300 2700 
=T
2 150 2 0
2000 2500
7.1
=P
1 0 9
3100 2400 3000 2300 3200 2300 3100 2400 3100 2100 
3000 2200 3200 2200 3100 2100 3100 2400 
=T
2 150 2 0
3300 2200
7.2
=P
1 0 10
6300 3100 6500 3100 6400 3100 6300 3200 6500 3200 
6400 3100 6400 3400 6400 3100 6500 3100 6300 3100 
=P
1 0 9
6300 3000 6500 3000 6400 3000 6300 2900 6500 2900 
6400 3000 6400 2800 6400 3000 6300 3000 
=P
1 0 10
6100 1800 6300 1800 6200 1800 6100 1900 6300 1900 
6200 1800 6200 2100 6200 1800 6300 1800 6100 1800 
=T
2 150 2 0
6600 3000
7.4
=T
2 150 2 0
600 4200
CONTACT
=T
2 150 5 0
200 4400
7.4 MINIMUM OVERLAP OF ACTIVE
=T
2 150 2 0
600 4800
CONTACT
=T
2 150 5 0
200 5000
7.3 MINIMUM OVERLAP OF POLY
=T
2 150 2 0
3900 5000
1
=T
2 150 4 0
200 5600
7.2 MINIMUM SPACING
=T
2 150 4 0
200 6200
7.1 MINIMUM WIDTH
=T
2 150 2 0
3900 6200
3
=T
2 150 2 0
4900 6800
Lambdas
=T
2 150 2 0
6100 6800
Lambdas
=T
2 150 2 0
5100 6200
3
=T
2 150 2 0
6300 6200
3
=T
2 150 2 0
5100 5600
3
=T
2 150 2 0
6300 5600
3
=T
2 150 2 0
5100 5000
1
=T
2 150 2 0
6300 5000
1
=T
2 195 2 0
3700 7000
SCMOS
=T
2 195 2 0
4900 7000
SUBM
=T
2 195 2 0
6100 7000
DEEP
=T
2 195 2 0
7300 7000
CMOSEDU
=T
2 150 2 0
7300 6800
Scale
=T
2 150 2 0
7500 6200
1.5
=T
2 150 2 0
7500 5600
1.5
=T
2 150 2 0
7500 5000
0.5
=T
2 150 2 0
3900 5600
2
=T
2 150 2 0
3900 4400
4
=T
2 150 2 0
5100 4400
6
=T
2 150 2 0
6300 4400
6
=T
2 150 2 0
7500 4400
3
=H
RULE8
7.0.2.7
7.0.2.7
100

10/07/04
08:44:55
1 0 0 9700 7900
11 53 209 0
=B
49 3200 2300 4300 2700
=B
51 3400 2300 5900 2700
=B
50 3500 2400 3700 2600
=B
50 4000 2400 4200 2600
=B
49 5500 2300 6300 2700
=B
50 5600 2400 5800 2600
=B
25 6000 2400 6200 2600
=B
46 3200 2800 4600 3000
=B
43 3200 1900 4600 2200
=B
43 5400 2200 6400 2800
=B
2 0 0 9700 7900
=T
2 150 2 0
4200 7300
Lambdas
=T
2 150 3 0
200 6700
8.1 EXACT SIZE
=T
2 150 5 0
200 5500
8.3 MINIMUM OVERLAP BY METAL1
=T
2 150 5 0
200 4900
8.4 MINIMUM SPACING TO CONTACT
=T
2 150 5 0
200 4300
8.5 MINIMUM SPACING TO POLY OR
=T
2 150 3 0
600 4100
ACTIVE EDGE
=T
2 150 2 0
4400 6100
3
=T
2 150 2 0
4400 5500
1
=T
2 150 2 0
4400 4900
2
=T
2 150 2 0
4400 4300
2
=P
1 0 10
3100 2800 2900 2800 3000 2800 2900 2900 3100 2900 
3000 2800 3000 3100 3000 2800 2900 2800 3100 2800 
=P
1 0 9
3100 2600 2900 2600 3000 2600 2900 2500 3100 2500 
3000 2600 3000 2300 3000 2600 3100 2600 
=P
1 0 10
2700 2400 2500 2400 2600 2400 2500 2500 2700 2500 
2600 2400 2600 2700 2600 2400 2500 2400 2700 2400 
=P
1 0 9
2700 2200 2500 2200 2600 2200 2500 2100 2700 2100 
2600 2200 2600 1900 2600 2200 2700 2200 
=P
1 0 10
5800 3100 5800 2900 5800 3000 5700 2900 5700 3100 
5800 3000 5500 3000 5800 3000 5800 2900 5800 3100 
=P
1 0 9
6000 3100 6000 2900 6000 3000 6100 2900 6100 3100 
6000 3000 6300 3000 6000 3000 6000 3100 
=P
1 0 10
3700 1700 3700 1500 3700 1600 3600 1700 3600 1500 
3700 1600 3400 1600 3700 1600 3700 1500 3700 1700 
=P
1 0 10
4000 1700 4000 1500 4000 1600 4100 1700 4100 1500 
4000 1600 4300 1600 4000 1600 4000 1500 4000 1700 
=P
1 0 10
5600 2100 5600 1900 5600 2000 5500 1900 5500 2100 
5600 2000 5300 2000 5600 2000 5600 1900 5600 2100 
=P
1 0 9
5800 2100 5800 1900 5800 2000 5900 1900 5900 2100 
5800 2000 6100 2000 5800 2000 5800 2100 
=T
2 150 2 0
5800 3200
8.4
=T
2 150 2 0
5600 1700
8.1
=T
2 150 2 0
2600 2700
8.5
=T
2 150 2 0
2200 2200
8.5
=P
1 0 9
6500 2400 6700 2400 6600 2400 6500 2500 6700 2500 
6600 2400 6600 2700 6600 2400 6500 2400 
=P
1 0 9
6700 2300 6500 2300 6600 2300 6700 2200 6500 2200 
6600 2300 6600 2000 6600 2300 6700 2300 
=T
2 150 2 0
6800 2300
8.3
=T
2 150 4 0
200 6100
8.2 MINIMUM VIA1 SPACING
=T
2 150 2 0
3700 1300
8.2
=T
2 300 2 0
3800 200
8. VIA1
=T
2 150 2 0
5400 7300
Lambdas
=T
2 150 2 0
6600 7300
Lambdas
=T
2 150 2 0
5600 6700
2x2
=T
2 150 2 0
6800 6700
3x3
=T
2 150 2 0
5600 6100
3
=T
2 150 2 0
6800 6100
3
=T
2 150 2 0
5600 5500
1
=T
2 150 2 0
6800 5500
1
=T
2 150 2 0
5600 4900
2
=T
2 150 2 0
6800 4900
2
=T
2 150 2 0
5600 4300
2
=T
2 150 2 0
6800 4300
2
=T
2 195 2 0
4200 7500
SCMOS
=T
2 195 2 0
5400 7500
SUBM
=T
2 195 2 0
6600 7500
DEEP
=T
2 150 2 0
8000 4300
1
=T
2 195 2 0
7800 7500
CMOSEDU
=T
2 150 2 0
7800 7300
Scale
=T
2 150 2 0
8000 4900
1
=T
2 150 2 0
4400 6700
2x2
=T
2 150 2 0
8000 6700
1.5x1.5
=T
2 150 2 0
8000 6100
1.5
=T
2 150 2 0
8000 5500
0.5
=H
RULE9
7.0.2.7
7.0.2.7
100

10/07/04
08:44:55
1 0 0 8800 6300
7 31 110 0
=B
51 1800 2600 5500 2900
=B
51 1800 1900 5100 2200
=B
51 5100 1800 5500 2200
=B
50 5200 1900 5400 2100
=B
49 5100 1800 5500 2200
=B
49 5200 700 5500 1800
=B
2 0 0 8800 6300
=T
2 300 3 0
2200 100
9. METAL2
=T
2 150 2 0
3300 5800
Lambdas
=T
2 150 4 0
200 5200
9.1 MINIMUM WIDTH
=T
2 150 5 0
200 4000
9.3 MINIMUM OVERLAP OF VIA1
=T
2 150 2 0
3500 5200
3
=T
2 150 2 0
3500 4600
4
=T
2 150 2 0
3500 4000
1
=P
1 0 15
1700 2600 1500 2600 1600 2600 1500 2500 1700 2500 
1600 2600 1600 2200 1700 2200 1500 2200 1600 2200 
1500 2300 1700 2300 1600 2200 1600 2600 1700 2600 
=P
1 0 9
5600 1900 5800 1900 5700 1900 5600 2000 5800 2000 
5700 1900 5700 2200 5700 1900 5600 1900 
=P
1 0 9
5600 1800 5800 1800 5700 1800 5600 1700 5800 1700 
5700 1800 5700 1500 5700 1800 5600 1800 
=P
1 0 15
5600 2900 5800 2900 5700 2900 5600 2800 5800 2800 
5700 2900 5700 2600 5600 2600 5800 2600 5700 2600 
5600 2700 5800 2700 5700 2600 5700 2900 5600 2900 
=T
49 150 2 0
5900 2700
9.1
=T
49 150 2 0
5900 1800
9.3
=T
49 150 2 0
1200 2300
9.2
=T
2 150 4 0
200 4600
9.2 MINIMUM SPACING
=T
2 150 2 0
4500 5800
Lambdas
=T
2 150 2 0
5700 5800
Lambdas
=T
2 150 2 0
4700 5200
3
=T
2 150 2 0
5900 5200
3
=T
2 150 2 0
4700 4600
3
=T
2 150 2 0
5900 4600
4
=T
2 150 2 0
4700 4000
1
=T
2 150 2 0
5900 4000
1
=T
2 195 2 0
3300 6000
SCMOS
=T
2 195 2 0
4500 6000
SUBM
=T
2 195 2 0
5700 6000
DEEP
=T
2 195 2 0
6900 6000
CMOSEDU
=T
2 150 2 0
6900 5800
Scale
=T
2 150 2 0
7100 4600
2
=T
2 150 2 0
7100 5200
1.5
=T
2 150 2 0
7100 4000
0.5
=H
SCH_CAP
7.0.2.7
7.0.2.7
100

10/07/04
08:44:55
1 200 -200 1245 300
0 6 12 0
=P
3 0 2
200 0 500 0 
=P
3 0 2
500 200 500 -200 
=P
3 0 2
700 200 700 -200 
=P
3 0 2
700 0 1000 0 
=T
5 300 2 0
200 0
1
=T
5 300 2 0
1000 0
2
=H
SCH_DIODE
7.0.2.7
7.0.2.7
100

10/07/04
08:44:55
1 -300 -1400 300 150
0 5 14 0
=P
3 0 6
0 0 0 -500 -300 -500 0 -900 300 -500 
0 -500 
=P
3 0 2
-300 -900 300 -900 
=P
3 0 2
0 -900 0 -1400 
=T
5 150 2 0
0 0
1A
=T
5 150 2 0
0 -1400
2K
=H
SCH_GND
7.0.2.7
7.0.2.7
100

10/07/04
08:44:55
1 -300 -800 300 150
0 2 8 0
=P
3 0 6
0 0 0 -500 -300 -500 0 -800 300 -500 
0 -500 
=T
4 150 2 0
0 0
0
=H
SCH_INDUCTOR
7.0.2.7
7.0.2.7
100

10/07/04
08:44:55
1 0 0 2245 300
0 7 157 0
=T
5 300 2 0
0 0
1
=T
5 300 2 0
2000 0
2
=P
3 0 49
400 15 400 25 405 35 405 50 410 60 
415 75 420 85 425 95 430 105 440 120 
445 125 455 135 465 145 475 155 480 160 
495 170 505 175 515 180 525 185 540 190 
550 195 565 195 575 200 585 200 600 200 
615 200 625 200 635 195 650 195 660 190 
675 185 685 180 695 175 705 170 720 160 
725 155 735 145 745 135 755 125 760 120 
770 105 775 95 780 85 785 75 790 60 
795 50 795 35 800 25 800 15 
=P
3 0 49
800 15 800 25 805 35 805 50 810 60 
815 75 820 85 825 95 830 105 840 120 
845 125 855 135 865 145 875 155 880 160 
895 170 905 175 915 180 925 185 940 190 
950 195 965 195 975 200 985 200 1000 200 
1015 200 1025 200 1035 195 1050 195 1060 190 
1075 185 1085 180 1095 175 1105 170 1120 160 
1125 155 1135 145 1145 135 1155 125 1160 120 
1170 105 1175 95 1180 85 1185 75 1190 60 
1195 50 1195 35 1200 25 1200 15 
=P
3 0 49
1200 15 1200 25 1205 35 1205 50 1210 60 
1215 75 1220 85 1225 95 1230 105 1240 120 
1245 125 1255 135 1265 145 1275 155 1280 160 
1295 170 1305 175 1315 180 1325 185 1340 190 
1350 195 1365 195 1375 200 1385 200 1400 200 
1415 200 1425 200 1435 195 1450 195 1460 190 
1475 185 1485 180 1495 175 1505 170 1520 160 
1525 155 1535 145 1545 135 1555 125 1560 120 
1570 105 1575 95 1580 85 1585 75 1590 60 
1595 50 1595 35 1600 25 1600 15 
=P
3 0 3
0 0 400 0 400 15 
=P
3 0 3
2000 0 1600 0 1600 20 
=H
SCH_ISOURCE
7.0.2.7
7.0.2.7
100

10/07/04
08:44:56
1 -400 0 400 1750
0 7 47 0
=P
3 0 33
-400 800 -390 880 -370 955 -335 1020 -285 1085 
-220 1135 -155 1170 -80 1190 0 1200 80 1190 
155 1170 220 1135 285 1085 335 1020 370 955 
390 880 400 800 390 720 370 645 335 580 
285 515 220 465 155 430 80 410 0 400 
-80 410 -155 430 -220 465 -285 515 -335 580 
-370 645 -390 720 -400 800 
=P
3 0 2
0 400 0 0 
=P
3 0 2
0 1200 0 1600 
=T
5 150 2 0
0 0
2
=T
5 150 2 0
0 1600
1
=P
3 0 2
0 1150 0 450 
=P
3 0 4
0 450 50 550 -50 550 0 450 
=H
SCH_NMOS
7.0.2.7
7.0.2.7
100

10/07/04
08:44:56
1 0 -1800 2845 1950
0 12 24 0
=P
3 0 2
1400 800 1400 -800 
=P
3 0 2
1600 800 1600 -800 
=P
3 0 2
1400 0 0 0 
=P
3 0 2
2600 -800 1600 -800 
=P
3 0 2
2600 800 1600 800 
=P
3 0 2
2600 800 2600 1800 
=P
3 0 2
2600 -800 2600 -1800 
=T
5 150 2 0
0 0
2G
=P
3 0 2
1600 0 2300 0 
=T
5 150 2 0
2600 1800
1D
=T
5 150 2 0
2600 -1800
3S
=T
5 150 2 0
2300 0
4B
=H
SCH_PMOS
7.0.2.7
7.0.2.7
100

10/07/04
08:44:56
1 0 -1800 2845 1950
0 13 41 0
=P
3 0 17
1000 0 1015 -75 1060 -140 1125 -185 1200 -200 
1275 -185 1340 -140 1385 -75 1400 0 1385 75 
1340 140 1275 185 1200 200 1125 185 1060 140 
1015 75 1000 0 
=P
3 0 2
1400 800 1400 -800 
=P
3 0 2
1600 800 1600 -800 
=P
3 0 2
1000 0 0 0 
=P
3 0 2
2600 -800 1600 -800 
=P
3 0 2
2600 800 1600 800 
=P
3 0 2
2600 800 2600 1800 
=P
3 0 2
2600 -800 2600 -1800 
=T
5 150 2 0
2600 1800
3S
=T
5 150 2 0
0 0
2G
=T
5 150 2 0
2600 -1800
1D
=P
3 0 2
1600 0 2300 0 
=T
5 150 2 0
2300 0
4B
=H
SCH_RES
7.0.2.7
7.0.2.7
100

10/07/04
08:44:56
1 0 -100 2245 300
0 3 14 0
=P
3 0 10
0 0 500 0 600 100 700 -100 900 100 
1000 -100 1200 100 1300 -100 1400 0 2000 0 
=T
5 300 2 0
0 0
1
=T
5 300 2 0
2000 0
2
=H
SCH_VAC
7.0.2.7
7.0.2.7
100

10/07/04
08:44:56
1 -400 0 400 1750
0 10 112 0
=P
3 0 33
-400 800 -390 880 -370 955 -335 1020 -285 1085 
-220 1135 -155 1170 -80 1190 0 1200 80 1190 
155 1170 220 1135 285 1085 335 1020 370 955 
390 880 400 800 390 720 370 645 335 580 
285 515 220 465 155 430 80 410 0 400 
-80 410 -155 430 -220 465 -285 515 -335 580 
-370 645 -390 720 -400 800 
=P
3 0 2
0 400 0 0 
=P
3 0 2
0 1200 0 1600 
=P
3 0 33
-400 800 -390 880 -370 955 -335 1020 -285 1085 
-220 1135 -155 1170 -80 1190 0 1200 80 1190 
155 1170 220 1135 285 1085 335 1020 370 955 
390 880 400 800 390 720 370 645 335 580 
285 515 220 465 155 430 80 410 0 400 
-80 410 -155 430 -220 465 -285 515 -335 580 
-370 645 -390 720 -400 800 
=P
3 0 2
0 400 0 0 
=P
3 0 2
0 1200 0 1600 
=P
2 0 17
200 800 200 780 190 760 185 745 170 730 
155 715 140 710 120 700 100 700 80 700 
60 710 45 715 30 730 15 745 10 760 
0 780 0 800 
=P
2 0 17
0 800 0 820 -10 840 -15 855 -30 870 
-45 885 -60 890 -80 900 -100 900 -120 900 
-140 890 -155 885 -170 870 -185 855 -190 840 
-200 820 -200 800 
=T
5 150 2 0
0 1600
1
=T
5 150 2 0
0 0
2
=H
SCH_VDC
7.0.2.7
7.0.2.7
100

10/07/04
08:44:56
1 -400 0 400 1750
0 11 84 0
=P
3 0 33
-400 800 -390 880 -370 955 -335 1020 -285 1085 
-220 1135 -155 1170 -80 1190 0 1200 80 1190 
155 1170 220 1135 285 1085 335 1020 370 955 
390 880 400 800 390 720 370 645 335 580 
285 515 220 465 155 430 80 410 0 400 
-80 410 -155 430 -220 465 -285 515 -335 580 
-370 645 -390 720 -400 800 
=P
3 0 2
0 400 0 0 
=P
3 0 2
0 1200 0 1600 
=P
3 0 2
0 1100 0 900 
=P
3 0 2
-100 1000 100 1000 
=P
3 0 2
-100 600 100 600 
=P
3 0 33
-400 800 -390 880 -370 955 -335 1020 -285 1085 
-220 1135 -155 1170 -80 1190 0 1200 80 1190 
155 1170 220 1135 285 1085 335 1020 370 955 
390 880 400 800 390 720 370 645 335 580 
285 515 220 465 155 430 80 410 0 400 
-80 410 -155 430 -220 465 -285 515 -335 580 
-370 645 -390 720 -400 800 
=P
3 0 2
0 400 0 0 
=P
3 0 2
0 1200 0 1600 
=T
5 150 2 0
0 1600
1
=T
5 150 2 0
0 0
2
=H
SCH_VDD
7.0.2.7
7.0.2.7
100

10/07/04
08:44:56
1 -200 0 213 650
0 2 8 0
=P
3 0 6
0 0 0 500 -200 500 0 500 200 500 
0 500 
=T
4 150 2 0
-155 500
VDD
=H
SCH_VSS
7.0.2.7
7.0.2.7
100

10/07/04
08:44:56
1 -200 -100 468 400
0 2 8 0
=P
3 0 6
0 400 0 -100 -200 -100 0 -100 200 -100 
0 -100 
=T
4 150 2 0
100 -100
VSS
=H
ALLMOSIS
7.0.2.7
7.0.2.7
100

10/07/04
08:44:56
2 0 0 60600 53900
0 0 0 27
=C
RULE1
0 0 0 0
=C
RULE10
0 27800 10000 0
=C
RULE11
0 37900 10000 0
=C
RULE12
0 47700 10000 0
=C
RULE13
0 100 20800 0
=C
RULE14
0 10400 20800 0
=C
RULE15
0 19700 20800 0
=C
RULE16
0 29700 20800 0
=C
RULE17
0 41000 20800 0
=C
RULE18
0 100 32300 0
=C
RULE2
0 9700 0 0
=C
RULE20
0 11400 32300 0
=C
RULE21
0 22700 32300 0
=C
RULE22
0 32200 32300 0
=C
RULE23
0 41300 32300 0
=C
RULE24
0 100 44000 0
=C
RULE25
0 11600 44000 0
=C
RULE26
0 21200 44000 0
=C
RULE27
0 30700 44000 0
=C
RULE28
0 43000 44000 0
=C
RULE3
0 20000 0 0
=C
RULE4
0 30300 0 0
=C
RULE5
0 41600 0 0
=C
RULE6
0 50800 0 0
=C
RULE7
0 100 10000 0
=C
RULE8
0 9300 10000 0
=C
RULE9
0 19000 10000 0
