{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644504654467 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644504654477 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 10 09:50:54 2022 " "Processing started: Thu Feb 10 09:50:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644504654477 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644504654477 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off four_bit -c four_bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off four_bit -c four_bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644504654477 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1644504655501 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1644504655501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit.vhd 4 2 " "Found 4 design units, including 2 entities, in source file four_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment-behavioral " "Found design unit 1: seven_segment-behavioral" {  } { { "four_bit.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 3/four_bit/four_bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644504672754 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 four_bit-main " "Found design unit 2: four_bit-main" {  } { { "four_bit.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 3/four_bit/four_bit.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644504672754 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "four_bit.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 3/four_bit/four_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644504672754 ""} { "Info" "ISGN_ENTITY_NAME" "2 four_bit " "Found entity 2: four_bit" {  } { { "four_bit.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 3/four_bit/four_bit.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644504672754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644504672754 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "four_bit " "Elaborating entity \"four_bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1644504672808 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hex1 four_bit.vhd(43) " "VHDL Signal Declaration warning at four_bit.vhd(43): used implicit default value for signal \"hex1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "four_bit.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 3/four_bit/four_bit.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644504672815 "|four_bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "seven_segment seven_segment:hex3_inst A:behavioral " "Elaborating entity \"seven_segment\" using architecture \"A:behavioral\" for hierarchy \"seven_segment:hex3_inst\"" {  } { { "four_bit.vhd" "hex3_inst" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 3/four_bit/four_bit.vhd" 69 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644504672838 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[0\] GND " "Pin \"hex1\[0\]\" is stuck at GND" {  } { { "four_bit.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 3/four_bit/four_bit.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644504673672 "|four_bit|hex1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[1\] GND " "Pin \"hex1\[1\]\" is stuck at GND" {  } { { "four_bit.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 3/four_bit/four_bit.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644504673672 "|four_bit|hex1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[2\] GND " "Pin \"hex1\[2\]\" is stuck at GND" {  } { { "four_bit.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 3/four_bit/four_bit.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644504673672 "|four_bit|hex1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[3\] GND " "Pin \"hex1\[3\]\" is stuck at GND" {  } { { "four_bit.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 3/four_bit/four_bit.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644504673672 "|four_bit|hex1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[4\] GND " "Pin \"hex1\[4\]\" is stuck at GND" {  } { { "four_bit.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 3/four_bit/four_bit.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644504673672 "|four_bit|hex1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[5\] GND " "Pin \"hex1\[5\]\" is stuck at GND" {  } { { "four_bit.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 3/four_bit/four_bit.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644504673672 "|four_bit|hex1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[6\] GND " "Pin \"hex1\[6\]\" is stuck at GND" {  } { { "four_bit.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 3/four_bit/four_bit.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644504673672 "|four_bit|hex1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1644504673672 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1644504673849 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1644504674390 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644504674390 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "four_bit.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 3/four_bit/four_bit.vhd" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644504674438 "|four_bit|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "four_bit.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 3/four_bit/four_bit.vhd" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644504674438 "|four_bit|SW[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1644504674438 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "63 " "Implemented 63 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1644504674439 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1644504674439 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Implemented 25 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1644504674439 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1644504674439 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644504674466 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 10 09:51:14 2022 " "Processing ended: Thu Feb 10 09:51:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644504674466 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644504674466 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644504674466 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644504674466 ""}
