vendor_name = ModelSim
source_file = 1, /home/pedro/Verilog/Nibble-VERILOG-master/mux2.v
source_file = 1, /home/pedro/Verilog/Nibble-VERILOG-master/single_port_ram.v
source_file = 1, /home/pedro/Verilog/Nibble-VERILOG-master/single_pot_rom.v
source_file = 1, /home/pedro/Verilog/Nibble-VERILOG-master/fullAdder8.v
source_file = 1, /home/pedro/Verilog/Nibble-VERILOG-master/decoder.sv
source_file = 1, /home/pedro/Verilog/Nibble-VERILOG-master/Waveform.vwf
source_file = 1, /home/pedro/Verilog/Nibble-VERILOG-master/sum1.sv
source_file = 1, /home/pedro/Verilog/Nibble-VERILOG-master/complement2.sv
source_file = 1, /home/pedro/Verilog/Nibble-VERILOG-master/reg4a.sv
source_file = 1, /home/pedro/Verilog/Nibble-VERILOG-master/reg_addr.sv
source_file = 1, /home/pedro/Verilog/Nibble-VERILOG-master/reg_x.sv
source_file = 1, /home/pedro/Verilog/Nibble-VERILOG-master/reg_y.sv
source_file = 1, /home/pedro/Verilog/Nibble-VERILOG-master/reg_op.sv
source_file = 1, /home/pedro/Verilog/Nibble-VERILOG-master/reg_inst.sv
source_file = 1, /home/pedro/Verilog/Nibble-VERILOG-master/Central.v
source_file = 1, single_port_rom_init.txt
source_file = 1, /home/pedro/Verilog/Nibble-VERILOG-master/db/nibble.cbx.xml
design_name = Central
instance = comp, \mux_X~output , mux_X~output, Central, 1
instance = comp, \ENA_1~output , ENA_1~output, Central, 1
instance = comp, \mux_Y~output , mux_Y~output, Central, 1
instance = comp, \ENA_2~output , ENA_2~output, Central, 1
instance = comp, \out_we~output , out_we~output, Central, 1
instance = comp, \out[0]~output , out[0]~output, Central, 1
instance = comp, \out[1]~output , out[1]~output, Central, 1
instance = comp, \out[2]~output , out[2]~output, Central, 1
instance = comp, \clk~input , clk~input, Central, 1
instance = comp, \reset~input , reset~input, Central, 1
instance = comp, \state.S0 , state.S0, Central, 1
instance = comp, \state.S1~0 , state.S1~0, Central, 1
instance = comp, \state.S1 , state.S1, Central, 1
instance = comp, \state.S2 , state.S2, Central, 1
instance = comp, \OP[0]~input , OP[0]~input, Central, 1
instance = comp, \Selector0~0 , Selector0~0, Central, 1
instance = comp, \state.S5 , state.S5, Central, 1
instance = comp, \state.S6 , state.S6, Central, 1
instance = comp, \state.S7 , state.S7, Central, 1
instance = comp, \nextstate~1 , nextstate~1, Central, 1
instance = comp, \state.S3 , state.S3, Central, 1
instance = comp, \nextstate.S4~0 , nextstate.S4~0, Central, 1
instance = comp, \state.S4 , state.S4, Central, 1
instance = comp, \OP[1]~input , OP[1]~input, Central, 1
instance = comp, \OP[2]~input , OP[2]~input, Central, 1
