langName "Verilog"
libDirs ""
extDirs ".v"
libFiles ""
viewName "module"
libName ""
