{
  "label": "Tier 1 â€“ Foundational",
  "position": 1,
  "items": [
    "F1A_The_Cost_of_Bugs",
    "F1B_The_Verification_Mindset",
    "F1C_Why_SystemVerilog",
    "F2A_Core_Data_Types",
    "F2B_Dynamic_Structures",
    "F3_Procedural_Constructs",
    "F4A_Modules_and_Packages",
    "F4B_Interfaces_and_Modports",
    "F4C_Clocking_Blocks",
    "F5_Intro_to_OOP_in_SV"
  ]
}