IP,Test_Name,Status,Remarks
RTL_SIM,test_shift_reg_20_test_shift_reg_20_,Passed,
RTL_SIM,soc_top_test_mult_16bit_outreg_,Passed,
RTL_SIM,soc_top_test_mac_32_sclr_FCB,Passed,
RTL_SIM,test_shift_reg_2161_test_shift_reg_2161_,Passed,
RTL_SIM,calibrate_test__PL,Failed,"UVM_ERROR ../../tb_src/uvcs/FCB_PCB_SS/tb_src/top/scoreboard.sv(220) @ 283000: uvm_test_top.top0.pcb_env.scb [Odd Parity pl_data Write:[34]] Data MisMatch :: ------
"
RTL_SIM,dpram_8x4096_test_dpram_8x4096_test_FCB,Passed,
RTL_SIM,soc_top_test_mult_16bit_inreg_FCB,Passed,
RTL_SIM,soc_top_test_mac_32_preacc_,Failed,"                TEST_FAILED             
"
RTL_SIM,pl_ram_test__PL,Failed,"UVM_ERROR ../../tb_src/uvcs/FCB_PCB_SS/tb_src/apb-vip-workspace/apb_vip_master/apb_demo_scoreboard.sv(127) @ 20763000: uvm_test_top.top0.pcb_env.apb_master.scoreboard0 [apb_demo_scoreboard] Read Data MisMatch :: ------
"
RTL_SIM,soc_top_test_mac_32_arst_,Passed,
RTL_SIM,test_shift_reg_2160_test_shift_reg_2160_,Passed,
RTL_SIM,soc_top_test_test_add8bit_ior_FCB,Failed,"                TEST_FAILED             
"
RTL_SIM,soc_top_test_mult_16bit_outreg_FCB,Passed,
RTL_SIM,spram_36x1024_test_spram_36x1024_test_FCB,Passed,
RTL_SIM,dpram_16x2048_test_dpram_16x2048_test_FCB,Passed,
RTL_SIM,soc_top_test_test_and2_FCB,Passed,
RTL_SIM,soc_top_test_test_add8bit_FCB,Failed,"                TEST_FAILED             
"
RTL_SIM,enable_test__PL,Passed,
RTL_SIM,ctrl_a_inc_test__PL,Failed,"UVM_ERROR ../../tb_src/uvcs/FCB_PCB_SS/tb_src/top/scoreboard.sv(220) @ 283000: uvm_test_top.top0.pcb_env.scb [Odd Parity pl_data Write:[34]] Data MisMatch :: ------
"
RTL_SIM,spram_8x4096_test_spram_8x4096_test_FCB,Passed,
RTL_SIM,test_up_counter_sync_test_up_counter_sync_,Failed,"UVM_ERROR ../../tb_src/uvcs/clb_design_uvc/scoreboards/scoreboard_up_counter_async.sv(50) @ 206000: uvm_test_top.top0.cnt_uvc_env.sb0 [SCOREBOARD ] ACTUAL AND EXPECTED OUTPUTS ARE NOT EQUAL
"
RTL_SIM,soc_top_test_mult_16bit_inreg_,Passed,
RTL_SIM,soc_top_test_mac_32_preacc_FCB,Failed,"                TEST_FAILED             
"
RTL_SIM,soc_top_test_test_and2_,Passed,
RTL_SIM,soc_top_test_mac_32_sclr_,Passed,
RTL_SIM,soc_top_test_test_add8bit_ior_,Failed,"                TEST_FAILED             
"
RTL_SIM,soc_top_test_eight_mult_20x18_unsigned_regin_FCB,Passed,
RTL_SIM,soc_top_test_mult_14x10_unsigned_FCB,Passed,
RTL_SIM,test_shift_reg_test_shift_reg_,Passed,
RTL_SIM,soc_top_test_eight_mult_20x18_unsigned_,Passed,
RTL_SIM,soc_top_test_test_mux2_1_FCB,Passed,
RTL_SIM,test_up_counter_sync_test_up_counter_sync_FCB,Failed,"UVM_ERROR ../../tb_src/uvcs/clb_design_uvc/scoreboards/scoreboard_up_counter_async.sv(50) @ 523081000: uvm_test_top.top0.cnt_uvc_env.sb0 [SCOREBOARD ] ACTUAL AND EXPECTED OUTPUTS ARE NOT EQUAL
"
RTL_SIM,dpram_32x1024_test_dpram_32x1024_test_FCB,Passed,
RTL_SIM,spram_32x1024_test_spram_32x1024_test_,Passed,
RTL_SIM,soc_top_test_eight_mult_20x18_unsigned_regin_,Passed,
RTL_SIM,soc_top_test_test_mux16_1_,Passed,
RTL_SIM,soc_top_test_eight_mult_20x18_unsigned_FCB,Passed,
RTL_SIM,dpram_8x4096_test_dpram_8x4096_test_,Passed,
RTL_SIM,spram_36x1024_test_spram_36x1024_test_,Passed,
RTL_SIM,spram_18x2048_test_spram_18x2048_test_,Passed,
RTL_SIM,register_wr_test__PL,FATAL,"UVM_FATAL /nfs_cadtools/synopsys/vcs_all/S-2021.09-SP2/etc/uvm-1.2/base/uvm_phase.svh(1512) @ 10000000000: reporter [PH_TIMEOUT] Explicit timeout of 10000000000 hit, indicating a probable testbench issue
"
RTL_SIM,soc_top_test_test_mux16_1_FCB,Passed,
RTL_SIM,soc_top_test_test_and6reg_,Passed,
RTL_SIM,mult_8bit_test_mult_8bit_test_FCB,Passed,
RTL_SIM,test_johnson_counter_test_johnson_counter_,Passed,
RTL_SIM,test_up_counter_test_up_counter_FCB,FATAL,"UVM_FATAL /nfs_cadtools/synopsys/vcs_all/S-2021.09-SP2/etc/uvm-1.2/base/uvm_phase.svh(1512) @ 10000000000: reporter [PH_TIMEOUT] Explicit timeout of 10000000000 hit, indicating a probable testbench issue
"
RTL_SIM,soc_top_test_mult_8bit_FCB,Passed,
RTL_SIM,dpram_16x2048_test_dpram_16x2048_test_,Passed,
RTL_SIM,soc_top_test_mult_16_signed_,Passed,
RTL_SIM,soc_top_test_mult_16_signed_FCB,Passed,
RTL_SIM,test_gray_counter_test_gray_counter_FCB,Passed,
RTL_SIM,soc_top_test_fir_tap4_unsigned_FCB,Failed,"                TEST_FAILED             
"
RTL_SIM,soc_top_test_mult_16bit_ioreg_,Passed,
RTL_SIM,soc_top_test_test_xor5_FCB,Passed,
RTL_SIM,spram_8x4096_test_spram_8x4096_test_,Passed,
RTL_SIM,soc_top_test_test_mux8_1_,Passed,
RTL_SIM,spram_16x2048_test_spram_16x2048_test_,Passed,
RTL_SIM,parity_test__PL,Failed,"UVM_ERROR ../../tb_src/uvcs/FCB_PCB_SS/tb_src/top/scoreboard.sv(220) @ 283000: uvm_test_top.top0.pcb_env.scb [Odd Parity pl_data Write:[34]] Data MisMatch :: ------
"
RTL_SIM,soc_top_test_mac_32_FCB,Failed,"                TEST_FAILED             
"
RTL_SIM,soc_top_test_test_mux8_1_FCB,Passed,
RTL_SIM,soc_top_test_fir_tap4_unsigned_,Failed,"                TEST_FAILED             
"
RTL_SIM,soc_top_test_three_mult_14x10_unsigned_FCB,Passed,
RTL_SIM,test_ring_counter_test_ring_counter_,Failed,"UVM_ERROR ../../tb_src/uvcs/clb_design_uvc/scoreboards/scoreboard_ring_counter.sv(53) @ 270000: uvm_test_top.top0.cnt_uvc_env.sb0 [SCOREBOARD ] ACTUAL AND EXPECTED OUTPUTS ARE NOT EQUAL
"
RTL_SIM,soc_top_test_test_mux4_1_FCB,Passed,
RTL_SIM,soc_top_test_mac_32_preacc_sclr_,FATAL,"UVM_FATAL /nfs_cadtools/synopsys/vcs_all/S-2021.09-SP2/etc/uvm-1.2/base/uvm_phase.svh(1512) @ 10000000000: reporter [PH_TIMEOUT] Explicit timeout of 10000000000 hit, indicating a probable testbench issue
"
RTL_SIM,soc_top_test_test_andorxor_FCB,Passed,
RTL_SIM,soc_top_test_mult_28x20_unsigned_regin_,Failed,"                TEST_FAILED             
"
RTL_SIM,soc_top_test_test_mux2_1_,Passed,
RTL_SIM,dpram_32x1024_test_dpram_32x1024_test_,Passed,
RTL_SIM,test_shift_reg_test_shift_reg_FCB,Passed,
RTL_SIM,bist_test__PL,Passed,
RTL_SIM,soc_top_test_two_mult_14x10_unsigned_regin_FCB,FATAL,"UVM_FATAL /nfs_cadtools/synopsys/vcs_all/S-2021.09-SP2/etc/uvm-1.2/base/uvm_phase.svh(1512) @ 10000000000: reporter [PH_TIMEOUT] Explicit timeout of 10000000000 hit, indicating a probable testbench issue
"
RTL_SIM,soc_top_test_three_mult_14x10_unsigned_,Passed,
RTL_SIM,spram_16x1024_test_spram_16x1024_test_,Passed,
RTL_SIM,soc_top_test_test_add16bit_FCB,Failed,"                TEST_FAILED             
"
RTL_SIM,soc_top_test_mac_32_arst_FCB,Passed,
RTL_SIM,spram_16x2048_test_spram_16x2048_test_FCB,Passed,
RTL_SIM,soc_top_test_test_add8bit_,Failed,"                TEST_FAILED             
"
RTL_SIM,soc_top_test_mult_28x20_unsigned_,Passed,
RTL_SIM,soc_top_test_test_andorxor_,Passed,
RTL_SIM,test_up_counter_test_up_counter_,FATAL,"UVM_FATAL /nfs_cadtools/synopsys/vcs_all/S-2021.09-SP2/etc/uvm-1.2/base/uvm_phase.svh(1512) @ 10000000000: reporter [PH_TIMEOUT] Explicit timeout of 10000000000 hit, indicating a probable testbench issue
"
RTL_SIM,spram_9x4096_test_spram_9x4096_test_,Passed,
RTL_SIM,test_down_counter_test_down_counter_,Passed,
RTL_SIM,soc_top_test_test_and6reg_FCB,Passed,
RTL_SIM,test_shift_reg_21_test_shift_reg_21_,Passed,
RTL_SIM,spram_9x4096_test_spram_9x4096_test_FCB,Passed,
RTL_SIM,split_test__PL,Failed,"UVM_ERROR ../../tb_src/uvcs/FCB_PCB_SS/tb_src/top/scoreboard.sv(220) @ 283000: uvm_test_top.top0.pcb_env.scb [Odd Parity pl_data Write:[34]] Data MisMatch :: ------
"
RTL_SIM,soc_top_test_test_and6_FCB,Passed,
RTL_SIM,soc_top_test_mac_32_preacc_sclr_FCB,FATAL,"UVM_FATAL /nfs_cadtools/synopsys/vcs_all/S-2021.09-SP2/etc/uvm-1.2/base/uvm_phase.svh(1512) @ 10000000000: reporter [PH_TIMEOUT] Explicit timeout of 10000000000 hit, indicating a probable testbench issue
"
RTL_SIM,spram_32x1024_test_spram_32x1024_test_FCB,Passed,
RTL_SIM,soc_top_test_mult_28x20_unsigned_FCB,Passed,
RTL_SIM,soc_top_test_test_dlatch_,Passed,
RTL_SIM,soc_top_test_test_dlatch_FCB,Passed,
RTL_SIM,spram_16x1024_test_spram_16x1024_test_FCB,Passed,
RTL_SIM,mult_8bit_test_mult_8bit_test_,Passed,
RTL_SIM,soc_top_test_mult_14x10_unsigned_,Passed,
RTL_SIM,dpram_16x1024_test_test_dpram_16x1024_test_test_,FATAL,"UVM_FATAL @ 0: reporter [INVTST] Requested test from command line +UVM_TESTNAME=dpram_16x1024_test_test not found.
"
RTL_SIM,soc_top_test_mult_16bit_ioreg_FCB,Passed,
RTL_SIM,soc_top_test_mac_32_,Failed,"                TEST_FAILED             
"
RTL_SIM,test_down_counter_test_down_counter_FCB,Passed,
RTL_SIM,spram_18x2048_test_spram_18x2048_test_FCB,Passed,
RTL_SIM,ctrl_s_inc_d_test__PL,Passed,
RTL_SIM,fail_bist_test__PL,Passed,
RTL_SIM,soc_top_test_test_xor5_,Passed,
RTL_SIM,dpram_16x1024_test_test_dpram_16x1024_test_test_FCB,FATAL,"UVM_FATAL @ 0: reporter [INVTST] Requested test from command line +UVM_TESTNAME=dpram_16x1024_test_test not found.
"
RTL_SIM,soc_top_test_mult_28x20_unsigned_regin_FCB,Failed,"                TEST_FAILED             
"
RTL_SIM,test_ring_counter_test_ring_counter_FCB,Failed,"UVM_ERROR ../../tb_src/uvcs/clb_design_uvc/scoreboards/scoreboard_ring_counter.sv(53) @ 523083000: uvm_test_top.top0.cnt_uvc_env.sb0 [SCOREBOARD ] ACTUAL AND EXPECTED OUTPUTS ARE NOT EQUAL
"
RTL_SIM,soc_top_test_two_mult_14x10_unsigned_regin_,FATAL,"UVM_FATAL /nfs_cadtools/synopsys/vcs_all/S-2021.09-SP2/etc/uvm-1.2/base/uvm_phase.svh(1512) @ 10000000000: reporter [PH_TIMEOUT] Explicit timeout of 10000000000 hit, indicating a probable testbench issue
"
RTL_SIM,soc_top_test_test_mux4_1_,Passed,
RTL_SIM,ctrl_s_inc_test__PL,Failed,"UVM_ERROR ../../tb_src/uvcs/FCB_PCB_SS/tb_src/top/scoreboard.sv(220) @ 283000: uvm_test_top.top0.pcb_env.scb [Odd Parity pl_data Write:[34]] Data MisMatch :: ------
"
RTL_SIM,soc_top_test_mult_8bit_,Passed,
RTL_SIM,test_gray_counter_test_gray_counter_,Passed,
RTL_SIM,soc_top_test_test_and6_,Passed,
RTL_SIM,soc_top_test_test_add16bit_,Failed,"                TEST_FAILED             
"
RTL_SIM,soc_top_test_test_dlatch_rs_FCB,Passed,
RTL_SIM,test_johnson_counter_test_johnson_counter_FCB,Passed,
RTL_SIM,soc_top_test_test_dlatch_rs_,Passed,
