
---------- Begin Simulation Statistics ----------
final_tick                                  524401000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  42646                       # Simulator instruction rate (inst/s)
host_mem_usage                                5159720                       # Number of bytes of host memory used
host_op_rate                                    42741                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.88                       # Real time elapsed on the host
host_tick_rate                              135182749                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      165419                       # Number of instructions simulated
sim_ops                                        165801                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000524                       # Number of seconds simulated
sim_ticks                                   524401000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu00.Branches                           22357                       # Number of branches fetched
system.cpu00.committedInsts                    100000                       # Number of instructions committed
system.cpu00.committedOps                      100293                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                   0.005660                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction               0.994340                       # Percentage of non-idle cycles
system.cpu00.numCycles                        1048802                       # number of cpu cycles simulated
system.cpu00.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles             1042866.000011                       # Number of busy cycles
system.cpu00.num_conditional_control_insts        15945                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu00.num_fp_insts                          12                       # number of float instructions
system.cpu00.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                      6412                       # number of times a function call or return occured
system.cpu00.num_idle_cycles              5935.999989                       # Number of idle cycles
system.cpu00.num_int_alu_accesses               98835                       # Number of integer alu accesses
system.cpu00.num_int_insts                      98835                       # number of integer instructions
system.cpu00.num_int_register_reads            120856                       # number of times the integer registers were read
system.cpu00.num_int_register_writes            64470                       # number of times the integer registers were written
system.cpu00.num_load_insts                     20279                       # Number of load instructions
system.cpu00.num_mem_refs                       36536                       # number of memory refs
system.cpu00.num_store_insts                    16257                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                 860      0.86%      0.86% # Class of executed instruction
system.cpu00.op_class::IntAlu                   62934     62.70%     63.56% # Class of executed instruction
system.cpu00.op_class::IntMult                     30      0.03%     63.59% # Class of executed instruction
system.cpu00.op_class::IntDiv                       6      0.01%     63.60% # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdAes                      0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::MemRead                  20564     20.49%     84.09% # Class of executed instruction
system.cpu00.op_class::MemWrite                 15960     15.90%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0      0.00%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite               12      0.01%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                   100366                       # Class of executed instruction
system.cpu00.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::mean        2968000                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::min_value      2968000                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::max_value      2968000                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateResidencyTicks::ON     521433000                       # Cumulative time (in ticks) in various power states
system.cpu00.pwrStateResidencyTicks::CLK_GATED      2968000                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.numSyscalls                  72                       # Number of system calls
system.cpu01.Branches                             887                       # Number of branches fetched
system.cpu01.committedInsts                      4725                       # Number of instructions committed
system.cpu01.committedOps                        4731                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                   0.978578                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction               0.021422                       # Percentage of non-idle cycles
system.cpu01.numCycles                        1048801                       # number of cpu cycles simulated
system.cpu01.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles             22466.980536                       # Number of busy cycles
system.cpu01.num_conditional_control_insts          464                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu01.num_fp_insts                          12                       # number of float instructions
system.cpu01.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                       423                       # number of times a function call or return occured
system.cpu01.num_idle_cycles             1026334.019464                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                4649                       # Number of integer alu accesses
system.cpu01.num_int_insts                       4649                       # number of integer instructions
system.cpu01.num_int_register_reads              5356                       # number of times the integer registers were read
system.cpu01.num_int_register_writes             3446                       # number of times the integer registers were written
system.cpu01.num_load_insts                      1154                       # Number of load instructions
system.cpu01.num_mem_refs                        1713                       # number of memory refs
system.cpu01.num_store_insts                      559                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu01.op_class::IntAlu                    3007     63.53%     63.74% # Class of executed instruction
system.cpu01.op_class::IntMult                      1      0.02%     63.77% # Class of executed instruction
system.cpu01.op_class::IntDiv                       2      0.04%     63.81% # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0      0.00%     63.81% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     63.81% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     63.81% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     63.81% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     63.81% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     63.81% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     63.81% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     63.81% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     63.81% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     63.81% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     63.81% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     63.81% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     63.81% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     63.81% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     63.81% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     63.81% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     63.81% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     63.81% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     63.81% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     63.81% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     63.81% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     63.81% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     63.81% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     63.81% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     63.81% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     63.81% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     63.81% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     63.81% # Class of executed instruction
system.cpu01.op_class::SimdAes                      0      0.00%     63.81% # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0      0.00%     63.81% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0      0.00%     63.81% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0      0.00%     63.81% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0      0.00%     63.81% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0      0.00%     63.81% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0      0.00%     63.81% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0      0.00%     63.81% # Class of executed instruction
system.cpu01.op_class::MemRead                   1158     24.47%     88.27% # Class of executed instruction
system.cpu01.op_class::MemWrite                   543     11.47%     99.75% # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0      0.00%     99.75% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite               12      0.25%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                     4733                       # Class of executed instruction
system.cpu01.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::mean      102748000                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::min_value    102748000                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::max_value    102748000                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateResidencyTicks::ON     421653000                       # Cumulative time (in ticks) in various power states
system.cpu01.pwrStateResidencyTicks::CLK_GATED    102748000                       # Cumulative time (in ticks) in various power states
system.cpu02.Branches                             883                       # Number of branches fetched
system.cpu02.committedInsts                      4702                       # Number of instructions committed
system.cpu02.committedOps                        4708                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                   0.981367                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction               0.018633                       # Percentage of non-idle cycles
system.cpu02.numCycles                        1048801                       # number of cpu cycles simulated
system.cpu02.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles             19541.983330                       # Number of busy cycles
system.cpu02.num_conditional_control_insts          462                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu02.num_fp_insts                          12                       # number of float instructions
system.cpu02.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                       421                       # number of times a function call or return occured
system.cpu02.num_idle_cycles             1029259.016670                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                4626                       # Number of integer alu accesses
system.cpu02.num_int_insts                       4626                       # number of integer instructions
system.cpu02.num_int_register_reads              5332                       # number of times the integer registers were read
system.cpu02.num_int_register_writes             3428                       # number of times the integer registers were written
system.cpu02.num_load_insts                      1149                       # Number of load instructions
system.cpu02.num_mem_refs                        1706                       # number of memory refs
system.cpu02.num_store_insts                      557                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu02.op_class::IntAlu                    2991     63.50%     63.72% # Class of executed instruction
system.cpu02.op_class::IntMult                      1      0.02%     63.74% # Class of executed instruction
system.cpu02.op_class::IntDiv                       2      0.04%     63.78% # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdAes                      0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::MemRead                   1153     24.48%     88.26% # Class of executed instruction
system.cpu02.op_class::MemWrite                   541     11.49%     99.75% # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0      0.00%     99.75% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite               12      0.25%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                     4710                       # Class of executed instruction
system.cpu02.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::mean       97243500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::min_value     97243500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::max_value     97243500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateResidencyTicks::ON     427157500                       # Cumulative time (in ticks) in various power states
system.cpu02.pwrStateResidencyTicks::CLK_GATED     97243500                       # Cumulative time (in ticks) in various power states
system.cpu03.Branches                             888                       # Number of branches fetched
system.cpu03.committedInsts                      4693                       # Number of instructions committed
system.cpu03.committedOps                        4699                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                   0.981141                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction               0.018859                       # Percentage of non-idle cycles
system.cpu03.numCycles                        1048801                       # number of cpu cycles simulated
system.cpu03.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles             19778.983104                       # Number of busy cycles
system.cpu03.num_conditional_control_insts          450                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu03.num_fp_insts                          12                       # number of float instructions
system.cpu03.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                       438                       # number of times a function call or return occured
system.cpu03.num_idle_cycles             1029022.016896                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                4601                       # Number of integer alu accesses
system.cpu03.num_int_insts                       4601                       # number of integer instructions
system.cpu03.num_int_register_reads              5307                       # number of times the integer registers were read
system.cpu03.num_int_register_writes             3414                       # number of times the integer registers were written
system.cpu03.num_load_insts                      1147                       # Number of load instructions
system.cpu03.num_mem_refs                        1701                       # number of memory refs
system.cpu03.num_store_insts                      554                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu03.op_class::IntAlu                    2987     63.54%     63.75% # Class of executed instruction
system.cpu03.op_class::IntMult                      1      0.02%     63.77% # Class of executed instruction
system.cpu03.op_class::IntDiv                       2      0.04%     63.82% # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdAes                      0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::MemRead                   1151     24.48%     88.30% # Class of executed instruction
system.cpu03.op_class::MemWrite                   538     11.44%     99.74% # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0      0.00%     99.74% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite               12      0.26%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                     4701                       # Class of executed instruction
system.cpu03.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::mean       90182500                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::min_value     90182500                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::max_value     90182500                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateResidencyTicks::ON     434218500                       # Cumulative time (in ticks) in various power states
system.cpu03.pwrStateResidencyTicks::CLK_GATED     90182500                       # Cumulative time (in ticks) in various power states
system.cpu04.Branches                             879                       # Number of branches fetched
system.cpu04.committedInsts                      4645                       # Number of instructions committed
system.cpu04.committedOps                        4651                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                   0.981147                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction               0.018853                       # Percentage of non-idle cycles
system.cpu04.numCycles                        1048801                       # number of cpu cycles simulated
system.cpu04.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles             19772.983109                       # Number of busy cycles
system.cpu04.num_conditional_control_insts          445                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu04.num_fp_insts                          12                       # number of float instructions
system.cpu04.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                       434                       # number of times a function call or return occured
system.cpu04.num_idle_cycles             1029028.016891                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                4553                       # Number of integer alu accesses
system.cpu04.num_int_insts                       4553                       # number of integer instructions
system.cpu04.num_int_register_reads              5253                       # number of times the integer registers were read
system.cpu04.num_int_register_writes             3378                       # number of times the integer registers were written
system.cpu04.num_load_insts                      1134                       # Number of load instructions
system.cpu04.num_mem_refs                        1683                       # number of memory refs
system.cpu04.num_store_insts                      549                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu04.op_class::IntAlu                    2957     63.55%     63.77% # Class of executed instruction
system.cpu04.op_class::IntMult                      1      0.02%     63.79% # Class of executed instruction
system.cpu04.op_class::IntDiv                       2      0.04%     63.83% # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0      0.00%     63.83% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     63.83% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     63.83% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     63.83% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     63.83% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     63.83% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     63.83% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     63.83% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     63.83% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     63.83% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     63.83% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     63.83% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     63.83% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     63.83% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     63.83% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     63.83% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     63.83% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     63.83% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     63.83% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     63.83% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     63.83% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     63.83% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     63.83% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     63.83% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     63.83% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     63.83% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     63.83% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     63.83% # Class of executed instruction
system.cpu04.op_class::SimdAes                      0      0.00%     63.83% # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0      0.00%     63.83% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0      0.00%     63.83% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0      0.00%     63.83% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0      0.00%     63.83% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0      0.00%     63.83% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0      0.00%     63.83% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0      0.00%     63.83% # Class of executed instruction
system.cpu04.op_class::MemRead                   1138     24.46%     88.29% # Class of executed instruction
system.cpu04.op_class::MemWrite                   533     11.45%     99.74% # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0      0.00%     99.74% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite               12      0.26%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                     4653                       # Class of executed instruction
system.cpu04.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::mean       82237500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::min_value     82237500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::max_value     82237500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateResidencyTicks::ON     442163500                       # Cumulative time (in ticks) in various power states
system.cpu04.pwrStateResidencyTicks::CLK_GATED     82237500                       # Cumulative time (in ticks) in various power states
system.cpu05.Branches                             885                       # Number of branches fetched
system.cpu05.committedInsts                      4687                       # Number of instructions committed
system.cpu05.committedOps                        4693                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                   0.981642                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction               0.018358                       # Percentage of non-idle cycles
system.cpu05.numCycles                        1048802                       # number of cpu cycles simulated
system.cpu05.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles             19254.001963                       # Number of busy cycles
system.cpu05.num_conditional_control_insts          451                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu05.num_fp_insts                          12                       # number of float instructions
system.cpu05.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                       434                       # number of times a function call or return occured
system.cpu05.num_idle_cycles             1029547.998037                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                4598                       # Number of integer alu accesses
system.cpu05.num_int_insts                       4598                       # number of integer instructions
system.cpu05.num_int_register_reads              5301                       # number of times the integer registers were read
system.cpu05.num_int_register_writes             3412                       # number of times the integer registers were written
system.cpu05.num_load_insts                      1144                       # Number of load instructions
system.cpu05.num_mem_refs                        1697                       # number of memory refs
system.cpu05.num_store_insts                      553                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu05.op_class::IntAlu                    2985     63.58%     63.79% # Class of executed instruction
system.cpu05.op_class::IntMult                      1      0.02%     63.81% # Class of executed instruction
system.cpu05.op_class::IntDiv                       2      0.04%     63.86% # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdAes                      0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::MemRead                   1148     24.45%     88.31% # Class of executed instruction
system.cpu05.op_class::MemWrite                   537     11.44%     99.74% # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0      0.00%     99.74% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite               12      0.26%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                     4695                       # Class of executed instruction
system.cpu05.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::mean       75109500                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::min_value     75109500                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::max_value     75109500                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateResidencyTicks::ON     449291500                       # Cumulative time (in ticks) in various power states
system.cpu05.pwrStateResidencyTicks::CLK_GATED     75109500                       # Cumulative time (in ticks) in various power states
system.cpu06.Branches                             879                       # Number of branches fetched
system.cpu06.committedInsts                      4646                       # Number of instructions committed
system.cpu06.committedOps                        4652                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                   0.981644                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction               0.018356                       # Percentage of non-idle cycles
system.cpu06.numCycles                        1048801                       # number of cpu cycles simulated
system.cpu06.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles             19251.983607                       # Number of busy cycles
system.cpu06.num_conditional_control_insts          445                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu06.num_fp_insts                          12                       # number of float instructions
system.cpu06.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                       434                       # number of times a function call or return occured
system.cpu06.num_idle_cycles             1029549.016393                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                4555                       # Number of integer alu accesses
system.cpu06.num_int_insts                       4555                       # number of integer instructions
system.cpu06.num_int_register_reads              5252                       # number of times the integer registers were read
system.cpu06.num_int_register_writes             3380                       # number of times the integer registers were written
system.cpu06.num_load_insts                      1133                       # Number of load instructions
system.cpu06.num_mem_refs                        1681                       # number of memory refs
system.cpu06.num_store_insts                      548                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu06.op_class::IntAlu                    2960     63.60%     63.82% # Class of executed instruction
system.cpu06.op_class::IntMult                      1      0.02%     63.84% # Class of executed instruction
system.cpu06.op_class::IntDiv                       2      0.04%     63.88% # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0      0.00%     63.88% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     63.88% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     63.88% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     63.88% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     63.88% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     63.88% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     63.88% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     63.88% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     63.88% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     63.88% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     63.88% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     63.88% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     63.88% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     63.88% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     63.88% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     63.88% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     63.88% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     63.88% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     63.88% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     63.88% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     63.88% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     63.88% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     63.88% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     63.88% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     63.88% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     63.88% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     63.88% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     63.88% # Class of executed instruction
system.cpu06.op_class::SimdAes                      0      0.00%     63.88% # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0      0.00%     63.88% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0      0.00%     63.88% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0      0.00%     63.88% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0      0.00%     63.88% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0      0.00%     63.88% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0      0.00%     63.88% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0      0.00%     63.88% # Class of executed instruction
system.cpu06.op_class::MemRead                   1137     24.43%     88.31% # Class of executed instruction
system.cpu06.op_class::MemWrite                   532     11.43%     99.74% # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0      0.00%     99.74% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite               12      0.26%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                     4654                       # Class of executed instruction
system.cpu06.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::mean       67830500                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::min_value     67830500                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::max_value     67830500                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateResidencyTicks::ON     456570500                       # Cumulative time (in ticks) in various power states
system.cpu06.pwrStateResidencyTicks::CLK_GATED     67830500                       # Cumulative time (in ticks) in various power states
system.cpu07.Branches                             865                       # Number of branches fetched
system.cpu07.committedInsts                      4571                       # Number of instructions committed
system.cpu07.committedOps                        4577                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                   0.981357                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction               0.018643                       # Percentage of non-idle cycles
system.cpu07.numCycles                        1048802                       # number of cpu cycles simulated
system.cpu07.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles             19553.001963                       # Number of busy cycles
system.cpu07.num_conditional_control_insts          438                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu07.num_fp_insts                          12                       # number of float instructions
system.cpu07.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                       427                       # number of times a function call or return occured
system.cpu07.num_idle_cycles             1029248.998037                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                4481                       # Number of integer alu accesses
system.cpu07.num_int_insts                       4481                       # number of integer instructions
system.cpu07.num_int_register_reads              5169                       # number of times the integer registers were read
system.cpu07.num_int_register_writes             3324                       # number of times the integer registers were written
system.cpu07.num_load_insts                      1116                       # Number of load instructions
system.cpu07.num_mem_refs                        1657                       # number of memory refs
system.cpu07.num_store_insts                      541                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                  10      0.22%      0.22% # Class of executed instruction
system.cpu07.op_class::IntAlu                    2909     63.53%     63.75% # Class of executed instruction
system.cpu07.op_class::IntMult                      1      0.02%     63.77% # Class of executed instruction
system.cpu07.op_class::IntDiv                       2      0.04%     63.81% # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdAes                      0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::MemRead                   1120     24.46%     88.27% # Class of executed instruction
system.cpu07.op_class::MemWrite                   525     11.47%     99.74% # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0      0.00%     99.74% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite               12      0.26%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                     4579                       # Class of executed instruction
system.cpu07.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::mean       60548500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::min_value     60548500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::max_value     60548500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateResidencyTicks::ON     463852500                       # Cumulative time (in ticks) in various power states
system.cpu07.pwrStateResidencyTicks::CLK_GATED     60548500                       # Cumulative time (in ticks) in various power states
system.cpu08.Branches                             836                       # Number of branches fetched
system.cpu08.committedInsts                      4419                       # Number of instructions committed
system.cpu08.committedOps                        4425                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                   0.981881                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction               0.018119                       # Percentage of non-idle cycles
system.cpu08.numCycles                        1048801                       # number of cpu cycles simulated
system.cpu08.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles             19002.983845                       # Number of busy cycles
system.cpu08.num_conditional_control_insts          424                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu08.num_fp_insts                          12                       # number of float instructions
system.cpu08.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                       412                       # number of times a function call or return occured
system.cpu08.num_idle_cycles             1029798.016155                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                4333                       # Number of integer alu accesses
system.cpu08.num_int_insts                       4333                       # number of integer instructions
system.cpu08.num_int_register_reads              4998                       # number of times the integer registers were read
system.cpu08.num_int_register_writes             3212                       # number of times the integer registers were written
system.cpu08.num_load_insts                      1077                       # Number of load instructions
system.cpu08.num_mem_refs                        1602                       # number of memory refs
system.cpu08.num_store_insts                      525                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                  10      0.23%      0.23% # Class of executed instruction
system.cpu08.op_class::IntAlu                    2812     63.52%     63.75% # Class of executed instruction
system.cpu08.op_class::IntMult                      1      0.02%     63.77% # Class of executed instruction
system.cpu08.op_class::IntDiv                       2      0.05%     63.81% # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdAes                      0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::MemRead                   1081     24.42%     88.23% # Class of executed instruction
system.cpu08.op_class::MemWrite                   509     11.50%     99.73% # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0      0.00%     99.73% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite               12      0.27%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                     4427                       # Class of executed instruction
system.cpu08.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::mean       51834000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::min_value     51834000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::max_value     51834000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateResidencyTicks::ON     472567000                       # Cumulative time (in ticks) in various power states
system.cpu08.pwrStateResidencyTicks::CLK_GATED     51834000                       # Cumulative time (in ticks) in various power states
system.cpu09.Branches                             826                       # Number of branches fetched
system.cpu09.committedInsts                      4356                       # Number of instructions committed
system.cpu09.committedOps                        4362                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                   0.983118                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction               0.016882                       # Percentage of non-idle cycles
system.cpu09.numCycles                        1048801                       # number of cpu cycles simulated
system.cpu09.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles             17705.985084                       # Number of busy cycles
system.cpu09.num_conditional_control_insts          415                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu09.num_fp_insts                          12                       # number of float instructions
system.cpu09.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                       411                       # number of times a function call or return occured
system.cpu09.num_idle_cycles             1031095.014916                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                4266                       # Number of integer alu accesses
system.cpu09.num_int_insts                       4266                       # number of integer instructions
system.cpu09.num_int_register_reads              4923                       # number of times the integer registers were read
system.cpu09.num_int_register_writes             3163                       # number of times the integer registers were written
system.cpu09.num_load_insts                      1062                       # Number of load instructions
system.cpu09.num_mem_refs                        1580                       # number of memory refs
system.cpu09.num_store_insts                      518                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                  10      0.23%      0.23% # Class of executed instruction
system.cpu09.op_class::IntAlu                    2771     63.50%     63.73% # Class of executed instruction
system.cpu09.op_class::IntMult                      1      0.02%     63.75% # Class of executed instruction
system.cpu09.op_class::IntDiv                       2      0.05%     63.79% # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0      0.00%     63.79% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     63.79% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     63.79% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     63.79% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     63.79% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     63.79% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     63.79% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     63.79% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     63.79% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     63.79% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     63.79% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     63.79% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     63.79% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     63.79% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     63.79% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     63.79% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     63.79% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     63.79% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     63.79% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     63.79% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     63.79% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     63.79% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     63.79% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     63.79% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     63.79% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     63.79% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     63.79% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     63.79% # Class of executed instruction
system.cpu09.op_class::SimdAes                      0      0.00%     63.79% # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0      0.00%     63.79% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0      0.00%     63.79% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0      0.00%     63.79% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0      0.00%     63.79% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0      0.00%     63.79% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0      0.00%     63.79% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0      0.00%     63.79% # Class of executed instruction
system.cpu09.op_class::MemRead                   1066     24.43%     88.22% # Class of executed instruction
system.cpu09.op_class::MemWrite                   502     11.50%     99.73% # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0      0.00%     99.73% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite               12      0.27%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                     4364                       # Class of executed instruction
system.cpu09.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::mean       44125000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::min_value     44125000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::max_value     44125000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateResidencyTicks::ON     480276000                       # Cumulative time (in ticks) in various power states
system.cpu09.pwrStateResidencyTicks::CLK_GATED     44125000                       # Cumulative time (in ticks) in various power states
system.cpu10.Branches                             797                       # Number of branches fetched
system.cpu10.committedInsts                      4209                       # Number of instructions committed
system.cpu10.committedOps                        4215                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                   0.983579                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction               0.016421                       # Percentage of non-idle cycles
system.cpu10.numCycles                        1048802                       # number of cpu cycles simulated
system.cpu10.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles             17222.001967                       # Number of busy cycles
system.cpu10.num_conditional_control_insts          403                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu10.num_fp_insts                          12                       # number of float instructions
system.cpu10.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                       394                       # number of times a function call or return occured
system.cpu10.num_idle_cycles             1031579.998033                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                4125                       # Number of integer alu accesses
system.cpu10.num_int_insts                       4125                       # number of integer instructions
system.cpu10.num_int_register_reads              4762                       # number of times the integer registers were read
system.cpu10.num_int_register_writes             3056                       # number of times the integer registers were written
system.cpu10.num_load_insts                      1024                       # Number of load instructions
system.cpu10.num_mem_refs                        1527                       # number of memory refs
system.cpu10.num_store_insts                      503                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                  10      0.24%      0.24% # Class of executed instruction
system.cpu10.op_class::IntAlu                    2677     63.48%     63.72% # Class of executed instruction
system.cpu10.op_class::IntMult                      1      0.02%     63.74% # Class of executed instruction
system.cpu10.op_class::IntDiv                       2      0.05%     63.79% # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdAes                      0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::MemRead                   1028     24.38%     88.17% # Class of executed instruction
system.cpu10.op_class::MemWrite                   487     11.55%     99.72% # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0      0.00%     99.72% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite               12      0.28%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                     4217                       # Class of executed instruction
system.cpu10.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean       37522000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value     37522000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value     37522000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON     486879000                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED     37522000                       # Cumulative time (in ticks) in various power states
system.cpu11.Branches                             777                       # Number of branches fetched
system.cpu11.committedInsts                      4094                       # Number of instructions committed
system.cpu11.committedOps                        4100                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                   0.983742                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction               0.016258                       # Percentage of non-idle cycles
system.cpu11.numCycles                        1048801                       # number of cpu cycles simulated
system.cpu11.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles             17050.985710                       # Number of busy cycles
system.cpu11.num_conditional_control_insts          393                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu11.num_fp_insts                          12                       # number of float instructions
system.cpu11.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                       384                       # number of times a function call or return occured
system.cpu11.num_idle_cycles             1031750.014290                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                4012                       # Number of integer alu accesses
system.cpu11.num_int_insts                       4012                       # number of integer instructions
system.cpu11.num_int_register_reads              4631                       # number of times the integer registers were read
system.cpu11.num_int_register_writes             2969                       # number of times the integer registers were written
system.cpu11.num_load_insts                       997                       # Number of load instructions
system.cpu11.num_mem_refs                        1488                       # number of memory refs
system.cpu11.num_store_insts                      491                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                  10      0.24%      0.24% # Class of executed instruction
system.cpu11.op_class::IntAlu                    2601     63.41%     63.65% # Class of executed instruction
system.cpu11.op_class::IntMult                      1      0.02%     63.68% # Class of executed instruction
system.cpu11.op_class::IntDiv                       2      0.05%     63.73% # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdAes                      0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::MemRead                   1001     24.40%     88.13% # Class of executed instruction
system.cpu11.op_class::MemWrite                   475     11.58%     99.71% # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0      0.00%     99.71% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite               12      0.29%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                     4102                       # Class of executed instruction
system.cpu11.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean       30814500                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value     30814500                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value     30814500                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON     493586500                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED     30814500                       # Cumulative time (in ticks) in various power states
system.cpu12.Branches                             758                       # Number of branches fetched
system.cpu12.committedInsts                      4002                       # Number of instructions committed
system.cpu12.committedOps                        4008                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                   0.983886                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction               0.016114                       # Percentage of non-idle cycles
system.cpu12.numCycles                        1048801                       # number of cpu cycles simulated
system.cpu12.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles             16899.985854                       # Number of busy cycles
system.cpu12.num_conditional_control_insts          385                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu12.num_fp_insts                          12                       # number of float instructions
system.cpu12.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                       373                       # number of times a function call or return occured
system.cpu12.num_idle_cycles             1031901.014146                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                3924                       # Number of integer alu accesses
system.cpu12.num_int_insts                       3924                       # number of integer instructions
system.cpu12.num_int_register_reads              4529                       # number of times the integer registers were read
system.cpu12.num_int_register_writes             2903                       # number of times the integer registers were written
system.cpu12.num_load_insts                       973                       # Number of load instructions
system.cpu12.num_mem_refs                        1455                       # number of memory refs
system.cpu12.num_store_insts                      482                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                  10      0.25%      0.25% # Class of executed instruction
system.cpu12.op_class::IntAlu                    2542     63.39%     63.64% # Class of executed instruction
system.cpu12.op_class::IntMult                      1      0.02%     63.67% # Class of executed instruction
system.cpu12.op_class::IntDiv                       2      0.05%     63.72% # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdAes                      0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::MemRead                    977     24.36%     88.08% # Class of executed instruction
system.cpu12.op_class::MemWrite                   466     11.62%     99.70% # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0      0.00%     99.70% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite               12      0.30%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                     4010                       # Class of executed instruction
system.cpu12.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean       23582000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value     23582000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value     23582000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON     500819000                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED     23582000                       # Cumulative time (in ticks) in various power states
system.cpu13.Branches                             740                       # Number of branches fetched
system.cpu13.committedInsts                      3899                       # Number of instructions committed
system.cpu13.committedOps                        3905                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                   0.983847                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction               0.016153                       # Percentage of non-idle cycles
system.cpu13.numCycles                        1048802                       # number of cpu cycles simulated
system.cpu13.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles             16941.001968                       # Number of busy cycles
system.cpu13.num_conditional_control_insts          375                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu13.num_fp_insts                          12                       # number of float instructions
system.cpu13.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                       365                       # number of times a function call or return occured
system.cpu13.num_idle_cycles             1031860.998032                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                3822                       # Number of integer alu accesses
system.cpu13.num_int_insts                       3822                       # number of integer instructions
system.cpu13.num_int_register_reads              4415                       # number of times the integer registers were read
system.cpu13.num_int_register_writes             2825                       # number of times the integer registers were written
system.cpu13.num_load_insts                       949                       # Number of load instructions
system.cpu13.num_mem_refs                        1420                       # number of memory refs
system.cpu13.num_store_insts                      471                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                  10      0.26%      0.26% # Class of executed instruction
system.cpu13.op_class::IntAlu                    2474     63.32%     63.58% # Class of executed instruction
system.cpu13.op_class::IntMult                      1      0.03%     63.60% # Class of executed instruction
system.cpu13.op_class::IntDiv                       2      0.05%     63.65% # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0      0.00%     63.65% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     63.65% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     63.65% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     63.65% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     63.65% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     63.65% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     63.65% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     63.65% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     63.65% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     63.65% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     63.65% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     63.65% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     63.65% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     63.65% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     63.65% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     63.65% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     63.65% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     63.65% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     63.65% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     63.65% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     63.65% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     63.65% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     63.65% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     63.65% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     63.65% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     63.65% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     63.65% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     63.65% # Class of executed instruction
system.cpu13.op_class::SimdAes                      0      0.00%     63.65% # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0      0.00%     63.65% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0      0.00%     63.65% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0      0.00%     63.65% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0      0.00%     63.65% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0      0.00%     63.65% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0      0.00%     63.65% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0      0.00%     63.65% # Class of executed instruction
system.cpu13.op_class::MemRead                    953     24.39%     88.05% # Class of executed instruction
system.cpu13.op_class::MemWrite                   455     11.65%     99.69% # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0      0.00%     99.69% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite               12      0.31%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                     3907                       # Class of executed instruction
system.cpu13.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean       14758500                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value     14758500                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value     14758500                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON     509642500                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED     14758500                       # Cumulative time (in ticks) in various power states
system.cpu14.Branches                             721                       # Number of branches fetched
system.cpu14.committedInsts                      3820                       # Number of instructions committed
system.cpu14.committedOps                        3826                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                   0.984700                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction               0.015300                       # Percentage of non-idle cycles
system.cpu14.numCycles                        1048802                       # number of cpu cycles simulated
system.cpu14.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles             16047.001969                       # Number of busy cycles
system.cpu14.num_conditional_control_insts          366                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu14.num_fp_insts                          12                       # number of float instructions
system.cpu14.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                       355                       # number of times a function call or return occured
system.cpu14.num_idle_cycles             1032754.998031                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                3748                       # Number of integer alu accesses
system.cpu14.num_int_insts                       3748                       # number of integer instructions
system.cpu14.num_int_register_reads              4325                       # number of times the integer registers were read
system.cpu14.num_int_register_writes             2771                       # number of times the integer registers were written
system.cpu14.num_load_insts                       930                       # Number of load instructions
system.cpu14.num_mem_refs                        1394                       # number of memory refs
system.cpu14.num_store_insts                      464                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                  10      0.26%      0.26% # Class of executed instruction
system.cpu14.op_class::IntAlu                    2421     63.24%     63.51% # Class of executed instruction
system.cpu14.op_class::IntMult                      1      0.03%     63.53% # Class of executed instruction
system.cpu14.op_class::IntDiv                       2      0.05%     63.58% # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0      0.00%     63.58% # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0      0.00%     63.58% # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0      0.00%     63.58% # Class of executed instruction
system.cpu14.op_class::FloatMult                    0      0.00%     63.58% # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0      0.00%     63.58% # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0      0.00%     63.58% # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0      0.00%     63.58% # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0      0.00%     63.58% # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0      0.00%     63.58% # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0      0.00%     63.58% # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0      0.00%     63.58% # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0      0.00%     63.58% # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0      0.00%     63.58% # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0      0.00%     63.58% # Class of executed instruction
system.cpu14.op_class::SimdMult                     0      0.00%     63.58% # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0      0.00%     63.58% # Class of executed instruction
system.cpu14.op_class::SimdShift                    0      0.00%     63.58% # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0      0.00%     63.58% # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0      0.00%     63.58% # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0      0.00%     63.58% # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0      0.00%     63.58% # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0      0.00%     63.58% # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0      0.00%     63.58% # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0      0.00%     63.58% # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0      0.00%     63.58% # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0      0.00%     63.58% # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0      0.00%     63.58% # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0      0.00%     63.58% # Class of executed instruction
system.cpu14.op_class::SimdAes                      0      0.00%     63.58% # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0      0.00%     63.58% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0      0.00%     63.58% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0      0.00%     63.58% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0      0.00%     63.58% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0      0.00%     63.58% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0      0.00%     63.58% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0      0.00%     63.58% # Class of executed instruction
system.cpu14.op_class::MemRead                    934     24.40%     87.98% # Class of executed instruction
system.cpu14.op_class::MemWrite                   448     11.70%     99.69% # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0      0.00%     99.69% # Class of executed instruction
system.cpu14.op_class::FloatMemWrite               12      0.31%    100.00% # Class of executed instruction
system.cpu14.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::total                     3828                       # Class of executed instruction
system.cpu14.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean        8474000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value      8474000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value      8474000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON     515927000                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED      8474000                       # Cumulative time (in ticks) in various power states
system.cpu15.Branches                             816                       # Number of branches fetched
system.cpu15.committedInsts                      3951                       # Number of instructions committed
system.cpu15.committedOps                        3956                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                   0.981345                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction               0.018655                       # Percentage of non-idle cycles
system.cpu15.numCycles                        1048802                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles             19565.001963                       # Number of busy cycles
system.cpu15.num_conditional_control_insts          472                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu15.num_fp_insts                          12                       # number of float instructions
system.cpu15.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                       344                       # number of times a function call or return occured
system.cpu15.num_idle_cycles             1029236.998037                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                3890                       # Number of integer alu accesses
system.cpu15.num_int_insts                       3890                       # number of integer instructions
system.cpu15.num_int_register_reads              4498                       # number of times the integer registers were read
system.cpu15.num_int_register_writes             2852                       # number of times the integer registers were written
system.cpu15.num_load_insts                       887                       # Number of load instructions
system.cpu15.num_mem_refs                        1330                       # number of memory refs
system.cpu15.num_store_insts                      443                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                  23      0.58%      0.58% # Class of executed instruction
system.cpu15.op_class::IntAlu                    2617     65.87%     66.45% # Class of executed instruction
system.cpu15.op_class::IntMult                      1      0.03%     66.47% # Class of executed instruction
system.cpu15.op_class::IntDiv                       2      0.05%     66.52% # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::FloatMult                    0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdMult                     0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdShift                    0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdAes                      0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::MemRead                    890     22.40%     88.93% # Class of executed instruction
system.cpu15.op_class::MemWrite                   428     10.77%     99.70% # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0      0.00%     99.70% # Class of executed instruction
system.cpu15.op_class::FloatMemWrite               12      0.30%    100.00% # Class of executed instruction
system.cpu15.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::total                     3973                       # Class of executed instruction
system.cpu15.pwrStateResidencyTicks::ON     524401000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                    963166.67                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat               46909.68                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples       537.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgQLat                    28159.68                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                       65.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    65.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.51                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.51                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0     65537632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             65537632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0     65537632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            65537632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bytesPerActivate::samples          257                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   133.727626                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   107.930412                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   102.990612                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-127          132     51.36%     51.36% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-191           58     22.57%     73.93% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::192-255           28     10.89%     84.82% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-319           16      6.23%     91.05% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::320-383           10      3.89%     94.94% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-447            7      2.72%     97.67% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::448-511            2      0.78%     98.44% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-575            3      1.17%     99.61% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::704-767            1      0.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total          257                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM                 34368                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                  34368                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0        34368                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total             34368                       # Number of bytes read from this memory
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0          537                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     46909.68                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0        34368                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 65537632.460655115545                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0     25190500                       # Per-master read total memory access latency
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState               1198                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0          537                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                537                       # Number of read requests responded to by this memory
system.mem_ctrls0.pageHitRate                   52.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0               56                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               14                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2               17                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                7                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5               34                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                9                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               68                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8               54                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               15                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              61                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11              53                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12              55                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13              20                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14              24                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15              46                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rdQLenPdf::0                    537                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                      537                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                  537                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                        537                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                52.14                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                     280                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                   2685000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                    517220500                       # Total gap between requests
system.mem_ctrls0.totMemAccLat               25190500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                    15121750                       # Total ticks spent queuing
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy             9504750                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy                  678300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy      126131880                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           490.666427                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE      5444500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF     15080000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF     64378750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    155637750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT      7249000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN    276611000                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy             2553120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy                  360525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy       59765760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy                1492260                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        35649120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy        21041700                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy             257305965                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime           491247500                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy            12198570                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy                 1156680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy      166542600                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           523.780122                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE      1590000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF     17160000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF      5253750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    123755750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT     11404250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN    365237250                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy             1248480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy                  614790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy       47521440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy                2341920                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        40566240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy         2405280                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy             274670820                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime           489823750                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                    974988.70                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               50178.91                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples       531.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    31428.91                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                       64.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    64.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                        0.51                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.51                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1     64805368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             64805368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1     64805368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            64805368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples          250                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   135.936000                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   110.590278                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   101.246190                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::64-127          122     48.80%     48.80% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-191           58     23.20%     72.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::192-255           29     11.60%     83.60% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-319           20      8.00%     91.60% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::320-383           14      5.60%     97.20% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-447            2      0.80%     98.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-575            3      1.20%     99.20% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::576-639            1      0.40%     99.60% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::704-767            1      0.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          250                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                 33984                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys                  33984                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1        33984                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             33984                       # Number of bytes read from this memory
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1          531                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     50178.91                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1        33984                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 64805368.410815387964                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1     26645000                       # Per-master read total memory access latency
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState               1187                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1          531                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                531                       # Number of read requests responded to by this memory
system.mem_ctrls1.pageHitRate                   52.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0               45                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               16                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2               18                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                6                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5               27                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               10                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7               64                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               49                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               20                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10              59                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11              56                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12              57                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13              18                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14              30                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15              48                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rdQLenPdf::0                    531                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                      531                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                  531                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                        531                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                52.92                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                     281                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat                   2655000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                    517719000                       # Total gap between requests
system.mem_ctrls1.totMemAccLat               26645000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                    16688750                       # Total ticks spent queuing
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy             9583980                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy                  678300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy      129071370                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           496.887525                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE      3349500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF     15600000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF     52218750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    163241500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT      6932750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN    283058500                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy             1871520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy                  360525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy       62684160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy                1385160                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        36878400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy        18054900                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy             260568315                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime           496551250                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy            12107370                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy                 1106700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy      162504150                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           520.602983                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE      2387000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF     16900000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF     15258000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    122077250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT     11400000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN    356378750                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy             1586880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy                  588225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy       46882560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy                2406180                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        39951600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy         5871060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy             273004725                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime           492061000                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgGap                    990606.87                       # Average gap between requests
system.mem_ctrls2.avgMemAccLat               50206.98                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples       524.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.avgQLat                    31456.98                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgRdBW                       63.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                    63.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.avgWrQLen                      0.09                       # Average write queue length when enqueuing
system.mem_ctrls2.busUtil                        0.50                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.50                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2     63829016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total             63829016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2     63951060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total            63951060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_write::.ruby.dir_cntrl2       122044                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total              122044                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bytesPerActivate::samples          257                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   129.743191                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   106.077244                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev    98.045650                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::64-127          133     51.75%     51.75% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-191           58     22.57%     74.32% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::192-255           32     12.45%     86.77% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-319           17      6.61%     93.39% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::320-383            8      3.11%     96.50% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-447            2      0.78%     97.28% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::448-511            3      1.17%     98.44% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-575            3      1.17%     99.61% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::704-767            1      0.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total          257                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM                 33472                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadSys                  33472                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesWrittenSys                  64                       # Total written bytes from the system interface side
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2        33472                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total             33472                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::.ruby.dir_cntrl2           64                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total             64                       # Number of bytes written to this memory
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2          523                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     50206.98                       # Per-master read average memory access latency
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2        33472                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 63829016.344362430274                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2     26258250                       # Per-master read total memory access latency
system.mem_ctrls2.masterWriteAccesses::.ruby.dir_cntrl2            1                       # Per-master write serviced memory accesses
system.mem_ctrls2.masterWriteAvgLat::.ruby.dir_cntrl2         0.00                       # Per-master write average memory access latency
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numStayReadState               1168                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2          523                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total                523                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::.ruby.dir_cntrl2            1                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total                 1                       # Number of write requests responded to by this memory
system.mem_ctrls2.pageHitRate                   50.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.perBankRdBursts::0               39                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1                9                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2               18                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3               10                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4               10                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5               29                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6               12                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7               68                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8               47                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9               22                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10              53                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11              56                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12              52                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13              16                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14              35                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15              47                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rdQLenPdf::0                    522                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                      1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.readBursts                      523                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                  523                       # Read request sizes (log2)
system.mem_ctrls2.readReqs                        523                       # Number of read requests accepted
system.mem_ctrls2.readRowHitRate                50.48                       # Row buffer hit rate for reads
system.mem_ctrls2.readRowHits                     264                       # Number of row buffer hits during reads
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.totBusLat                   2615000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totGap                    519078000                       # Total gap between requests
system.mem_ctrls2.totMemAccLat               26258250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totQLat                    16452000                       # Total ticks spent queuing
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.writeBursts                       1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   1                       # Write request sizes (log2)
system.mem_ctrls2.writeReqs                         1                       # Number of write requests accepted
system.mem_ctrls2.writeRowHitRate                0.00                       # Row buffer hit rate for writes
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2_0.actBackEnergy             8935890                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.actEnergy                  642600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy      130144110                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.averagePower           481.653115                       # Core power per rank (mW)
system.mem_ctrls2_0.memoryStateTime::IDLE      3045000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF     14300000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF     86465500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    128460500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT      6731500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN    285398500                       # Time in different power states
system.mem_ctrls2_0.preBackEnergy             1718400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.preEnergy                  337755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy       49329120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.readEnergy                1392300                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        33805200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy        26274000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy             252579375                       # Total energy per rank (pJ)
system.mem_ctrls2_0.totalIdleTime           493712250                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy            12224220                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.actEnergy                 1206660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy      173284560                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.averagePower           526.278287                       # Core power per rank (mW)
system.mem_ctrls2_1.memoryStateTime::IDLE      1132000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF     17160000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF      3727750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    110879250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT     11494500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN    380007500                       # Time in different power states
system.mem_ctrls2_1.preBackEnergy             1134720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.preEnergy                  637560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy       42585600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.readEnergy                2341920                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        40566240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy         1999380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy             275980860                       # Total energy per rank (pJ)
system.mem_ctrls2_1.totalIdleTime           489345000                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgGap                   1001401.54                       # Average gap between requests
system.mem_ctrls3.avgMemAccLat               52974.42                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples       518.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.avgQLat                    34224.42                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgRdBW                       63.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                    63.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.busUtil                        0.49                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.49                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3     63218796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total             63218796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3     63218796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total            63218796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bytesPerActivate::samples          251                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   132.079681                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   108.154496                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev    96.551383                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::64-127          127     50.60%     50.60% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-191           52     20.72%     71.31% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::192-255           41     16.33%     87.65% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-319           12      4.78%     92.43% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::320-383            9      3.59%     96.02% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-447            3      1.20%     97.21% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::448-511            5      1.99%     99.20% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-575            1      0.40%     99.60% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-703            1      0.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total          251                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM                 33152                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadSys                  33152                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3        33152                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total             33152                       # Number of bytes read from this memory
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3          518                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     52974.42                       # Per-master read average memory access latency
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3        33152                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 63218796.302829325199                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3     27440750                       # Per-master read total memory access latency
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numStayReadState               1158                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3          518                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total                518                       # Number of read requests responded to by this memory
system.mem_ctrls3.pageHitRate                   51.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.perBankRdBursts::0               54                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1                8                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2               16                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3                6                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4               10                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5               29                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6               14                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7               67                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8               46                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9               15                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10              59                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11              57                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12              47                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13              14                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14              32                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15              44                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rdQLenPdf::0                    515                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                      3                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.readBursts                      518                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                  518                       # Read request sizes (log2)
system.mem_ctrls3.readReqs                        518                       # Number of read requests accepted
system.mem_ctrls3.readRowHitRate                51.54                       # Row buffer hit rate for reads
system.mem_ctrls3.readRowHits                     267                       # Number of row buffer hits during reads
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.totBusLat                   2590000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totGap                    518726000                       # Total gap between requests
system.mem_ctrls3.totMemAccLat               27440750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totQLat                    17728250                       # Total ticks spent queuing
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3_0.actBackEnergy             9175290                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.actEnergy                  649740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy      138763650                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.averagePower           487.729419                       # Core power per rank (mW)
system.mem_ctrls3_0.memoryStateTime::IDLE      3130500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF     14560000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF     79313750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    116039000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT      7048000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN    304309750                       # Time in different power states
system.mem_ctrls3_0.preBackEnergy             1694880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.preEnergy                  345345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy       44558880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.readEnergy                1456560                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        34419840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        24607500                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy             255765795                       # Total energy per rank (pJ)
system.mem_ctrls3_0.totalIdleTime           493645000                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy            12002490                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.actEnergy                 1142400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy      174142410                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.averagePower           525.290074                       # Core power per rank (mW)
system.mem_ctrls3_1.memoryStateTime::IDLE      1314000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF     17160000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF      6674250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    106359500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT     10971750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN    381921500                       # Time in different power states
system.mem_ctrls3_1.preBackEnergy             1207200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.preEnergy                  607200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy       40846560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.readEnergy                2241960                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        40566240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy         2706180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy             275462640                       # Total energy per rank (pJ)
system.mem_ctrls3_1.totalIdleTime           491952750                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.Directory_Controller.CleanReplacement |           2     14.29%     14.29% |           4     28.57%     42.86% |           6     42.86%     85.71% |           2     14.29%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total           14                      
system.ruby.Directory_Controller.Data    |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.Data::total            1                      
system.ruby.Directory_Controller.Fetch   |         537     25.46%     25.46% |         531     25.18%     50.64% |         523     24.80%     75.44% |         518     24.56%    100.00%
system.ruby.Directory_Controller.Fetch::total         2109                      
system.ruby.Directory_Controller.I.Fetch |         537     25.46%     25.46% |         531     25.18%     50.64% |         523     24.80%     75.44% |         518     24.56%    100.00%
system.ruby.Directory_Controller.I.Fetch::total         2109                      
system.ruby.Directory_Controller.IM.Memory_Data |         537     25.46%     25.46% |         531     25.18%     50.64% |         523     24.80%     75.44% |         518     24.56%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total         2109                      
system.ruby.Directory_Controller.M.CleanReplacement |           2     14.29%     14.29% |           4     28.57%     42.86% |           6     42.86%     85.71% |           2     14.29%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total           14                      
system.ruby.Directory_Controller.M.Data  |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.M.Data::total            1                      
system.ruby.Directory_Controller.MI.Memory_Ack |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total            1                      
system.ruby.Directory_Controller.Memory_Ack |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total            1                      
system.ruby.Directory_Controller.Memory_Data |         537     25.46%     25.46% |         531     25.18%     50.64% |         523     24.80%     75.44% |         518     24.56%    100.00%
system.ruby.Directory_Controller.Memory_Data::total         2109                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples       190652                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      190652    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total       190652                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples       195784                      
system.ruby.IFETCH.latency_hist_seqr::mean     2.737210                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.105331                      
system.ruby.IFETCH.latency_hist_seqr::stdev    20.473903                      
system.ruby.IFETCH.latency_hist_seqr     |      194772     99.48%     99.48% |         953      0.49%     99.97% |           9      0.00%     99.97% |           3      0.00%     99.98% |           9      0.00%     99.98% |          10      0.01%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |          28      0.01%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total       195784                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         5132                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean    67.273967                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean    45.627354                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev   108.243670                      
system.ruby.IFETCH.miss_latency_hist_seqr |        4120     80.28%     80.28% |         953     18.57%     98.85% |           9      0.18%     99.03% |           3      0.06%     99.08% |           9      0.18%     99.26% |          10      0.19%     99.45% |           0      0.00%     99.45% |           0      0.00%     99.45% |           0      0.00%     99.45% |          28      0.55%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         5132                      
system.ruby.L1Cache_Controller.Ack       |           3      4.48%      4.48% |           2      2.99%      7.46% |           4      5.97%     13.43% |           3      4.48%     17.91% |           4      5.97%     23.88% |           5      7.46%     31.34% |           3      4.48%     35.82% |           3      4.48%     40.30% |           5      7.46%     47.76% |           3      4.48%     52.24% |           4      5.97%     58.21% |           3      4.48%     62.69% |           4      5.97%     68.66% |           3      4.48%     73.13% |           6      8.96%     82.09% |          12     17.91%    100.00%
system.ruby.L1Cache_Controller.Ack::total           67                      
system.ruby.L1Cache_Controller.Ack_all   |           3      4.69%      4.69% |           2      3.12%      7.81% |           4      6.25%     14.06% |           3      4.69%     18.75% |           4      6.25%     25.00% |           5      7.81%     32.81% |           3      4.69%     37.50% |           3      4.69%     42.19% |           5      7.81%     50.00% |           3      4.69%     54.69% |           4      6.25%     60.94% |           3      4.69%     65.62% |           4      6.25%     71.88% |           3      4.69%     76.56% |           5      7.81%     84.38% |          10     15.62%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           64                      
system.ruby.L1Cache_Controller.Data      |           0      0.00%      0.00% |           1      9.09%      9.09% |           0      0.00%      9.09% |           0      0.00%      9.09% |           1      9.09%     18.18% |           1      9.09%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           1      9.09%     36.36% |           0      0.00%     36.36% |           1      9.09%     45.45% |           0      0.00%     45.45% |           1      9.09%     54.55% |           0      0.00%     54.55% |           1      9.09%     63.64% |           4     36.36%    100.00%
system.ruby.L1Cache_Controller.Data::total           11                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           2      2.56%      2.56% |           3      3.85%      6.41% |          10     12.82%     19.23% |           3      3.85%     23.08% |           5      6.41%     29.49% |           6      7.69%     37.18% |           4      5.13%     42.31% |           6      7.69%     50.00% |           6      7.69%     57.69% |           4      5.13%     62.82% |           4      5.13%     67.95% |           5      6.41%     74.36% |           5      6.41%     80.77% |           4      5.13%     85.90% |           5      6.41%     92.31% |           6      7.69%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           78                      
system.ruby.L1Cache_Controller.Data_Exclusive |        3899     95.80%     95.80% |          16      0.39%     96.19% |           8      0.20%     96.39% |          12      0.29%     96.68% |          11      0.27%     96.95% |          11      0.27%     97.22% |          12      0.29%     97.52% |          10      0.25%     97.76% |          10      0.25%     98.01% |          13      0.32%     98.33% |          13      0.32%     98.65% |          12      0.29%     98.94% |           9      0.22%     99.16% |          11      0.27%     99.43% |          12      0.29%     99.73% |          11      0.27%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         4070                      
system.ruby.L1Cache_Controller.Data_all_Acks |        6225     85.87%     85.87% |          65      0.90%     86.77% |          65      0.90%     87.67% |          69      0.95%     88.62% |          68      0.94%     89.56% |          68      0.94%     90.50% |          70      0.97%     91.46% |          69      0.95%     92.41% |          69      0.95%     93.36% |          70      0.97%     94.33% |          68      0.94%     95.27% |          69      0.95%     96.22% |          67      0.92%     97.14% |          68      0.94%     98.08% |          66      0.91%     98.99% |          73      1.01%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         7249                      
system.ruby.L1Cache_Controller.E.Fwd_GETS |           0      0.00%      0.00% |           4     40.00%     40.00% |           0      0.00%     40.00% |           2     20.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1     10.00%     70.00% |           0      0.00%     70.00% |           0      0.00%     70.00% |           0      0.00%     70.00% |           1     10.00%     80.00% |           1     10.00%     90.00% |           0      0.00%     90.00% |           1     10.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETS::total           10                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total           14                      
system.ruby.L1Cache_Controller.E.L1_Replacement |        3227     97.32%     97.32% |           5      0.15%     97.47% |           4      0.12%     97.59% |           6      0.18%     97.77% |           5      0.15%     97.92% |           6      0.18%     98.10% |           6      0.18%     98.28% |           5      0.15%     98.43% |           7      0.21%     98.64% |           7      0.21%     98.85% |           6      0.18%     99.03% |           7      0.21%     99.25% |           6      0.18%     99.43% |           6      0.18%     99.61% |           6      0.18%     99.79% |           7      0.21%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total         3316                      
system.ruby.L1Cache_Controller.E.LL      |          90     98.90%     98.90% |           1      1.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.LL::total           91                      
system.ruby.L1Cache_Controller.E.Load    |        7308     96.82%     96.82% |          22      0.29%     97.11% |           9      0.12%     97.23% |          17      0.23%     97.46% |          17      0.23%     97.68% |          15      0.20%     97.88% |          16      0.21%     98.09% |           9      0.12%     98.21% |          16      0.21%     98.42% |          16      0.21%     98.64% |          20      0.26%     98.90% |          17      0.23%     99.13% |          12      0.16%     99.28% |          19      0.25%     99.54% |          16      0.21%     99.75% |          19      0.25%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         7548                      
system.ruby.L1Cache_Controller.E.Store   |         579     92.79%     92.79% |           4      0.64%     93.43% |           2      0.32%     93.75% |           3      0.48%     94.23% |           3      0.48%     94.71% |           3      0.48%     95.19% |           3      0.48%     95.67% |           3      0.48%     96.15% |           2      0.32%     96.47% |           4      0.64%     97.12% |           4      0.64%     97.76% |           3      0.48%     98.24% |           2      0.32%     98.56% |           3      0.48%     99.04% |           3      0.48%     99.52% |           3      0.48%    100.00%
system.ruby.L1Cache_Controller.E.Store::total          624                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          24     26.97%     26.97% |           6      6.74%     33.71% |           2      2.25%     35.96% |           7      7.87%     43.82% |           4      4.49%     48.31% |           2      2.25%     50.56% |           4      4.49%     55.06% |           4      4.49%     59.55% |           2      2.25%     61.80% |           5      5.62%     67.42% |           3      3.37%     70.79% |           5      5.62%     76.40% |           2      2.25%     78.65% |           6      6.74%     85.39% |           2      2.25%     87.64% |          11     12.36%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           89                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           1      1.27%      1.27% |           6      7.59%      8.86% |           6      7.59%     16.46% |           4      5.06%     21.52% |           4      5.06%     26.58% |           5      6.33%     32.91% |           6      7.59%     40.51% |           4      5.06%     45.57% |           6      7.59%     53.16% |           4      5.06%     58.23% |           6      7.59%     65.82% |           3      3.80%     69.62% |           6      7.59%     77.22% |           2      2.53%     79.75% |           6      7.59%     87.34% |          10     12.66%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           79                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          18     46.15%     46.15% |           2      5.13%     51.28% |           1      2.56%     53.85% |           1      2.56%     56.41% |           2      5.13%     61.54% |           1      2.56%     64.10% |           2      5.13%     69.23% |           2      5.13%     74.36% |           1      2.56%     76.92% |           2      5.13%     82.05% |           2      5.13%     87.18% |           0      0.00%     87.18% |           2      5.13%     92.31% |           2      5.13%     97.44% |           1      2.56%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total           39                      
system.ruby.L1Cache_Controller.I.LL      |           1     25.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00%
system.ruby.L1Cache_Controller.I.LL::total            4                      
system.ruby.L1Cache_Controller.I.Load    |           1      5.56%      5.56% |           1      5.56%     11.11% |           1      5.56%     16.67% |           1      5.56%     22.22% |           1      5.56%     27.78% |           1      5.56%     33.33% |           1      5.56%     38.89% |           1      5.56%     44.44% |           1      5.56%     50.00% |           1      5.56%     55.56% |           1      5.56%     61.11% |           1      5.56%     66.67% |           1      5.56%     72.22% |           1      5.56%     77.78% |           1      5.56%     83.33% |           3     16.67%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           18                      
system.ruby.L1Cache_Controller.I.Store   |           1      5.26%      5.26% |           1      5.26%     10.53% |           1      5.26%     15.79% |           1      5.26%     21.05% |           1      5.26%     26.32% |           1      5.26%     31.58% |           1      5.26%     36.84% |           1      5.26%     42.11% |           1      5.26%     47.37% |           1      5.26%     52.63% |           1      5.26%     57.89% |           1      5.26%     63.16% |           1      5.26%     68.42% |           1      5.26%     73.68% |           1      5.26%     78.95% |           4     21.05%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           19                      
system.ruby.L1Cache_Controller.IL.Data   |           0      0.00%      0.00% |           1     14.29%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           1     14.29%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           0      0.00%     57.14% |           1     14.29%     71.43% |           0      0.00%     71.43% |           1     14.29%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00%
system.ruby.L1Cache_Controller.IL.Data::total            7                      
system.ruby.L1Cache_Controller.IL.Data_all_Acks |          54     88.52%     88.52% |           0      0.00%     88.52% |           1      1.64%     90.16% |           1      1.64%     91.80% |           0      0.00%     91.80% |           0      0.00%     91.80% |           1      1.64%     93.44% |           1      1.64%     95.08% |           0      0.00%     95.08% |           1      1.64%     96.72% |           0      0.00%     96.72% |           1      1.64%     98.36% |           0      0.00%     98.36% |           1      1.64%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Data_all_Acks::total           61                      
system.ruby.L1Cache_Controller.IM.Data   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           3     75.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total            4                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        1680     84.98%     84.98% |          20      1.01%     85.99% |          19      0.96%     86.95% |          19      0.96%     87.91% |          20      1.01%     88.92% |          20      1.01%     89.93% |          20      1.01%     90.95% |          20      1.01%     91.96% |          20      1.01%     92.97% |          20      1.01%     93.98% |          20      1.01%     94.99% |          20      1.01%     96.00% |          19      0.96%     96.97% |          19      0.96%     97.93% |          18      0.91%     98.84% |          23      1.16%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         1977                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           2      2.56%      2.56% |           3      3.85%      6.41% |          10     12.82%     19.23% |           3      3.85%     23.08% |           5      6.41%     29.49% |           6      7.69%     37.18% |           4      5.13%     42.31% |           6      7.69%     50.00% |           6      7.69%     57.69% |           4      5.13%     62.82% |           4      5.13%     67.95% |           5      6.41%     74.36% |           5      6.41%     80.77% |           4      5.13%     85.90% |           5      6.41%     92.31% |           6      7.69%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           78                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        3899     95.80%     95.80% |          16      0.39%     96.19% |           8      0.20%     96.39% |          12      0.29%     96.68% |          11      0.27%     96.95% |          11      0.27%     97.22% |          12      0.29%     97.52% |          10      0.25%     97.76% |          10      0.25%     98.01% |          13      0.32%     98.33% |          13      0.32%     98.65% |          12      0.29%     98.94% |           9      0.22%     99.16% |          11      0.27%     99.43% |          12      0.29%     99.73% |          11      0.27%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         4070                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        4490     86.21%     86.21% |          45      0.86%     87.08% |          44      0.84%     87.92% |          48      0.92%     88.84% |          48      0.92%     89.77% |          48      0.92%     90.69% |          49      0.94%     91.63% |          48      0.92%     92.55% |          49      0.94%     93.49% |          49      0.94%     94.43% |          48      0.92%     95.35% |          48      0.92%     96.27% |          48      0.92%     97.20% |          48      0.92%     98.12% |          48      0.92%     99.04% |          50      0.96%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         5208                      
system.ruby.L1Cache_Controller.IS.Inv    |           1     33.33%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Inv::total            3                      
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks |           1     33.33%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks::total            3                      
system.ruby.L1Cache_Controller.Ifetch    |      120319     61.45%     61.45% |        5433      2.77%     64.23% |        5408      2.76%     66.99% |        5400      2.76%     69.75% |        5344      2.73%     72.48% |        5389      2.75%     75.23% |        5343      2.73%     77.96% |        5259      2.69%     80.65% |        5084      2.60%     83.24% |        5013      2.56%     85.80% |        4844      2.47%     88.28% |        4713      2.41%     90.69% |        4607      2.35%     93.04% |        4491      2.29%     95.33% |        4398      2.25%     97.58% |        4739      2.42%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       195784                      
system.ruby.L1Cache_Controller.Inv       |          31     34.83%     34.83% |           4      4.49%     39.33% |           3      3.37%     42.70% |           5      5.62%     48.31% |           4      4.49%     52.81% |           3      3.37%     56.18% |           4      4.49%     60.67% |           4      4.49%     65.17% |           3      3.37%     68.54% |           5      5.62%     74.16% |           3      3.37%     77.53% |           4      4.49%     82.02% |           3      3.37%     85.39% |           5      5.62%     91.01% |           2      2.25%     93.26% |           6      6.74%    100.00%
system.ruby.L1Cache_Controller.Inv::total           89                      
system.ruby.L1Cache_Controller.L.Fwd_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      9.09%      9.09% |           1      9.09%     18.18% |           0      0.00%     18.18% |           0      0.00%     18.18% |           1      9.09%     27.27% |           0      0.00%     27.27% |           1      9.09%     36.36% |           0      0.00%     36.36% |           1      9.09%     45.45% |           0      0.00%     45.45% |           1      9.09%     54.55% |           0      0.00%     54.55% |           5     45.45%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETS::total           11                      
system.ruby.L1Cache_Controller.L.Fwd_GETX |           0      0.00%      0.00% |           1      8.33%      8.33% |           1      8.33%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           1      8.33%     25.00% |           1      8.33%     33.33% |           0      0.00%     33.33% |           1      8.33%     41.67% |           0      0.00%     41.67% |           1      8.33%     50.00% |           0      0.00%     50.00% |           1      8.33%     58.33% |           0      0.00%     58.33% |           1      8.33%     66.67% |           4     33.33%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETX::total           12                      
system.ruby.L1Cache_Controller.L.LL      |           1      3.12%      3.12% |           1      3.12%      6.25% |           1      3.12%      9.38% |           1      3.12%     12.50% |           1      3.12%     15.62% |           1      3.12%     18.75% |           1      3.12%     21.88% |           1      3.12%     25.00% |           1      3.12%     28.12% |           1      3.12%     31.25% |           1      3.12%     34.38% |           1      3.12%     37.50% |           1      3.12%     40.62% |           1      3.12%     43.75% |           0      0.00%     43.75% |          18     56.25%    100.00%
system.ruby.L1Cache_Controller.L.LL::total           32                      
system.ruby.L1Cache_Controller.L.Load    |         320     86.49%     86.49% |           2      0.54%     87.03% |           2      0.54%     87.57% |           2      0.54%     88.11% |           2      0.54%     88.65% |           2      0.54%     89.19% |           2      0.54%     89.73% |           2      0.54%     90.27% |           2      0.54%     90.81% |           2      0.54%     91.35% |           2      0.54%     91.89% |           2      0.54%     92.43% |           2      0.54%     92.97% |           2      0.54%     93.51% |           2      0.54%     94.05% |          22      5.95%    100.00%
system.ruby.L1Cache_Controller.L.Load::total          370                      
system.ruby.L1Cache_Controller.L.Store   |         576     85.08%     85.08% |           5      0.74%     85.82% |           5      0.74%     86.56% |           6      0.89%     87.44% |           5      0.74%     88.18% |           6      0.89%     89.07% |           6      0.89%     89.96% |           6      0.89%     90.84% |           6      0.89%     91.73% |           6      0.89%     92.61% |           6      0.89%     93.50% |           6      0.89%     94.39% |           6      0.89%     95.27% |           6      0.89%     96.16% |           5      0.74%     96.90% |          21      3.10%    100.00%
system.ruby.L1Cache_Controller.L.Store::total          677                      
system.ruby.L1Cache_Controller.L.Unlock  |         255     77.98%     77.98% |           4      1.22%     79.20% |           4      1.22%     80.43% |           4      1.22%     81.65% |           4      1.22%     82.87% |           4      1.22%     84.10% |           4      1.22%     85.32% |           4      1.22%     86.54% |           4      1.22%     87.77% |           4      1.22%     88.99% |           4      1.22%     90.21% |           4      1.22%     91.44% |           4      1.22%     92.66% |           4      1.22%     93.88% |           4      1.22%     95.11% |          16      4.89%    100.00%
system.ruby.L1Cache_Controller.L.Unlock::total          327                      
system.ruby.L1Cache_Controller.L1_Replacement |       10091     93.09%     93.09% |          50      0.46%     93.55% |          48      0.44%     93.99% |          49      0.45%     94.45% |          50      0.46%     94.91% |          51      0.47%     95.38% |          51      0.47%     95.85% |          50      0.46%     96.31% |          51      0.47%     96.78% |          52      0.48%     97.26% |          51      0.47%     97.73% |          51      0.47%     98.20% |          47      0.43%     98.63% |          48      0.44%     99.08% |          50      0.46%     99.54% |          50      0.46%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total        10840                      
system.ruby.L1Cache_Controller.LL        |         256     71.31%     71.31% |           5      1.39%     72.70% |           5      1.39%     74.09% |           5      1.39%     75.49% |           5      1.39%     76.88% |           5      1.39%     78.27% |           5      1.39%     79.67% |           5      1.39%     81.06% |           5      1.39%     82.45% |           5      1.39%     83.84% |           5      1.39%     85.24% |           5      1.39%     86.63% |           5      1.39%     88.02% |           5      1.39%     89.42% |           4      1.11%     90.53% |          34      9.47%    100.00%
system.ruby.L1Cache_Controller.LL::total          359                      
system.ruby.L1Cache_Controller.Load      |       20023     55.93%     55.93% |        1149      3.21%     59.14% |        1145      3.20%     62.34% |        1142      3.19%     65.53% |        1129      3.15%     68.69% |        1139      3.18%     71.87% |        1128      3.15%     75.02% |        1111      3.10%     78.12% |        1072      2.99%     81.12% |        1057      2.95%     84.07% |        1019      2.85%     86.92% |         992      2.77%     89.69% |         968      2.70%     92.39% |         944      2.64%     95.03% |         926      2.59%     97.62% |         853      2.38%    100.00%
system.ruby.L1Cache_Controller.Load::total        35797                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          24     35.29%     35.29% |           2      2.94%     38.24% |           2      2.94%     41.18% |           4      5.88%     47.06% |           3      4.41%     51.47% |           2      2.94%     54.41% |           3      4.41%     58.82% |           3      4.41%     63.24% |           2      2.94%     66.18% |           4      5.88%     72.06% |           2      2.94%     75.00% |           3      4.41%     79.41% |           2      2.94%     82.35% |           4      5.88%     88.24% |           2      2.94%     91.18% |           6      8.82%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           68                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           1      1.89%      1.89% |           4      7.55%      9.43% |           4      7.55%     16.98% |           3      5.66%     22.64% |           3      5.66%     28.30% |           3      5.66%     33.96% |           4      7.55%     41.51% |           3      5.66%     47.17% |           4      7.55%     54.72% |           3      5.66%     60.38% |           4      7.55%     67.92% |           2      3.77%     71.70% |           4      7.55%     79.25% |           1      1.89%     81.13% |           4      7.55%     88.68% |           6     11.32%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           53                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        2372     92.01%     92.01% |          13      0.50%     92.51% |          13      0.50%     93.02% |          12      0.47%     93.48% |          15      0.58%     94.07% |          15      0.58%     94.65% |          14      0.54%     95.19% |          13      0.50%     95.69% |          15      0.58%     96.28% |          15      0.58%     96.86% |          14      0.54%     97.40% |          15      0.58%     97.98% |          11      0.43%     98.41% |          12      0.47%     98.88% |          15      0.58%     99.46% |          14      0.54%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total         2578                      
system.ruby.L1Cache_Controller.M.LL      |         110     73.33%     73.33% |           2      1.33%     74.67% |           2      1.33%     76.00% |           2      1.33%     77.33% |           2      1.33%     78.67% |           2      1.33%     80.00% |           2      1.33%     81.33% |           2      1.33%     82.67% |           2      1.33%     84.00% |           2      1.33%     85.33% |           2      1.33%     86.67% |           2      1.33%     88.00% |           2      1.33%     89.33% |           2      1.33%     90.67% |           2      1.33%     92.00% |          12      8.00%    100.00%
system.ruby.L1Cache_Controller.M.LL::total          150                      
system.ruby.L1Cache_Controller.M.Load    |        8456     36.84%     36.84% |        1066      4.64%     41.48% |        1062      4.63%     46.11% |        1056      4.60%     50.71% |        1040      4.53%     55.24% |        1049      4.57%     59.81% |        1041      4.54%     64.35% |        1023      4.46%     68.81% |         985      4.29%     73.10% |         969      4.22%     77.32% |         934      4.07%     81.39% |         910      3.96%     85.35% |         893      3.89%     89.24% |         865      3.77%     93.01% |         848      3.69%     96.71% |         756      3.29%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        22953                      
system.ruby.L1Cache_Controller.M.Store   |       13419     64.84%     64.84% |         529      2.56%     67.39% |         528      2.55%     69.94% |         524      2.53%     72.47% |         519      2.51%     74.98% |         521      2.52%     77.50% |         517      2.50%     80.00% |         510      2.46%     82.46% |         494      2.39%     84.85% |         486      2.35%     87.20% |         471      2.28%     89.47% |         460      2.22%     91.69% |         453      2.19%     93.88% |         441      2.13%     96.01% |         435      2.10%     98.12% |         390      1.88%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        20697                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |        5599     94.99%     94.99% |          18      0.31%     95.30% |          17      0.29%     95.59% |          18      0.31%     95.89% |          20      0.34%     96.23% |          21      0.36%     96.59% |          20      0.34%     96.93% |          18      0.31%     97.23% |          22      0.37%     97.61% |          22      0.37%     97.98% |          20      0.34%     98.32% |          22      0.37%     98.69% |          17      0.29%     98.98% |          18      0.31%     99.29% |          21      0.36%     99.64% |          21      0.36%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total         5894                      
system.ruby.L1Cache_Controller.NP.Ifetch |        4485     87.39%     87.39% |          43      0.84%     88.23% |          43      0.84%     89.07% |          43      0.84%     89.91% |          43      0.84%     90.74% |          43      0.84%     91.58% |          43      0.84%     92.42% |          43      0.84%     93.26% |          43      0.84%     94.10% |          43      0.84%     94.93% |          43      0.84%     95.77% |          43      0.84%     96.61% |          43      0.84%     97.45% |          43      0.84%     98.29% |          43      0.84%     99.12% |          45      0.88%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         5132                      
system.ruby.L1Cache_Controller.NP.Inv    |          11     91.67%     91.67% |           1      8.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total           12                      
system.ruby.L1Cache_Controller.NP.LL     |          53    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.LL::total           53                      
system.ruby.L1Cache_Controller.NP.Load   |        3906     92.80%     92.80% |          20      0.48%     93.28% |          19      0.45%     93.73% |          20      0.48%     94.20% |          20      0.48%     94.68% |          21      0.50%     95.18% |          21      0.50%     95.68% |          20      0.48%     96.15% |          21      0.50%     96.65% |          22      0.52%     97.17% |          21      0.50%     97.67% |          21      0.50%     98.17% |          18      0.43%     98.60% |          19      0.45%     99.05% |          21      0.50%     99.55% |          19      0.45%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         4209                      
system.ruby.L1Cache_Controller.NP.Store  |        1679     85.75%     85.75% |          19      0.97%     86.72% |          18      0.92%     87.64% |          18      0.92%     88.56% |          19      0.97%     89.53% |          19      0.97%     90.50% |          19      0.97%     91.47% |          19      0.97%     92.44% |          19      0.97%     93.41% |          19      0.97%     94.38% |          19      0.97%     95.35% |          19      0.97%     96.32% |          18      0.92%     97.24% |          18      0.92%     98.16% |          18      0.92%     99.08% |          18      0.92%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         1958                      
system.ruby.L1Cache_Controller.S.Ifetch  |      115834     60.76%     60.76% |        5390      2.83%     63.58% |        5365      2.81%     66.40% |        5357      2.81%     69.21% |        5301      2.78%     71.99% |        5346      2.80%     74.79% |        5300      2.78%     77.57% |        5216      2.74%     80.31% |        5041      2.64%     82.95% |        4970      2.61%     85.56% |        4801      2.52%     88.08% |        4670      2.45%     90.53% |        4564      2.39%     92.92% |        4448      2.33%     95.25% |        4355      2.28%     97.54% |        4694      2.46%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       190652                      
system.ruby.L1Cache_Controller.S.Inv     |          19     32.20%     32.20% |           2      3.39%     35.59% |           2      3.39%     38.98% |           4      6.78%     45.76% |           3      5.08%     50.85% |           2      3.39%     54.24% |           3      5.08%     59.32% |           3      5.08%     64.41% |           2      3.39%     67.80% |           4      6.78%     74.58% |           2      3.39%     77.97% |           3      5.08%     83.05% |           2      3.39%     86.44% |           4      6.78%     93.22% |           2      3.39%     96.61% |           2      3.39%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           59                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        4474     91.18%     91.18% |          30      0.61%     91.79% |          30      0.61%     92.40% |          30      0.61%     93.01% |          28      0.57%     93.58% |          29      0.59%     94.17% |          29      0.59%     94.76% |          30      0.61%     95.37% |          28      0.57%     95.94% |          28      0.57%     96.52% |          29      0.59%     97.11% |          29      0.59%     97.70% |          28      0.57%     98.27% |          28      0.57%     98.84% |          28      0.57%     99.41% |          29      0.59%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         4907                      
system.ruby.L1Cache_Controller.S.LL      |           1      3.45%      3.45% |           1      3.45%      6.90% |           1      3.45%     10.34% |           1      3.45%     13.79% |           2      6.90%     20.69% |           2      6.90%     27.59% |           2      6.90%     34.48% |           2      6.90%     41.38% |           2      6.90%     48.28% |           2      6.90%     55.17% |           2      6.90%     62.07% |           2      6.90%     68.97% |           2      6.90%     75.86% |           2      6.90%     82.76% |           2      6.90%     89.66% |           3     10.34%    100.00%
system.ruby.L1Cache_Controller.S.LL::total           29                      
system.ruby.L1Cache_Controller.S.Load    |          32      4.58%      4.58% |          38      5.44%     10.01% |          52      7.44%     17.45% |          46      6.58%     24.03% |          49      7.01%     31.04% |          51      7.30%     38.34% |          47      6.72%     45.06% |          56      8.01%     53.08% |          47      6.72%     59.80% |          47      6.72%     66.52% |          41      5.87%     72.39% |          41      5.87%     78.25% |          42      6.01%     84.26% |          38      5.44%     89.70% |          38      5.44%     95.14% |          34      4.86%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          699                      
system.ruby.L1Cache_Controller.S.Store   |           2      5.13%      5.13% |           1      2.56%      7.69% |           3      7.69%     15.38% |           2      5.13%     20.51% |           2      5.13%     25.64% |           3      7.69%     33.33% |           2      5.13%     38.46% |           2      5.13%     43.59% |           3      7.69%     51.28% |           2      5.13%     56.41% |           2      5.13%     61.54% |           2      5.13%     66.67% |           2      5.13%     71.79% |           2      5.13%     76.92% |           2      5.13%     82.05% |           7     17.95%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           39                      
system.ruby.L1Cache_Controller.SL.Ack    |           1      3.57%      3.57% |           1      3.57%      7.14% |           1      3.57%     10.71% |           1      3.57%     14.29% |           2      7.14%     21.43% |           2      7.14%     28.57% |           1      3.57%     32.14% |           1      3.57%     35.71% |           2      7.14%     42.86% |           1      3.57%     46.43% |           2      7.14%     53.57% |           1      3.57%     57.14% |           2      7.14%     64.29% |           1      3.57%     67.86% |           3     10.71%     78.57% |           6     21.43%    100.00%
system.ruby.L1Cache_Controller.SL.Ack::total           28                      
system.ruby.L1Cache_Controller.SL.Ack_all |           1      4.00%      4.00% |           1      4.00%      8.00% |           1      4.00%     12.00% |           1      4.00%     16.00% |           2      8.00%     24.00% |           2      8.00%     32.00% |           1      4.00%     36.00% |           1      4.00%     40.00% |           2      8.00%     48.00% |           1      4.00%     52.00% |           2      8.00%     60.00% |           1      4.00%     64.00% |           2      8.00%     72.00% |           1      4.00%     76.00% |           2      8.00%     84.00% |           4     16.00%    100.00%
system.ruby.L1Cache_Controller.SL.Ack_all::total           25                      
system.ruby.L1Cache_Controller.SL.Inv    |           0      0.00%      0.00% |           1      9.09%      9.09% |           0      0.00%      9.09% |           0      0.00%      9.09% |           1      9.09%     18.18% |           1      9.09%     27.27% |           1      9.09%     36.36% |           1      9.09%     45.45% |           1      9.09%     54.55% |           1      9.09%     63.64% |           1      9.09%     72.73% |           1      9.09%     81.82% |           1      9.09%     90.91% |           1      9.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SL.Inv::total           11                      
system.ruby.L1Cache_Controller.SM.Ack    |           2      5.13%      5.13% |           1      2.56%      7.69% |           3      7.69%     15.38% |           2      5.13%     20.51% |           2      5.13%     25.64% |           3      7.69%     33.33% |           2      5.13%     38.46% |           2      5.13%     43.59% |           3      7.69%     51.28% |           2      5.13%     56.41% |           2      5.13%     61.54% |           2      5.13%     66.67% |           2      5.13%     71.79% |           2      5.13%     76.92% |           3      7.69%     84.62% |           6     15.38%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           39                      
system.ruby.L1Cache_Controller.SM.Ack_all |           2      5.13%      5.13% |           1      2.56%      7.69% |           3      7.69%     15.38% |           2      5.13%     20.51% |           2      5.13%     25.64% |           3      7.69%     33.33% |           2      5.13%     38.46% |           2      5.13%     43.59% |           3      7.69%     51.28% |           2      5.13%     56.41% |           2      5.13%     61.54% |           2      5.13%     66.67% |           2      5.13%     71.79% |           2      5.13%     76.92% |           3      7.69%     84.62% |           6     15.38%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           39                      
system.ruby.L1Cache_Controller.SM.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4    100.00%    100.00%
system.ruby.L1Cache_Controller.SM.Inv::total            4                      
system.ruby.L1Cache_Controller.Store     |       16256     67.69%     67.69% |         559      2.33%     70.02% |         557      2.32%     72.34% |         554      2.31%     74.65% |         549      2.29%     76.93% |         553      2.30%     79.24% |         548      2.28%     81.52% |         541      2.25%     83.77% |         525      2.19%     85.96% |         518      2.16%     88.12% |         503      2.09%     90.21% |         491      2.04%     92.25% |         482      2.01%     94.26% |         471      1.96%     96.22% |         464      1.93%     98.16% |         443      1.84%    100.00%
system.ruby.L1Cache_Controller.Store::total        24014                      
system.ruby.L1Cache_Controller.Unlock    |         255     77.98%     77.98% |           4      1.22%     79.20% |           4      1.22%     80.43% |           4      1.22%     81.65% |           4      1.22%     82.87% |           4      1.22%     84.10% |           4      1.22%     85.32% |           4      1.22%     86.54% |           4      1.22%     87.77% |           4      1.22%     88.99% |           4      1.22%     90.21% |           4      1.22%     91.44% |           4      1.22%     92.66% |           4      1.22%     93.88% |           4      1.22%     95.11% |          16      4.89%    100.00%
system.ruby.L1Cache_Controller.Unlock::total          327                      
system.ruby.L1Cache_Controller.WB_Ack    |        5599     94.99%     94.99% |          18      0.31%     95.30% |          17      0.29%     95.59% |          18      0.31%     95.89% |          20      0.34%     96.23% |          21      0.36%     96.59% |          20      0.34%     96.93% |          18      0.31%     97.23% |          22      0.37%     97.61% |          22      0.37%     97.98% |          20      0.34%     98.32% |          22      0.37%     98.69% |          17      0.29%     98.98% |          18      0.31%     99.29% |          21      0.36%     99.64% |          21      0.36%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total         5894                      
system.ruby.L2Cache_Controller.Ack_all   |           0      0.00%      0.00% |           2     18.18%     18.18% |           1      9.09%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           1      9.09%     36.36% |           1      9.09%     45.45% |           2     18.18%     63.64% |           2     18.18%     81.82% |           2     18.18%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total           11                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |         372      6.03%      6.03% |         569      9.22%     15.25% |         291      4.71%     19.96% |         395      6.40%     26.36% |         614      9.95%     36.31% |         483      7.83%     44.13% |         243      3.94%     48.07% |         296      4.80%     52.87% |         221      3.58%     56.45% |         225      3.65%     60.09% |         292      4.73%     64.83% |         322      5.22%     70.04% |         645     10.45%     80.49% |         535      8.67%     89.16% |         371      6.01%     95.17% |         298      4.83%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total         6172                      
system.ruby.L2Cache_Controller.IM.Mem_Data |          57      7.00%      7.00% |          72      8.85%     15.85% |          61      7.49%     23.34% |          28      3.44%     26.78% |          29      3.56%     30.34% |          28      3.44%     33.78% |          28      3.44%     37.22% |          31      3.81%     41.03% |          28      3.44%     44.47% |          29      3.56%     48.03% |          76      9.34%     57.37% |          60      7.37%     64.74% |          63      7.74%     72.48% |          62      7.62%     80.10% |          89     10.93%     91.03% |          73      8.97%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total          814                      
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR |           1      7.14%      7.14% |           2     14.29%     21.43% |           5     35.71%     57.14% |           0      0.00%     57.14% |           1      7.14%     64.29% |           0      0.00%     64.29% |           0      0.00%     64.29% |           0      0.00%     64.29% |           2     14.29%     78.57% |           0      0.00%     78.57% |           0      0.00%     78.57% |           0      0.00%     78.57% |           3     21.43%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR::total           14                      
system.ruby.L2Cache_Controller.IS.Mem_Data |          60      5.98%      5.98% |          55      5.48%     11.45% |          57      5.68%     17.13% |          51      5.08%     22.21% |          67      6.67%     28.88% |          67      6.67%     35.56% |          67      6.67%     42.23% |          68      6.77%     49.00% |          79      7.87%     56.87% |          62      6.18%     63.05% |          62      6.18%     69.22% |          66      6.57%     75.80% |          61      6.08%     81.87% |          58      5.78%     87.65% |          59      5.88%     93.53% |          65      6.47%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total         1004                      
system.ruby.L2Cache_Controller.ISS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ISS.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |          21      7.22%      7.22% |          22      7.56%     14.78% |          15      5.15%     19.93% |          19      6.53%     26.46% |          21      7.22%     33.68% |          16      5.50%     39.18% |          12      4.12%     43.30% |          14      4.81%     48.11% |          19      6.53%     54.64% |          17      5.84%     60.48% |          19      6.53%     67.01% |          20      6.87%     73.88% |          22      7.56%     81.44% |          18      6.19%     87.63% |          20      6.87%     94.50% |          16      5.50%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total          291                      
system.ruby.L2Cache_Controller.I_I.Ack_all |           0      0.00%      0.00% |           2     18.18%     18.18% |           1      9.09%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           1      9.09%     36.36% |           1      9.09%     45.45% |           2     18.18%     63.64% |           2     18.18%     81.82% |           2     18.18%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total           11                      
system.ruby.L2Cache_Controller.L1_GETS   |         238      5.58%      5.58% |         416      9.75%     15.32% |         176      4.12%     19.45% |         313      7.33%     26.78% |         523     12.25%     39.03% |         387      9.07%     48.10% |         152      3.56%     51.66% |         183      4.29%     55.95% |         126      2.95%     58.90% |         164      3.84%     62.75% |         209      4.90%     67.64% |         222      5.20%     72.84% |         417      9.77%     82.61% |         390      9.14%     91.75% |         162      3.80%     95.55% |         190      4.45%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total         4268                      
system.ruby.L2Cache_Controller.L1_GETX   |         137      6.57%      6.57% |         170      8.16%     14.73% |         115      5.52%     20.25% |          84      4.03%     24.28% |          91      4.37%     28.65% |         113      5.42%     34.07% |          93      4.46%     38.53% |         113      5.42%     43.95% |          97      4.65%     48.61% |          61      2.93%     51.54% |         101      4.85%     56.38% |         118      5.66%     62.04% |         228     10.94%     72.98% |         147      7.05%     80.04% |         225     10.80%     90.83% |         191      9.17%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total         2084                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |         231      4.50%      4.50% |         180      3.51%      8.01% |         448      8.73%     16.74% |         260      5.07%     21.80% |         309      6.02%     27.83% |         280      5.46%     33.28% |         291      5.67%     38.95% |         279      5.44%     44.39% |         274      5.34%     49.73% |         187      3.64%     53.37% |         471      9.18%     62.55% |         564     10.99%     73.54% |         308      6.00%     79.54% |         299      5.83%     85.37% |         275      5.36%     90.72% |         476      9.28%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total         5132                      
system.ruby.L2Cache_Controller.L1_PUTX   |         328      5.56%      5.56% |         550      9.33%     14.90% |         263      4.46%     19.36% |         388      6.58%     25.94% |         602     10.21%     36.16% |         475      8.06%     44.21% |         232      3.94%     48.15% |         284      4.82%     52.97% |         215      3.65%     56.62% |         222      3.77%     60.38% |         288      4.89%     65.27% |         301      5.11%     70.38% |         618     10.49%     80.86% |         521      8.84%     89.70% |         358      6.07%     95.78% |         249      4.22%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total         5894                      
system.ruby.L2Cache_Controller.L1_UPGRADE |          16     21.92%     21.92% |           0      0.00%     21.92% |          15     20.55%     42.47% |           0      0.00%     42.47% |           0      0.00%     42.47% |           0      0.00%     42.47% |           2      2.74%     45.21% |           0      0.00%     45.21% |           0      0.00%     45.21% |           0      0.00%     45.21% |           0      0.00%     45.21% |           1      1.37%     46.58% |           0      0.00%     46.58% |           0      0.00%     46.58% |           1      1.37%     47.95% |          38     52.05%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total           73                      
system.ruby.L2Cache_Controller.L2_Replacement |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total            1                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |           0      0.00%      0.00% |           2     14.29%     14.29% |           1      7.14%     21.43% |           0      0.00%     21.43% |           0      0.00%     21.43% |           0      0.00%     21.43% |           0      0.00%     21.43% |           0      0.00%     21.43% |           0      0.00%     21.43% |           0      0.00%     21.43% |           2     14.29%     35.71% |           1      7.14%     42.86% |           2     14.29%     57.14% |           2     14.29%     71.43% |           2     14.29%     85.71% |           2     14.29%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total           14                      
system.ruby.L2Cache_Controller.M.L1_GETS |         198      5.24%      5.24% |         377      9.98%     15.22% |         146      3.86%     19.08% |         292      7.73%     26.81% |         502     13.28%     40.09% |         354      9.37%     49.46% |         136      3.60%     53.06% |         169      4.47%     57.53% |         105      2.78%     60.31% |         147      3.89%     64.20% |         172      4.55%     68.75% |         183      4.84%     73.59% |         395     10.45%     84.04% |         370      9.79%     93.83% |         125      3.31%     97.14% |         108      2.86%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total         3779                      
system.ruby.L2Cache_Controller.M.L1_GETX |          64      5.53%      5.53% |          84      7.26%     12.79% |          54      4.67%     17.46% |          53      4.58%     22.04% |          55      4.75%     26.79% |          82      7.09%     33.88% |          61      5.27%     39.15% |          75      6.48%     45.64% |          68      5.88%     51.51% |          32      2.77%     54.28% |          25      2.16%     56.44% |          58      5.01%     61.45% |         165     14.26%     75.71% |          85      7.35%     83.06% |         135     11.67%     94.73% |          61      5.27%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total         1157                      
system.ruby.L2Cache_Controller.M.L2_Replacement |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total            1                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           2     66.67%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total            3                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          19     24.36%     24.36% |           1      1.28%     25.64% |          15     19.23%     44.87% |           1      1.28%     46.15% |           0      0.00%     46.15% |           1      1.28%     47.44% |           3      3.85%     51.28% |           0      0.00%     51.28% |           1      1.28%     52.56% |           0      0.00%     52.56% |           1      1.28%     53.85% |           3      3.85%     57.69% |           0      0.00%     57.69% |           2      2.56%     60.26% |           3      3.85%     64.10% |          28     35.90%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total           78                      
system.ruby.L2Cache_Controller.MT.L1_GETX |          15     22.39%     22.39% |          14     20.90%     43.28% |           0      0.00%     43.28% |           3      4.48%     47.76% |           7     10.45%     58.21% |           3      4.48%     62.69% |           4      5.97%     68.66% |           7     10.45%     79.10% |           1      1.49%     80.60% |           0      0.00%     80.60% |           0      0.00%     80.60% |           0      0.00%     80.60% |           0      0.00%     80.60% |           0      0.00%     80.60% |           1      1.49%     82.09% |          12     17.91%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total           67                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |         328      5.56%      5.56% |         550      9.33%     14.90% |         263      4.46%     19.36% |         388      6.58%     25.94% |         602     10.21%     36.16% |         475      8.06%     44.21% |         232      3.94%     48.15% |         284      4.82%     52.97% |         215      3.65%     56.62% |         222      3.77%     60.38% |         288      4.89%     65.27% |         301      5.11%     70.38% |         618     10.49%     80.86% |         521      8.84%     89.70% |         358      6.07%     95.78% |         249      4.22%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total         5894                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |           9     27.27%     27.27% |           0      0.00%     27.27% |           3      9.09%     36.36% |           0      0.00%     36.36% |           0      0.00%     36.36% |           0      0.00%     36.36% |           2      6.06%     42.42% |           0      0.00%     42.42% |           1      3.03%     45.45% |           0      0.00%     45.45% |           0      0.00%     45.45% |           1      3.03%     48.48% |           0      0.00%     48.48% |           0      0.00%     48.48% |           2      6.06%     54.55% |          15     45.45%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total           33                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean |           2     28.57%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           2     28.57%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean::total            7                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS |           0      0.00%      0.00% |           2     15.38%     15.38% |           0      0.00%     15.38% |           0      0.00%     15.38% |           0      0.00%     15.38% |           0      0.00%     15.38% |           0      0.00%     15.38% |           0      0.00%     15.38% |           0      0.00%     15.38% |           0      0.00%     15.38% |           1      7.69%     23.08% |           0      0.00%     23.08% |           0      0.00%     23.08% |           0      0.00%     23.08% |           0      0.00%     23.08% |          10     76.92%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS::total           13                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          15    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX::total           15                      
system.ruby.L2Cache_Controller.MT_IIB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           5    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_UPGRADE::total            5                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |          11     27.50%     27.50% |           1      2.50%     30.00% |           3      7.50%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           2      5.00%     42.50% |           0      0.00%     42.50% |           1      2.50%     45.00% |           0      0.00%     45.00% |           1      2.50%     47.50% |           3      7.50%     55.00% |           0      0.00%     55.00% |           0      0.00%     55.00% |           3      7.50%     62.50% |          15     37.50%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total           40                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |           8     22.86%     22.86% |           0      0.00%     22.86% |          12     34.29%     57.14% |           1      2.86%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1      2.86%     62.86% |           0      0.00%     62.86% |           0      0.00%     62.86% |           0      0.00%     62.86% |           0      0.00%     62.86% |           0      0.00%     62.86% |           0      0.00%     62.86% |           0      0.00%     62.86% |           0      0.00%     62.86% |          13     37.14%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total           35                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           2     66.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean::total            3                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |         355      5.81%      5.81% |         569      9.32%     15.13% |         276      4.52%     19.65% |         395      6.47%     26.11% |         614     10.05%     36.17% |         483      7.91%     44.07% |         241      3.95%     48.02% |         296      4.85%     52.87% |         221      3.62%     56.48% |         225      3.68%     60.17% |         292      4.78%     64.95% |         321      5.26%     70.20% |         645     10.56%     80.76% |         535      8.76%     89.52% |         370      6.06%     95.58% |         270      4.42%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total         6108                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     11.11%     11.11% |           1      5.56%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |          15     83.33%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETS::total           18                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          14    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETX::total           14                      
system.ruby.L2Cache_Controller.MT_SB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_SB.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |           8     21.05%     21.05% |           0      0.00%     21.05% |          12     31.58%     52.63% |           1      2.63%     55.26% |           0      0.00%     55.26% |           1      2.63%     57.89% |           1      2.63%     60.53% |           0      0.00%     60.53% |           0      0.00%     60.53% |           0      0.00%     60.53% |           0      0.00%     60.53% |           0      0.00%     60.53% |           0      0.00%     60.53% |           2      5.26%     65.79% |           0      0.00%     65.79% |          13     34.21%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total           38                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |           0      0.00%      0.00% |           2     13.33%     13.33% |           1      6.67%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           2     13.33%     33.33% |           1      6.67%     40.00% |           2     13.33%     53.33% |           2     13.33%     66.67% |           2     13.33%     80.00% |           3     20.00%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total           15                      
system.ruby.L2Cache_Controller.Mem_Ack   |           0      0.00%      0.00% |           2     13.33%     13.33% |           1      6.67%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           2     13.33%     33.33% |           1      6.67%     40.00% |           2     13.33%     53.33% |           2     13.33%     66.67% |           2     13.33%     80.00% |           3     20.00%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total           15                      
system.ruby.L2Cache_Controller.Mem_Data  |         138      6.54%      6.54% |         149      7.06%     13.61% |         133      6.31%     19.91% |          98      4.65%     24.56% |         117      5.55%     30.11% |         111      5.26%     35.37% |         107      5.07%     40.45% |         113      5.36%     45.80% |         126      5.97%     51.78% |         108      5.12%     56.90% |         157      7.44%     64.34% |         146      6.92%     71.27% |         146      6.92%     78.19% |         138      6.54%     84.73% |         168      7.97%     92.70% |         154      7.30%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total         2109                      
system.ruby.L2Cache_Controller.NP.L1_GETS |          21      7.19%      7.19% |          22      7.53%     14.73% |          15      5.14%     19.86% |          19      6.51%     26.37% |          21      7.19%     33.56% |          17      5.82%     39.38% |          12      4.11%     43.49% |          14      4.79%     48.29% |          19      6.51%     54.79% |          17      5.82%     60.62% |          19      6.51%     67.12% |          20      6.85%     73.97% |          22      7.53%     81.51% |          18      6.16%     87.67% |          20      6.85%     94.52% |          16      5.48%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total          292                      
system.ruby.L2Cache_Controller.NP.L1_GETX |          57      7.00%      7.00% |          72      8.85%     15.85% |          61      7.49%     23.34% |          28      3.44%     26.78% |          29      3.56%     30.34% |          28      3.44%     33.78% |          28      3.44%     37.22% |          31      3.81%     41.03% |          28      3.44%     44.47% |          29      3.56%     48.03% |          76      9.34%     57.37% |          60      7.37%     64.74% |          63      7.74%     72.48% |          62      7.62%     80.10% |          89     10.93%     91.03% |          73      8.97%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total          814                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |          60      5.98%      5.98% |          55      5.48%     11.47% |          57      5.68%     17.15% |          51      5.08%     22.23% |          67      6.68%     28.91% |          66      6.58%     35.49% |          67      6.68%     42.17% |          68      6.78%     48.95% |          79      7.88%     56.83% |          62      6.18%     63.01% |          62      6.18%     69.19% |          66      6.58%     75.77% |          61      6.08%     81.85% |          58      5.78%     87.64% |          59      5.88%     93.52% |          65      6.48%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total         1003                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           0      0.00%      0.00% |          14     18.18%     18.18% |           0      0.00%     18.18% |           1      1.30%     19.48% |           0      0.00%     19.48% |          14     18.18%     37.66% |           1      1.30%     38.96% |           0      0.00%     38.96% |           1      1.30%     40.26% |           0      0.00%     40.26% |          14     18.18%     58.44% |          15     19.48%     77.92% |           0      0.00%     77.92% |           0      0.00%     77.92% |          14     18.18%     96.10% |           3      3.90%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           77                      
system.ruby.L2Cache_Controller.SS.L1_GETX |           1      9.09%      9.09% |           0      0.00%      9.09% |           0      0.00%      9.09% |           0      0.00%      9.09% |           0      0.00%      9.09% |           0      0.00%      9.09% |           0      0.00%      9.09% |           0      0.00%      9.09% |           0      0.00%      9.09% |           0      0.00%      9.09% |           0      0.00%      9.09% |           0      0.00%      9.09% |           0      0.00%      9.09% |           0      0.00%      9.09% |           0      0.00%      9.09% |          10     90.91%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total           11                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         170      4.13%      4.13% |         123      2.99%      7.12% |         386      9.38%     16.50% |         209      5.08%     21.58% |         241      5.86%     27.44% |         214      5.20%     32.64% |         224      5.44%     38.08% |         211      5.13%     43.21% |         193      4.69%     47.90% |         125      3.04%     50.94% |         409      9.94%     60.87% |         498     12.10%     72.98% |         244      5.93%     78.91% |         241      5.86%     84.76% |         216      5.25%     90.01% |         411      9.99%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         4115                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |          16     30.19%     30.19% |           0      0.00%     30.19% |          15     28.30%     58.49% |           0      0.00%     58.49% |           0      0.00%     58.49% |           0      0.00%     58.49% |           2      3.77%     62.26% |           0      0.00%     62.26% |           0      0.00%     62.26% |           0      0.00%     62.26% |           0      0.00%     62.26% |           1      1.89%     64.15% |           0      0.00%     64.15% |           0      0.00%     64.15% |           1      1.89%     66.04% |          18     33.96%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total           53                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |           0      0.00%      0.00% |           2     18.18%     18.18% |           1      9.09%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           1      9.09%     36.36% |           1      9.09%     45.45% |           2     18.18%     63.64% |           2     18.18%     81.82% |           2     18.18%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total           11                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          17     26.56%     26.56% |           0      0.00%     26.56% |          15     23.44%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           2      3.12%     53.12% |           0      0.00%     53.12% |           0      0.00%     53.12% |           0      0.00%     53.12% |           0      0.00%     53.12% |           1      1.56%     54.69% |           0      0.00%     54.69% |           0      0.00%     54.69% |           1      1.56%     56.25% |          28     43.75%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total           64                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           9    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETS::total            9                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           6    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETX::total            6                      
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          15    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE::total           15                      
system.ruby.L2Cache_Controller.Unblock   |          19     24.36%     24.36% |           1      1.28%     25.64% |          15     19.23%     44.87% |           1      1.28%     46.15% |           0      0.00%     46.15% |           1      1.28%     47.44% |           3      3.85%     51.28% |           0      0.00%     51.28% |           1      1.28%     52.56% |           0      0.00%     52.56% |           1      1.28%     53.85% |           3      3.85%     57.69% |           0      0.00%     57.69% |           2      2.56%     60.26% |           3      3.85%     64.10% |          28     35.90%    100.00%
system.ruby.L2Cache_Controller.Unblock::total           78                      
system.ruby.L2Cache_Controller.WB_Data   |          17     25.00%     25.00% |           0      0.00%     25.00% |          15     22.06%     47.06% |           1      1.47%     48.53% |           0      0.00%     48.53% |           0      0.00%     48.53% |           3      4.41%     52.94% |           0      0.00%     52.94% |           1      1.47%     54.41% |           0      0.00%     54.41% |           0      0.00%     54.41% |           1      1.47%     55.88% |           0      0.00%     55.88% |           0      0.00%     55.88% |           2      2.94%     58.82% |          28     41.18%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total           68                      
system.ruby.L2Cache_Controller.WB_Data_clean |           2     20.00%     20.00% |           1     10.00%     30.00% |           0      0.00%     30.00% |           0      0.00%     30.00% |           0      0.00%     30.00% |           1     10.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           1     10.00%     50.00% |           2     20.00%     70.00% |           0      0.00%     70.00% |           2     20.00%     90.00% |           1     10.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.WB_Data_clean::total           10                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples        31570                      
system.ruby.LD.hit_latency_hist_seqr::mean            1                      
system.ruby.LD.hit_latency_hist_seqr::gmean            1                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |       31570    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total        31570                      
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples        35797                      
system.ruby.LD.latency_hist_seqr::mean       7.556052                      
system.ruby.LD.latency_hist_seqr::gmean      1.575698                      
system.ruby.LD.latency_hist_seqr::stdev     28.749529                      
system.ruby.LD.latency_hist_seqr         |       35775     99.94%     99.94% |           9      0.03%     99.96% |           7      0.02%     99.98% |           0      0.00%     99.98% |           5      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total         35797                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples         4227                      
system.ruby.LD.miss_latency_hist_seqr::mean    56.520937                      
system.ruby.LD.miss_latency_hist_seqr::gmean    47.025272                      
system.ruby.LD.miss_latency_hist_seqr::stdev    65.436105                      
system.ruby.LD.miss_latency_hist_seqr    |        4205     99.48%     99.48% |           9      0.21%     99.69% |           7      0.17%     99.86% |           0      0.00%     99.86% |           5      0.12%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total         4227                      
system.ruby.Load_Linked.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Load_Linked.hit_latency_hist_seqr::samples          273                      
system.ruby.Load_Linked.hit_latency_hist_seqr::mean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::gmean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr |           0      0.00%      0.00% |         273    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.hit_latency_hist_seqr::total          273                      
system.ruby.Load_Linked.latency_hist_seqr::bucket_size          128                      
system.ruby.Load_Linked.latency_hist_seqr::max_bucket         1279                      
system.ruby.Load_Linked.latency_hist_seqr::samples          359                      
system.ruby.Load_Linked.latency_hist_seqr::mean    26.206128                      
system.ruby.Load_Linked.latency_hist_seqr::gmean     2.772423                      
system.ruby.Load_Linked.latency_hist_seqr::stdev    77.308580                      
system.ruby.Load_Linked.latency_hist_seqr |         342     95.26%     95.26% |           7      1.95%     97.21% |           5      1.39%     98.61% |           4      1.11%     99.72% |           0      0.00%     99.72% |           1      0.28%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.latency_hist_seqr::total          359                      
system.ruby.Load_Linked.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.Load_Linked.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.Load_Linked.miss_latency_hist_seqr::samples           86                      
system.ruby.Load_Linked.miss_latency_hist_seqr::mean   106.220930                      
system.ruby.Load_Linked.miss_latency_hist_seqr::gmean    70.579888                      
system.ruby.Load_Linked.miss_latency_hist_seqr::stdev   129.049685                      
system.ruby.Load_Linked.miss_latency_hist_seqr |          69     80.23%     80.23% |           7      8.14%     88.37% |           5      5.81%     94.19% |           4      4.65%     98.84% |           0      0.00%     98.84% |           1      1.16%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.miss_latency_hist_seqr::total           86                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples        21668                      
system.ruby.ST.hit_latency_hist_seqr::mean            1                      
system.ruby.ST.hit_latency_hist_seqr::gmean            1                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |       21668    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total        21668                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples        23677                      
system.ruby.ST.latency_hist_seqr::mean      10.530430                      
system.ruby.ST.latency_hist_seqr::gmean      1.447727                      
system.ruby.ST.latency_hist_seqr::stdev     50.511609                      
system.ruby.ST.latency_hist_seqr         |       23627     99.79%     99.79% |          16      0.07%     99.86% |          18      0.08%     99.93% |           0      0.00%     99.93% |          13      0.05%     99.99% |           3      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total         23677                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples         2009                      
system.ruby.ST.miss_latency_hist_seqr::mean   113.320557                      
system.ruby.ST.miss_latency_hist_seqr::gmean    78.301086                      
system.ruby.ST.miss_latency_hist_seqr::stdev   136.133071                      
system.ruby.ST.miss_latency_hist_seqr    |        1959     97.51%     97.51% |          16      0.80%     98.31% |          18      0.90%     99.20% |           0      0.00%     99.20% |          13      0.65%     99.85% |           3      0.15%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total         2009                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::samples          330                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr |           0      0.00%      0.00% |         330    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.hit_latency_hist_seqr::total          330                      
system.ruby.Store_Conditional.latency_hist_seqr::bucket_size           64                      
system.ruby.Store_Conditional.latency_hist_seqr::max_bucket          639                      
system.ruby.Store_Conditional.latency_hist_seqr::samples          337                      
system.ruby.Store_Conditional.latency_hist_seqr::mean     5.498516                      
system.ruby.Store_Conditional.latency_hist_seqr::gmean     1.117823                      
system.ruby.Store_Conditional.latency_hist_seqr::stdev    31.735995                      
system.ruby.Store_Conditional.latency_hist_seqr |         330     97.92%     97.92% |           0      0.00%     97.92% |           1      0.30%     98.22% |           5      1.48%     99.70% |           0      0.00%     99.70% |           1      0.30%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.latency_hist_seqr::total          337                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::bucket_size           64                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::max_bucket          639                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::samples            7                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::mean   217.571429                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::gmean   213.215262                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::stdev    53.084389                      
system.ruby.Store_Conditional.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     14.29%     14.29% |           5     71.43%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.miss_latency_hist_seqr::total            7                      
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.delayHist::bucket_size                 16                       # delay histogram for all message
system.ruby.delayHist::max_bucket                 159                       # delay histogram for all message
system.ruby.delayHist::samples                  43485                       # delay histogram for all message
system.ruby.delayHist::mean                 14.612832                       # delay histogram for all message
system.ruby.delayHist::gmean                12.898951                       # delay histogram for all message
system.ruby.delayHist::stdev                 7.788970                       # delay histogram for all message
system.ruby.delayHist                    |       30120     69.27%     69.27% |       10460     24.05%     93.32% |        2890      6.65%     99.97% |          10      0.02%     99.99% |           4      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                    43485                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size           16                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket          159                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples         23605                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        15.369795                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       12.871157                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        9.740509                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |       16678     70.65%     70.65% |        4029     17.07%     87.72% |        2883     12.21%     99.94% |          10      0.04%     99.98% |           4      0.02%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total           23605                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            8                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           79                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples         19646                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        13.761631                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       12.985733                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        4.296214                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |        1560      7.94%      7.94% |       11660     59.35%     67.29% |        6358     32.36%     99.65% |          61      0.31%     99.96% |           3      0.02%     99.98% |           4      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total           19646                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples           234                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean         9.717949                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean        9.132061                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        3.364409                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |          45     19.23%     19.23% |         121     51.71%     70.94% |          56     23.93%     94.87% |           9      3.85%     98.72% |           3      1.28%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total             234                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.000512                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  5672.044391                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.000514                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   499.319700                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000663                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.320177                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time   335.938063                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.requestToDir.avg_buf_msgs     0.000506                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToDir.avg_stall_time  7374.677964                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromDir.avg_buf_msgs     0.000510                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromDir.avg_stall_time   499.667239                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.000660                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.667716                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseToDir.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseToDir.avg_stall_time   562.545663                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.requestToDir.avg_buf_msgs     0.000499                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToDir.avg_stall_time  7164.481474                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromDir.avg_buf_msgs     0.000505                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromDir.avg_stall_time   499.934687                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.000646                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.935164                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseToDir.avg_buf_msgs     0.000007                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseToDir.avg_stall_time   794.770620                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.requestToDir.avg_buf_msgs     0.000494                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToDir.avg_stall_time  5451.688210                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromDir.avg_buf_msgs     0.000496                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromDir.avg_stall_time   499.853166                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.000642                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.853643                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseToDir.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseToDir.avg_stall_time   368.796978                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples       244493                      
system.ruby.hit_latency_hist_seqr::mean             1                      
system.ruby.hit_latency_hist_seqr::gmean            1                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |      244493    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total       244493                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        36535                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        30891                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         5644                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses       120319                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits       115834                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         4485                       # Number of cache demand misses
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.149657                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   502.550052                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.101963                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time  4495.412378                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  1328.723167                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.000384                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time   496.847356                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.014999                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  8465.391461                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.triggerQueue.avg_buf_msgs     0.031121                       # Average number of messages in buffer
system.ruby.l1_cntrl0.triggerQueue.avg_stall_time 62520.887644                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.005376                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time   499.743040                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses         1713                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits         1670                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses         5433                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits         5390                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.006813                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   108.677330                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.requestFromL1Cache.avg_buf_msgs     0.000532                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestFromL1Cache.avg_stall_time   303.801386                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.avg_buf_msgs     0.000106                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestToL1Cache.avg_stall_time   916.025145                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl1.responseFromL1Cache.avg_buf_msgs     0.000097                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseFromL1Cache.avg_stall_time   273.776186                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseToL1Cache.avg_buf_msgs     0.000102                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseToL1Cache.avg_stall_time  1246.607094                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.triggerQueue.avg_buf_msgs     0.000488                       # Average number of messages in buffer
system.ruby.l1_cntrl1.triggerQueue.avg_stall_time 13621.575951                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_buf_msgs     0.000039                       # Average number of messages in buffer
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_stall_time   108.642528                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.L1Dcache.demand_accesses         1527                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits         1481                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses         4844                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits         4801                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl10.mandatoryQueue.avg_buf_msgs     0.006075                       # Average number of messages in buffer
system.ruby.l1_cntrl10.mandatoryQueue.avg_stall_time    43.985901                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.requestFromL1Cache.avg_buf_msgs     0.000570                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestFromL1Cache.avg_stall_time   198.996571                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.avg_buf_msgs     0.000113                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestToL1Cache.avg_stall_time   550.473314                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl10.responseFromL1Cache.avg_buf_msgs     0.000055                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseFromL1Cache.avg_stall_time    78.561065                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseToL1Cache.avg_buf_msgs     0.000109                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseToL1Cache.avg_stall_time   772.063280                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.triggerQueue.avg_buf_msgs     0.000488                       # Average number of messages in buffer
system.ruby.l1_cntrl10.triggerQueue.avg_stall_time  5443.529014                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_buf_msgs     0.000039                       # Average number of messages in buffer
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_stall_time    43.949192                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.L1Dcache.demand_accesses         1488                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits         1442                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses         4713                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits         4670                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl11.mandatoryQueue.avg_buf_msgs     0.005912                       # Average number of messages in buffer
system.ruby.l1_cntrl11.mandatoryQueue.avg_stall_time    37.508987                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.requestFromL1Cache.avg_buf_msgs     0.000607                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestFromL1Cache.avg_stall_time   167.146923                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.avg_buf_msgs     0.000117                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestToL1Cache.avg_stall_time   518.528774                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl11.responseFromL1Cache.avg_buf_msgs     0.000067                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseFromL1Cache.avg_stall_time    66.773330                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseToL1Cache.avg_buf_msgs     0.000109                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseToL1Cache.avg_stall_time   727.181598                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.triggerQueue.avg_buf_msgs     0.000488                       # Average number of messages in buffer
system.ruby.l1_cntrl11.triggerQueue.avg_stall_time  4602.889887                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_buf_msgs     0.000039                       # Average number of messages in buffer
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_stall_time    37.467988                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.L1Dcache.demand_accesses         1455                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits         1413                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses           42                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses         4607                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits         4564                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl12.mandatoryQueue.avg_buf_msgs     0.005780                       # Average number of messages in buffer
system.ruby.l1_cntrl12.mandatoryQueue.avg_stall_time    30.541037                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.requestFromL1Cache.avg_buf_msgs     0.000485                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestFromL1Cache.avg_stall_time   125.341606                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.avg_buf_msgs     0.000109                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestToL1Cache.avg_stall_time   316.183618                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl12.responseFromL1Cache.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseFromL1Cache.avg_stall_time    46.672300                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseToL1Cache.avg_buf_msgs     0.000102                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseToL1Cache.avg_stall_time   592.485061                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.triggerQueue.avg_buf_msgs     0.000488                       # Average number of messages in buffer
system.ruby.l1_cntrl12.triggerQueue.avg_stall_time  3707.697087                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_buf_msgs     0.000035                       # Average number of messages in buffer
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_stall_time    30.504329                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.L1Dcache.demand_accesses         1420                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits         1377                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses         4491                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits         4448                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl13.mandatoryQueue.avg_buf_msgs     0.005636                       # Average number of messages in buffer
system.ruby.l1_cntrl13.mandatoryQueue.avg_stall_time    22.147651                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.requestFromL1Cache.avg_buf_msgs     0.000513                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestFromL1Cache.avg_stall_time   130.594242                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestToL1Cache.avg_stall_time   239.074214                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl13.responseFromL1Cache.avg_buf_msgs     0.000080                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseFromL1Cache.avg_stall_time    36.374837                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseToL1Cache.avg_buf_msgs     0.000102                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseToL1Cache.avg_stall_time   399.312283                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.triggerQueue.avg_buf_msgs     0.000488                       # Average number of messages in buffer
system.ruby.l1_cntrl13.triggerQueue.avg_stall_time  2640.788369                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_buf_msgs     0.000036                       # Average number of messages in buffer
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_stall_time    22.109036                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         1394                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits         1349                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses         4398                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits         4355                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl14.mandatoryQueue.avg_buf_msgs     0.005522                       # Average number of messages in buffer
system.ruby.l1_cntrl14.mandatoryQueue.avg_stall_time    15.729376                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.requestFromL1Cache.avg_buf_msgs     0.000594                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestFromL1Cache.avg_stall_time   117.185633                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.avg_buf_msgs     0.000106                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestToL1Cache.avg_stall_time   158.327326                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl14.responseFromL1Cache.avg_buf_msgs     0.000040                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseFromL1Cache.avg_stall_time    21.147940                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseToL1Cache.avg_buf_msgs     0.000111                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseToL1Cache.avg_stall_time   291.928329                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.triggerQueue.avg_buf_msgs     0.000488                       # Average number of messages in buffer
system.ruby.l1_cntrl14.triggerQueue.avg_stall_time  1821.690009                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_buf_msgs     0.000038                       # Average number of messages in buffer
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_stall_time    15.688377                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         1330                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits         1275                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses           55                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses         4739                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits         4694                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl15.mandatoryQueue.avg_buf_msgs     0.005787                       # Average number of messages in buffer
system.ruby.l1_cntrl15.mandatoryQueue.avg_stall_time     9.326833                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.requestFromL1Cache.avg_buf_msgs     0.000598                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestFromL1Cache.avg_stall_time   136.026177                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.avg_buf_msgs     0.001079                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestToL1Cache.avg_stall_time   185.747184                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.num_msg_stalls            9                       # Number of times messages were stalled
system.ruby.l1_cntrl15.responseFromL1Cache.avg_buf_msgs     0.000103                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseFromL1Cache.avg_stall_time    15.795166                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseToL1Cache.avg_buf_msgs     0.000131                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseToL1Cache.avg_stall_time   170.693820                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.triggerQueue.avg_buf_msgs     0.001953                       # Average number of messages in buffer
system.ruby.l1_cntrl15.triggerQueue.avg_stall_time   971.531448                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_buf_msgs     0.000048                       # Average number of messages in buffer
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_stall_time     9.282497                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.L1Dcache.demand_accesses         1707                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits         1663                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses         5408                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits         5365                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.006784                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   102.034513                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.requestFromL1Cache.avg_buf_msgs     0.000572                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestFromL1Cache.avg_stall_time   289.045503                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.avg_buf_msgs     0.000105                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestToL1Cache.avg_stall_time  1065.178183                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl2.responseFromL1Cache.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseFromL1Cache.avg_stall_time   193.211876                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseToL1Cache.avg_buf_msgs     0.000103                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseToL1Cache.avg_stall_time  1476.579951                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.triggerQueue.avg_buf_msgs     0.000488                       # Average number of messages in buffer
system.ruby.l1_cntrl2.triggerQueue.avg_stall_time 12863.804705                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_buf_msgs     0.000040                       # Average number of messages in buffer
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_stall_time   101.997804                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.L1Dcache.demand_accesses         1701                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits         1657                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses         5400                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits         5357                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.006771                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time    95.415055                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.requestFromL1Cache.avg_buf_msgs     0.000554                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestFromL1Cache.avg_stall_time   241.530815                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.avg_buf_msgs     0.000113                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestToL1Cache.avg_stall_time  1088.342708                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl3.responseFromL1Cache.avg_buf_msgs     0.000097                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseFromL1Cache.avg_stall_time   240.956826                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseToL1Cache.avg_buf_msgs     0.000103                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseToL1Cache.avg_stall_time  1565.171042                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.triggerQueue.avg_buf_msgs     0.000488                       # Average number of messages in buffer
system.ruby.l1_cntrl3.triggerQueue.avg_stall_time 11996.132830                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_buf_msgs     0.000036                       # Average number of messages in buffer
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_stall_time    95.374533                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.L1Dcache.demand_accesses         1683                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits         1638                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses         5344                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits         5301                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl4.mandatoryQueue.avg_buf_msgs     0.006700                       # Average number of messages in buffer
system.ruby.l1_cntrl4.mandatoryQueue.avg_stall_time    87.836885                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.requestFromL1Cache.avg_buf_msgs     0.000587                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestFromL1Cache.avg_stall_time   300.607266                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.avg_buf_msgs     0.000102                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestToL1Cache.avg_stall_time   665.262849                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl4.responseFromL1Cache.avg_buf_msgs     0.000055                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseFromL1Cache.avg_stall_time   164.139658                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseToL1Cache.avg_buf_msgs     0.000108                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseToL1Cache.avg_stall_time  1420.959359                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.triggerQueue.avg_buf_msgs     0.000488                       # Average number of messages in buffer
system.ruby.l1_cntrl4.triggerQueue.avg_stall_time 11033.266628                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_buf_msgs     0.000038                       # Average number of messages in buffer
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_stall_time    87.803514                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.L1Dcache.demand_accesses         1697                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits         1650                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses         5389                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits         5346                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl5.mandatoryQueue.avg_buf_msgs     0.006756                       # Average number of messages in buffer
system.ruby.l1_cntrl5.mandatoryQueue.avg_stall_time    80.793134                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.requestFromL1Cache.avg_buf_msgs     0.000601                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestFromL1Cache.avg_stall_time   302.683444                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.avg_buf_msgs     0.000104                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestToL1Cache.avg_stall_time   821.330440                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl5.responseFromL1Cache.avg_buf_msgs     0.000040                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseFromL1Cache.avg_stall_time   150.090295                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseToL1Cache.avg_buf_msgs     0.000112                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseToL1Cache.avg_stall_time  1163.671510                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.triggerQueue.avg_buf_msgs     0.000488                       # Average number of messages in buffer
system.ruby.l1_cntrl5.triggerQueue.avg_stall_time 10146.860997                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_buf_msgs     0.000040                       # Average number of messages in buffer
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_stall_time    80.758333                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.L1Dcache.demand_accesses         1681                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits         1635                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses         5343                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits         5300                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl6.mandatoryQueue.avg_buf_msgs     0.006697                       # Average number of messages in buffer
system.ruby.l1_cntrl6.mandatoryQueue.avg_stall_time    73.851881                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.requestFromL1Cache.avg_buf_msgs     0.000572                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestFromL1Cache.avg_stall_time   229.827486                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.avg_buf_msgs     0.000112                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestToL1Cache.avg_stall_time   887.332890                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl6.responseFromL1Cache.avg_buf_msgs     0.000071                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseFromL1Cache.avg_stall_time   139.838598                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseToL1Cache.avg_buf_msgs     0.000107                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseToL1Cache.avg_stall_time  1191.887521                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.triggerQueue.avg_buf_msgs     0.000488                       # Average number of messages in buffer
system.ruby.l1_cntrl6.triggerQueue.avg_stall_time  9245.565998                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_buf_msgs     0.000038                       # Average number of messages in buffer
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_stall_time    73.815173                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.L1Dcache.demand_accesses         1657                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits         1612                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses         5259                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits         5216                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl7.mandatoryQueue.avg_buf_msgs     0.006594                       # Average number of messages in buffer
system.ruby.l1_cntrl7.mandatoryQueue.avg_stall_time    67.052218                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.requestFromL1Cache.avg_buf_msgs     0.000537                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestFromL1Cache.avg_stall_time   219.085682                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.avg_buf_msgs     0.000113                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestToL1Cache.avg_stall_time   825.989093                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl7.responseFromL1Cache.avg_buf_msgs     0.000055                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseFromL1Cache.avg_stall_time   119.573572                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseToL1Cache.avg_buf_msgs     0.000104                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseToL1Cache.avg_stall_time  1201.072282                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.triggerQueue.avg_buf_msgs     0.000488                       # Average number of messages in buffer
system.ruby.l1_cntrl7.triggerQueue.avg_stall_time  8385.338807                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_buf_msgs     0.000038                       # Average number of messages in buffer
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_stall_time    67.011696                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.L1Dcache.demand_accesses         1602                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits         1555                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses         5084                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits         5041                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl8.mandatoryQueue.avg_buf_msgs     0.006375                       # Average number of messages in buffer
system.ruby.l1_cntrl8.mandatoryQueue.avg_stall_time    58.481011                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.requestFromL1Cache.avg_buf_msgs     0.000604                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestFromL1Cache.avg_stall_time   259.370216                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.avg_buf_msgs     0.000105                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestToL1Cache.avg_stall_time   539.588987                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl8.responseFromL1Cache.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseFromL1Cache.avg_stall_time   103.406555                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseToL1Cache.avg_buf_msgs     0.000113                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseToL1Cache.avg_stall_time  1032.586234                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.triggerQueue.avg_buf_msgs     0.000488                       # Average number of messages in buffer
system.ruby.l1_cntrl8.triggerQueue.avg_stall_time  7268.025913                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_buf_msgs     0.000039                       # Average number of messages in buffer
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_stall_time    58.448116                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.L1Dcache.demand_accesses         1580                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits         1533                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses         5013                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits         4970                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl9.mandatoryQueue.avg_buf_msgs     0.006286                       # Average number of messages in buffer
system.ruby.l1_cntrl9.mandatoryQueue.avg_stall_time    50.512395                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.requestFromL1Cache.avg_buf_msgs     0.000606                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestFromL1Cache.avg_stall_time   116.965835                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.avg_buf_msgs     0.000112                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestToL1Cache.avg_stall_time   571.676550                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl9.responseFromL1Cache.avg_buf_msgs     0.000071                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseFromL1Cache.avg_stall_time    91.397615                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseToL1Cache.avg_buf_msgs     0.000110                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseToL1Cache.avg_stall_time   807.173816                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.triggerQueue.avg_buf_msgs     0.000488                       # Average number of messages in buffer
system.ruby.l1_cntrl9.triggerQueue.avg_stall_time  6275.991193                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_buf_msgs     0.000039                       # Average number of messages in buffer
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_stall_time    50.477593                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.000263                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   995.828574                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   100.776410                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.000906                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  6947.789948                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses          622                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          449                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          173                       # Number of cache demand misses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.001295                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   778.966860                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.000150                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  7447.308936                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000373                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  3150.563690                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_buf_msgs     0.000284                       # Average number of messages in buffer
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_stall_time   996.573233                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_buf_msgs     0.000016                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_stall_time   102.957470                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_buf_msgs     0.001293                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_stall_time  9727.191617                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l2_cntrl1.L2cache.demand_accesses          764                       # Number of cache demand accesses
system.ruby.l2_cntrl1.L2cache.demand_hits          598                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses          166                       # Number of cache demand misses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.responseFromL2Cache.avg_buf_msgs     0.001858                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseFromL2Cache.avg_stall_time   792.268703                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.responseToL2Cache.avg_buf_msgs     0.000147                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseToL2Cache.avg_stall_time  7251.383015                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.unblockToL2Cache.avg_buf_msgs     0.000543                       # Average number of messages in buffer
system.ruby.l2_cntrl1.unblockToL2Cache.avg_stall_time  4080.594817                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_buf_msgs     0.000299                       # Average number of messages in buffer
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_stall_time   999.277271                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_stall_time    54.441163                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_buf_msgs     0.001100                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_stall_time 10952.583529                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.num_msg_stalls            3                       # Number of times messages were stalled
system.ruby.l2_cntrl10.L2cache.demand_accesses          778                       # Number of cache demand accesses
system.ruby.l2_cntrl10.L2cache.demand_hits          620                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses          158                       # Number of cache demand misses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.responseFromL2Cache.avg_buf_msgs     0.001620                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseFromL2Cache.avg_stall_time   780.096244                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.responseToL2Cache.avg_buf_msgs     0.000154                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseToL2Cache.avg_stall_time  8069.247104                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.unblockToL2Cache.avg_buf_msgs     0.000279                       # Average number of messages in buffer
system.ruby.l2_cntrl10.unblockToL2Cache.avg_stall_time  6850.774972                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_buf_msgs     0.000278                       # Average number of messages in buffer
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_stall_time   999.639589                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_stall_time   107.156070                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_buf_msgs     0.001172                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_stall_time 12797.675332                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl11.L2cache.demand_accesses          904                       # Number of cache demand accesses
system.ruby.l2_cntrl11.L2cache.demand_hits          755                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses          149                       # Number of cache demand misses
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.responseFromL2Cache.avg_buf_msgs     0.001875                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseFromL2Cache.avg_stall_time   799.384918                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.responseToL2Cache.avg_buf_msgs     0.000144                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseToL2Cache.avg_stall_time  7902.048239                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.unblockToL2Cache.avg_buf_msgs     0.000310                       # Average number of messages in buffer
system.ruby.l2_cntrl11.unblockToL2Cache.avg_stall_time  7883.467988                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_buf_msgs     0.000278                       # Average number of messages in buffer
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_stall_time   998.257059                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_stall_time    25.859029                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_buf_msgs     0.001498                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_stall_time 10741.976075                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L2cache.demand_accesses          953                       # Number of cache demand accesses
system.ruby.l2_cntrl12.L2cache.demand_hits          804                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses          149                       # Number of cache demand misses
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.responseFromL2Cache.avg_buf_msgs     0.002335                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseFromL2Cache.avg_stall_time   790.548645                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.responseToL2Cache.avg_buf_msgs     0.000143                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseToL2Cache.avg_stall_time  9330.271584                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.unblockToL2Cache.avg_buf_msgs     0.000615                       # Average number of messages in buffer
system.ruby.l2_cntrl12.unblockToL2Cache.avg_stall_time  6000.860031                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_buf_msgs     0.000263                       # Average number of messages in buffer
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_stall_time   998.591727                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_stall_time   100.960430                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_buf_msgs     0.001294                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_stall_time 10510.126800                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L2cache.demand_accesses          836                       # Number of cache demand accesses
system.ruby.l2_cntrl13.L2cache.demand_hits          696                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses          140                       # Number of cache demand misses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.responseFromL2Cache.avg_buf_msgs     0.001975                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseFromL2Cache.avg_stall_time   776.782462                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.responseToL2Cache.avg_buf_msgs     0.000137                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseToL2Cache.avg_stall_time  9890.509840                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.unblockToL2Cache.avg_buf_msgs     0.000512                       # Average number of messages in buffer
system.ruby.l2_cntrl13.unblockToL2Cache.avg_stall_time  6884.309906                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_buf_msgs     0.000320                       # Average number of messages in buffer
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_stall_time   998.431544                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_buf_msgs     0.000007                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_stall_time   100.915617                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_buf_msgs     0.000973                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_stall_time 12745.590685                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L2cache.demand_accesses          663                       # Number of cache demand accesses
system.ruby.l2_cntrl14.L2cache.demand_hits          491                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses          172                       # Number of cache demand misses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.responseFromL2Cache.avg_buf_msgs     0.001453                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseFromL2Cache.avg_stall_time   740.965406                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.responseToL2Cache.avg_buf_msgs     0.000167                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseToL2Cache.avg_stall_time  7366.909114                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.unblockToL2Cache.avg_buf_msgs     0.000357                       # Average number of messages in buffer
system.ruby.l2_cntrl14.unblockToL2Cache.avg_stall_time  7828.329365                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_buf_msgs     0.000294                       # Average number of messages in buffer
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_stall_time   997.722163                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_buf_msgs     0.000131                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_stall_time   101.801389                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_buf_msgs     0.008560                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_stall_time 12609.793358                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.num_msg_stalls           90                       # Number of times messages were stalled
system.ruby.l2_cntrl15.L2cache.demand_accesses          805                       # Number of cache demand accesses
system.ruby.l2_cntrl15.L2cache.demand_hits          611                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses          194                       # Number of cache demand misses
system.ruby.l2_cntrl15.fully_busy_cycles           12                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.responseFromL2Cache.avg_buf_msgs     0.001574                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseFromL2Cache.avg_stall_time   777.857976                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.responseToL2Cache.avg_buf_msgs     0.000176                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseToL2Cache.avg_stall_time  7790.855680                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.unblockToL2Cache.avg_buf_msgs     0.000311                       # Average number of messages in buffer
system.ruby.l2_cntrl15.unblockToL2Cache.avg_stall_time  8582.673375                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_buf_msgs     0.000254                       # Average number of messages in buffer
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_stall_time   999.986651                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_buf_msgs     0.000030                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_stall_time   108.653970                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_buf_msgs     0.000970                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_stall_time  8511.542239                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L2cache.demand_accesses          754                       # Number of cache demand accesses
system.ruby.l2_cntrl2.L2cache.demand_hits          601                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses          153                       # Number of cache demand misses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.responseFromL2Cache.avg_buf_msgs     0.001593                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseFromL2Cache.avg_stall_time   775.880004                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.responseToL2Cache.avg_buf_msgs     0.000143                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseToL2Cache.avg_stall_time 10429.458087                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.unblockToL2Cache.avg_buf_msgs     0.000292                       # Average number of messages in buffer
system.ruby.l2_cntrl2.unblockToL2Cache.avg_stall_time  5075.448468                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_stall_time   999.819794                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_stall_time   100.767352                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_buf_msgs     0.000996                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_stall_time 10252.423238                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L2cache.demand_accesses          657                       # Number of cache demand accesses
system.ruby.l2_cntrl3.L2cache.demand_hits          555                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses          102                       # Number of cache demand misses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.responseFromL2Cache.avg_buf_msgs     0.001522                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseFromL2Cache.avg_stall_time   760.530587                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.responseToL2Cache.avg_buf_msgs     0.000094                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseToL2Cache.avg_stall_time 10253.288993                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.unblockToL2Cache.avg_buf_msgs     0.000378                       # Average number of messages in buffer
system.ruby.l2_cntrl3.unblockToL2Cache.avg_stall_time  5975.068701                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_buf_msgs     0.000223                       # Average number of messages in buffer
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_stall_time   996.729602                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_buf_msgs     0.000007                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_stall_time    79.569834                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_buf_msgs     0.001454                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_stall_time  8014.577586                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L2cache.demand_accesses          923                       # Number of cache demand accesses
system.ruby.l2_cntrl4.L2cache.demand_hits          798                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses          125                       # Number of cache demand misses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.responseFromL2Cache.avg_buf_msgs     0.002222                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseFromL2Cache.avg_stall_time   803.188305                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.responseToL2Cache.avg_buf_msgs     0.000112                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseToL2Cache.avg_stall_time  8053.885764                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.unblockToL2Cache.avg_buf_msgs     0.000585                       # Average number of messages in buffer
system.ruby.l2_cntrl4.unblockToL2Cache.avg_stall_time  4046.146943                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_buf_msgs     0.000212                       # Average number of messages in buffer
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_stall_time   999.447942                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_stall_time    65.988147                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_buf_msgs     0.001197                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_stall_time  8610.077994                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L2cache.demand_accesses          780                       # Number of cache demand accesses
system.ruby.l2_cntrl5.L2cache.demand_hits          664                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses          116                       # Number of cache demand misses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.responseFromL2Cache.avg_buf_msgs     0.001873                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseFromL2Cache.avg_stall_time   809.833029                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.responseToL2Cache.avg_buf_msgs     0.000107                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseToL2Cache.avg_stall_time  8176.327849                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.unblockToL2Cache.avg_buf_msgs     0.000461                       # Average number of messages in buffer
system.ruby.l2_cntrl5.unblockToL2Cache.avg_stall_time  5022.970973                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_buf_msgs     0.000204                       # Average number of messages in buffer
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_stall_time   999.108507                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_buf_msgs     0.000010                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_stall_time   100.773550                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_buf_msgs     0.000734                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_stall_time  9959.141016                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L2cache.demand_accesses          538                       # Number of cache demand accesses
system.ruby.l2_cntrl6.L2cache.demand_hits          424                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses          114                       # Number of cache demand misses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.responseFromL2Cache.avg_buf_msgs     0.001153                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseFromL2Cache.avg_stall_time   779.975630                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.responseToL2Cache.avg_buf_msgs     0.000105                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseToL2Cache.avg_stall_time  9302.232459                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.unblockToL2Cache.avg_buf_msgs     0.000235                       # Average number of messages in buffer
system.ruby.l2_cntrl6.unblockToL2Cache.avg_stall_time  5971.841680                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_buf_msgs     0.000215                       # Average number of messages in buffer
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_stall_time   998.080667                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_buf_msgs     0.000007                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_stall_time    65.703537                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_buf_msgs     0.000819                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_stall_time 10955.640811                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L2cache.demand_accesses          575                       # Number of cache demand accesses
system.ruby.l2_cntrl7.L2cache.demand_hits          455                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses          120                       # Number of cache demand misses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.responseFromL2Cache.avg_buf_msgs     0.001260                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseFromL2Cache.avg_stall_time   745.720356                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.responseToL2Cache.avg_buf_msgs     0.000108                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseToL2Cache.avg_stall_time  8943.624252                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.unblockToL2Cache.avg_buf_msgs     0.000282                       # Average number of messages in buffer
system.ruby.l2_cntrl7.unblockToL2Cache.avg_stall_time  6733.585554                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_buf_msgs     0.000240                       # Average number of messages in buffer
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_stall_time   996.371098                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_stall_time    57.231966                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_buf_msgs     0.000679                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_stall_time  8968.832556                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L2cache.demand_accesses          497                       # Number of cache demand accesses
system.ruby.l2_cntrl8.L2cache.demand_hits          367                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses          130                       # Number of cache demand misses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.responseFromL2Cache.avg_buf_msgs     0.001044                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseFromL2Cache.avg_stall_time   735.108248                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.responseToL2Cache.avg_buf_msgs     0.000121                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseToL2Cache.avg_stall_time  9061.085407                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.unblockToL2Cache.avg_buf_msgs     0.000212                       # Average number of messages in buffer
system.ruby.l2_cntrl8.unblockToL2Cache.avg_stall_time  4922.769983                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_buf_msgs     0.000206                       # Average number of messages in buffer
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_stall_time   995.662670                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_buf_msgs     0.000604                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_stall_time 10453.155135                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L2cache.demand_accesses          412                       # Number of cache demand accesses
system.ruby.l2_cntrl9.L2cache.demand_hits          304                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses          108                       # Number of cache demand misses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.responseFromL2Cache.avg_buf_msgs     0.000894                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseFromL2Cache.avg_stall_time   672.506822                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.responseToL2Cache.avg_buf_msgs     0.000103                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseToL2Cache.avg_stall_time  8937.358053                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.unblockToL2Cache.avg_buf_msgs     0.000215                       # Average number of messages in buffer
system.ruby.l2_cntrl9.unblockToL2Cache.avg_stall_time  5878.115698                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples         255954                      
system.ruby.latency_hist_seqr::mean          4.168624                      
system.ruby.latency_hist_seqr::gmean         1.192437                      
system.ruby.latency_hist_seqr::stdev        26.258791                      
system.ruby.latency_hist_seqr            |      255812     99.94%     99.94% |          47      0.02%     99.96% |          45      0.02%     99.98% |           0      0.00%     99.98% |          46      0.02%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total           255954                      
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples        11461                      
system.ruby.miss_latency_hist_seqr::mean    71.763633                      
system.ruby.miss_latency_hist_seqr::gmean    50.933388                      
system.ruby.miss_latency_hist_seqr::stdev   103.036247                      
system.ruby.miss_latency_hist_seqr       |       11319     98.76%     98.76% |          47      0.41%     99.17% |          45      0.39%     99.56% |           0      0.00%     99.56% |          46      0.40%     99.97% |           4      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total        11461                      
system.ruby.network.average_flit_latency    13.950990                      
system.ruby.network.average_flit_network_latency    11.461158                      
system.ruby.network.average_flit_queueing_latency     2.489833                      
system.ruby.network.average_flit_vnet_latency |   13.193377                       |   11.023027                       |    8.509716                      
system.ruby.network.average_flit_vqueue_latency |    4.726323                       |    1.719833                       |    1.012492                      
system.ruby.network.average_hops             2.919025                      
system.ruby.network.average_packet_latency    15.024688                      
system.ruby.network.average_packet_network_latency    11.580171                      
system.ruby.network.average_packet_queueing_latency     3.444518                      
system.ruby.network.average_packet_vnet_latency |   11.478730                       |   12.693200                       |    8.509716                      
system.ruby.network.average_packet_vqueue_latency |    6.170725                       |    1.547683                       |    1.012492                      
system.ruby.network.avg_link_utilization     0.517346                      
system.ruby.network.avg_vc_load          |    0.139451     26.96%     26.96% |    0.348544     67.37%     94.33% |    0.029351      5.67%    100.00%
system.ruby.network.avg_vc_load::total       0.517346                      
system.ruby.network.ext_in_link_utilization       110305                      
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_out_link_utilization       110305                      
system.ruby.network.flit_network_latency |      392846                       |      816200                       |       55177                      
system.ruby.network.flit_queueing_latency |      140731                       |      127345                       |        6565                      
system.ruby.network.flits_injected       |       29776     26.99%     26.99% |       74045     67.13%     94.12% |        6484      5.88%    100.00%
system.ruby.network.flits_injected::total       110305                      
system.ruby.network.flits_received       |       29776     26.99%     26.99% |       74045     67.13%     94.12% |        6484      5.88%    100.00%
system.ruby.network.flits_received::total       110305                      
system.ruby.network.int_link_utilization       321983                      
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.packet_network_latency |      223422                       |      249561                       |       55177                      
system.ruby.network.packet_queueing_latency |      120107                       |       30429                       |        6565                      
system.ruby.network.packets_injected     |       19464     42.68%     42.68% |       19661     43.11%     85.78% |        6484     14.22%    100.00%
system.ruby.network.packets_injected::total        45609                      
system.ruby.network.packets_received     |       19464     42.68%     42.68% |       19661     43.11%     85.78% |        6484     14.22%    100.00%
system.ruby.network.packets_received::total        45609                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads        92940                      
system.ruby.network.routers00.buffer_writes        92940                      
system.ruby.network.routers00.crossbar_activity        92940                      
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.sw_input_arbiter_activity        92974                      
system.ruby.network.routers00.sw_output_arbiter_activity        92940                      
system.ruby.network.routers01.buffer_reads        39346                      
system.ruby.network.routers01.buffer_writes        39346                      
system.ruby.network.routers01.crossbar_activity        39346                      
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.sw_input_arbiter_activity        39367                      
system.ruby.network.routers01.sw_output_arbiter_activity        39346                      
system.ruby.network.routers02.buffer_reads        26634                      
system.ruby.network.routers02.buffer_writes        26634                      
system.ruby.network.routers02.crossbar_activity        26634                      
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.sw_input_arbiter_activity        26655                      
system.ruby.network.routers02.sw_output_arbiter_activity        26634                      
system.ruby.network.routers03.buffer_reads        15971                      
system.ruby.network.routers03.buffer_writes        15971                      
system.ruby.network.routers03.crossbar_activity        15971                      
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.sw_input_arbiter_activity        15981                      
system.ruby.network.routers03.sw_output_arbiter_activity        15971                      
system.ruby.network.routers04.buffer_reads        54073                      
system.ruby.network.routers04.buffer_writes        54073                      
system.ruby.network.routers04.crossbar_activity        54073                      
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.sw_input_arbiter_activity        54077                      
system.ruby.network.routers04.sw_output_arbiter_activity        54073                      
system.ruby.network.routers05.buffer_reads        20067                      
system.ruby.network.routers05.buffer_writes        20067                      
system.ruby.network.routers05.crossbar_activity        20067                      
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.sw_input_arbiter_activity        20076                      
system.ruby.network.routers05.sw_output_arbiter_activity        20067                      
system.ruby.network.routers06.buffer_reads        14880                      
system.ruby.network.routers06.buffer_writes        14880                      
system.ruby.network.routers06.crossbar_activity        14880                      
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.sw_input_arbiter_activity        14900                      
system.ruby.network.routers06.sw_output_arbiter_activity        14880                      
system.ruby.network.routers07.buffer_reads        12144                      
system.ruby.network.routers07.buffer_writes        12144                      
system.ruby.network.routers07.crossbar_activity        12144                      
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.sw_input_arbiter_activity        12152                      
system.ruby.network.routers07.sw_output_arbiter_activity        12144                      
system.ruby.network.routers08.buffer_reads        36687                      
system.ruby.network.routers08.buffer_writes        36687                      
system.ruby.network.routers08.crossbar_activity        36687                      
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.sw_input_arbiter_activity        36697                      
system.ruby.network.routers08.sw_output_arbiter_activity        36687                      
system.ruby.network.routers09.buffer_reads        18081                      
system.ruby.network.routers09.buffer_writes        18081                      
system.ruby.network.routers09.crossbar_activity        18081                      
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.sw_input_arbiter_activity        18087                      
system.ruby.network.routers09.sw_output_arbiter_activity        18081                      
system.ruby.network.routers10.buffer_reads        17233                      
system.ruby.network.routers10.buffer_writes        17233                      
system.ruby.network.routers10.crossbar_activity        17233                      
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.sw_input_arbiter_activity        17251                      
system.ruby.network.routers10.sw_output_arbiter_activity        17233                      
system.ruby.network.routers11.buffer_reads        13168                      
system.ruby.network.routers11.buffer_writes        13168                      
system.ruby.network.routers11.crossbar_activity        13168                      
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.sw_input_arbiter_activity        13174                      
system.ruby.network.routers11.sw_output_arbiter_activity        13168                      
system.ruby.network.routers12.buffer_reads        24505                      
system.ruby.network.routers12.buffer_writes        24505                      
system.ruby.network.routers12.crossbar_activity        24505                      
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.sw_input_arbiter_activity        24506                      
system.ruby.network.routers12.sw_output_arbiter_activity        24505                      
system.ruby.network.routers13.buffer_reads        19418                      
system.ruby.network.routers13.buffer_writes        19418                      
system.ruby.network.routers13.crossbar_activity        19418                      
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.sw_input_arbiter_activity        19427                      
system.ruby.network.routers13.sw_output_arbiter_activity        19418                      
system.ruby.network.routers14.buffer_reads        15485                      
system.ruby.network.routers14.buffer_writes        15485                      
system.ruby.network.routers14.crossbar_activity        15485                      
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.sw_input_arbiter_activity        15495                      
system.ruby.network.routers14.sw_output_arbiter_activity        15485                      
system.ruby.network.routers15.buffer_reads        11656                      
system.ruby.network.routers15.buffer_writes        11656                      
system.ruby.network.routers15.crossbar_activity        11656                      
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.sw_input_arbiter_activity        11663                      
system.ruby.network.routers15.sw_output_arbiter_activity        11656                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples       255961                      
system.ruby.outstanding_req_hist_seqr::mean            1                      
system.ruby.outstanding_req_hist_seqr::gmean            1                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |      255961    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total       255961                      
system.ruby.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    524401000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
