#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Aug 15 17:50:52 2021
# Process ID: 9480
# Current directory: C:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Blaz/Desktop/UPLOAD/ip_repo/XOR_IP_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Blaz/ip_repo/for_and_back_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.cache/ip 
Command: link_design -top design_1_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/design_1.dcp' for cell 'design_1_i'
INFO: [Netlist 29-17] Analyzing 426 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.449970 which will be rounded to 0.450 to ensure it is an integer multiple of 1 picosecond [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:21]
Finished Parsing XDC File [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [C:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/constrs_1/imports/Desktop/Zybo-Master.xdc]
Finished Parsing XDC File [C:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/constrs_1/imports/Desktop/Zybo-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 702.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

12 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 702.523 ; gain = 400.883
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 721.535 ; gain = 19.012

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d2ee0df1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1255.336 ; gain = 533.801

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 191049260

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.678 . Memory (MB): peak = 1397.500 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 46 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 22bd5511f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.817 . Memory (MB): peak = 1397.500 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 247a8bcfe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1397.500 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 322 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 247a8bcfe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1397.500 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 247a8bcfe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1397.500 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 247a8bcfe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1397.500 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              46  |                                              0  |
|  Constant propagation         |               0  |               8  |                                              0  |
|  Sweep                        |               0  |             322  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1397.500 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1c3627596

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1397.500 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1c3627596

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1397.500 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c3627596

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1397.500 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1397.500 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1c3627596

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1397.500 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1397.500 ; gain = 694.977
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1397.500 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.288 . Memory (MB): peak = 1397.500 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1397.500 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1397.500 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1397.500 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1c1d61291

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1397.500 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1397.500 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 167448b9c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1397.500 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1aef81ed0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1397.500 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1aef81ed0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1397.500 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1aef81ed0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1397.500 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17ca2fc22

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1397.500 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1397.500 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1e6618eb7

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 1397.500 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1dc39bd60

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 1397.500 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1dc39bd60

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 1397.500 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 181eab195

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1397.500 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19cb8d9bf

Time (s): cpu = 00:00:45 ; elapsed = 00:00:32 . Memory (MB): peak = 1397.500 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bdf130d7

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 1397.500 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13dae3662

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 1397.500 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1a66734d3

Time (s): cpu = 00:00:52 ; elapsed = 00:00:37 . Memory (MB): peak = 1397.500 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1cc609eb9

Time (s): cpu = 00:00:52 ; elapsed = 00:00:38 . Memory (MB): peak = 1397.500 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: e183d5ed

Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 1397.500 ; gain = 0.000
Phase 3 Detail Placement | Checksum: e183d5ed

Time (s): cpu = 00:00:53 ; elapsed = 00:00:39 . Memory (MB): peak = 1397.500 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: dbdfc711

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: dbdfc711

Time (s): cpu = 00:00:56 ; elapsed = 00:00:41 . Memory (MB): peak = 1415.180 ; gain = 17.680
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.528. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2404868b0

Time (s): cpu = 00:00:57 ; elapsed = 00:00:43 . Memory (MB): peak = 1415.180 ; gain = 17.680
Phase 4.1 Post Commit Optimization | Checksum: 2404868b0

Time (s): cpu = 00:00:57 ; elapsed = 00:00:43 . Memory (MB): peak = 1415.180 ; gain = 17.680

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2404868b0

Time (s): cpu = 00:00:57 ; elapsed = 00:00:43 . Memory (MB): peak = 1415.180 ; gain = 17.680

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2404868b0

Time (s): cpu = 00:00:58 ; elapsed = 00:00:43 . Memory (MB): peak = 1415.180 ; gain = 17.680

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1415.180 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 203078a46

Time (s): cpu = 00:00:58 ; elapsed = 00:00:43 . Memory (MB): peak = 1415.180 ; gain = 17.680
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 203078a46

Time (s): cpu = 00:00:58 ; elapsed = 00:00:43 . Memory (MB): peak = 1415.180 ; gain = 17.680
Ending Placer Task | Checksum: 128050be2

Time (s): cpu = 00:00:58 ; elapsed = 00:00:43 . Memory (MB): peak = 1415.180 ; gain = 17.680
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:04 ; elapsed = 00:00:47 . Memory (MB): peak = 1415.180 ; gain = 17.680
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1415.180 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1416.152 ; gain = 0.973
INFO: [Common 17-1381] The checkpoint 'C:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1416.152 ; gain = 0.973
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.213 . Memory (MB): peak = 1416.152 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.639 . Memory (MB): peak = 1416.152 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: bfaf935a ConstDB: 0 ShapeSum: 68557888 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11be91941

Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 1460.629 ; gain = 32.918
Post Restoration Checksum: NetGraph: dbbe4ebc NumContArr: 402aca85 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11be91941

Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 1488.906 ; gain = 61.195

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11be91941

Time (s): cpu = 00:00:46 ; elapsed = 00:00:44 . Memory (MB): peak = 1494.953 ; gain = 67.242

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11be91941

Time (s): cpu = 00:00:46 ; elapsed = 00:00:44 . Memory (MB): peak = 1494.953 ; gain = 67.242
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 158f63d44

Time (s): cpu = 00:00:51 ; elapsed = 00:00:47 . Memory (MB): peak = 1507.957 ; gain = 80.246
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.519  | TNS=0.000  | WHS=-0.194 | THS=-20.707|

Phase 2 Router Initialization | Checksum: 11b72bab9

Time (s): cpu = 00:00:53 ; elapsed = 00:00:48 . Memory (MB): peak = 1553.406 ; gain = 125.695

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0885417 %
  Global Horizontal Routing Utilization  = 0.130515 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6730
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6708
  Number of Partially Routed Nets     = 22
  Number of Node Overlaps             = 26


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1095ecb9d

Time (s): cpu = 00:00:55 ; elapsed = 00:00:49 . Memory (MB): peak = 1553.406 ; gain = 125.695

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 632
 Number of Nodes with overlaps = 120
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.139 | TNS=-0.399 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 222f5ca97

Time (s): cpu = 00:01:07 ; elapsed = 00:00:57 . Memory (MB): peak = 1553.406 ; gain = 125.695

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.303  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: a80dabfa

Time (s): cpu = 00:01:10 ; elapsed = 00:01:00 . Memory (MB): peak = 1553.406 ; gain = 125.695
Phase 4 Rip-up And Reroute | Checksum: a80dabfa

Time (s): cpu = 00:01:10 ; elapsed = 00:01:00 . Memory (MB): peak = 1553.406 ; gain = 125.695

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: bd6e636c

Time (s): cpu = 00:01:11 ; elapsed = 00:01:01 . Memory (MB): peak = 1553.406 ; gain = 125.695
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.418  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: bd6e636c

Time (s): cpu = 00:01:11 ; elapsed = 00:01:01 . Memory (MB): peak = 1553.406 ; gain = 125.695

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: bd6e636c

Time (s): cpu = 00:01:11 ; elapsed = 00:01:01 . Memory (MB): peak = 1553.406 ; gain = 125.695
Phase 5 Delay and Skew Optimization | Checksum: bd6e636c

Time (s): cpu = 00:01:11 ; elapsed = 00:01:01 . Memory (MB): peak = 1553.406 ; gain = 125.695

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 127e8e220

Time (s): cpu = 00:01:12 ; elapsed = 00:01:01 . Memory (MB): peak = 1553.406 ; gain = 125.695
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.418  | TNS=0.000  | WHS=0.029  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 63aa83c6

Time (s): cpu = 00:01:12 ; elapsed = 00:01:01 . Memory (MB): peak = 1553.406 ; gain = 125.695
Phase 6 Post Hold Fix | Checksum: 63aa83c6

Time (s): cpu = 00:01:12 ; elapsed = 00:01:01 . Memory (MB): peak = 1553.406 ; gain = 125.695

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.63851 %
  Global Horizontal Routing Utilization  = 4.51402 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 75ac7220

Time (s): cpu = 00:01:12 ; elapsed = 00:01:02 . Memory (MB): peak = 1553.406 ; gain = 125.695

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 75ac7220

Time (s): cpu = 00:01:12 ; elapsed = 00:01:02 . Memory (MB): peak = 1553.406 ; gain = 125.695

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 8c47f6c7

Time (s): cpu = 00:01:14 ; elapsed = 00:01:04 . Memory (MB): peak = 1553.406 ; gain = 125.695

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.418  | TNS=0.000  | WHS=0.029  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 8c47f6c7

Time (s): cpu = 00:01:14 ; elapsed = 00:01:04 . Memory (MB): peak = 1553.406 ; gain = 125.695
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:14 ; elapsed = 00:01:04 . Memory (MB): peak = 1553.406 ; gain = 125.695

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:23 ; elapsed = 00:01:09 . Memory (MB): peak = 1553.406 ; gain = 137.254
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1553.406 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1553.406 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1553.406 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1571.020 ; gain = 17.613
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1577.242 ; gain = 6.223
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
87 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1577.242 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG input design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG input design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0 input design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0 input design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__1 input design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__10 input design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__11 input design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__13 input design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__13/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__14 input design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__14/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__5 input design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__7 input design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__9 input design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/ARG input design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/ARG/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/ARG input design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/ARG/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/ARG__0 input design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/ARG__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/ARG__1 input design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/ARG__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/ARG__1 input design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/ARG__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/ARG__2 input design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/ARG__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/ARG__3 input design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/ARG__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/ARG__4 input design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/ARG__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG output design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0 output design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG output design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__0 output design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__1 output design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__10 output design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__11 output design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__11/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__12 output design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__12/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__13 output design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__13/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__14 output design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__14/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__2 output design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__3 output design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__4 output design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__5 output design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__6 output design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__7 output design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__8 output design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__9 output design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__9/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/ARG output design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/ARG/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/ARG__0 output design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/ARG__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/ARG__1 output design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/ARG__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/ARG__2 output design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/ARG__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/ARG__3 output design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/ARG__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/ARG__4 output design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/ARG__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG multiplier stage design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0 multiplier stage design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG multiplier stage design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__0 multiplier stage design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__1 multiplier stage design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__10 multiplier stage design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__11 multiplier stage design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__12 multiplier stage design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__12/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__13 multiplier stage design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__13/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__14 multiplier stage design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__14/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__2 multiplier stage design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__3 multiplier stage design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__4 multiplier stage design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__5 multiplier stage design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__6 multiplier stage design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__7 multiplier stage design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__8 multiplier stage design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__9 multiplier stage design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__9/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/ARG multiplier stage design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/ARG/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/ARG__0 multiplier stage design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/ARG__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/ARG__1 multiplier stage design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/ARG__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/ARG__2 multiplier stage design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/ARG__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/ARG__3 multiplier stage design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/ARG__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/ARG__4 multiplier stage design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/ARG__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/w_inputs_pop_reg[31]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/w_inputs_pop_reg[31]_i_2/O, cell design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/w_inputs_pop_reg[31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/w_inputs_pop_reg[47]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/w_inputs_pop_reg[47]_i_2/O, cell design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/w_inputs_pop_reg[47]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/w_inputs_pop_reg[63]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/w_inputs_pop_reg[63]_i_2/O, cell design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/w_inputs_pop_reg[63]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/w_inputs_pop_reg[95]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/w_inputs_pop_reg[95]_i_2/O, cell design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/w_inputs_pop_reg[95]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/reg_data_out_reg[11]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/reg_data_out_reg[11]_i_2/O, cell design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/reg_data_out_reg[11]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/reg_data_out_reg[1]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/reg_data_out_reg[1]_i_2/O, cell design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/reg_data_out_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/reg_data_out_reg[31]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/reg_data_out_reg[31]_i_2/O, cell design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/reg_data_out_reg[31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 75 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Aug 15 17:55:22 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 77 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:40 ; elapsed = 00:00:38 . Memory (MB): peak = 1975.594 ; gain = 398.352
INFO: [Common 17-206] Exiting Vivado at Sun Aug 15 17:55:22 2021...
