ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_RNIK8VR2_15_LC_4_14_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_RNIK8VR2[15] }
clb_pack LT_4_14 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_RNIK8VR2_15_LC_4_14_7 }
set_location LT_4_14 4 14
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.ser_data_1_LC_4_18_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.ser_data_RNO[1], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.ser_data[1] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.ser_data_2_LC_4_18_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.ser_data_RNO[2], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.ser_data[2] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.ser_data_0_LC_4_18_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.ser_data_0_THRU_LUT4_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.ser_data[0] }
clb_pack LT_4_18 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.ser_data_1_LC_4_18_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.ser_data_2_LC_4_18_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.ser_data_0_LC_4_18_2 }
set_location LT_4_18 4 18
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bits_0_LC_5_16_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bits_RNO[0], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bits[0], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bits_cry_c[0] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bits_1_LC_5_16_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bits_RNO[1], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bits[1], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bits_cry_c[1] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bits_2_LC_5_16_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bits_RNO[2], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bits[2], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bits_cry_c[2] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bits_3_LC_5_16_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bits_RNO[3], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bits[3], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bits_cry_c[3] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bits_4_LC_5_16_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bits_RNO[4], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bits[4] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_3_LC_5_16_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_RNO[3], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data[3] }
clb_pack LT_5_16 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bits_0_LC_5_16_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bits_1_LC_5_16_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bits_2_LC_5_16_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bits_3_LC_5_16_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bits_4_LC_5_16_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_3_LC_5_16_6 }
set_location LT_5_16 5 16
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_13_LC_5_17_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_13_THRU_LUT4_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[13] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.m16_LC_5_17_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.m16 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_12_LC_5_17_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_ns_0_i[12], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[12] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_14_LC_5_17_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_RNO[14], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[14] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_RNI5JQ51_13_LC_5_17_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_RNI5JQ51[13] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_6_LC_5_17_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_RNO[6], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[6] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_RNI1LAH_14_LC_5_17_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_RNI1LAH[14] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bits_RNITF8T1_0_LC_5_17_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bits_RNITF8T1[0] }
clb_pack LT_5_17 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_13_LC_5_17_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.m16_LC_5_17_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_12_LC_5_17_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_14_LC_5_17_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_RNI5JQ51_13_LC_5_17_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_6_LC_5_17_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_RNI1LAH_14_LC_5_17_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bits_RNITF8T1_0_LC_5_17_7 }
set_location LT_5_17 5 17
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_RNILFTV2_9_LC_5_18_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_RNILFTV2[9] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_10_LC_5_18_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_10_THRU_LUT4_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[10] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_11_LC_5_18_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_RNO[11], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[11] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.en_count_data_en_count_data_i_LC_5_18_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.en_count_data.en_count_data_i }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_RNI9LA6_11_LC_5_18_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_RNI9LA6[11] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_RNI9LA6_0_11_LC_5_18_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_RNI9LA6_0[11] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_15_LC_5_18_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_RNO[15], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[15] }
clb_pack LT_5_18 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_RNILFTV2_9_LC_5_18_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_10_LC_5_18_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_11_LC_5_18_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.en_count_data_en_count_data_i_LC_5_18_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_RNI9LA6_11_LC_5_18_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_RNI9LA6_0_11_LC_5_18_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_15_LC_5_18_6 }
set_location LT_5_18 5 18
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.ser_data_1_LC_5_19_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.ser_data_RNO[1], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.ser_data[1] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.ser_data_2_LC_5_19_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.ser_data_RNO[2], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.ser_data[2] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.ser_data_3_LC_5_19_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.ser_data_RNO[3], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.ser_data[3] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.ser_data_4_LC_5_19_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.ser_data_RNO[4], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.ser_data[4] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.ser_data_5_LC_5_19_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.ser_data_RNO[5], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.ser_data[5] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.ser_data_6_LC_5_19_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.ser_data_RNO[6], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.ser_data[6] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.ser_data_7_LC_5_19_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.ser_data_RNO[7], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.ser_data[7] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.ser_data_0_LC_5_19_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.ser_data_0_THRU_LUT4_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.ser_data[0] }
clb_pack LT_5_19 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.ser_data_1_LC_5_19_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.ser_data_2_LC_5_19_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.ser_data_3_LC_5_19_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.ser_data_4_LC_5_19_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.ser_data_5_LC_5_19_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.ser_data_6_LC_5_19_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.ser_data_7_LC_5_19_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.ser_data_0_LC_5_19_7 }
set_location LT_5_19 5 19
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.c_state_RNI8PPB5_0_LC_5_22_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.c_state_RNI8PPB5[0] }
clb_pack LT_5_22 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.c_state_RNI8PPB5_0_LC_5_22_2 }
set_location LT_5_22 5 22
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_RNIBD7Q2_15_LC_6_15_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_RNIBD7Q2[15] }
clb_pack LT_6_15 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_RNIBD7Q2_15_LC_6_15_0 }
set_location LT_6_15 6 15
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bits_RNIEJ431_0_LC_6_16_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bits_RNIEJ431[0] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.m33_e_LC_6_16_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.m33_e }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_RNIKUT93_0_LC_6_16_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_RNIKUT93[0] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_RNIA8O66_0_LC_6_16_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_RNIA8O66[0] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_RNIJEL32_0_LC_6_16_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_RNIJEL32[0] }
clb_pack LT_6_16 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bits_RNIEJ431_0_LC_6_16_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.m33_e_LC_6_16_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_RNIKUT93_0_LC_6_16_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_RNIA8O66_0_LC_6_16_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_RNIJEL32_0_LC_6_16_5 }
set_location LT_6_16 6 16
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bits_RNI4GBQ_1_LC_6_17_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bits_RNI4GBQ[1] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_7_LC_6_17_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_RNO[7], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[7] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_4_LC_6_17_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_RNO[4], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[4] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_RNIICQD1_4_LC_6_17_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_RNIICQD1[4] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_9_LC_6_17_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_RNO[9], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[9] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_5_LC_6_17_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_5_THRU_LUT4_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[5] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_8_LC_6_17_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_8_THRU_LUT4_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[8] }
clb_pack LT_6_17 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bits_RNI4GBQ_1_LC_6_17_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_7_LC_6_17_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_4_LC_6_17_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_RNIICQD1_4_LC_6_17_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_9_LC_6_17_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_5_LC_6_17_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_8_LC_6_17_7 }
set_location LT_6_17 6 17
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_cry_c_0_LC_6_18_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_cry_c[0] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_cry_0_THRU_LUT4_0_LC_6_18_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_cry_0_THRU_LUT4_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_cry_c[1] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_cry_1_THRU_LUT4_0_LC_6_18_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_cry_1_THRU_LUT4_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_cry_c[2] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_cry_2_THRU_LUT4_0_LC_6_18_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_cry_2_THRU_LUT4_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_cry_c[3] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_4_LC_6_18_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_RNO[4], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data[4] }
clb_pack LT_6_18 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_cry_c_0_LC_6_18_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_cry_0_THRU_LUT4_0_LC_6_18_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_cry_1_THRU_LUT4_0_LC_6_18_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_cry_2_THRU_LUT4_0_LC_6_18_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_4_LC_6_18_4 }
set_location LT_6_18 6 18
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_bits_0_LC_6_19_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_bits_RNO[0], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_bits[0], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_bits_cry_c[0] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_bits_1_LC_6_19_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_bits_RNO[1], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_bits[1], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_bits_cry_c[1] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_bits_2_LC_6_19_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_bits_RNO[2], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_bits[2], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_bits_cry_c[2] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_bits_3_LC_6_19_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_bits_RNO[3], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_bits[3], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_bits_cry_c[3] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_bits_4_LC_6_19_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_bits_RNO[4], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_bits[4] }
clb_pack LT_6_19 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_bits_0_LC_6_19_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_bits_1_LC_6_19_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_bits_2_LC_6_19_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_bits_3_LC_6_19_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_bits_4_LC_6_19_4 }
set_location LT_6_19 6 19
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_RNIMOE52_15_LC_6_20_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_RNIMOE52[15] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_RNI02AE1_15_LC_6_20_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_RNI02AE1[15] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.en_sck_m8_i_a2_1_LC_6_20_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.en_sck.m8_i_a2_1 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_RNI0EFP1_13_LC_6_20_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_RNI0EFP1[13] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_6_LC_6_20_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_RNO[6], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[6] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_14_LC_6_20_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_RNO[14], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[14] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_11_LC_6_20_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_RNO[11], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[11] }
clb_pack LT_6_20 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_RNIMOE52_15_LC_6_20_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_RNI02AE1_15_LC_6_20_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.en_sck_m8_i_a2_1_LC_6_20_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_RNI0EFP1_13_LC_6_20_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_6_LC_6_20_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_14_LC_6_20_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_11_LC_6_20_7 }
set_location LT_6_20 6 20
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.ser_data_7_LC_6_21_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.ser_data_RNO[7], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.ser_data[7] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_RNINM921_23_LC_6_21_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_RNINM921[23] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.ser_data_RNIU7DV3_7_LC_6_21_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.ser_data_RNIU7DV3[7] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.ser_data_6_LC_6_21_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.ser_data_RNO[6], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.ser_data[6] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.ser_data_5_LC_6_21_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.ser_data_RNO[5], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.ser_data[5] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.ser_data_4_LC_6_21_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.ser_data_RNO[4], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.ser_data[4] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_RNI7VAM_11_LC_6_21_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_RNI7VAM[11] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.ser_data_3_LC_6_21_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.ser_data_RNO[3], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.ser_data[3] }
clb_pack LT_6_21 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.ser_data_7_LC_6_21_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_RNINM921_23_LC_6_21_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.ser_data_RNIU7DV3_7_LC_6_21_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.ser_data_6_LC_6_21_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.ser_data_5_LC_6_21_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.ser_data_4_LC_6_21_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_RNI7VAM_11_LC_6_21_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.ser_data_3_LC_6_21_7 }
set_location LT_6_21 6 21
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNISO0C4_0_LC_6_22_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNISO0C4[0] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.c_state_RNIS2262_0_LC_6_22_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.c_state_RNIS2262[0] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.c_state_RNIPJA61_0_LC_6_22_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.c_state_RNIPJA61[0] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNID2OK2_0_LC_6_22_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNID2OK2[0] }
clb_pack LT_6_22 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNISO0C4_0_LC_6_22_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.c_state_RNIS2262_0_LC_6_22_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.c_state_RNIPJA61_0_LC_6_22_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNID2OK2_0_LC_6_22_7 }
set_location LT_6_22 6 22
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_7_LC_7_12_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2[7] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_7_LC_7_12_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4[7] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_7_LC_7_12_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0[7] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_7_LC_7_12_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO[7], I2C_top_level_inst1.I2C_Interpreter_inst.c_data32[7] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_7_LC_7_12_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3[7] }
clb_pack LT_7_12 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_7_LC_7_12_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_7_LC_7_12_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_7_LC_7_12_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_7_LC_7_12_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_7_LC_7_12_4 }
set_location LT_7_12 7 12
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_4_LC_7_14_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_4_RNO, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_4 }
clb_pack LT_7_14 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_4_LC_7_14_6 }
set_location LT_7_14 7 14
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data_rx_5_LC_7_15_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data_rx_5_THRU_LUT4_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data_rx[5] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data_rx_7_LC_7_15_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data_rx_7_THRU_LUT4_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data_rx[7] }
clb_pack LT_7_15 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data_rx_5_LC_7_15_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data_rx_7_LC_7_15_3 }
set_location LT_7_15 7 15
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_16_LC_7_17_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_16_THRU_LUT4_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[16] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_LC_7_17_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNO, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7 }
clb_pack LT_7_17 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_16_LC_7_17_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_LC_7_17_7 }
set_location LT_7_17 7 17
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_0_18_LC_7_18_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_0_18_THRU_LUT4_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_0[18] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_RNI7VVC1_23_LC_7_18_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_RNI7VVC1[23] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_RNIUP1S2_23_LC_7_18_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_RNIUP1S2[23] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_RNI4QS01_0_LC_7_18_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_RNI4QS01[0] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_RNIHF2R_0_LC_7_18_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_RNIHF2R[0] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_sync_RNO_1_LC_7_18_6 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_sync_RNO_1 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_0_LC_7_18_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_ns_0_i[0], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[0] }
clb_pack LT_7_18 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_0_18_LC_7_18_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_RNI7VVC1_23_LC_7_18_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_RNIUP1S2_23_LC_7_18_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_RNI4QS01_0_LC_7_18_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_RNIHF2R_0_LC_7_18_5, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_sync_RNO_1_LC_7_18_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_0_LC_7_18_7 }
set_location LT_7_18 7 18
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_bits_RNIN9BU_0_LC_7_19_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_bits_RNIN9BU[0] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_bits_RNINH4C_2_LC_7_19_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_bits_RNINH4C[2] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data_RNIEOU21_4_LC_7_19_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data_RNIEOU21[4] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_4_LC_7_19_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_RNO[4], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[4] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_9_LC_7_19_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_RNO[9], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[9] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_5_LC_7_19_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_5_THRU_LUT4_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[5] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_8_LC_7_19_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_8_THRU_LUT4_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[8] }
clb_pack LT_7_19 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_bits_RNIN9BU_0_LC_7_19_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_bits_RNINH4C_2_LC_7_19_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data_RNIEOU21_4_LC_7_19_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_4_LC_7_19_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_9_LC_7_19_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_5_LC_7_19_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_8_LC_7_19_6 }
set_location LT_7_19 7 19
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_16_LC_7_20_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_16_THRU_LUT4_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[16] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_15_LC_7_20_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_RNO[15], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[15] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_13_LC_7_20_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_13_THRU_LUT4_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[13] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_0_LC_7_20_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_RNO[0], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[0] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_bits_RNIAV8O_0_LC_7_20_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_bits_RNIAV8O[0] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_RNO_0_12_LC_7_20_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_RNO_0[12] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_12_LC_7_20_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_RNO[12], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[12] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_7_LC_7_20_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_RNO[7], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[7] }
clb_pack LT_7_20 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_16_LC_7_20_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_15_LC_7_20_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_13_LC_7_20_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_0_LC_7_20_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_bits_RNIAV8O_0_LC_7_20_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_RNO_0_12_LC_7_20_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_12_LC_7_20_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_7_LC_7_20_7 }
set_location LT_7_20 7 20
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.c_state_0_LC_7_21_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.c_state_ns_1_0_.m7_0_a2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.c_state[0] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.c_state_1_LC_7_21_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.c_state_RNIB86D_0_0_cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.c_state_1_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.c_state[1] }
clb_pack LT_7_21 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.c_state_0_LC_7_21_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.c_state_1_LC_7_21_6 }
set_location LT_7_21 7 21
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_RNI9R351_9_LC_7_22_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_RNI9R351[9] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.c_state_RNINIFT1_0_LC_7_22_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.c_state_RNINIFT1[0] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNIG6Q33_0_LC_7_22_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNIG6Q33[0] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.c_state_RNIB86D_0_LC_7_22_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.c_state_RNIB86D[0] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.c_state_ns_1_0__m7_0_a2_3_LC_7_22_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.c_state_ns_1_0_.m7_0_a2_3 }
clb_pack LT_7_22 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_RNI9R351_9_LC_7_22_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.c_state_RNINIFT1_0_LC_7_22_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNIG6Q33_0_LC_7_22_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.c_state_RNIB86D_0_LC_7_22_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.c_state_ns_1_0__m7_0_a2_3_LC_7_22_6 }
set_location LT_7_22 7 22
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.we_elec0_0_a2_i_LC_9_2_3 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.we_elec0_0_a2_i }
clb_pack LT_9_2 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.we_elec0_0_a2_i_LC_9_2_3 }
set_location LT_9_2 9 2
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_0_LC_9_6_4 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0[0] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_1_LC_9_6_6 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0[1] }
clb_pack LT_9_6 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_0_LC_9_6_4, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_1_LC_9_6_6 }
set_location LT_9_6 9 6
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_2_LC_9_7_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_RNO[2], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data[2] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_12_LC_9_7_3 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0[12] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_13_LC_9_7_4 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0[13] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_14_LC_9_7_5 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0[14] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_15_LC_9_7_6 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0[15] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_16_LC_9_7_7 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0[16] }
clb_pack LT_9_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_2_LC_9_7_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_12_LC_9_7_3, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_13_LC_9_7_4, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_14_LC_9_7_5, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_15_LC_9_7_6, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_16_LC_9_7_7 }
set_location LT_9_7 9 7
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_8_LC_9_8_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5[8] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_20_LC_9_8_1 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0[20] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_o3_0_LC_9_8_2 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_o3[0] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_3_LC_9_8_3 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0[3] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_4_LC_9_8_4 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0[4] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_5_LC_9_8_5 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0[5] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_22_LC_9_8_6 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0[22] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_0_a2_i_9_LC_9_8_7 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_0_a2_i[9] }
clb_pack LT_9_8 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_8_LC_9_8_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_20_LC_9_8_1, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_o3_0_LC_9_8_2, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_3_LC_9_8_3, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_4_LC_9_8_4, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_5_LC_9_8_5, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_22_LC_9_8_6, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_0_a2_i_9_LC_9_8_7 }
set_location LT_9_8 9 8
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_0_a2_i_25_LC_9_9_0 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_0_a2_i[25] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_23_LC_9_9_1 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0[23] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_26_LC_9_9_2 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0[26] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_21_LC_9_9_3 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0[21] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_29_LC_9_9_4 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0[29] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_0_a2_i_10_LC_9_9_5 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_0_a2_i[10] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_30_LC_9_9_6 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0[30] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_2_LC_9_9_7 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0[2] }
clb_pack LT_9_9 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_0_a2_i_25_LC_9_9_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_23_LC_9_9_1, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_26_LC_9_9_2, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_21_LC_9_9_3, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_29_LC_9_9_4, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_0_a2_i_10_LC_9_9_5, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_30_LC_9_9_6, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_2_LC_9_9_7 }
set_location LT_9_9 9 9
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_0_a2_i_24_LC_9_10_0 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_0_a2_i[24] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.we_elec2_0_a2_i_LC_9_10_1 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.we_elec2_0_a2_i }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_0_a2_i_27_LC_9_10_2 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_0_a2_i[27] }
clb_pack LT_9_10 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_0_a2_i_24_LC_9_10_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.we_elec2_0_a2_i_LC_9_10_1, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_0_a2_i_27_LC_9_10_2 }
set_location LT_9_10 9 10
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_11_LC_9_11_4 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0[11] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_28_LC_9_11_6 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0[28] }
clb_pack LT_9_11 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_11_LC_9_11_4, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_28_LC_9_11_6 }
set_location LT_9_11 9 11
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_5_LC_9_12_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5[5] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_6_LC_9_12_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5[6] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data_rx_6_LC_9_12_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data_rx_6_THRU_LUT4_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data_rx[6] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_7_LC_9_12_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5[7] }
clb_pack LT_9_12 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_5_LC_9_12_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_6_LC_9_12_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_data_rx_6_LC_9_12_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_7_LC_9_12_4 }
set_location LT_9_12 9 12
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.un3_addr_mem_cry_0_c_RNI7VNRE_LC_9_14_0 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.un3_addr_mem_cry_0_c_RNI7VNRE }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.we_elec3_0_a2_i_LC_9_14_5 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.we_elec3_0_a2_i }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_7_LC_9_14_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6[7] }
clb_pack LT_9_14 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.un3_addr_mem_cry_0_c_RNI7VNRE_LC_9_14_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.we_elec3_0_a2_i_LC_9_14_5, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_7_LC_9_14_7 }
set_location LT_9_14 9 14
ble_pack serializer_mod_inst.electr_config_test_1_LC_9_15_1 { serializer_mod_inst.electr_config_test_RNO[1], serializer_mod_inst.electr_config_test[1] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.un3_addr_mem_cry_1_c_RNIA3PRE_LC_9_15_3 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.un3_addr_mem_cry_1_c_RNIA3PRE }
ble_pack I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_resetter_rst_RNO_LC_9_15_5 { I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_resetter_rst_RNO }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_state4_0_i_LC_9_15_6 { I2C_top_level_inst1.I2C_FSM_inst.c_state4_0_i }
clb_pack LT_9_15 { serializer_mod_inst.electr_config_test_1_LC_9_15_1, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.un3_addr_mem_cry_1_c_RNIA3PRE_LC_9_15_3, I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_resetter_rst_RNO_LC_9_15_5, I2C_top_level_inst1.I2C_FSM_inst.c_state4_0_i_LC_9_15_6 }
set_location LT_9_15 9 15
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_id.prdata_1_4_u_i_m2_1_LC_9_16_0 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_id.prdata_1_4_u_i_m2_1 }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_id.prdata_1_4_u_i_m2_LC_9_16_1 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_id.prdata_1_4_u_i_m2 }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_id.prdata_1_4_u_i_0_LC_9_16_2 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_id.prdata_1_4_u_i_0 }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_26_LC_9_16_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNINS9V_26_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_26_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o[26] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_RNIRLAS1_2_LC_9_16_4 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_RNIRLAS1[2] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.addr_mem_0_a2_i_2_LC_9_16_5 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.addr_mem_0_a2_i[2] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.addr_mem_0_a2_i_0_LC_9_16_6 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.addr_mem_0_a2_i[0] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.addr_mem_3_LC_9_16_7 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.addr_mem[3] }
clb_pack LT_9_16 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_id.prdata_1_4_u_i_m2_1_LC_9_16_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_id.prdata_1_4_u_i_m2_LC_9_16_1, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_id.prdata_1_4_u_i_0_LC_9_16_2, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_26_LC_9_16_3, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_RNIRLAS1_2_LC_9_16_4, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.addr_mem_0_a2_i_2_LC_9_16_5, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.addr_mem_0_a2_i_0_LC_9_16_6, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.addr_mem_3_LC_9_16_7 }
set_location LT_9_16 9 16
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_RNIP15Q1_9_LC_9_17_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_RNIP15Q1[9] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_RNIGVSD3_0_LC_9_17_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_RNIGVSD3[0] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI0JD21_LC_9_17_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI0JD21 }
clb_pack LT_9_17 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_RNIP15Q1_9_LC_9_17_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_RNIGVSD3_0_LC_9_17_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI0JD21_LC_9_17_6 }
set_location LT_9_17 9 17
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data_1_LC_9_18_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data_RNO[1], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data[1] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data_2_LC_9_18_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data_RNO[2], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data[2] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data_3_LC_9_18_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data_RNO[3], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data[3] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data_0_LC_9_18_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data_RNO[0], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data[0] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_0_LC_9_18_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_RNO[0], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data[0] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_1_LC_9_18_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_RNO[1], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data[1] }
clb_pack LT_9_18 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data_1_LC_9_18_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data_2_LC_9_18_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data_3_LC_9_18_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data_0_LC_9_18_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_0_LC_9_18_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_1_LC_9_18_7 }
set_location LT_9_18 9 18
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data_cry_c_0_LC_9_19_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data_cry_c[0] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data_cry_0_THRU_LUT4_0_LC_9_19_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data_cry_0_THRU_LUT4_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data_cry_c[1] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data_cry_1_THRU_LUT4_0_LC_9_19_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data_cry_1_THRU_LUT4_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data_cry_c[2] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data_cry_2_THRU_LUT4_0_LC_9_19_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data_cry_2_THRU_LUT4_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data_cry_c[3] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data_4_LC_9_19_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data_RNO[4], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data[4] }
clb_pack LT_9_19 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data_cry_c_0_LC_9_19_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data_cry_0_THRU_LUT4_0_LC_9_19_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data_cry_1_THRU_LUT4_0_LC_9_19_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data_cry_2_THRU_LUT4_0_LC_9_19_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data_4_LC_9_19_4 }
set_location LT_9_19 9 19
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_6_RNIU62F_LC_9_20_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_6_RNIU62F }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.en_count_data_m8_0_a2_LC_9_20_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.en_count_data.m8_0_a2 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_RNIAVP33_14_LC_9_20_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_RNIAVP33[14] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.c_state_RNIB86D_0_0_LC_9_20_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.c_state_RNIB86D_0[0] }
clb_pack LT_9_20 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_6_RNIU62F_LC_9_20_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.en_count_data_m8_0_a2_LC_9_20_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_RNIAVP33_14_LC_9_20_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.c_state_RNIB86D_0_0_LC_9_20_7 }
set_location LT_9_20 9 20
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data_22_LC_9_21_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data_RNO[22], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data[22] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data_21_LC_9_21_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data_RNO[21], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data[21] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data_20_LC_9_21_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data_RNO[20], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data[20] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data_23_LC_9_21_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data_RNO[23], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data[23] }
clb_pack LT_9_21 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data_22_LC_9_21_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data_21_LC_9_21_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data_20_LC_9_21_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data_23_LC_9_21_7 }
set_location LT_9_21 9 21
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.count_bits_0_LC_9_22_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.count_bits_RNO[0], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.count_bits[0], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.count_bits_cry_c[0] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.count_bits_1_LC_9_22_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.count_bits_RNO[1], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.count_bits[1], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.count_bits_cry_c[1] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.count_bits_2_LC_9_22_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.count_bits_RNO[2], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.count_bits[2], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.count_bits_cry_c[2] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.count_bits_3_LC_9_22_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.count_bits_RNO[3], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.count_bits[3], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.count_bits_cry_c[3] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.count_bits_4_LC_9_22_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.count_bits_RNO[4], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.count_bits[4] }
clb_pack LT_9_22 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.count_bits_0_LC_9_22_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.count_bits_1_LC_9_22_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.count_bits_2_LC_9_22_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.count_bits_3_LC_9_22_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.count_bits_4_LC_9_22_4 }
set_location LT_9_22 9 22
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_31_LC_10_7_0 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_RNO[31], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o[31] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_31_LC_10_7_1 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0[31] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_17_LC_10_7_2 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0[17] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_18_LC_10_7_3 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0[18] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_19_LC_10_7_4 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0[19] }
clb_pack LT_10_7 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_31_LC_10_7_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_31_LC_10_7_1, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_17_LC_10_7_2, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_18_LC_10_7_3, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_19_LC_10_7_4 }
set_location LT_10_7 10 7
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.we_elec2_0_a2_i_o2_LC_10_8_0 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.we_elec2_0_a2_i_o2 }
clb_pack LT_10_8 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.we_elec2_0_a2_i_o2_LC_10_8_0 }
set_location LT_10_8 10 8
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_6_LC_10_9_1 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0[6] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_8_LC_10_9_2 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0[8] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_5_LC_10_9_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNI4RP01[5], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o[5] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_6_LC_10_9_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNI5SP01[6], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o[6] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_8_LC_10_9_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNI7UP01[8], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o[8] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.we_elec1_0_a2_i_LC_10_9_6 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.we_elec1_0_a2_i }
clb_pack LT_10_9 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_6_LC_10_9_1, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_i_0_8_LC_10_9_2, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_5_LC_10_9_3, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_6_LC_10_9_4, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_8_LC_10_9_5, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.we_elec1_0_a2_i_LC_10_9_6 }
set_location LT_10_9 10 9
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_1_LC_10_10_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4[1] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_1_LC_10_10_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0[1] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_1_LC_10_10_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5[1] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_1_LC_10_10_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3[1] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_1_LC_10_10_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO[1], I2C_top_level_inst1.I2C_Interpreter_inst.c_data32[1] }
clb_pack LT_10_10 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_1_LC_10_10_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_1_LC_10_10_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_1_LC_10_10_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_1_LC_10_10_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_1_LC_10_10_4 }
set_location LT_10_10 10 10
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_5_LC_10_12_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3[5] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_5_LC_10_12_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO[5], I2C_top_level_inst1.I2C_Interpreter_inst.c_data32[5] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_5_LC_10_12_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1[5] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_5_LC_10_12_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4[5] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_5_LC_10_12_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0[5] }
clb_pack LT_10_12 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_5_LC_10_12_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_5_LC_10_12_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_5_LC_10_12_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_5_LC_10_12_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_5_LC_10_12_4 }
set_location LT_10_12 10 12
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_6_LC_10_13_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3[6] }
clb_pack LT_10_13 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_6_LC_10_13_7 }
set_location LT_10_13 10 13
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_LC_10_14_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNO, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.m12_LC_10_14_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.m12 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNIQK6I1_LC_10_14_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNIQK6I1 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_7_LC_10_14_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.m49, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[7] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_0_6_LC_10_14_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_0_6_THRU_LUT4_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_0[6] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_0_5_LC_10_14_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_0_5_THRU_LUT4_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_0[5] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_4_LC_10_14_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_RNO[4], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[4] }
clb_pack LT_10_14 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_LC_10_14_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.m12_LC_10_14_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNIQK6I1_LC_10_14_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_7_LC_10_14_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_0_6_LC_10_14_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_0_5_LC_10_14_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_4_LC_10_14_7 }
set_location LT_10_14 10 14
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_17_LC_10_16_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_RNO[17], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data[17] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_18_LC_10_16_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_RNO[18], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data[18] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_13_LC_10_16_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_RNO[13], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data[13] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_16_LC_10_16_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_RNO[16], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data[16] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_22_LC_10_16_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_RNO[22], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data[22] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_15_LC_10_16_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_RNO[15], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data[15] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_14_LC_10_16_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_RNO[14], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data[14] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_21_LC_10_16_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_RNO[21], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data[21] }
clb_pack LT_10_16 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_17_LC_10_16_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_18_LC_10_16_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_13_LC_10_16_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_16_LC_10_16_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_22_LC_10_16_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_15_LC_10_16_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_14_LC_10_16_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_21_LC_10_16_7 }
set_location LT_10_16 10 16
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_10_LC_10_17_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_RNO[10], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data[10] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_20_LC_10_17_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_RNO[20], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data[20] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_9_LC_10_17_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_RNO[9], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data[9] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_8_LC_10_17_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_RNO[8], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data[8] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_11_LC_10_17_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_RNO[11], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data[11] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_23_LC_10_17_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_RNO[23], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data[23] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_19_LC_10_17_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_RNO[19], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data[19] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_12_LC_10_17_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_RNO[12], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data[12] }
clb_pack LT_10_17 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_10_LC_10_17_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_20_LC_10_17_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_9_LC_10_17_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_8_LC_10_17_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_11_LC_10_17_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_23_LC_10_17_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_19_LC_10_17_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_12_LC_10_17_7 }
set_location LT_10_17 10 17
ble_pack I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_detect_LC_10_18_4 { I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_detect_THRU_LUT4_0, I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_detect }
clb_pack LT_10_18 { I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_detect_LC_10_18_4 }
set_location LT_10_18 10 18
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.en_count_data_en_count_data_i_LC_10_19_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.en_count_data.en_count_data_i }
clb_pack LT_10_19 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.en_count_data_en_count_data_i_LC_10_19_5 }
set_location LT_10_19 10 19
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data_12_LC_10_20_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data_RNO[12], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data[12] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data_15_LC_10_20_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data_RNO[15], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data[15] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data_13_LC_10_20_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data_RNO[13], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data[13] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data_14_LC_10_20_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data_RNO[14], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data[14] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data_16_LC_10_20_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data_RNO[16], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data[16] }
clb_pack LT_10_20 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data_12_LC_10_20_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data_15_LC_10_20_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data_13_LC_10_20_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data_14_LC_10_20_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data_16_LC_10_20_6 }
set_location LT_10_20 10 20
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data_18_LC_10_21_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data_RNO[18], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data[18] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data_19_LC_10_21_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data_RNO[19], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data[19] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data_8_LC_10_21_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data_RNO[8], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data[8] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data_17_LC_10_21_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data_RNO[17], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data[17] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data_11_LC_10_21_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data_RNO[11], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data[11] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data_9_LC_10_21_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data_RNO[9], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data[9] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data_10_LC_10_21_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data_RNO[10], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data[10] }
clb_pack LT_10_21 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data_18_LC_10_21_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data_19_LC_10_21_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data_8_LC_10_21_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data_17_LC_10_21_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data_11_LC_10_21_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data_9_LC_10_21_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data_10_LC_10_21_7 }
set_location LT_10_21 10 21
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.c_state_RNIB86D_1_0_LC_10_22_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.c_state_RNIB86D_1[0] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIT2U5_16_LC_10_22_4 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIT2U5[16] }
clb_pack LT_10_22 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.c_state_RNIB86D_1_0_LC_10_22_0, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIT2U5_16_LC_10_22_4 }
set_location LT_10_22 10 22
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_8_LC_11_8_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3[8] }
clb_pack LT_11_8 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_8_LC_11_8_5 }
set_location LT_11_8 11 8
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_1_LC_11_9_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2[1] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_10_LC_11_9_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6[10] }
clb_pack LT_11_9 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_1_LC_11_9_4, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_10_LC_11_9_7 }
set_location LT_11_9 11 9
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_3_LC_11_10_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1[3] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_3_LC_11_10_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO[3], I2C_top_level_inst1.I2C_Interpreter_inst.c_data32[3] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_3_LC_11_10_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3[3] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_3_LC_11_10_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4[3] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_3_LC_11_10_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0[3] }
clb_pack LT_11_10 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_3_LC_11_10_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_3_LC_11_10_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_3_LC_11_10_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_3_LC_11_10_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_3_LC_11_10_4 }
set_location LT_11_10 11 10
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_31_LC_11_11_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3[31] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_31_LC_11_11_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4[31] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_31_LC_11_11_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0[31] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_31_LC_11_11_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO[31], I2C_top_level_inst1.I2C_Interpreter_inst.c_data32[31] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_31_LC_11_11_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1[31] }
clb_pack LT_11_11 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_31_LC_11_11_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_31_LC_11_11_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_31_LC_11_11_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_31_LC_11_11_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_31_LC_11_11_4 }
set_location LT_11_11 11 11
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_27_LC_11_12_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5[27] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_28_LC_11_12_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5[28] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_29_LC_11_12_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5[29] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data_rx_3_LC_11_12_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data_rx_3_THRU_LUT4_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data_rx[3] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_30_LC_11_12_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5[30] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_31_LC_11_12_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5[31] }
clb_pack LT_11_12 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_27_LC_11_12_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_28_LC_11_12_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_29_LC_11_12_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_data_rx_3_LC_11_12_4, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_30_LC_11_12_5, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_31_LC_11_12_6 }
set_location LT_11_12 11 12
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_3_LC_11_13_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5[3] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_4_LC_11_13_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5[4] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_4_LC_11_13_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3[4] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_5_LC_11_13_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2[5] }
clb_pack LT_11_13 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_3_LC_11_13_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_4_LC_11_13_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_4_LC_11_13_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_5_LC_11_13_3 }
set_location LT_11_13 11 13
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_4_LC_11_14_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1[4] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_4_LC_11_14_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0[4] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_4_LC_11_14_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO[4], I2C_top_level_inst1.I2C_Interpreter_inst.c_data32[4] }
clb_pack LT_11_14 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_4_LC_11_14_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_4_LC_11_14_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_4_LC_11_14_3 }
set_location LT_11_14 11 14
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.count_bits_0_LC_11_15_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.count_bits_RNO[0], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.count_bits[0], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.count_bits_cry_c[0] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.count_bits_1_LC_11_15_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.count_bits_RNO[1], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.count_bits[1], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.count_bits_cry_c[1] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.count_bits_2_LC_11_15_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.count_bits_RNO[2], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.count_bits[2], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.count_bits_cry_c[2] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.count_bits_3_LC_11_15_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.count_bits_RNO[3], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.count_bits[3], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.count_bits_cry_c[3] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.count_bits_4_LC_11_15_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.count_bits_RNO[4], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.count_bits[4] }
clb_pack LT_11_15 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.count_bits_0_LC_11_15_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.count_bits_1_LC_11_15_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.count_bits_2_LC_11_15_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.count_bits_3_LC_11_15_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.count_bits_4_LC_11_15_4 }
set_location LT_11_15 11 15
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_1_LC_11_16_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_RNIDOFE_0_0_cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_1_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state[1] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_ns_1_0__m7_0_LC_11_16_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_ns_1_0_.m7_0 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_ns_1_0__m7_3_LC_11_16_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_ns_1_0_.m7_3 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_0_LC_11_16_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_ns_1_0_.m7, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state[0] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_RNIDOFE_0_LC_11_16_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_RNIDOFE[0] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_RNIDOFE_1_0_LC_11_16_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_RNIDOFE_1[0] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_RNIDOFE_0_0_LC_11_16_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_RNIDOFE_0[0] }
clb_pack LT_11_16 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_1_LC_11_16_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_ns_1_0__m7_0_LC_11_16_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_ns_1_0__m7_3_LC_11_16_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_0_LC_11_16_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_RNIDOFE_0_LC_11_16_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_RNIDOFE_1_0_LC_11_16_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_RNIDOFE_0_0_LC_11_16_7 }
set_location LT_11_16 11 16
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNIQO531_LC_11_17_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNIQO531 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_0_9_LC_11_17_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_0_9_THRU_LUT4_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_0[9] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_LC_11_17_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNO, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_8_LC_11_17_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_RNO[8], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[8] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_16_LC_11_17_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_RNO[16], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[16] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_0_17_LC_11_17_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_0_17_THRU_LUT4_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_0[17] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_ret_3_LC_11_17_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.m45_0_cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_ret_3_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_ret_3 }
clb_pack LT_11_17 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNIQO531_LC_11_17_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_0_9_LC_11_17_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_LC_11_17_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_8_LC_11_17_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_16_LC_11_17_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_0_17_LC_11_17_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_ret_3_LC_11_17_7 }
set_location LT_11_17 11 17
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.count_bits_RNIE8O3_0_LC_11_18_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.count_bits_RNIE8O3[0] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_3_LC_11_18_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_RNO[3], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[3] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_0_1_LC_11_18_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_RNIHF2R_0_cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_0_1_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_0[1] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_1_LC_11_18_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_1_RNO, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_1 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_1_RNIFTTJ_LC_11_18_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_1_RNIFTTJ }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI1OR71_LC_11_18_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI1OR71 }
clb_pack LT_11_18 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.count_bits_RNIE8O3_0_LC_11_18_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_3_LC_11_18_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_0_1_LC_11_18_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_1_LC_11_18_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_1_RNIFTTJ_LC_11_18_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI1OR71_LC_11_18_6 }
set_location LT_11_18 11 18
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.count_bits_0_LC_11_19_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.count_bits_RNO[0], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.count_bits[0], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.count_bits_cry_c[0] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.count_bits_1_LC_11_19_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.count_bits_RNO[1], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.count_bits[1], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.count_bits_cry_c[1] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.count_bits_2_LC_11_19_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.count_bits_RNO[2], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.count_bits[2], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.count_bits_cry_c[2] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.count_bits_3_LC_11_19_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.count_bits_RNO[3], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.count_bits[3], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.count_bits_cry_c[3] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.count_bits_4_LC_11_19_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.count_bits_RNO[4], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.count_bits[4] }
clb_pack LT_11_19 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.count_bits_0_LC_11_19_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.count_bits_1_LC_11_19_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.count_bits_2_LC_11_19_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.count_bits_3_LC_11_19_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.count_bits_4_LC_11_19_4 }
set_location LT_11_19 11 19
ble_pack cemf_module_64ch_ctrl_inst1.ch_cnt_0_LC_11_21_2 { cemf_module_64ch_ctrl_inst1.ch_cnt_RNO[0], cemf_module_64ch_ctrl_inst1.ch_cnt[0] }
clb_pack LT_11_21 { cemf_module_64ch_ctrl_inst1.ch_cnt_0_LC_11_21_2 }
set_location LT_11_21 11 21
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_50hz_q_0_LC_11_22_2 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_50hz_q_0_THRU_LUT4_0, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_50hz_q[0] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_sync_RNI07M9_LC_11_22_5 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_sync_RNI07M9 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.m56_i_LC_11_22_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.m56_i }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.un35_4_0__un35_i_i_0_o2_i_o2_0_4_LC_11_22_7 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.un35_4_0_.un35_i_i_0_o2_i_o2_0[4] }
clb_pack LT_11_22 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_50hz_q_0_LC_11_22_2, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_sync_RNI07M9_LC_11_22_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.m56_i_LC_11_22_6, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.un35_4_0__un35_i_i_0_o2_i_o2_0_4_LC_11_22_7 }
set_location LT_11_22 11 22
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_8_LC_12_7_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1[8] }
clb_pack LT_12_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_8_LC_12_7_1 }
set_location LT_12_7 12 7
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_8_LC_12_8_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2[8] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_8_LC_12_8_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4[8] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_8_LC_12_8_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0[8] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_8_LC_12_8_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO[8], I2C_top_level_inst1.I2C_Interpreter_inst.c_data32[8] }
clb_pack LT_12_8 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_8_LC_12_8_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_8_LC_12_8_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_8_LC_12_8_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_8_LC_12_8_4 }
set_location LT_12_8 12 8
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_14_LC_12_9_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4[14] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_14_LC_12_9_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0[14] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_14_LC_12_9_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5[14] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_14_LC_12_9_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3[14] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_14_LC_12_9_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO[14], I2C_top_level_inst1.I2C_Interpreter_inst.c_data32[14] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_22_LC_12_9_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5[22] }
clb_pack LT_12_9 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_14_LC_12_9_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_14_LC_12_9_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_14_LC_12_9_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_14_LC_12_9_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_14_LC_12_9_4, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_22_LC_12_9_5 }
set_location LT_12_9 12 9
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_30_LC_12_10_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1[30] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_30_LC_12_10_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4[30] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_30_LC_12_10_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0[30] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_30_LC_12_10_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO[30], I2C_top_level_inst1.I2C_Interpreter_inst.c_data32[30] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_30_LC_12_10_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3[30] }
clb_pack LT_12_10 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_30_LC_12_10_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_30_LC_12_10_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_30_LC_12_10_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_30_LC_12_10_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_30_LC_12_10_4 }
set_location LT_12_10 12 10
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_30_LC_12_11_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2[30] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_30_LC_12_11_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIIOAV_30_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_30_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o[30] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_31_LC_12_11_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2[31] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_31_LC_12_11_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIJPAV_31_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_31_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o[31] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_4_LC_12_11_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2[4] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_4_LC_12_11_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNI3QP01_4_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_4_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o[4] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIMAFN1_LC_12_11_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIMAFN1 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNI9GQL2_LC_12_11_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNI9GQL2 }
clb_pack LT_12_11 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_30_LC_12_11_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_30_LC_12_11_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_31_LC_12_11_2, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_31_LC_12_11_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_4_LC_12_11_4, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_4_LC_12_11_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIMAFN1_LC_12_11_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNI9GQL2_LC_12_11_7 }
set_location LT_12_11 12 11
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_26_LC_12_12_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3[26] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_26_LC_12_12_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4[26] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_26_LC_12_12_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1[26] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_26_LC_12_12_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0[26] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNISS83_0_LC_12_12_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNISS83[0] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_21_LC_12_12_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6[21] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNITSQ5D_0_LC_12_12_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNITSQ5D[0] }
clb_pack LT_12_12 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_26_LC_12_12_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_26_LC_12_12_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_26_LC_12_12_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_26_LC_12_12_4, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNISS83_0_LC_12_12_5, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_21_LC_12_12_6, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNITSQ5D_0_LC_12_12_7 }
set_location LT_12_12 12 12
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_9_LC_12_13_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6[9] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_29_LC_12_13_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6[29] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_3_LC_12_13_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6[3] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_30_LC_12_13_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6[30] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_31_LC_12_13_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6[31] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_1_LC_12_13_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6[1] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_5_LC_12_13_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6[5] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_6_LC_12_13_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6[6] }
clb_pack LT_12_13 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_9_LC_12_13_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_29_LC_12_13_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_3_LC_12_13_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_30_LC_12_13_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_31_LC_12_13_4, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_1_LC_12_13_5, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_5_LC_12_13_6, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_6_LC_12_13_7 }
set_location LT_12_13 12 13
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_9_LC_12_14_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4[9] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_4_LC_12_14_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4[4] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_9_LC_12_14_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5[9] }
clb_pack LT_12_14 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_9_LC_12_14_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_4_LC_12_14_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_9_LC_12_14_6 }
set_location LT_12_14 12 14
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_0_LC_12_15_0 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_RNO[0], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o[0] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIOU3I_0_6_LC_12_15_1 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIOU3I_0[6] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_28_LC_12_15_2 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_RNO[28], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o[28] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_29_LC_12_15_3 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_RNO[29], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o[29] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_3_LC_12_15_4 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_RNO[3], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o[3] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_30_LC_12_15_5 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_RNO[30], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o[30] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_4_LC_12_15_6 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_RNO[4], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o[4] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_8_LC_12_15_7 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_RNO[8], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o[8] }
clb_pack LT_12_15 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_0_LC_12_15_0, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIOU3I_0_6_LC_12_15_1, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_28_LC_12_15_2, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_29_LC_12_15_3, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_3_LC_12_15_4, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_30_LC_12_15_5, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_4_LC_12_15_6, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_8_LC_12_15_7 }
set_location LT_12_15 12 15
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_0_LC_12_16_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6[0] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_11_LC_12_16_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6[11] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_12_LC_12_16_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6[12] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_13_LC_12_16_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6[13] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_14_LC_12_16_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6[14] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_15_LC_12_16_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6[15] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_20_LC_12_16_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6[20] }
clb_pack LT_12_16 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_0_LC_12_16_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_11_LC_12_16_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_12_LC_12_16_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_13_LC_12_16_4, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_14_LC_12_16_5, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_15_LC_12_16_6, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_20_LC_12_16_7 }
set_location LT_12_16 12 16
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_RNIT5I21_16_LC_12_17_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_RNIT5I21[16] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_LC_12_17_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_RNO, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.m10_LC_12_17_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.m10 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_19_LC_12_17_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.m48, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[19] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_11_LC_12_17_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_RNO[11], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[11] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.m15_0_LC_12_17_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.m15_0 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.m15_LC_12_17_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.m15 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_20_LC_12_17_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_RNO[20], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[20] }
clb_pack LT_12_17 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_RNIT5I21_16_LC_12_17_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_LC_12_17_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.m10_LC_12_17_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_19_LC_12_17_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_11_LC_12_17_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.m15_0_LC_12_17_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.m15_LC_12_17_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_20_LC_12_17_7 }
set_location LT_12_17 12 17
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_5_RNI63PT_LC_12_18_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_5_RNI63PT }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_5_LC_12_18_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_5_RNO, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_5 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_12_LC_12_18_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_RNO[12], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[12] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_15_LC_12_18_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_RNO[15], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[15] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_0_13_LC_12_18_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_0_13_THRU_LUT4_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_0[13] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_2_LC_12_18_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_2_RNO, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_2 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.m45_0_1_LC_12_18_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.m45_0_1 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_RNIHNKP_12_LC_12_18_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_RNIHNKP[12] }
clb_pack LT_12_18 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_5_RNI63PT_LC_12_18_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_5_LC_12_18_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_12_LC_12_18_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_15_LC_12_18_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_0_13_LC_12_18_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_2_LC_12_18_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.m45_0_1_LC_12_18_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_RNIHNKP_12_LC_12_18_7 }
set_location LT_12_18 12 18
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.count_bits_RNIF6G1_4_LC_12_19_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.count_bits_RNIF6G1[4] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_RNIPVKP_16_LC_12_19_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_RNIPVKP[16] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.m45_0_LC_12_19_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.m45_0 }
clb_pack LT_12_19 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.count_bits_RNIF6G1_4_LC_12_19_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_RNIPVKP_16_LC_12_19_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.m45_0_LC_12_19_7 }
set_location LT_12_19 12 19
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.count_bits_0_LC_12_20_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.count_bits_RNO[0], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.count_bits[0], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.count_bits_cry_c[0] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.count_bits_1_LC_12_20_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.count_bits_RNO[1], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.count_bits[1], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.count_bits_cry_c[1] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.count_bits_2_LC_12_20_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.count_bits_RNO[2], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.count_bits[2], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.count_bits_cry_c[2] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.count_bits_3_LC_12_20_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.count_bits_RNO[3], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.count_bits[3], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.count_bits_cry_c[3] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.count_bits_4_LC_12_20_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.count_bits_RNO[4], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.count_bits[4] }
clb_pack LT_12_20 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.count_bits_0_LC_12_20_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.count_bits_1_LC_12_20_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.count_bits_2_LC_12_20_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.count_bits_3_LC_12_20_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.count_bits_4_LC_12_20_4 }
set_location LT_12_20 12 20
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_2_RNIFUVN_LC_12_21_2 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_2_RNIFUVN }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_sync_RNO_0_LC_12_21_3 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_sync_RNO_0 }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.next_sequence_1_m3_i_0_a2_LC_12_21_6 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.next_sequence_1.m3_i_0_a2 }
clb_pack LT_12_21 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_2_RNIFUVN_LC_12_21_2, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_sync_RNO_0_LC_12_21_3, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.next_sequence_1_m3_i_0_a2_LC_12_21_6 }
set_location LT_12_21 12 21
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.un35_4_0__c_state_ret_1_LC_12_22_0 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.un35_4_0__un35_i_i_0_o2_i_o2_0_4_cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.un35_4_0__c_state_ret_1_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.un35_4_0_.c_state_ret_1 }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_sync_LC_12_22_1 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_sync_RNO, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_sync }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.next_sequence_1_c_state_ret_6_LC_12_22_2 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.next_sequence_1.c_state_ret_6_RNO, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.next_sequence_1.c_state_ret_6 }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_17_LC_12_22_4 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNO[17], cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0[17] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_16_LC_12_22_5 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_16_THRU_LUT4_0, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0[16] }
clb_pack LT_12_22 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.un35_4_0__c_state_ret_1_LC_12_22_0, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_sync_LC_12_22_1, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.next_sequence_1_c_state_ret_6_LC_12_22_2, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_17_LC_12_22_4, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_16_LC_12_22_5 }
set_location LT_12_22 12 22
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_state_RNIANE51_11_LC_12_23_2 { I2C_top_level_inst1.I2C_FSM_inst.c_state_RNIANE51[11] }
clb_pack LT_12_23 { I2C_top_level_inst1.I2C_FSM_inst.c_state_RNIANE51_11_LC_12_23_2 }
set_location LT_12_23 12 23
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_22_LC_13_7_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0[22] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_22_LC_13_7_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO[22], I2C_top_level_inst1.I2C_Interpreter_inst.c_data32[22] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_22_LC_13_7_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1[22] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_22_LC_13_7_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4[22] }
clb_pack LT_13_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_22_LC_13_7_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_22_LC_13_7_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_22_LC_13_7_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_22_LC_13_7_3 }
set_location LT_13_7 13 7
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_22_LC_13_8_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3[22] }
clb_pack LT_13_8 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_22_LC_13_8_5 }
set_location LT_13_8 13 8
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_28_LC_13_9_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1[28] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_28_LC_13_9_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4[28] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_28_LC_13_9_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0[28] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_28_LC_13_9_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO[28], I2C_top_level_inst1.I2C_Interpreter_inst.c_data32[28] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_28_LC_13_9_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3[28] }
clb_pack LT_13_9 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_28_LC_13_9_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_28_LC_13_9_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_28_LC_13_9_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_28_LC_13_9_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_28_LC_13_9_4 }
set_location LT_13_9 13 9
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_15_LC_13_10_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4[15] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_15_LC_13_10_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0[15] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_15_LC_13_10_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5[15] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_15_LC_13_10_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3[15] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_15_LC_13_10_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO[15], I2C_top_level_inst1.I2C_Interpreter_inst.c_data32[15] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_23_LC_13_10_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5[23] }
clb_pack LT_13_10 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_15_LC_13_10_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_15_LC_13_10_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_15_LC_13_10_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_15_LC_13_10_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_15_LC_13_10_4, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_23_LC_13_10_5 }
set_location LT_13_10 13 10
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_17_LC_13_11_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4[17] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_17_LC_13_11_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0[17] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_17_LC_13_11_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5[17] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_17_LC_13_11_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3[17] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_17_LC_13_11_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO[17], I2C_top_level_inst1.I2C_Interpreter_inst.c_data32[17] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_25_LC_13_11_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5[25] }
clb_pack LT_13_11 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_17_LC_13_11_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_17_LC_13_11_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_17_LC_13_11_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_17_LC_13_11_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_17_LC_13_11_4, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_25_LC_13_11_5 }
set_location LT_13_11 13 11
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNIUMB92_17_LC_13_12_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNIUMB92[17] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNI7A3Q5_LC_13_12_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNI7A3Q5 }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_4_LC_13_12_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNI3QP01_4_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_4_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o[4] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNI0FK93_LC_13_12_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNI0FK93 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISHRL7_LC_13_12_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISHRL7 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI7LCO7_LC_13_12_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI7LCO7 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNI0RV43_LC_13_12_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNI0RV43 }
clb_pack LT_13_12 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNIUMB92_17_LC_13_12_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNI7A3Q5_LC_13_12_1, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_4_LC_13_12_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNI0FK93_LC_13_12_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISHRL7_LC_13_12_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI7LCO7_LC_13_12_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNI0RV43_LC_13_12_6 }
set_location LT_13_12 13 12
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_6_LC_13_13_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0[6] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_6_LC_13_13_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO[6], I2C_top_level_inst1.I2C_Interpreter_inst.c_data32[6] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_6_LC_13_13_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1[6] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_6_LC_13_13_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4[6] }
clb_pack LT_13_13 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_6_LC_13_13_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_6_LC_13_13_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_6_LC_13_13_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_6_LC_13_13_3 }
set_location LT_13_13 13 13
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_9_LC_13_14_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3[9] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_9_LC_13_14_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO[9], I2C_top_level_inst1.I2C_Interpreter_inst.c_data32[9] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_9_LC_13_14_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0[9] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_9_LC_13_14_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1[9] }
clb_pack LT_13_14 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_9_LC_13_14_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_9_LC_13_14_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_9_LC_13_14_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_9_LC_13_14_4 }
set_location LT_13_14 13 14
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNI0PB92_17_LC_13_15_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNI0PB92[17] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNICF3Q5_LC_13_15_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNICF3Q5 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_6_LC_13_15_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_RNO[6], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data[6] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNI2RB92_17_LC_13_15_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNI2RB92[17] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNIHK3Q5_LC_13_15_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNIHK3Q5 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNII2U76_LC_13_15_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNII2U76 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIDTT76_LC_13_15_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIDTT76 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_5_LC_13_15_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_RNO[5], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data[5] }
clb_pack LT_13_15 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNI0PB92_17_LC_13_15_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNICF3Q5_LC_13_15_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_6_LC_13_15_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNI2RB92_17_LC_13_15_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNIHK3Q5_LC_13_15_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNII2U76_LC_13_15_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIDTT76_LC_13_15_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_5_LC_13_15_7 }
set_location LT_13_15 13 15
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_RNIPJAS1_1_LC_13_16_0 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_RNIPJAS1[1] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_id.prdata_1_4_u_i_a2_LC_13_16_1 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_id.prdata_1_4_u_i_a2 }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_28_LC_13_16_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6[28] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIOCFN1_LC_13_16_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIOCFN1 }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_4_LC_13_16_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6[4] }
clb_pack LT_13_16 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_RNIPJAS1_1_LC_13_16_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_id.prdata_1_4_u_i_a2_LC_13_16_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_28_LC_13_16_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIOCFN1_LC_13_16_5, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_4_LC_13_16_7 }
set_location LT_13_16 13 16
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_RNIR6CE2_0_LC_13_17_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_RNIR6CE2[0] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_ret_4_LC_13_17_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_ret_4_RNO, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_ret_4 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_ret_4_RNIB3H2_LC_13_17_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_ret_4_RNIB3H2 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_RNO_0_0_LC_13_17_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_RNO_0[0] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_0_LC_13_17_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_RNO[0], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[0] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNI5EOM1_LC_13_17_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNI5EOM1 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_2_RNIUMRG2_LC_13_17_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_2_RNIUMRG2 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_LC_13_17_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_RNIR6CE2_0_cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8 }
clb_pack LT_13_17 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_RNIR6CE2_0_LC_13_17_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_ret_4_LC_13_17_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_ret_4_RNIB3H2_LC_13_17_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_RNO_0_0_LC_13_17_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_0_LC_13_17_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNI5EOM1_LC_13_17_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_2_RNIUMRG2_LC_13_17_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_LC_13_17_7 }
set_location LT_13_17 13 17
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_3_LC_13_18_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_3_RNO, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_3 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_3_RNIJA1F_LC_13_18_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_3_RNIJA1F }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNI0RBC1_LC_13_18_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNI0RBC1 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_LC_13_18_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNO, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_5_LC_13_18_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_5_THRU_LUT4_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0[5] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_6_LC_13_18_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_6_THRU_LUT4_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0[6] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNI496Q_5_LC_13_18_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNI496Q[5] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_10_LC_13_18_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_10_THRU_LUT4_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0[10] }
clb_pack LT_13_18 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_3_LC_13_18_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_3_RNIJA1F_LC_13_18_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNI0RBC1_LC_13_18_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_LC_13_18_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_5_LC_13_18_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_6_LC_13_18_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNI496Q_5_LC_13_18_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_10_LC_13_18_7 }
set_location LT_13_18 13 18
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_11_LC_13_19_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNO[11], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[11] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_4_LC_13_19_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNO[4], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[4] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.count_bits_RNIDC2S_4_LC_13_19_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.count_bits_RNIDC2S[4] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.count_bits_RNI9N562_0_LC_13_19_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.count_bits_RNI9N562[0] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_3_LC_13_19_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNO[3], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[3] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_8_LC_13_19_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNO[8], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[8] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_2_LC_13_19_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_2_THRU_LUT4_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0[2] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_10_LC_13_19_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_10_RNO, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_10 }
clb_pack LT_13_19 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_11_LC_13_19_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_4_LC_13_19_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.count_bits_RNIDC2S_4_LC_13_19_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.count_bits_RNI9N562_0_LC_13_19_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_3_LC_13_19_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_8_LC_13_19_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_2_LC_13_19_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_10_LC_13_19_7 }
set_location LT_13_19 13 19
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNIF2FF_12_LC_13_20_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNIF2FF[12] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNION2F1_LC_13_20_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNION2F1 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNION2F1_0_LC_13_20_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNION2F1_0 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNO_1_0_LC_13_20_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNO_1[0] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNO_0_0_LC_13_20_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNO_0[0] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_LC_13_20_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNO, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIO27J_LC_13_20_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIO27J }
clb_pack LT_13_20 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNIF2FF_12_LC_13_20_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNION2F1_LC_13_20_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNION2F1_0_LC_13_20_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNO_1_0_LC_13_20_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNO_0_0_LC_13_20_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_LC_13_20_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIO27J_LC_13_20_6 }
set_location LT_13_20 13 20
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_9_LC_13_21_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_9_THRU_LUT4_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0[9] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_10_LC_13_21_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_10_THRU_LUT4_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[10] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_7_LC_13_21_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_7_RNO, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_7 }
clb_pack LT_13_21 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_9_LC_13_21_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_10_LC_13_21_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_7_LC_13_21_2 }
set_location LT_13_21 13 21
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_19_LC_13_22_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.m56_i_i, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0[19] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_LC_13_22_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.m59_i_cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.m59_i_LC_13_22_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.m59_i }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_7_LC_13_22_7 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIOU3I_6_cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_7_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0[7] }
clb_pack LT_13_22 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_19_LC_13_22_1, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_LC_13_22_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.m59_i_LC_13_22_3, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_7_LC_13_22_7 }
set_location LT_13_22 13 22
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter_RNO_0_0_LC_13_23_0 { I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter_RNO_0[0], I2C_top_level_inst1.I2C_FSM_inst.un1_c_bit_counter_cry_0_c }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter_RNO_0_1_LC_13_23_1 { I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter_RNO_0[1], I2C_top_level_inst1.I2C_FSM_inst.un1_c_bit_counter_cry_1_c }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter_RNO_0_2_LC_13_23_2 { I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter_RNO_0[2], I2C_top_level_inst1.I2C_FSM_inst.un1_c_bit_counter_cry_2_c }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter_RNO_0_3_LC_13_23_3 { I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter_RNO_0[3] }
clb_pack LT_13_23 { I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter_RNO_0_0_LC_13_23_0, I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter_RNO_0_1_LC_13_23_1, I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter_RNO_0_2_LC_13_23_2, I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter_RNO_0_3_LC_13_23_3 }
set_location LT_13_23 13 23
ble_pack I2C_top_level_inst1.I2C_Control_StartUp_inst.start_resetter_LC_13_24_5 { I2C_top_level_inst1.I2C_Control_StartUp_inst.start_resetter_THRU_LUT4_0, I2C_top_level_inst1.I2C_Control_StartUp_inst.start_resetter }
clb_pack LT_13_24 { I2C_top_level_inst1.I2C_Control_StartUp_inst.start_resetter_LC_13_24_5 }
set_location LT_13_24 13 24
ble_pack I2C_top_level_inst1.I2C_Control_StartUp_inst.start_detect_RNO_LC_13_25_0 { I2C_top_level_inst1.I2C_Control_StartUp_inst.start_detect_RNO }
clb_pack LT_13_25 { I2C_top_level_inst1.I2C_Control_StartUp_inst.start_detect_RNO_LC_13_25_0 }
set_location LT_13_25 13 25
ble_pack I2C_top_level_inst1.I2C_Control_StartUp_inst.start_detect_LC_13_26_0 { I2C_top_level_inst1.I2C_Control_StartUp_inst.start_detect_THRU_LUT4_0, I2C_top_level_inst1.I2C_Control_StartUp_inst.start_detect }
clb_pack LT_13_26 { I2C_top_level_inst1.I2C_Control_StartUp_inst.start_detect_LC_13_26_0 }
set_location LT_13_26 13 26
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_22_LC_14_8_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2[22] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_2_LC_14_8_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5[2] }
clb_pack LT_14_8 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_22_LC_14_8_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_2_LC_14_8_7 }
set_location LT_14_8 14 8
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_13_LC_14_9_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4[13] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_13_LC_14_9_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0[13] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_13_LC_14_9_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5[13] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_13_LC_14_9_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3[13] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_13_LC_14_9_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO[13], I2C_top_level_inst1.I2C_Interpreter_inst.c_data32[13] }
clb_pack LT_14_9 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_13_LC_14_9_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_13_LC_14_9_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_13_LC_14_9_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_13_LC_14_9_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_13_LC_14_9_4 }
set_location LT_14_9 14 9
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_18_LC_14_10_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4[18] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_18_LC_14_10_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0[18] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_18_LC_14_10_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO[18], I2C_top_level_inst1.I2C_Interpreter_inst.c_data32[18] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_18_LC_14_10_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3[18] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_18_LC_14_10_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2[18] }
clb_pack LT_14_10 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_18_LC_14_10_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_18_LC_14_10_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_18_LC_14_10_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_18_LC_14_10_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_18_LC_14_10_4 }
set_location LT_14_10 14 10
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_10_LC_14_11_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1[10] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_11_LC_14_11_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1[11] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_13_LC_14_11_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1[13] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_14_LC_14_11_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1[14] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_15_LC_14_11_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1[15] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_17_LC_14_11_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1[17] }
clb_pack LT_14_11 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_10_LC_14_11_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_11_LC_14_11_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_13_LC_14_11_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_14_LC_14_11_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_15_LC_14_11_4, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_17_LC_14_11_6 }
set_location LT_14_11 14 11
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_1_LC_14_12_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNI0NP01_1_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_1_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o[1] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_2_LC_14_12_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNI1OP01_2_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_2_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o[2] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_3_LC_14_12_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNI2PP01_3_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_3_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o[3] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_5_LC_14_12_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNI4RP01_5_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_5_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o[5] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_6_LC_14_12_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNI5SP01_6_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_6_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o[6] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_7_LC_14_12_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNI6TP01_7_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_7_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o[7] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_8_LC_14_12_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNI7UP01_8_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_8_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o[8] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_9_LC_14_12_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNI8VP01_9_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_9_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o[9] }
clb_pack LT_14_12 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_1_LC_14_12_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_2_LC_14_12_1, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_3_LC_14_12_2, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_5_LC_14_12_3, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_6_LC_14_12_4, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_7_LC_14_12_5, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_8_LC_14_12_6, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_9_LC_14_12_7 }
set_location LT_14_12 14 12
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIMMQI1_LC_14_13_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIMMQI1 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNIN5GH5_LC_14_13_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNIN5GH5 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIOJAV5_LC_14_13_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIOJAV5 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_13_LC_14_13_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_RNO[13], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data[13] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI8OT76_LC_14_13_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI8OT76 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_4_LC_14_13_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_RNO[4], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data[4] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNIU1492_17_LC_14_13_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNIU1492[17] }
clb_pack LT_14_13 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIMMQI1_LC_14_13_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNIN5GH5_LC_14_13_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIOJAV5_LC_14_13_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_13_LC_14_13_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI8OT76_LC_14_13_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_4_LC_14_13_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNIU1492_17_LC_14_13_6 }
set_location LT_14_13 14 13
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIK8FN1_LC_14_14_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIK8FN1 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNI7EQL2_LC_14_14_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNI7EQL2 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINCRL7_LC_14_14_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINCRL7 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI2GCO7_LC_14_14_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI2GCO7 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_3_LC_14_14_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_RNO[3], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[3] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNICQCO7_LC_14_14_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNICQCO7 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_5_LC_14_14_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_RNO[5], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[5] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_4_LC_14_14_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_RNO[4], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[4] }
clb_pack LT_14_14 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIK8FN1_LC_14_14_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNI7EQL2_LC_14_14_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINCRL7_LC_14_14_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI2GCO7_LC_14_14_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_3_LC_14_14_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNICQCO7_LC_14_14_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_5_LC_14_14_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_4_LC_14_14_7 }
set_location LT_14_14 14 14
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_9_LC_14_15_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2[9] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_9_LC_14_15_1 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_RNO[9], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o[9] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_21_LC_14_15_2 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_RNO[21], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o[21] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_22_LC_14_15_3 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_RNO[22], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o[22] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_23_LC_14_15_4 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_RNO[23], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o[23] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_24_LC_14_15_5 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_RNO[24], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o[24] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_25_LC_14_15_6 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_RNO[25], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o[25] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_26_LC_14_15_7 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_RNO[26], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o[26] }
clb_pack LT_14_15 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_9_LC_14_15_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_9_LC_14_15_1, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_21_LC_14_15_2, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_22_LC_14_15_3, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_23_LC_14_15_4, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_24_LC_14_15_5, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_25_LC_14_15_6, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_26_LC_14_15_7 }
set_location LT_14_15 14 15
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.re_elec0_0_0_a2_3_0_LC_14_16_1 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.re_elec0_0_0_a2_3_0 }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.re_elec0_0_0_a2_3_LC_14_16_2 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.re_elec0_0_0_a2_3 }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.re_elec0_0_0_tz_LC_14_16_3 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.re_elec0_0_0_tz }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst2.rdata_tri_enable_LC_14_16_4 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst2.rdata_tri_enable_RNO, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst2.rdata_tri_enable }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.rdata_tri_enable_LC_14_16_5 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.rdata_tri_enable_RNO, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.rdata_tri_enable }
clb_pack LT_14_16 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.re_elec0_0_0_a2_3_0_LC_14_16_1, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.re_elec0_0_0_a2_3_LC_14_16_2, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.re_elec0_0_0_tz_LC_14_16_3, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst2.rdata_tri_enable_LC_14_16_4, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.rdata_tri_enable_LC_14_16_5 }
set_location LT_14_16 14 16
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_state_2_LC_14_17_0 { I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter_RNI7FJ71_0_I2C_top_level_inst1.I2C_FSM_inst.c_state_2_REP_LUT4_0, I2C_top_level_inst1.I2C_FSM_inst.c_state[2] }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_state_8_LC_14_17_1 { I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO[8], I2C_top_level_inst1.I2C_FSM_inst.c_state[8] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.n_data_system_o_0_o2_7_LC_14_17_2 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.n_data_system_o_0_o2[7] }
ble_pack I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_detect_RNO_LC_14_17_3 { I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_detect_RNO }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI1EQD_LC_14_17_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI1EQD }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_2_RNIUMRG2_0_LC_14_17_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_2_RNIUMRG2_0 }
ble_pack CONSTANT_ONE_LUT4_LC_14_17_6 { CONSTANT_ONE_LUT4 }
clb_pack LT_14_17 { I2C_top_level_inst1.I2C_FSM_inst.c_state_2_LC_14_17_0, I2C_top_level_inst1.I2C_FSM_inst.c_state_8_LC_14_17_1, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.n_data_system_o_0_o2_7_LC_14_17_2, I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_detect_RNO_LC_14_17_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI1EQD_LC_14_17_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_2_RNIUMRG2_0_LC_14_17_5, CONSTANT_ONE_LUT4_LC_14_17_6 }
set_location LT_14_17 14 17
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_19_LC_14_18_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNO[19], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[19] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_8_RNIBV54_LC_14_18_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_8_RNIBV54 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNIFSQ8_17_LC_14_18_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNIFSQ8[17] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_7_LC_14_18_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNO[7], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[7] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNIPCFF_19_LC_14_18_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNIPCFF[19] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNIO9811_11_LC_14_18_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNIO9811[11] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_20_LC_14_18_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNO[20], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[20] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_18_LC_14_18_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_18_THRU_LUT4_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0[18] }
clb_pack LT_14_18 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_19_LC_14_18_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_8_RNIBV54_LC_14_18_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNIFSQ8_17_LC_14_18_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_7_LC_14_18_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNIPCFF_19_LC_14_18_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNIO9811_11_LC_14_18_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_20_LC_14_18_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_18_LC_14_18_7 }
set_location LT_14_18 14 18
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_RNILJCF_LC_14_19_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_RNILJCF }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_LC_14_19_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_RNO, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_12_LC_14_19_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNO[12], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[12] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_15_LC_14_19_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNO[15], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[15] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_9_LC_14_19_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_9_RNO, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_9 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_14_LC_14_19_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_14_THRU_LUT4_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0[14] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_13_LC_14_19_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_13_THRU_LUT4_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0[13] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_16_LC_14_19_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNO[16], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[16] }
clb_pack LT_14_19 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_RNILJCF_LC_14_19_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_LC_14_19_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_12_LC_14_19_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_15_LC_14_19_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_9_LC_14_19_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_14_LC_14_19_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_13_LC_14_19_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_16_LC_14_19_7 }
set_location LT_14_19 14 19
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNIK0RN1_16_LC_14_20_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNIK0RN1[16] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_LC_14_20_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNO, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNIIF971_13_LC_14_20_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNIIF971[13] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_6_LC_14_20_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNIK0RN1_16_cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_6_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_6 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNIEJSO_0_LC_14_20_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNIEJSO[0] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_1_LC_14_20_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_1_RNO, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_1 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_1_RNI7P0A1_LC_14_20_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_1_RNI7P0A1 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_LC_14_20_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNO[0], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[0] }
clb_pack LT_14_20 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNIK0RN1_16_LC_14_20_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_LC_14_20_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNIIF971_13_LC_14_20_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_6_LC_14_20_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNIEJSO_0_LC_14_20_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_1_LC_14_20_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_1_RNI7P0A1_LC_14_20_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_LC_14_20_7 }
set_location LT_14_20 14 20
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_7_RNIMH2I_LC_14_21_0 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_7_RNIMH2I }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.un35_4_0__c_state_ret_1_RNI6VG51_LC_14_21_1 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.un35_4_0_.c_state_ret_1_RNI6VG51 }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIFIK43_0_LC_14_21_2 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIFIK43[0] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_7_RNIS0GS_LC_14_21_3 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_7_RNIS0GS }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_10_LC_14_21_4 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_10_RNO, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_10 }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_5_RNIIDR41_LC_14_21_5 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_5_RNIIDR41 }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.next_sequence_1_c_state_ret_6_RNICL4J4_LC_14_21_6 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.next_sequence_1.c_state_ret_6_RNICL4J4 }
clb_pack LT_14_21 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_7_RNIMH2I_LC_14_21_0, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.un35_4_0__c_state_ret_1_RNI6VG51_LC_14_21_1, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIFIK43_0_LC_14_21_2, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_7_RNIS0GS_LC_14_21_3, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_10_LC_14_21_4, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_5_RNIIDR41_LC_14_21_5, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.next_sequence_1_c_state_ret_6_RNICL4J4_LC_14_21_6 }
set_location LT_14_21 14 21
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_q_2_LC_14_22_0 { I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_q_2_THRU_LUT4_0, I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_q[2] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_50hz_q_1_LC_14_22_2 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_50hz_q_1_THRU_LUT4_0, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_50hz_q[1] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_50hz_q_2_LC_14_22_3 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_50hz_q_2_THRU_LUT4_0, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_50hz_q[2] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_50hz_q_RNI5H26_2_LC_14_22_4 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_50hz_q_RNI5H26[2] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.un35_4_0__un35_li_0_i_i_a2_0_a2_1_LC_14_22_5 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.un35_4_0_.un35_li_0_i_i_a2_0_a2[1] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_q_1_LC_14_22_6 { I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_q_1_THRU_LUT4_0, I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_q[1] }
clb_pack LT_14_22 { I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_q_2_LC_14_22_0, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_50hz_q_1_LC_14_22_2, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_50hz_q_2_LC_14_22_3, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_50hz_q_RNI5H26_2_LC_14_22_4, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.un35_4_0__un35_li_0_i_i_a2_0_a2_1_LC_14_22_5, I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_q_1_LC_14_22_6 }
set_location LT_14_22 14 22
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter_0_LC_14_23_0 { I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter_RNO[0], I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter[0] }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter_1_LC_14_23_1 { I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter_RNO[1], I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter[1] }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter_3_LC_14_23_2 { I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter_RNO[3], I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter[3] }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter_2_LC_14_23_3 { I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter_RNO[2], I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter[2] }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter_RNIH7DQ_3_LC_14_23_4 { I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter_RNIH7DQ[3] }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter_RNI7FJ71_0_LC_14_23_5 { I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter_RNI7FJ71[0] }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_state_1_LC_14_23_6 { I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO[1], I2C_top_level_inst1.I2C_FSM_inst.c_state[1] }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_state_RNI344J1_1_LC_14_23_7 { I2C_top_level_inst1.I2C_FSM_inst.c_state_RNI344J1[1] }
clb_pack LT_14_23 { I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter_0_LC_14_23_0, I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter_1_LC_14_23_1, I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter_3_LC_14_23_2, I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter_2_LC_14_23_3, I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter_RNIH7DQ_3_LC_14_23_4, I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter_RNI7FJ71_0_LC_14_23_5, I2C_top_level_inst1.I2C_FSM_inst.c_state_1_LC_14_23_6, I2C_top_level_inst1.I2C_FSM_inst.c_state_RNI344J1_1_LC_14_23_7 }
set_location LT_14_23 14 23
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_13_LC_14_24_3 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_13_THRU_LUT4_0, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0[13] }
clb_pack LT_14_24 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_13_LC_14_24_3 }
set_location LT_14_24 14 24
ble_pack serializer_mod_inst.current_state_1_LC_14_26_7 { serializer_mod_inst.current_state_RNO[1], serializer_mod_inst.current_state[1] }
clb_pack LT_14_26 { serializer_mod_inst.current_state_1_LC_14_26_7 }
set_location LT_14_26 14 26
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_2_LC_15_7_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3[2] }
clb_pack LT_15_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_2_LC_15_7_1 }
set_location LT_15_7 15 7
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_2_LC_15_8_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4[2] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_2_LC_15_8_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0[2] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_2_LC_15_8_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO[2], I2C_top_level_inst1.I2C_Interpreter_inst.c_data32[2] }
clb_pack LT_15_8 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_2_LC_15_8_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_2_LC_15_8_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_2_LC_15_8_3 }
set_location LT_15_8 15 8
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_10_LC_15_9_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4[10] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_10_LC_15_9_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0[10] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_10_LC_15_9_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5[10] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_10_LC_15_9_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3[10] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_10_LC_15_9_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO[10], I2C_top_level_inst1.I2C_Interpreter_inst.c_data32[10] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_18_LC_15_9_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5[18] }
clb_pack LT_15_9 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_10_LC_15_9_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_10_LC_15_9_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_10_LC_15_9_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_10_LC_15_9_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_10_LC_15_9_4, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_18_LC_15_9_5 }
set_location LT_15_9 15 9
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_11_LC_15_10_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4[11] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_11_LC_15_10_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0[11] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_11_LC_15_10_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5[11] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_11_LC_15_10_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3[11] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_11_LC_15_10_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO[11], I2C_top_level_inst1.I2C_Interpreter_inst.c_data32[11] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_19_LC_15_10_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5[19] }
clb_pack LT_15_10 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_11_LC_15_10_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_11_LC_15_10_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_11_LC_15_10_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_11_LC_15_10_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_11_LC_15_10_4, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_19_LC_15_10_5 }
set_location LT_15_10 15 10
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_20_LC_15_11_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4[20] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_20_LC_15_11_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0[20] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_20_LC_15_11_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5[20] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_20_LC_15_11_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3[20] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_20_LC_15_11_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO[20], I2C_top_level_inst1.I2C_Interpreter_inst.c_data32[20] }
clb_pack LT_15_11 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_20_LC_15_11_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_20_LC_15_11_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_20_LC_15_11_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_20_LC_15_11_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_20_LC_15_11_4 }
set_location LT_15_11 15 11
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIQEFN1_LC_15_12_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIQEFN1 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNIDKQL2_LC_15_12_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNIDKQL2 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI6SRL7_LC_15_12_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI6SRL7 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIB1SL7_LC_15_12_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIB1SL7 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIM4DO7_LC_15_12_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIM4DO7 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIHVCO7_LC_15_12_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIHVCO7 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_6_LC_15_12_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_RNO[6], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[6] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_7_LC_15_12_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_RNO[7], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[7] }
clb_pack LT_15_12 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIQEFN1_LC_15_12_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNIDKQL2_LC_15_12_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI6SRL7_LC_15_12_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIB1SL7_LC_15_12_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIM4DO7_LC_15_12_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIHVCO7_LC_15_12_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_6_LC_15_12_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_7_LC_15_12_7 }
set_location LT_15_12 15 12
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_6_LC_15_13_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2[6] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_6_LC_15_13_1 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_RNO[6], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o[6] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_16_LC_15_13_2 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_RNO[16], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o[16] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_17_LC_15_13_3 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_RNO[17], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o[17] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_18_LC_15_13_4 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_RNO[18], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o[18] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_19_LC_15_13_5 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_RNO[19], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o[19] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_2_LC_15_13_6 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_RNO[2], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o[2] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_20_LC_15_13_7 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_RNO[20], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o[20] }
clb_pack LT_15_13 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_6_LC_15_13_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_6_LC_15_13_1, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_16_LC_15_13_2, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_17_LC_15_13_3, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_18_LC_15_13_4, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_19_LC_15_13_5, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_2_LC_15_13_6, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_20_LC_15_13_7 }
set_location LT_15_13 15 13
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNI2HK93_LC_15_14_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNI2HK93 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI1NRL7_LC_15_14_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI1NRL7 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNIBIQL2_LC_15_14_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNIBIQL2 }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_5_LC_15_14_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNI4RP01_5_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_5_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[5] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIOOQI1_LC_15_14_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIOOQI1 }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_14_LC_15_14_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIKO8V_14_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_14_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[14] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNIBU5H2_LC_15_14_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNIBU5H2 }
clb_pack LT_15_14 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNI2HK93_LC_15_14_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI1NRL7_LC_15_14_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNIBIQL2_LC_15_14_3, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_5_LC_15_14_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIOOQI1_LC_15_14_5, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_14_LC_15_14_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNIBU5H2_LC_15_14_7 }
set_location LT_15_14 15 14
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_7_LC_15_15_0 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_RNO[7], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o[7] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.un1_n_data_system_o17_i_0_0_m2_0_LC_15_15_1 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.un1_n_data_system_o17_i_0_0_m2[0] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.un1_n_data_system_o17_i_0_0_i_0_LC_15_15_2 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.un1_n_data_system_o17_i_0_0_i[0] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_1_LC_15_15_3 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_RNO[1], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o[1] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.n_data_system_o_1_sqmuxa_0_a2_0_LC_15_15_5 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.n_data_system_o_1_sqmuxa_0_a2_0 }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.n_data_system_o_1_sqmuxa_0_a2_0_i_LC_15_15_6 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.n_data_system_o_1_sqmuxa_0_a2_0_i }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_27_LC_15_15_7 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_RNO[27], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o[27] }
clb_pack LT_15_15 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_7_LC_15_15_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.un1_n_data_system_o17_i_0_0_m2_0_LC_15_15_1, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.un1_n_data_system_o17_i_0_0_i_0_LC_15_15_2, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_1_LC_15_15_3, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.n_data_system_o_1_sqmuxa_0_a2_0_LC_15_15_5, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.n_data_system_o_1_sqmuxa_0_a2_0_i_LC_15_15_6, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_27_LC_15_15_7 }
set_location LT_15_15 15 15
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_5_LC_15_16_1 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_RNO[5], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o[5] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_10_LC_15_16_2 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_RNO[10], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o[10] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_11_LC_15_16_3 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_RNO[11], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o[11] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_12_LC_15_16_4 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_RNO[12], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o[12] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_13_LC_15_16_5 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_RNO[13], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o[13] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_14_LC_15_16_6 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_RNO[14], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o[14] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_15_LC_15_16_7 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_RNO[15], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o[15] }
clb_pack LT_15_16 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_5_LC_15_16_1, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_10_LC_15_16_2, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_11_LC_15_16_3, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_12_LC_15_16_4, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_13_LC_15_16_5, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_14_LC_15_16_6, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_15_LC_15_16_7 }
set_location LT_15_16 15 16
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_16_LC_15_17_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6[16] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_18_LC_15_17_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6[18] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNISS83_0_0_LC_15_17_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNISS83_0[0] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_8_LC_15_17_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6[8] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst3.rdata_tri_enable_LC_15_17_5 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst3.rdata_tri_enable_RNO, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst3.rdata_tri_enable }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst1.rdata_tri_enable_LC_15_17_7 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst1.rdata_tri_enable_RNO, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst1.rdata_tri_enable }
clb_pack LT_15_17 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_16_LC_15_17_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_18_LC_15_17_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNISS83_0_0_LC_15_17_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_8_LC_15_17_4, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst3.rdata_tri_enable_LC_15_17_5, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst1.rdata_tri_enable_LC_15_17_7 }
set_location LT_15_17 15 17
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_LC_15_18_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNIIF971_13_cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_17_LC_15_18_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_17_THRU_LUT4_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0[17] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_8_LC_15_18_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_8_RNO, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_8 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_1_LC_15_18_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNIEJSO_0_cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_1_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0[1] }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_byte_counter_RNIETUR_1_LC_15_18_4 { I2C_top_level_inst1.I2C_FSM_inst.c_byte_counter_RNIETUR[1] }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_state_RNI216D_2_LC_15_18_5 { I2C_top_level_inst1.I2C_FSM_inst.c_state_RNI216D[2] }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_state_RNI2QEM_0_LC_15_18_6 { I2C_top_level_inst1.I2C_FSM_inst.c_state_RNI2QEM[0] }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_state_RNI35U51_14_LC_15_18_7 { I2C_top_level_inst1.I2C_FSM_inst.c_state_RNI35U51[14] }
clb_pack LT_15_18 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_LC_15_18_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_17_LC_15_18_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_8_LC_15_18_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_1_LC_15_18_3, I2C_top_level_inst1.I2C_FSM_inst.c_byte_counter_RNIETUR_1_LC_15_18_4, I2C_top_level_inst1.I2C_FSM_inst.c_state_RNI216D_2_LC_15_18_5, I2C_top_level_inst1.I2C_FSM_inst.c_state_RNI2QEM_0_LC_15_18_6, I2C_top_level_inst1.I2C_FSM_inst.c_state_RNI35U51_14_LC_15_18_7 }
set_location LT_15_18 15 18
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO_0_14_LC_15_19_0 { I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO_0[14] }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO_1_12_LC_15_19_1 { I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO_1[12] }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_state_12_LC_15_19_2 { I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO[12], I2C_top_level_inst1.I2C_FSM_inst.c_state[12] }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO_0_12_LC_15_19_3 { I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO_0[12] }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_state_13_LC_15_19_4 { I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO[13], I2C_top_level_inst1.I2C_FSM_inst.c_state[13] }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_new_address_LC_15_19_5 { I2C_top_level_inst1.I2C_FSM_inst.c_new_address_RNO, I2C_top_level_inst1.I2C_FSM_inst.c_new_address }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO_0_4_LC_15_19_6 { I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO_0[4] }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_state_4_LC_15_19_7 { I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO[4], I2C_top_level_inst1.I2C_FSM_inst.c_state[4] }
clb_pack LT_15_19 { I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO_0_14_LC_15_19_0, I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO_1_12_LC_15_19_1, I2C_top_level_inst1.I2C_FSM_inst.c_state_12_LC_15_19_2, I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO_0_12_LC_15_19_3, I2C_top_level_inst1.I2C_FSM_inst.c_state_13_LC_15_19_4, I2C_top_level_inst1.I2C_FSM_inst.c_new_address_LC_15_19_5, I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO_0_4_LC_15_19_6, I2C_top_level_inst1.I2C_FSM_inst.c_state_4_LC_15_19_7 }
set_location LT_15_19 15 19
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIO59R_2_LC_15_20_0 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIO59R[2] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_5_LC_15_20_1 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIO59R_2_cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_5_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_5 }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_4_LC_15_20_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNI2QTM_20_cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_4_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_4 }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_3_LC_15_20_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNIKVH8[20], cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[3] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNI2QTM_20_LC_15_20_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNI2QTM[20] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_2_LC_15_20_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNI2QTM_0[20], cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0[2] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIM2JK_2_LC_15_20_6 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIM2JK[2] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_4_LC_15_20_7 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNO[4], cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0[4] }
clb_pack LT_15_20 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIO59R_2_LC_15_20_0, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_5_LC_15_20_1, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_4_LC_15_20_2, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_3_LC_15_20_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_RNI2QTM_20_LC_15_20_4, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_2_LC_15_20_5, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIM2JK_2_LC_15_20_6, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_4_LC_15_20_7 }
set_location LT_15_20 15 20
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_RNI3S391_LC_15_21_0 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_RNI3S391 }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNISDQ71_10_LC_15_21_1 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNISDQ71[10] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.un35_4_0__c_state_ret_1_RNIP3H21_LC_15_21_2 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.un35_4_0_.c_state_ret_1_RNIP3H21 }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_8_RNIAUPM2_LC_15_21_3 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_8_RNIAUPM2 }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.un35_4_0__c_state_ret_1_RNIVHBV1_LC_15_21_4 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.un35_4_0_.c_state_ret_1_RNIVHBV1 }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_7_RNIUA133_LC_15_21_5 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_7_RNIUA133 }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_7_RNII03U6_LC_15_21_6 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_7_RNII03U6 }
clb_pack LT_15_21 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_RNI3S391_LC_15_21_0, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNISDQ71_10_LC_15_21_1, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.un35_4_0__c_state_ret_1_RNIP3H21_LC_15_21_2, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_8_RNIAUPM2_LC_15_21_3, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.un35_4_0__c_state_ret_1_RNIVHBV1_LC_15_21_4, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_7_RNIUA133_LC_15_21_5, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_7_RNII03U6_LC_15_21_6 }
set_location LT_15_21 15 21
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_5_LC_15_22_0 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNO[5], cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0[5] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_1_LC_15_22_1 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_RNO[1], cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[1] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_7_LC_15_22_2 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_7_RNO, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_7 }
ble_pack serializer_mod_inst.shift_reg_55_LC_15_22_4 { serializer_mod_inst.shift_reg_RNO[55], serializer_mod_inst.shift_reg[55] }
ble_pack serializer_mod_inst.shift_reg_113_LC_15_22_5 { serializer_mod_inst.shift_reg_RNO[113], serializer_mod_inst.shift_reg[113] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_0_LC_15_22_6 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNO[0], cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0[0] }
ble_pack serializer_mod_inst.shift_reg_112_LC_15_22_7 { serializer_mod_inst.shift_reg_RNO[112], serializer_mod_inst.shift_reg[112] }
clb_pack LT_15_22 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_5_LC_15_22_0, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_1_LC_15_22_1, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_7_LC_15_22_2, serializer_mod_inst.shift_reg_55_LC_15_22_4, serializer_mod_inst.shift_reg_113_LC_15_22_5, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_0_LC_15_22_6, serializer_mod_inst.shift_reg_112_LC_15_22_7 }
set_location LT_15_22 15 22
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data_rx_2_LC_15_23_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data_rx_2_THRU_LUT4_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data_rx[2] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data_rx_4_LC_15_23_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data_rx_4_THRU_LUT4_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data_rx[4] }
clb_pack LT_15_23 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data_rx_2_LC_15_23_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data_rx_4_LC_15_23_1 }
set_location LT_15_23 15 23
ble_pack serializer_mod_inst.shift_reg_111_LC_15_24_0 { serializer_mod_inst.shift_reg_RNO[111], serializer_mod_inst.shift_reg[111] }
ble_pack serializer_mod_inst.shift_reg_119_LC_15_24_1 { serializer_mod_inst.shift_reg_RNO[119], serializer_mod_inst.shift_reg[119] }
ble_pack serializer_mod_inst.shift_reg_39_LC_15_24_2 { serializer_mod_inst.shift_reg_RNO[39], serializer_mod_inst.shift_reg[39] }
ble_pack serializer_mod_inst.shift_reg_121_LC_15_24_5 { serializer_mod_inst.shift_reg_RNO[121], serializer_mod_inst.shift_reg[121] }
ble_pack serializer_mod_inst.shift_reg_120_LC_15_24_7 { serializer_mod_inst.shift_reg_RNO[120], serializer_mod_inst.shift_reg[120] }
clb_pack LT_15_24 { serializer_mod_inst.shift_reg_111_LC_15_24_0, serializer_mod_inst.shift_reg_119_LC_15_24_1, serializer_mod_inst.shift_reg_39_LC_15_24_2, serializer_mod_inst.shift_reg_121_LC_15_24_5, serializer_mod_inst.shift_reg_120_LC_15_24_7 }
set_location LT_15_24 15 24
ble_pack serializer_mod_inst.shift_reg_36_LC_15_25_0 { serializer_mod_inst.shift_reg_RNO[36], serializer_mod_inst.shift_reg[36] }
ble_pack serializer_mod_inst.shift_reg_37_LC_15_25_4 { serializer_mod_inst.shift_reg_RNO[37], serializer_mod_inst.shift_reg[37] }
ble_pack serializer_mod_inst.shift_reg_118_LC_15_25_5 { serializer_mod_inst.shift_reg_RNO[118], serializer_mod_inst.shift_reg[118] }
ble_pack serializer_mod_inst.shift_reg_33_LC_15_25_6 { serializer_mod_inst.shift_reg_RNO[33], serializer_mod_inst.shift_reg[33] }
ble_pack serializer_mod_inst.shift_reg_38_LC_15_25_7 { serializer_mod_inst.shift_reg_RNO[38], serializer_mod_inst.shift_reg[38] }
clb_pack LT_15_25 { serializer_mod_inst.shift_reg_36_LC_15_25_0, serializer_mod_inst.shift_reg_37_LC_15_25_4, serializer_mod_inst.shift_reg_118_LC_15_25_5, serializer_mod_inst.shift_reg_33_LC_15_25_6, serializer_mod_inst.shift_reg_38_LC_15_25_7 }
set_location LT_15_25 15 25
ble_pack serializer_mod_inst.shift_reg_76_LC_15_26_0 { serializer_mod_inst.shift_reg_RNO[76], serializer_mod_inst.shift_reg[76] }
ble_pack serializer_mod_inst.shift_reg_34_LC_15_26_1 { serializer_mod_inst.shift_reg_RNO[34], serializer_mod_inst.shift_reg[34] }
ble_pack serializer_mod_inst.shift_reg_35_LC_15_26_5 { serializer_mod_inst.shift_reg_RNO[35], serializer_mod_inst.shift_reg[35] }
ble_pack serializer_mod_inst.shift_reg_77_LC_15_26_7 { serializer_mod_inst.shift_reg_RNO[77], serializer_mod_inst.shift_reg[77] }
clb_pack LT_15_26 { serializer_mod_inst.shift_reg_76_LC_15_26_0, serializer_mod_inst.shift_reg_34_LC_15_26_1, serializer_mod_inst.shift_reg_35_LC_15_26_5, serializer_mod_inst.shift_reg_77_LC_15_26_7 }
set_location LT_15_26 15 26
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_17_LC_16_8_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6[17] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_19_LC_16_8_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6[19] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_2_LC_16_8_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6[2] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_22_LC_16_8_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6[22] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_23_LC_16_8_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6[23] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_2_LC_16_8_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1[2] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_25_LC_16_8_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6[25] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_27_LC_16_8_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6[27] }
clb_pack LT_16_8 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_17_LC_16_8_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_19_LC_16_8_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_2_LC_16_8_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_22_LC_16_8_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_23_LC_16_8_4, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_2_LC_16_8_5, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_25_LC_16_8_6, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_27_LC_16_8_7 }
set_location LT_16_8 16 8
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_19_LC_16_9_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4[19] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_19_LC_16_9_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3[19] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_19_LC_16_9_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO[19], I2C_top_level_inst1.I2C_Interpreter_inst.c_data32[19] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_19_LC_16_9_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0[19] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_19_LC_16_9_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1[19] }
clb_pack LT_16_9 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_19_LC_16_9_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_19_LC_16_9_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_19_LC_16_9_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_19_LC_16_9_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_19_LC_16_9_4 }
set_location LT_16_9 16 9
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_1_LC_16_10_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO[1], I2C_top_level_inst1.I2C_Interpreter_inst.c_address[1] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_2_LC_16_10_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO[2], I2C_top_level_inst1.I2C_Interpreter_inst.c_address[2] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIH49MI_1_0_LC_16_10_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIH49MI_1[0] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIH49MI_0_0_LC_16_10_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIH49MI_0[0] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIRQ9DD_0_LC_16_10_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIRQ9DD[0] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_0_LC_16_10_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4[0] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_0_LC_16_10_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0[0] }
clb_pack LT_16_10 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_1_LC_16_10_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_2_LC_16_10_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIH49MI_1_0_LC_16_10_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIH49MI_0_0_LC_16_10_4, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIRQ9DD_0_LC_16_10_5, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_0_LC_16_10_6, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_0_LC_16_10_7 }
set_location LT_16_10 16 10
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_21_LC_16_11_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1[21] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_1_LC_16_11_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1[1] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNIH49MI_2_LC_16_11_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNIH49MI[2] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_18_LC_16_11_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1[18] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_20_LC_16_11_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1[20] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIH49MI_0_LC_16_11_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIH49MI[0] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_7_LC_16_11_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1[7] }
clb_pack LT_16_11 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_21_LC_16_11_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_1_LC_16_11_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNIH49MI_2_LC_16_11_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_18_LC_16_11_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_20_LC_16_11_4, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIH49MI_0_LC_16_11_5, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_7_LC_16_11_6 }
set_location LT_16_11 16 11
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_15_LC_16_12_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_RNO[15], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data[15] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNI26492_17_LC_16_12_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNI26492[17] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNI1GGH5_LC_16_12_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNI1GGH5 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI2UAV5_LC_16_12_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI2UAV5 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNITOAV5_LC_16_12_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNITOAV5 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_14_LC_16_12_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_RNO[14], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data[14] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNI04492_17_LC_16_12_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNI04492[17] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNISAGH5_LC_16_12_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNISAGH5 }
clb_pack LT_16_12 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_15_LC_16_12_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNI26492_17_LC_16_12_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNI1GGH5_LC_16_12_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI2UAV5_LC_16_12_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNITOAV5_LC_16_12_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_14_LC_16_12_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNI04492_17_LC_16_12_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNISAGH5_LC_16_12_7 }
set_location LT_16_12 16 12
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNI2TV43_LC_16_13_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNI2TV43 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIHI8D7_LC_16_13_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIHI8D7 }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_14_LC_16_13_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIKO8V_14_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_14_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o[14] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNI2V153_LC_16_13_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNI2V153 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIHNDD7_LC_16_13_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIHNDD7 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISQUF7_LC_16_13_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISQUF7 }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_23_LC_16_13_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIKP9V_23_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_23_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o[23] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNI4JK93_LC_16_13_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNI4JK93 }
clb_pack LT_16_13 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNI2TV43_LC_16_13_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIHI8D7_LC_16_13_1, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_14_LC_16_13_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNI2V153_LC_16_13_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIHNDD7_LC_16_13_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISQUF7_LC_16_13_5, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_23_LC_16_13_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNI4JK93_LC_16_13_7 }
set_location LT_16_13 16 13
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_1_LC_16_14_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNI0NP01_1_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_1_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[1] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_3_LC_16_14_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNI2PP01_3_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_3_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[3] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_4_LC_16_14_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNI3QP01_4_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_4_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[4] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_6_LC_16_14_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNI5SP01_6_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_6_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[6] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_26_LC_16_14_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNINS9V_26_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_26_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[26] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_20_LC_16_14_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIHM9V_20_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_20_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[20] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_12_LC_16_14_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIIM8V_12_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_12_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[12] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_30_LC_16_14_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIIOAV_30_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_30_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[30] }
clb_pack LT_16_14 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_1_LC_16_14_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_3_LC_16_14_1, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_4_LC_16_14_2, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_6_LC_16_14_3, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_26_LC_16_14_4, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_20_LC_16_14_5, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_12_LC_16_14_6, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_30_LC_16_14_7 }
set_location LT_16_14 16 14
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_1_15_LC_16_15_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_1[15] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_15_LC_16_15_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO[15], I2C_top_level_inst1.I2C_Interpreter_inst.c_state[15] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNI6TP01_7_LC_16_15_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNI6TP01[7] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_7_LC_16_15_3 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem[7] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.prdata15_0_o3_0_o2_LC_16_15_4 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.prdata15_0_o3_0_o2 }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_RNO_0_7_LC_16_15_5 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_RNO_0[7] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_no_restart_RNO_5_LC_16_15_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_no_restart_RNO_5 }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.n_data_system_o_0_a3_2_7_LC_16_15_7 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.n_data_system_o_0_a3_2[7] }
clb_pack LT_16_15 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_1_15_LC_16_15_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_15_LC_16_15_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNI6TP01_7_LC_16_15_2, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_mem_7_LC_16_15_3, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.prdata15_0_o3_0_o2_LC_16_15_4, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_RNO_0_7_LC_16_15_5, I2C_top_level_inst1.I2C_Interpreter_inst.c_no_restart_RNO_5_LC_16_15_6, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.n_data_system_o_0_a3_2_7_LC_16_15_7 }
set_location LT_16_15 16 15
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_26_LC_16_16_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2[26] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.N_536_i_i_o2_LC_16_16_2 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.N_536_i_i_o2 }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNISBI9D_0_LC_16_16_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNISBI9D[0] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pready_i_o2_0_a2_LC_16_16_4 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pready_i_o2_0_a2 }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pready_i_o2_0_a2_2_LC_16_16_5 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pready_i_o2_0_a2_2 }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNIAC0UC_7_LC_16_16_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNIAC0UC[7] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIQ91HD_0_LC_16_16_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIQ91HD[0] }
clb_pack LT_16_16 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_26_LC_16_16_1, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.N_536_i_i_o2_LC_16_16_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNISBI9D_0_LC_16_16_3, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pready_i_o2_0_a2_LC_16_16_4, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pready_i_o2_0_a2_2_LC_16_16_5, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNIAC0UC_7_LC_16_16_6, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIQ91HD_0_LC_16_16_7 }
set_location LT_16_16 16 16
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNIE6LS1_15_LC_16_17_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNIE6LS1[15] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_12_LC_16_17_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO[12], I2C_top_level_inst1.I2C_Interpreter_inst.c_address[12] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_13_LC_16_17_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO[13], I2C_top_level_inst1.I2C_Interpreter_inst.c_address[13] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_14_LC_16_17_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO[14], I2C_top_level_inst1.I2C_Interpreter_inst.c_address[14] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_15_LC_16_17_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO[15], I2C_top_level_inst1.I2C_Interpreter_inst.c_address[15] }
clb_pack LT_16_17 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNIE6LS1_15_LC_16_17_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_12_LC_16_17_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_13_LC_16_17_4, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_14_LC_16_17_5, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_15_LC_16_17_6 }
set_location LT_16_17 16 17
ble_pack I2C_top_level_inst1.RX_Shift_Register_inst.data_o_0_LC_16_18_0 { I2C_top_level_inst1.RX_Shift_Register_inst.data_o_0_THRU_LUT4_0, I2C_top_level_inst1.RX_Shift_Register_inst.data_o[0] }
ble_pack I2C_top_level_inst1.RX_Shift_Register_inst.data_o_1_LC_16_18_1 { I2C_top_level_inst1.RX_Shift_Register_inst.data_o_1_THRU_LUT4_0, I2C_top_level_inst1.RX_Shift_Register_inst.data_o[1] }
ble_pack I2C_top_level_inst1.RX_Shift_Register_inst.data_o_7_LC_16_18_2 { I2C_top_level_inst1.RX_Shift_Register_inst.data_o_7_THRU_LUT4_0, I2C_top_level_inst1.RX_Shift_Register_inst.data_o[7] }
ble_pack I2C_top_level_inst1.RX_Shift_Register_inst.data_o_5_LC_16_18_5 { I2C_top_level_inst1.RX_Shift_Register_inst.data_o_5_THRU_LUT4_0, I2C_top_level_inst1.RX_Shift_Register_inst.data_o[5] }
ble_pack I2C_top_level_inst1.RX_Shift_Register_inst.data_o_2_LC_16_18_6 { I2C_top_level_inst1.RX_Shift_Register_inst.data_o_2_THRU_LUT4_0, I2C_top_level_inst1.RX_Shift_Register_inst.data_o[2] }
ble_pack I2C_top_level_inst1.RX_Shift_Register_inst.data_o_4_LC_16_18_7 { I2C_top_level_inst1.RX_Shift_Register_inst.data_o_4_THRU_LUT4_0, I2C_top_level_inst1.RX_Shift_Register_inst.data_o[4] }
clb_pack LT_16_18 { I2C_top_level_inst1.RX_Shift_Register_inst.data_o_0_LC_16_18_0, I2C_top_level_inst1.RX_Shift_Register_inst.data_o_1_LC_16_18_1, I2C_top_level_inst1.RX_Shift_Register_inst.data_o_7_LC_16_18_2, I2C_top_level_inst1.RX_Shift_Register_inst.data_o_5_LC_16_18_5, I2C_top_level_inst1.RX_Shift_Register_inst.data_o_2_LC_16_18_6, I2C_top_level_inst1.RX_Shift_Register_inst.data_o_4_LC_16_18_7 }
set_location LT_16_18 16 18
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_state_RNIEDSM_1_LC_16_19_0 { I2C_top_level_inst1.I2C_FSM_inst.c_state_RNIEDSM[1] }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO_1_6_LC_16_19_1 { I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO_1[6] }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_state_6_LC_16_19_2 { I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO[6], I2C_top_level_inst1.I2C_FSM_inst.c_state[6] }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_state_RNILBK01_6_LC_16_19_3 { I2C_top_level_inst1.I2C_FSM_inst.c_state_RNILBK01[6] }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter_RNIAT631_3_LC_16_19_4 { I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter_RNIAT631[3] }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_state_7_LC_16_19_5 { I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO[7], I2C_top_level_inst1.I2C_FSM_inst.c_state[7] }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_state_11_LC_16_19_6 { I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO[11], I2C_top_level_inst1.I2C_FSM_inst.c_state[11] }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO_2_1_LC_16_19_7 { I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO_2[1] }
clb_pack LT_16_19 { I2C_top_level_inst1.I2C_FSM_inst.c_state_RNIEDSM_1_LC_16_19_0, I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO_1_6_LC_16_19_1, I2C_top_level_inst1.I2C_FSM_inst.c_state_6_LC_16_19_2, I2C_top_level_inst1.I2C_FSM_inst.c_state_RNILBK01_6_LC_16_19_3, I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter_RNIAT631_3_LC_16_19_4, I2C_top_level_inst1.I2C_FSM_inst.c_state_7_LC_16_19_5, I2C_top_level_inst1.I2C_FSM_inst.c_state_11_LC_16_19_6, I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO_2_1_LC_16_19_7 }
set_location LT_16_19 16 19
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO_2_10_LC_16_20_0 { I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO_2[10] }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO_0_10_LC_16_20_1 { I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO_0[10] }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_state_RNIIMIE_11_LC_16_20_2 { I2C_top_level_inst1.I2C_FSM_inst.c_state_RNIIMIE[11] }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO_1_10_LC_16_20_3 { I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO_1[10] }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_state_10_LC_16_20_4 { I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO[10], I2C_top_level_inst1.I2C_FSM_inst.c_state[10] }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_state_9_LC_16_20_5 { I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO[9], I2C_top_level_inst1.I2C_FSM_inst.c_state[9] }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO_1_14_LC_16_20_6 { I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO_1[14] }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_state_14_LC_16_20_7 { I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO[14], I2C_top_level_inst1.I2C_FSM_inst.c_state[14] }
clb_pack LT_16_20 { I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO_2_10_LC_16_20_0, I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO_0_10_LC_16_20_1, I2C_top_level_inst1.I2C_FSM_inst.c_state_RNIIMIE_11_LC_16_20_2, I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO_1_10_LC_16_20_3, I2C_top_level_inst1.I2C_FSM_inst.c_state_10_LC_16_20_4, I2C_top_level_inst1.I2C_FSM_inst.c_state_9_LC_16_20_5, I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO_1_14_LC_16_20_6, I2C_top_level_inst1.I2C_FSM_inst.c_state_14_LC_16_20_7 }
set_location LT_16_20 16 20
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_12_RNO_2_LC_16_21_0 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_12_RNO_2 }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_14_LC_16_21_1 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_14_THRU_LUT4_0, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0[14] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_8_LC_16_21_2 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_8_RNO, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_8 }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_10_LC_16_21_3 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_10_THRU_LUT4_0, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0[10] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNI6HM8_10_LC_16_21_4 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNI6HM8[10] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIVI6G_15_LC_16_21_5 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIVI6G[15] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_15_LC_16_21_6 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_15_THRU_LUT4_0, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0[15] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_11_LC_16_21_7 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_11_THRU_LUT4_0, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[11] }
clb_pack LT_16_21 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_12_RNO_2_LC_16_21_0, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_14_LC_16_21_1, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_8_LC_16_21_2, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_10_LC_16_21_3, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNI6HM8_10_LC_16_21_4, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIVI6G_15_LC_16_21_5, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_15_LC_16_21_6, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_11_LC_16_21_7 }
set_location LT_16_21 16 21
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNI2MBM1_5_LC_16_22_0 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNI2MBM1[5] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_12_RNO_0_LC_16_22_1 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_12_RNO_0 }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_12_LC_16_22_2 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_12_RNO, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_12 }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_12_RNO_1_LC_16_22_3 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_12_RNO_1 }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_12_RNIDMPS1_LC_16_22_4 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_12_RNIDMPS1 }
ble_pack serializer_mod_inst.current_state_0_LC_16_22_5 { serializer_mod_inst.current_state_RNO[0], serializer_mod_inst.current_state[0] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_2_LC_16_22_6 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNI2MBM1_5_cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_2_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_2 }
clb_pack LT_16_22 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNI2MBM1_5_LC_16_22_0, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_12_RNO_0_LC_16_22_1, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_12_LC_16_22_2, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_12_RNO_1_LC_16_22_3, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_12_RNIDMPS1_LC_16_22_4, serializer_mod_inst.current_state_0_LC_16_22_5, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_2_LC_16_22_6 }
set_location LT_16_22 16 22
ble_pack serializer_mod_inst.shift_reg_7_LC_16_23_1 { serializer_mod_inst.shift_reg_RNO[7], serializer_mod_inst.shift_reg[7] }
ble_pack serializer_mod_inst.shift_reg_11_LC_16_23_2 { serializer_mod_inst.shift_reg_RNO[11], serializer_mod_inst.shift_reg[11] }
ble_pack serializer_mod_inst.shift_reg_8_LC_16_23_4 { serializer_mod_inst.shift_reg_RNO[8], serializer_mod_inst.shift_reg[8] }
clb_pack LT_16_23 { serializer_mod_inst.shift_reg_7_LC_16_23_1, serializer_mod_inst.shift_reg_11_LC_16_23_2, serializer_mod_inst.shift_reg_8_LC_16_23_4 }
set_location LT_16_23 16 23
ble_pack serializer_mod_inst.shift_reg_31_LC_16_24_0 { serializer_mod_inst.shift_reg_RNO[31], serializer_mod_inst.shift_reg[31] }
ble_pack serializer_mod_inst.shift_reg_32_LC_16_24_1 { serializer_mod_inst.shift_reg_RNO[32], serializer_mod_inst.shift_reg[32] }
ble_pack serializer_mod_inst.shift_reg_48_LC_16_24_2 { serializer_mod_inst.shift_reg_RNO[48], serializer_mod_inst.shift_reg[48] }
ble_pack serializer_mod_inst.shift_reg_115_LC_16_24_3 { serializer_mod_inst.shift_reg_RNO[115], serializer_mod_inst.shift_reg[115] }
ble_pack serializer_mod_inst.shift_reg_114_LC_16_24_5 { serializer_mod_inst.shift_reg_RNO[114], serializer_mod_inst.shift_reg[114] }
clb_pack LT_16_24 { serializer_mod_inst.shift_reg_31_LC_16_24_0, serializer_mod_inst.shift_reg_32_LC_16_24_1, serializer_mod_inst.shift_reg_48_LC_16_24_2, serializer_mod_inst.shift_reg_115_LC_16_24_3, serializer_mod_inst.shift_reg_114_LC_16_24_5 }
set_location LT_16_24 16 24
ble_pack serializer_mod_inst.shift_reg_79_LC_16_25_0 { serializer_mod_inst.shift_reg_RNO[79], serializer_mod_inst.shift_reg[79] }
ble_pack serializer_mod_inst.shift_reg_110_LC_16_25_1 { serializer_mod_inst.shift_reg_RNO[110], serializer_mod_inst.shift_reg[110] }
ble_pack serializer_mod_inst.shift_reg_40_LC_16_25_2 { serializer_mod_inst.shift_reg_RNO[40], serializer_mod_inst.shift_reg[40] }
ble_pack serializer_mod_inst.shift_reg_78_LC_16_25_3 { serializer_mod_inst.shift_reg_RNO[78], serializer_mod_inst.shift_reg[78] }
ble_pack serializer_mod_inst.shift_reg_41_LC_16_25_7 { serializer_mod_inst.shift_reg_RNO[41], serializer_mod_inst.shift_reg[41] }
clb_pack LT_16_25 { serializer_mod_inst.shift_reg_79_LC_16_25_0, serializer_mod_inst.shift_reg_110_LC_16_25_1, serializer_mod_inst.shift_reg_40_LC_16_25_2, serializer_mod_inst.shift_reg_78_LC_16_25_3, serializer_mod_inst.shift_reg_41_LC_16_25_7 }
set_location LT_16_25 16 25
ble_pack serializer_mod_inst.shift_reg_67_LC_16_26_0 { serializer_mod_inst.shift_reg_RNO[67], serializer_mod_inst.shift_reg[67] }
ble_pack serializer_mod_inst.shift_reg_69_LC_16_26_2 { serializer_mod_inst.shift_reg_RNO[69], serializer_mod_inst.shift_reg[69] }
ble_pack serializer_mod_inst.shift_reg_68_LC_16_26_4 { serializer_mod_inst.shift_reg_RNO[68], serializer_mod_inst.shift_reg[68] }
ble_pack serializer_mod_inst.shift_reg_116_LC_16_26_5 { serializer_mod_inst.shift_reg_RNO[116], serializer_mod_inst.shift_reg[116] }
ble_pack serializer_mod_inst.shift_reg_117_LC_16_26_7 { serializer_mod_inst.shift_reg_RNO[117], serializer_mod_inst.shift_reg[117] }
clb_pack LT_16_26 { serializer_mod_inst.shift_reg_67_LC_16_26_0, serializer_mod_inst.shift_reg_69_LC_16_26_2, serializer_mod_inst.shift_reg_68_LC_16_26_4, serializer_mod_inst.shift_reg_116_LC_16_26_5, serializer_mod_inst.shift_reg_117_LC_16_26_7 }
set_location LT_16_26 16 26
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.n_data_system_o_1_sqmuxa_0_a2_0_LC_16_27_6 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.n_data_system_o_1_sqmuxa_0_a2_0 }
clb_pack LT_16_27 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.n_data_system_o_1_sqmuxa_0_a2_0_LC_16_27_6 }
set_location LT_16_27 16 27
ble_pack rst_n_ibuf_RNIBNDC_LC_16_32_2 { rst_n_ibuf_RNIBNDC }
clb_pack LT_16_32 { rst_n_ibuf_RNIBNDC_LC_16_32_2 }
set_location LT_16_32 16 32
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_12_LC_17_8_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1[12] }
clb_pack LT_17_8 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_12_LC_17_8_6 }
set_location LT_17_8 17 8
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_12_LC_17_9_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4[12] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_12_LC_17_9_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0[12] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_12_LC_17_9_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5[12] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_12_LC_17_9_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3[12] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_12_LC_17_9_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO[12], I2C_top_level_inst1.I2C_Interpreter_inst.c_data32[12] }
clb_pack LT_17_9 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_12_LC_17_9_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_12_LC_17_9_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_12_LC_17_9_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_12_LC_17_9_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_12_LC_17_9_4 }
set_location LT_17_9 17 9
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_11_LC_17_10_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2[11] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_12_LC_17_10_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2[12] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_13_LC_17_10_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2[13] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_14_LC_17_10_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2[14] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_15_LC_17_10_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2[15] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_16_LC_17_10_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2[16] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_17_LC_17_10_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2[17] }
clb_pack LT_17_10 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_11_LC_17_10_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_12_LC_17_10_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_13_LC_17_10_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_14_LC_17_10_4, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_15_LC_17_10_5, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_16_LC_17_10_6, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_17_LC_17_10_7 }
set_location LT_17_10 17 10
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIH49MI_3_0_LC_17_11_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIH49MI_3[0] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_2_LC_17_11_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2[2] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_24_LC_17_11_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2[24] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_24_LC_17_11_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNILQ9V_24_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_24_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o[24] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_19_LC_17_11_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2[19] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_25_LC_17_11_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2[25] }
clb_pack LT_17_11 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIH49MI_3_0_LC_17_11_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_2_LC_17_11_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_24_LC_17_11_4, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_24_LC_17_11_5, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_19_LC_17_11_6, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_25_LC_17_11_7 }
set_location LT_17_11 17 11
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_27_LC_17_12_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2[27] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_27_LC_17_12_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIOT9V_27_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_27_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o[27] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_28_LC_17_12_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2[28] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_28_LC_17_12_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIPU9V_28_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_28_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o[28] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_29_LC_17_12_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2[29] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_29_LC_17_12_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIQV9V_29_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_29_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o[29] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_3_LC_17_12_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2[3] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_3_LC_17_12_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNI2PP01_3_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_3_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o[3] }
clb_pack LT_17_12 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_27_LC_17_12_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_27_LC_17_12_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_28_LC_17_12_2, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_28_LC_17_12_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_29_LC_17_12_4, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_29_LC_17_12_5, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_3_LC_17_12_6, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_3_LC_17_12_7 }
set_location LT_17_12 17 12
ble_pack serializer_mod_inst.serial_out_test_e_0_LC_17_13_0 { serializer_mod_inst.shift_reg_RNIH24L[128], serializer_mod_inst.serial_out_test_e_0 }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIIO3I_0_LC_17_13_1 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIIO3I[0] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIOU3I_6_LC_17_13_2 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIOU3I[6] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_2_RNIMEFF_LC_17_13_3 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_2_RNIMEFF }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIO4JK_4_LC_17_13_4 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIO4JK[4] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIP1G7_15_LC_17_13_5 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIP1G7[15] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIIGUF7_LC_17_13_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIIGUF7 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINLUF7_LC_17_13_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINLUF7 }
clb_pack LT_17_13 { serializer_mod_inst.serial_out_test_e_0_LC_17_13_0, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIIO3I_0_LC_17_13_1, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIOU3I_6_LC_17_13_2, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_2_RNIMEFF_LC_17_13_3, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIO4JK_4_LC_17_13_4, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIP1G7_15_LC_17_13_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIIGUF7_LC_17_13_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINLUF7_LC_17_13_7 }
set_location LT_17_13 17 13
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIIKSI1_LC_17_14_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIIKSI1 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNI5Q7H2_LC_17_14_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNI5Q7H2 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI28DD7_LC_17_14_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI28DD7 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIDBUF7_LC_17_14_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIDBUF7 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_20_LC_17_14_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_RNO[20], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[20] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_21_LC_17_14_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_RNO[21], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[21] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_22_LC_17_14_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_RNO[22], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[22] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_23_LC_17_14_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_RNO[23], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[23] }
clb_pack LT_17_14 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIIKSI1_LC_17_14_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNI5Q7H2_LC_17_14_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI28DD7_LC_17_14_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIDBUF7_LC_17_14_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_20_LC_17_14_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_21_LC_17_14_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_22_LC_17_14_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_23_LC_17_14_7 }
set_location LT_17_14 17 14
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIH49MI_2_0_LC_17_15_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIH49MI_2[0] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.addr_mem_0_a2_i_1_LC_17_15_1 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.addr_mem_0_a2_i[1] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.n_data_system_o_1_sqmuxa_0_a2_0_i_LC_17_15_2 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.n_data_system_o_1_sqmuxa_0_a2_0_i }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIPOSB_11_LC_17_15_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIPOSB[11] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.n_data_system_o_1_sqmuxa_0_a2_0_i_LC_17_15_4 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.n_data_system_o_1_sqmuxa_0_a2_0_i }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_12_LC_17_15_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO[12], I2C_top_level_inst1.I2C_Interpreter_inst.c_state[12] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_11_LC_17_15_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO[11], I2C_top_level_inst1.I2C_Interpreter_inst.c_state[11] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_13_LC_17_15_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO[13], I2C_top_level_inst1.I2C_Interpreter_inst.c_state[13] }
clb_pack LT_17_15 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIH49MI_2_0_LC_17_15_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.addr_mem_0_a2_i_1_LC_17_15_1, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.n_data_system_o_1_sqmuxa_0_a2_0_i_LC_17_15_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIPOSB_11_LC_17_15_3, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.n_data_system_o_1_sqmuxa_0_a2_0_i_LC_17_15_4, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_12_LC_17_15_5, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_11_LC_17_15_6, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_13_LC_17_15_7 }
set_location LT_17_15 17 15
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_RNINHAS1_0_LC_17_16_0 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_RNINHAS1[0] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.n_data_system_o_1_sqmuxa_0_a2_0_i_o2_LC_17_16_1 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.n_data_system_o_1_sqmuxa_0_a2_0_i_o2 }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.n_data_system_o_1_sqmuxa_0_a2_0_i_o2_LC_17_16_2 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.n_data_system_o_1_sqmuxa_0_a2_0_i_o2 }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNII7LO3_2_LC_17_16_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNII7LO3[2] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.n_data_system_o_1_sqmuxa_0_a2_0_i_o2_LC_17_16_4 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.n_data_system_o_1_sqmuxa_0_a2_0_i_o2 }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_id.prdata_1_4_u_i_m2_0_LC_17_16_5 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_id.prdata_1_4_u_i_m2_0 }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNI7T453_9_LC_17_16_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNI7T453[9] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNIE7FP3_4_LC_17_16_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNIE7FP3[4] }
clb_pack LT_17_16 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_RNINHAS1_0_LC_17_16_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.n_data_system_o_1_sqmuxa_0_a2_0_i_o2_LC_17_16_1, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.n_data_system_o_1_sqmuxa_0_a2_0_i_o2_LC_17_16_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNII7LO3_2_LC_17_16_3, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.n_data_system_o_1_sqmuxa_0_a2_0_i_o2_LC_17_16_4, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_id.prdata_1_4_u_i_m2_0_LC_17_16_5, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNI7T453_9_LC_17_16_6, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNIE7FP3_4_LC_17_16_7 }
set_location LT_17_16 17 16
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.n_burst16_6_0_a3_0_o2_LC_17_17_0 { I2C_top_level_inst1.I2C_Interpreter_inst.n_burst16_6_0_a3_0_o2 }
ble_pack I2C_top_level_inst1.command_reg_inst.c_command_4_LC_17_17_1 { I2C_top_level_inst1.command_reg_inst.c_command_4_THRU_LUT4_0, I2C_top_level_inst1.command_reg_inst.c_command[4] }
ble_pack I2C_top_level_inst1.command_reg_inst.c_command_5_LC_17_17_2 { I2C_top_level_inst1.command_reg_inst.c_command_5_THRU_LUT4_0, I2C_top_level_inst1.command_reg_inst.c_command[5] }
ble_pack I2C_top_level_inst1.command_reg_inst.c_command_6_LC_17_17_3 { I2C_top_level_inst1.command_reg_inst.c_command_6_THRU_LUT4_0, I2C_top_level_inst1.command_reg_inst.c_command[6] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_RNIFO5I1_7_LC_17_17_4 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_RNIFO5I1[7] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_0_i_o2_0_a3_26_LC_17_17_5 { I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_0_i_o2_0_a3[26] }
ble_pack I2C_top_level_inst1.command_reg_inst.c_command_7_LC_17_17_6 { I2C_top_level_inst1.command_reg_inst.c_command_7_THRU_LUT4_0, I2C_top_level_inst1.command_reg_inst.c_command[7] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_0_i_o2_0_a3_6_26_LC_17_17_7 { I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_0_i_o2_0_a3_6[26] }
clb_pack LT_17_17 { I2C_top_level_inst1.I2C_Interpreter_inst.n_burst16_6_0_a3_0_o2_LC_17_17_0, I2C_top_level_inst1.command_reg_inst.c_command_4_LC_17_17_1, I2C_top_level_inst1.command_reg_inst.c_command_5_LC_17_17_2, I2C_top_level_inst1.command_reg_inst.c_command_6_LC_17_17_3, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_RNIFO5I1_7_LC_17_17_4, I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_0_i_o2_0_a3_26_LC_17_17_5, I2C_top_level_inst1.command_reg_inst.c_command_7_LC_17_17_6, I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_0_i_o2_0_a3_6_26_LC_17_17_7 }
set_location LT_17_17 17 17
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_state_ns_i_a2_6_0_LC_17_18_0 { I2C_top_level_inst1.I2C_FSM_inst.c_state_ns_i_a2_6[0] }
ble_pack I2C_top_level_inst1.RX_Shift_Register_inst.data_o_6_LC_17_18_2 { I2C_top_level_inst1.RX_Shift_Register_inst.data_o_6_THRU_LUT4_0, I2C_top_level_inst1.RX_Shift_Register_inst.data_o[6] }
ble_pack I2C_top_level_inst1.RX_Shift_Register_inst.data_o_3_LC_17_18_5 { I2C_top_level_inst1.RX_Shift_Register_inst.data_o_3_THRU_LUT4_0, I2C_top_level_inst1.RX_Shift_Register_inst.data_o[3] }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_state_ns_i_i_a2_1_0_LC_17_18_6 { I2C_top_level_inst1.I2C_FSM_inst.c_state_ns_i_i_a2_1[0] }
clb_pack LT_17_18 { I2C_top_level_inst1.I2C_FSM_inst.c_state_ns_i_a2_6_0_LC_17_18_0, I2C_top_level_inst1.RX_Shift_Register_inst.data_o_6_LC_17_18_2, I2C_top_level_inst1.RX_Shift_Register_inst.data_o_3_LC_17_18_5, I2C_top_level_inst1.I2C_FSM_inst.c_state_ns_i_i_a2_1_0_LC_17_18_6 }
set_location LT_17_18 17 18
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_byte_counter_0_LC_17_19_0 { I2C_top_level_inst1.I2C_FSM_inst.c_byte_counter_RNO[0], I2C_top_level_inst1.I2C_FSM_inst.c_byte_counter[0] }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_state_RNIUAQ1_11_LC_17_19_1 { I2C_top_level_inst1.I2C_FSM_inst.c_state_RNIUAQ1[11] }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_byte_counter_1_LC_17_19_2 { I2C_top_level_inst1.I2C_FSM_inst.c_byte_counter_RNO[1], I2C_top_level_inst1.I2C_FSM_inst.c_byte_counter[1] }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_r_w_LC_17_19_3 { I2C_top_level_inst1.I2C_FSM_inst.c_r_w_RNO, I2C_top_level_inst1.I2C_FSM_inst.c_r_w }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_state_0_LC_17_19_4 { I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO[0], I2C_top_level_inst1.I2C_FSM_inst.c_state[0] }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_state_3_LC_17_19_5 { I2C_top_level_inst1.I2C_FSM_inst.c_state_RNIPSA41_2_I2C_top_level_inst1.I2C_FSM_inst.c_state_3_REP_LUT4_0, I2C_top_level_inst1.I2C_FSM_inst.c_state[3] }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO_0_6_LC_17_19_6 { I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO_0[6] }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_state_5_LC_17_19_7 { I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO[5], I2C_top_level_inst1.I2C_FSM_inst.c_state[5] }
clb_pack LT_17_19 { I2C_top_level_inst1.I2C_FSM_inst.c_byte_counter_0_LC_17_19_0, I2C_top_level_inst1.I2C_FSM_inst.c_state_RNIUAQ1_11_LC_17_19_1, I2C_top_level_inst1.I2C_FSM_inst.c_byte_counter_1_LC_17_19_2, I2C_top_level_inst1.I2C_FSM_inst.c_r_w_LC_17_19_3, I2C_top_level_inst1.I2C_FSM_inst.c_state_0_LC_17_19_4, I2C_top_level_inst1.I2C_FSM_inst.c_state_3_LC_17_19_5, I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO_0_6_LC_17_19_6, I2C_top_level_inst1.I2C_FSM_inst.c_state_5_LC_17_19_7 }
set_location LT_17_19 17 19
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO_0_1_LC_17_20_0 { I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO_0[1] }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO_1_1_LC_17_20_1 { I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO_1[1] }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_state_RNI8SIH_3_LC_17_20_2 { I2C_top_level_inst1.I2C_FSM_inst.c_state_RNI8SIH[3] }
ble_pack I2C_top_level_inst1.s_sda_o_tx_RNITO2M_LC_17_20_3 { I2C_top_level_inst1.s_sda_o_tx_RNITO2M }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.N_552_i_0_a2_LC_17_20_4 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.N_552_i_0_a2 }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_0_i_o2_0_a3_7_26_LC_17_20_5 { I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_0_i_o2_0_a3_7[26] }
ble_pack I2C_top_level_inst1.s_sda_o_q_1_LC_17_20_6 { I2C_top_level_inst1.s_sda_o_q_1_THRU_LUT4_0, I2C_top_level_inst1.s_sda_o_q[1] }
ble_pack I2C_top_level_inst1.s_sda_o_tx_LC_17_20_7 { I2C_top_level_inst1.s_sda_o_tx_THRU_LUT4_0, I2C_top_level_inst1.s_sda_o_tx }
clb_pack LT_17_20 { I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO_0_1_LC_17_20_0, I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO_1_1_LC_17_20_1, I2C_top_level_inst1.I2C_FSM_inst.c_state_RNI8SIH_3_LC_17_20_2, I2C_top_level_inst1.s_sda_o_tx_RNITO2M_LC_17_20_3, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.N_552_i_0_a2_LC_17_20_4, I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_0_i_o2_0_a3_7_26_LC_17_20_5, I2C_top_level_inst1.s_sda_o_q_1_LC_17_20_6, I2C_top_level_inst1.s_sda_o_tx_LC_17_20_7 }
set_location LT_17_20 17 20
ble_pack I2C_top_level_inst1.s_sda_o_q_0_LC_17_21_0 { I2C_top_level_inst1.s_sda_o_q_0_THRU_LUT4_0, I2C_top_level_inst1.s_sda_o_q[0] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_RNI8HA01_1_LC_17_21_1 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_RNI8HA01[1] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.un35_4_0__c_state_ret_6_RNI6LR22_LC_17_21_2 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.un35_4_0_.c_state_ret_6_RNI6LR22 }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.prdata15_0_o3_0_a2_LC_17_21_3 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.prdata15_0_o3_0_a2 }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.n_data_system_o_1_sqmuxa_0_a2_2_o2_0_LC_17_21_4 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.n_data_system_o_1_sqmuxa_0_a2_2_o2_0 }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNI1ITL_8_LC_17_21_5 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNI1ITL[8] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_0_i_o2_0_a3_8_26_LC_17_21_6 { I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_0_i_o2_0_a3_8[26] }
clb_pack LT_17_21 { I2C_top_level_inst1.s_sda_o_q_0_LC_17_21_0, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_RNI8HA01_1_LC_17_21_1, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.un35_4_0__c_state_ret_6_RNI6LR22_LC_17_21_2, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.prdata15_0_o3_0_a2_LC_17_21_3, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.n_data_system_o_1_sqmuxa_0_a2_2_o2_0_LC_17_21_4, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNI1ITL_8_LC_17_21_5, I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_0_i_o2_0_a3_8_26_LC_17_21_6 }
set_location LT_17_21 17 21
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_12_LC_17_22_0 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_12_THRU_LUT4_0, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0[12] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_9_LC_17_22_1 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_9_RNO, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_9 }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_8_LC_17_22_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.m59_i_i, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0[8] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_9_LC_17_22_4 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_9_THRU_LUT4_0, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[9] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.un35_4_0__c_state_ret_6_LC_17_22_5 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.un35_4_0_.c_state_ret_6_RNO, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.un35_4_0_.c_state_ret_6 }
clb_pack LT_17_22 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_12_LC_17_22_0, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_9_LC_17_22_1, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_8_LC_17_22_2, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_9_LC_17_22_4, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.un35_4_0__c_state_ret_6_LC_17_22_5 }
set_location LT_17_22 17 22
ble_pack serializer_mod_inst.shift_reg_1_LC_17_23_0 { serializer_mod_inst.shift_reg_RNO[1], serializer_mod_inst.shift_reg[1] }
ble_pack serializer_mod_inst.shift_reg_12_LC_17_23_1 { serializer_mod_inst.shift_reg_RNO[12], serializer_mod_inst.shift_reg[12] }
ble_pack serializer_mod_inst.shift_reg_49_LC_17_23_2 { serializer_mod_inst.shift_reg_RNO[49], serializer_mod_inst.shift_reg[49] }
ble_pack serializer_mod_inst.shift_reg_91_LC_17_23_3 { serializer_mod_inst.shift_reg_RNO[91], serializer_mod_inst.shift_reg[91] }
ble_pack serializer_mod_inst.shift_reg_51_LC_17_23_4 { serializer_mod_inst.shift_reg_RNO[51], serializer_mod_inst.shift_reg[51] }
ble_pack serializer_mod_inst.shift_reg_52_LC_17_23_6 { serializer_mod_inst.shift_reg_RNO[52], serializer_mod_inst.shift_reg[52] }
clb_pack LT_17_23 { serializer_mod_inst.shift_reg_1_LC_17_23_0, serializer_mod_inst.shift_reg_12_LC_17_23_1, serializer_mod_inst.shift_reg_49_LC_17_23_2, serializer_mod_inst.shift_reg_91_LC_17_23_3, serializer_mod_inst.shift_reg_51_LC_17_23_4, serializer_mod_inst.shift_reg_52_LC_17_23_6 }
set_location LT_17_23 17 23
ble_pack serializer_mod_inst.shift_reg_10_LC_17_24_0 { serializer_mod_inst.shift_reg_RNO[10], serializer_mod_inst.shift_reg[10] }
ble_pack serializer_mod_inst.shift_reg_56_LC_17_24_1 { serializer_mod_inst.shift_reg_RNO[56], serializer_mod_inst.shift_reg[56] }
ble_pack serializer_mod_inst.shift_reg_15_LC_17_24_2 { serializer_mod_inst.shift_reg_RNO[15], serializer_mod_inst.shift_reg[15] }
ble_pack serializer_mod_inst.shift_reg_122_LC_17_24_3 { serializer_mod_inst.shift_reg_RNO[122], serializer_mod_inst.shift_reg[122] }
ble_pack serializer_mod_inst.shift_reg_14_LC_17_24_4 { serializer_mod_inst.shift_reg_RNO[14], serializer_mod_inst.shift_reg[14] }
ble_pack serializer_mod_inst.shift_reg_13_LC_17_24_5 { serializer_mod_inst.shift_reg_RNO[13], serializer_mod_inst.shift_reg[13] }
ble_pack serializer_mod_inst.shift_reg_9_LC_17_24_7 { serializer_mod_inst.shift_reg_RNO[9], serializer_mod_inst.shift_reg[9] }
clb_pack LT_17_24 { serializer_mod_inst.shift_reg_10_LC_17_24_0, serializer_mod_inst.shift_reg_56_LC_17_24_1, serializer_mod_inst.shift_reg_15_LC_17_24_2, serializer_mod_inst.shift_reg_122_LC_17_24_3, serializer_mod_inst.shift_reg_14_LC_17_24_4, serializer_mod_inst.shift_reg_13_LC_17_24_5, serializer_mod_inst.shift_reg_9_LC_17_24_7 }
set_location LT_17_24 17 24
ble_pack serializer_mod_inst.shift_reg_18_LC_17_25_0 { serializer_mod_inst.shift_reg_RNO[18], serializer_mod_inst.shift_reg[18] }
ble_pack serializer_mod_inst.shift_reg_16_LC_17_25_1 { serializer_mod_inst.shift_reg_RNO[16], serializer_mod_inst.shift_reg[16] }
ble_pack serializer_mod_inst.shift_reg_80_LC_17_25_2 { serializer_mod_inst.shift_reg_RNO[80], serializer_mod_inst.shift_reg[80] }
ble_pack serializer_mod_inst.shift_reg_108_LC_17_25_5 { serializer_mod_inst.shift_reg_RNO[108], serializer_mod_inst.shift_reg[108] }
ble_pack serializer_mod_inst.shift_reg_17_LC_17_25_6 { serializer_mod_inst.shift_reg_RNO[17], serializer_mod_inst.shift_reg[17] }
ble_pack serializer_mod_inst.shift_reg_19_LC_17_25_7 { serializer_mod_inst.shift_reg_RNO[19], serializer_mod_inst.shift_reg[19] }
clb_pack LT_17_25 { serializer_mod_inst.shift_reg_18_LC_17_25_0, serializer_mod_inst.shift_reg_16_LC_17_25_1, serializer_mod_inst.shift_reg_80_LC_17_25_2, serializer_mod_inst.shift_reg_108_LC_17_25_5, serializer_mod_inst.shift_reg_17_LC_17_25_6, serializer_mod_inst.shift_reg_19_LC_17_25_7 }
set_location LT_17_25 17 25
ble_pack serializer_mod_inst.shift_reg_107_LC_17_26_0 { serializer_mod_inst.shift_reg_RNO[107], serializer_mod_inst.shift_reg[107] }
ble_pack serializer_mod_inst.shift_reg_70_LC_17_26_1 { serializer_mod_inst.shift_reg_RNO[70], serializer_mod_inst.shift_reg[70] }
ble_pack serializer_mod_inst.shift_reg_104_LC_17_26_3 { serializer_mod_inst.shift_reg_RNO[104], serializer_mod_inst.shift_reg[104] }
ble_pack serializer_mod_inst.shift_reg_106_LC_17_26_7 { serializer_mod_inst.shift_reg_RNO[106], serializer_mod_inst.shift_reg[106] }
clb_pack LT_17_26 { serializer_mod_inst.shift_reg_107_LC_17_26_0, serializer_mod_inst.shift_reg_70_LC_17_26_1, serializer_mod_inst.shift_reg_104_LC_17_26_3, serializer_mod_inst.shift_reg_106_LC_17_26_7 }
set_location LT_17_26 17 26
ble_pack serializer_mod_inst.shift_reg_47_LC_17_27_0 { serializer_mod_inst.shift_reg_RNO[47], serializer_mod_inst.shift_reg[47] }
ble_pack serializer_mod_inst.shift_reg_95_LC_17_27_2 { serializer_mod_inst.shift_reg_RNO[95], serializer_mod_inst.shift_reg[95] }
ble_pack serializer_mod_inst.shift_reg_94_LC_17_27_4 { serializer_mod_inst.shift_reg_RNO[94], serializer_mod_inst.shift_reg[94] }
ble_pack serializer_mod_inst.shift_reg_105_LC_17_27_5 { serializer_mod_inst.shift_reg_RNO[105], serializer_mod_inst.shift_reg[105] }
ble_pack serializer_mod_inst.shift_reg_46_LC_17_27_7 { serializer_mod_inst.shift_reg_RNO[46], serializer_mod_inst.shift_reg[46] }
clb_pack LT_17_27 { serializer_mod_inst.shift_reg_47_LC_17_27_0, serializer_mod_inst.shift_reg_95_LC_17_27_2, serializer_mod_inst.shift_reg_94_LC_17_27_4, serializer_mod_inst.shift_reg_105_LC_17_27_5, serializer_mod_inst.shift_reg_46_LC_17_27_7 }
set_location LT_17_27 17 27
ble_pack serializer_mod_inst.shift_reg_97_LC_17_28_1 { serializer_mod_inst.shift_reg_RNO[97], serializer_mod_inst.shift_reg[97] }
ble_pack serializer_mod_inst.shift_reg_92_LC_17_28_2 { serializer_mod_inst.shift_reg_RNO[92], serializer_mod_inst.shift_reg[92] }
ble_pack serializer_mod_inst.shift_reg_93_LC_17_28_3 { serializer_mod_inst.shift_reg_RNO[93], serializer_mod_inst.shift_reg[93] }
ble_pack serializer_mod_inst.shift_reg_96_LC_17_28_7 { serializer_mod_inst.shift_reg_RNO[96], serializer_mod_inst.shift_reg[96] }
clb_pack LT_17_28 { serializer_mod_inst.shift_reg_97_LC_17_28_1, serializer_mod_inst.shift_reg_92_LC_17_28_2, serializer_mod_inst.shift_reg_93_LC_17_28_3, serializer_mod_inst.shift_reg_96_LC_17_28_7 }
set_location LT_17_28 17 28
ble_pack serializer_mod_inst.shift_reg_98_LC_17_29_0 { serializer_mod_inst.shift_reg_RNO[98], serializer_mod_inst.shift_reg[98] }
ble_pack serializer_mod_inst.enable_config_LC_17_29_5 { serializer_mod_inst.current_state_RNIVDDK_0_0_serializer_mod_inst.enable_config_REP_LUT4_0, serializer_mod_inst.enable_config }
ble_pack serializer_mod_inst.serial_out_LC_17_29_6 { serializer_mod_inst.shift_reg_RNIH24L_128_serializer_mod_inst.serial_out_REP_LUT4_0, serializer_mod_inst.serial_out }
clb_pack LT_17_29 { serializer_mod_inst.shift_reg_98_LC_17_29_0, serializer_mod_inst.enable_config_LC_17_29_5, serializer_mod_inst.serial_out_LC_17_29_6 }
set_location LT_17_29 17 29
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_24_LC_18_8_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3[24] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_24_LC_18_8_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO[24], I2C_top_level_inst1.I2C_Interpreter_inst.c_data32[24] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_24_LC_18_8_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1[24] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_24_LC_18_8_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4[24] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_24_LC_18_8_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0[24] }
clb_pack LT_18_8 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_24_LC_18_8_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_24_LC_18_8_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_24_LC_18_8_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_24_LC_18_8_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_24_LC_18_8_4 }
set_location LT_18_8 18 8
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_23_LC_18_9_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2[23] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_10_LC_18_9_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2[10] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_24_LC_18_9_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6[24] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_0_LC_18_9_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2[0] }
clb_pack LT_18_9 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_23_LC_18_9_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_10_LC_18_9_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_6_24_LC_18_9_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_0_LC_18_9_7 }
set_location LT_18_9 18 9
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_23_LC_18_10_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3[23] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_23_LC_18_10_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO[23], I2C_top_level_inst1.I2C_Interpreter_inst.c_data32[23] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_23_LC_18_10_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1[23] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_23_LC_18_10_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4[23] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_23_LC_18_10_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0[23] }
clb_pack LT_18_10 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_23_LC_18_10_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_23_LC_18_10_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_23_LC_18_10_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_23_LC_18_10_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_23_LC_18_10_4 }
set_location LT_18_10 18 10
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_20_LC_18_11_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2[20] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_21_LC_18_11_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2[21] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNIQV592_17_LC_18_11_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNIQV592[17] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIJJFV5_LC_18_11_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIJJFV5 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_21_LC_18_11_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_RNO[21], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data[21] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNID0LH5_LC_18_11_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNID0LH5 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIEEFV5_LC_18_11_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIEEFV5 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_20_LC_18_11_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_RNO[20], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data[20] }
clb_pack LT_18_11 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_20_LC_18_11_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_2_21_LC_18_11_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNIQV592_17_LC_18_11_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIJJFV5_LC_18_11_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_21_LC_18_11_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNID0LH5_LC_18_11_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIEEFV5_LC_18_11_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_20_LC_18_11_7 }
set_location LT_18_11 18 11
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_21_LC_18_12_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4[21] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_21_LC_18_12_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0[21] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_21_LC_18_12_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5[21] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_21_LC_18_12_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3[21] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_21_LC_18_12_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO[21], I2C_top_level_inst1.I2C_Interpreter_inst.c_data32[21] }
clb_pack LT_18_12 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_21_LC_18_12_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_21_LC_18_12_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_21_LC_18_12_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_21_LC_18_12_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_21_LC_18_12_4 }
set_location LT_18_12 18 12
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_12_LC_18_13_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIIM8V[12], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o[12] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_21_LC_18_13_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIIN9V[21], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o[21] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_30_LC_18_13_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIIOAV[30], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o[30] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_13_LC_18_13_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIJN8V[13], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o[13] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_22_LC_18_13_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIJO9V[22], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o[22] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_31_LC_18_13_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIJPAV[31], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o[31] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_14_LC_18_13_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIKO8V[14], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o[14] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_23_LC_18_13_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIKP9V[23], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o[23] }
clb_pack LT_18_13 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_12_LC_18_13_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_21_LC_18_13_1, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_30_LC_18_13_2, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_13_LC_18_13_3, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_22_LC_18_13_4, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_31_LC_18_13_5, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_14_LC_18_13_6, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_23_LC_18_13_7 }
set_location LT_18_13 18 13
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIMOSI1_LC_18_14_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIMOSI1 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNINALH5_LC_18_14_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNINALH5 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNIU3692_17_LC_18_14_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNIU3692[17] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_22_LC_18_14_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIJO9V_22_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_22_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[22] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNI0T153_LC_18_14_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNI0T153 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNICIDD7_LC_18_14_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNICIDD7 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNI9U7H2_LC_18_14_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNI9U7H2 }
clb_pack LT_18_14 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIMOSI1_LC_18_14_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNINALH5_LC_18_14_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNIU3692_17_LC_18_14_2, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_22_LC_18_14_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNI0T153_LC_18_14_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNICIDD7_LC_18_14_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNI9U7H2_LC_18_14_6 }
set_location LT_18_14 18 14
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_10_LC_18_15_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIGK8V_10_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_10_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o[10] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_11_LC_18_15_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIHL8V_11_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_11_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o[11] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_20_LC_18_15_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIHM9V_20_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_20_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o[20] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_12_LC_18_15_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIIM8V_12_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_12_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o[12] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_21_LC_18_15_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIIN9V_21_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_21_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o[21] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_30_LC_18_15_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIIOAV_30_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_30_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o[30] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_13_LC_18_15_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIJN8V_13_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_13_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o[13] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_22_LC_18_15_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIJO9V_22_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_22_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o[22] }
clb_pack LT_18_15 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_10_LC_18_15_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_11_LC_18_15_1, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_20_LC_18_15_2, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_12_LC_18_15_3, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_21_LC_18_15_4, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_30_LC_18_15_5, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_13_LC_18_15_6, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_22_LC_18_15_7 }
set_location LT_18_15 18 15
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_26_LC_18_16_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO[26], I2C_top_level_inst1.I2C_Interpreter_inst.c_state[26] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIBDJD_23_LC_18_16_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIBDJD[23] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNI3S672_1_LC_18_16_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNI3S672[1] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_5_LC_18_16_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO[5], I2C_top_level_inst1.I2C_Interpreter_inst.c_state[5] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_6_LC_18_16_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO[6], I2C_top_level_inst1.I2C_Interpreter_inst.c_state[6] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_21_LC_18_16_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO[21], I2C_top_level_inst1.I2C_Interpreter_inst.c_state[21] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.un1_n_data_system_o17_i_0_0_o2_0_LC_18_16_6 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.un1_n_data_system_o17_i_0_0_o2[0] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.psel_1_N_680_i_i_a2_LC_18_16_7 { I2C_top_level_inst1.I2C_Interpreter_inst.psel_1.N_680_i_i_a2 }
clb_pack LT_18_16 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_26_LC_18_16_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIBDJD_23_LC_18_16_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNI3S672_1_LC_18_16_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_5_LC_18_16_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_6_LC_18_16_4, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_21_LC_18_16_5, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.un1_n_data_system_o17_i_0_0_o2_0_LC_18_16_6, I2C_top_level_inst1.I2C_Interpreter_inst.psel_1_N_680_i_i_a2_LC_18_16_7 }
set_location LT_18_16 18 16
ble_pack I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_9_LC_18_17_0 { I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_RNO[9], I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in[9] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_RNI1SAS1_5_LC_18_17_1 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_RNI1SAS1[5] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_RNI3UAS1_6_LC_18_17_3 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_RNI3UAS1[6] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_RNI50BS1_7_LC_18_17_4 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_RNI50BS1[7] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_RNIVPAS1_4_LC_18_17_5 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_RNIVPAS1[4] }
clb_pack LT_18_17 { I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_9_LC_18_17_0, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_RNI1SAS1_5_LC_18_17_1, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_RNI3UAS1_6_LC_18_17_3, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_RNI50BS1_7_LC_18_17_4, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_RNIVPAS1_4_LC_18_17_5 }
set_location LT_18_17 18 17
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.un3_addr_mem_cry_0_c_LC_18_18_0 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.un3_addr_mem_cry_0_c }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.un3_addr_mem_cry_0_THRU_LUT4_0_LC_18_18_1 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.un3_addr_mem_cry_0_THRU_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.un3_addr_mem_cry_1_c }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.un3_addr_mem_cry_1_THRU_LUT4_0_LC_18_18_2 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.un3_addr_mem_cry_1_THRU_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.un3_addr_mem_cry_2_c }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.un3_addr_mem_cry_2_c_RNI3RPT1_LC_18_18_3 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.un3_addr_mem_cry_2_c_RNI3RPT1, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.un3_addr_mem_cry_3_c }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.un3_addr_mem_cry_3_c_RNI6VQT1_LC_18_18_4 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.un3_addr_mem_cry_3_c_RNI6VQT1, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.un3_addr_mem_cry_4_c }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.un3_addr_mem_cry_4_c_RNI93ST1_LC_18_18_5 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.un3_addr_mem_cry_4_c_RNI93ST1 }
ble_pack I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_resetter_rst_LC_18_18_6 { I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_resetter_rst_THRU_LUT4_0, I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_resetter_rst }
clb_pack LT_18_18 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.un3_addr_mem_cry_0_c_LC_18_18_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.un3_addr_mem_cry_0_THRU_LUT4_0_LC_18_18_1, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.un3_addr_mem_cry_1_THRU_LUT4_0_LC_18_18_2, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.un3_addr_mem_cry_2_c_RNI3RPT1_LC_18_18_3, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.un3_addr_mem_cry_3_c_RNI6VQT1_LC_18_18_4, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.un3_addr_mem_cry_4_c_RNI93ST1_LC_18_18_5, I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_resetter_rst_LC_18_18_6 }
set_location LT_18_18 18 18
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_err_state_RNIJHC9_1_LC_18_19_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_err_state_RNIJHC9[1] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_0_3_LC_18_19_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_0[3] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_3_LC_18_19_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO[3], I2C_top_level_inst1.I2C_Interpreter_inst.c_address[3] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.un3_addr_mem_cry_0_c_RNO_LC_18_19_4 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.un3_addr_mem_cry_0_c_RNO }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_5_LC_18_19_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO[5], I2C_top_level_inst1.I2C_Interpreter_inst.c_address[5] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_6_LC_18_19_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO[6], I2C_top_level_inst1.I2C_Interpreter_inst.c_address[6] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_7_LC_18_19_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO[7], I2C_top_level_inst1.I2C_Interpreter_inst.c_address[7] }
clb_pack LT_18_19 { I2C_top_level_inst1.I2C_Interpreter_inst.c_err_state_RNIJHC9_1_LC_18_19_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_0_3_LC_18_19_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_3_LC_18_19_3, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.un3_addr_mem_cry_0_c_RNO_LC_18_19_4, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_5_LC_18_19_5, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_6_LC_18_19_6, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_7_LC_18_19_7 }
set_location LT_18_19 18 19
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_0_LC_18_20_0 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_RNO[0], cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr[0], cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_cry_c[0] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_1_LC_18_20_1 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_RNO[1], cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr[1], cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_cry_c[1] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_2_LC_18_20_2 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_RNO[2], cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr[2], cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_cry_c[2] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_3_LC_18_20_3 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_RNO[3], cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr[3], cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_cry_c[3] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_4_LC_18_20_4 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_RNO[4], cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr[4], cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_cry_c[4] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_5_LC_18_20_5 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_RNO[5], cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr[5], cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_cry_c[5] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_6_LC_18_20_6 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_RNO[6], cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr[6], cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_cry_c[6] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_7_LC_18_20_7 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_RNO[7], cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr[7], cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_cry_c[7] }
clb_pack LT_18_20 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_0_LC_18_20_0, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_1_LC_18_20_1, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_2_LC_18_20_2, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_3_LC_18_20_3, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_4_LC_18_20_4, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_5_LC_18_20_5, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_6_LC_18_20_6, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_7_LC_18_20_7 }
set_location LT_18_20 18 20
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_8_LC_18_21_0 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_RNO[8], cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr[8], cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_cry_c[8] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_9_LC_18_21_1 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_RNO[9], cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr[9], cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_cry_c[9] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_10_LC_18_21_2 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_RNO[10], cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr[10], cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_cry_c[10] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_11_LC_18_21_3 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_RNO[11], cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr[11], cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_cry_c[11] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_12_LC_18_21_4 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_RNO[12], cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr[12], cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_cry_c[12] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_13_LC_18_21_5 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_RNO[13], cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr[13], cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_cry_c[13] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_14_LC_18_21_6 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_RNO[14], cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr[14], cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_cry_c[14] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_15_LC_18_21_7 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_RNO[15], cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr[15] }
clb_pack LT_18_21 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_8_LC_18_21_0, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_9_LC_18_21_1, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_10_LC_18_21_2, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_11_LC_18_21_3, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_12_LC_18_21_4, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_13_LC_18_21_5, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_14_LC_18_21_6, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_15_LC_18_21_7 }
set_location LT_18_21 18 21
ble_pack serializer_mod_inst.shift_reg_86_LC_18_22_0 { serializer_mod_inst.shift_reg_RNO[86], serializer_mod_inst.shift_reg[86] }
ble_pack serializer_mod_inst.shift_reg_87_LC_18_22_2 { serializer_mod_inst.shift_reg_RNO[87], serializer_mod_inst.shift_reg[87] }
ble_pack serializer_mod_inst.shift_reg_54_LC_18_22_3 { serializer_mod_inst.shift_reg_RNO[54], serializer_mod_inst.shift_reg[54] }
ble_pack cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_6_LC_18_22_5 { cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_2_RNIMEFF_cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_6_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0[6] }
ble_pack serializer_mod_inst.shift_reg_53_LC_18_22_7 { serializer_mod_inst.shift_reg_RNO[53], serializer_mod_inst.shift_reg[53] }
clb_pack LT_18_22 { serializer_mod_inst.shift_reg_86_LC_18_22_0, serializer_mod_inst.shift_reg_87_LC_18_22_2, serializer_mod_inst.shift_reg_54_LC_18_22_3, cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_6_LC_18_22_5, serializer_mod_inst.shift_reg_53_LC_18_22_7 }
set_location LT_18_22 18 22
ble_pack serializer_mod_inst.shift_reg_88_LC_18_23_0 { serializer_mod_inst.shift_reg_RNO[88], serializer_mod_inst.shift_reg[88] }
ble_pack serializer_mod_inst.shift_reg_101_LC_18_23_1 { serializer_mod_inst.shift_reg_RNO[101], serializer_mod_inst.shift_reg[101] }
ble_pack serializer_mod_inst.shift_reg_89_LC_18_23_4 { serializer_mod_inst.shift_reg_RNO[89], serializer_mod_inst.shift_reg[89] }
ble_pack serializer_mod_inst.shift_reg_50_LC_18_23_6 { serializer_mod_inst.shift_reg_RNO[50], serializer_mod_inst.shift_reg[50] }
ble_pack serializer_mod_inst.shift_reg_90_LC_18_23_7 { serializer_mod_inst.shift_reg_RNO[90], serializer_mod_inst.shift_reg[90] }
clb_pack LT_18_23 { serializer_mod_inst.shift_reg_88_LC_18_23_0, serializer_mod_inst.shift_reg_101_LC_18_23_1, serializer_mod_inst.shift_reg_89_LC_18_23_4, serializer_mod_inst.shift_reg_50_LC_18_23_6, serializer_mod_inst.shift_reg_90_LC_18_23_7 }
set_location LT_18_23 18 23
ble_pack serializer_mod_inst.shift_reg_85_LC_18_24_0 { serializer_mod_inst.shift_reg_RNO[85], serializer_mod_inst.shift_reg[85] }
ble_pack serializer_mod_inst.shift_reg_2_LC_18_24_2 { serializer_mod_inst.shift_reg_RNO[2], serializer_mod_inst.shift_reg[2] }
ble_pack serializer_mod_inst.shift_reg_102_LC_18_24_3 { serializer_mod_inst.shift_reg_RNO[102], serializer_mod_inst.shift_reg[102] }
ble_pack serializer_mod_inst.shift_reg_66_LC_18_24_5 { serializer_mod_inst.shift_reg_RNO[66], serializer_mod_inst.shift_reg[66] }
ble_pack serializer_mod_inst.shift_reg_103_LC_18_24_7 { serializer_mod_inst.shift_reg_RNO[103], serializer_mod_inst.shift_reg[103] }
clb_pack LT_18_24 { serializer_mod_inst.shift_reg_85_LC_18_24_0, serializer_mod_inst.shift_reg_2_LC_18_24_2, serializer_mod_inst.shift_reg_102_LC_18_24_3, serializer_mod_inst.shift_reg_66_LC_18_24_5, serializer_mod_inst.shift_reg_103_LC_18_24_7 }
set_location LT_18_24 18 24
ble_pack serializer_mod_inst.shift_reg_44_LC_18_25_1 { serializer_mod_inst.shift_reg_RNO[44], serializer_mod_inst.shift_reg[44] }
ble_pack serializer_mod_inst.shift_reg_84_LC_18_25_2 { serializer_mod_inst.shift_reg_RNO[84], serializer_mod_inst.shift_reg[84] }
ble_pack serializer_mod_inst.shift_reg_22_LC_18_25_3 { serializer_mod_inst.shift_reg_RNO[22], serializer_mod_inst.shift_reg[22] }
ble_pack serializer_mod_inst.shift_reg_42_LC_18_25_4 { serializer_mod_inst.shift_reg_RNO[42], serializer_mod_inst.shift_reg[42] }
ble_pack serializer_mod_inst.shift_reg_100_LC_18_25_5 { serializer_mod_inst.shift_reg_RNO[100], serializer_mod_inst.shift_reg[100] }
ble_pack serializer_mod_inst.shift_reg_43_LC_18_25_6 { serializer_mod_inst.shift_reg_RNO[43], serializer_mod_inst.shift_reg[43] }
ble_pack serializer_mod_inst.shift_reg_45_LC_18_25_7 { serializer_mod_inst.shift_reg_RNO[45], serializer_mod_inst.shift_reg[45] }
clb_pack LT_18_25 { serializer_mod_inst.shift_reg_44_LC_18_25_1, serializer_mod_inst.shift_reg_84_LC_18_25_2, serializer_mod_inst.shift_reg_22_LC_18_25_3, serializer_mod_inst.shift_reg_42_LC_18_25_4, serializer_mod_inst.shift_reg_100_LC_18_25_5, serializer_mod_inst.shift_reg_43_LC_18_25_6, serializer_mod_inst.shift_reg_45_LC_18_25_7 }
set_location LT_18_25 18 25
ble_pack serializer_mod_inst.shift_reg_72_LC_18_26_0 { serializer_mod_inst.shift_reg_RNO[72], serializer_mod_inst.shift_reg[72] }
ble_pack serializer_mod_inst.shift_reg_71_LC_18_26_1 { serializer_mod_inst.shift_reg_RNO[71], serializer_mod_inst.shift_reg[71] }
ble_pack serializer_mod_inst.shift_reg_74_LC_18_26_2 { serializer_mod_inst.shift_reg_RNO[74], serializer_mod_inst.shift_reg[74] }
ble_pack serializer_mod_inst.shift_reg_75_LC_18_26_3 { serializer_mod_inst.shift_reg_RNO[75], serializer_mod_inst.shift_reg[75] }
ble_pack serializer_mod_inst.shift_reg_99_LC_18_26_4 { serializer_mod_inst.shift_reg_RNO[99], serializer_mod_inst.shift_reg[99] }
ble_pack serializer_mod_inst.shift_reg_73_LC_18_26_5 { serializer_mod_inst.shift_reg_RNO[73], serializer_mod_inst.shift_reg[73] }
ble_pack serializer_mod_inst.shift_reg_83_LC_18_26_7 { serializer_mod_inst.shift_reg_RNO[83], serializer_mod_inst.shift_reg[83] }
clb_pack LT_18_26 { serializer_mod_inst.shift_reg_72_LC_18_26_0, serializer_mod_inst.shift_reg_71_LC_18_26_1, serializer_mod_inst.shift_reg_74_LC_18_26_2, serializer_mod_inst.shift_reg_75_LC_18_26_3, serializer_mod_inst.shift_reg_99_LC_18_26_4, serializer_mod_inst.shift_reg_73_LC_18_26_5, serializer_mod_inst.shift_reg_83_LC_18_26_7 }
set_location LT_18_26 18 26
ble_pack serializer_mod_inst.shift_reg_82_LC_18_28_1 { serializer_mod_inst.shift_reg_RNO[82], serializer_mod_inst.shift_reg[82] }
ble_pack serializer_mod_inst.shift_reg_81_LC_18_28_2 { serializer_mod_inst.shift_reg_RNO[81], serializer_mod_inst.shift_reg[81] }
clb_pack LT_18_28 { serializer_mod_inst.shift_reg_82_LC_18_28_1, serializer_mod_inst.shift_reg_81_LC_18_28_2 }
set_location LT_18_28 18 28
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_27_LC_19_8_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1[27] }
clb_pack LT_19_8 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_27_LC_19_8_4 }
set_location LT_19_8 19 8
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_29_LC_19_9_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1[29] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_29_LC_19_9_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4[29] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_29_LC_19_9_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0[29] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_29_LC_19_9_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO[29], I2C_top_level_inst1.I2C_Interpreter_inst.c_data32[29] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_29_LC_19_9_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3[29] }
clb_pack LT_19_9 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_29_LC_19_9_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_29_LC_19_9_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_29_LC_19_9_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_29_LC_19_9_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_29_LC_19_9_4 }
set_location LT_19_9 19 9
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNI4TB92_17_LC_19_10_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNI4TB92[17] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNI6VB92_17_LC_19_10_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNI6VB92[17] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNIRU3Q5_LC_19_10_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNIRU3Q5 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNISCU76_LC_19_10_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNISCU76 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_8_LC_19_10_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_RNO[8], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data[8] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNIMP3Q5_LC_19_10_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNIMP3Q5 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIN7U76_LC_19_10_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIN7U76 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_7_LC_19_10_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_RNO[7], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data[7] }
clb_pack LT_19_10 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNI4TB92_17_LC_19_10_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNI6VB92_17_LC_19_10_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNIRU3Q5_LC_19_10_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNISCU76_LC_19_10_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_8_LC_19_10_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNIMP3Q5_LC_19_10_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIN7U76_LC_19_10_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_7_LC_19_10_7 }
set_location LT_19_10 19 10
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_24_LC_19_11_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNILQ9V_24_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_24_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o[24] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_16_LC_19_11_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIMQ8V_16_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_16_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o[16] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_28_LC_19_11_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIPU9V_28_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_28_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o[28] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_8_LC_19_11_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNI7UP01_8_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_8_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o[8] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_26_LC_19_11_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNINS9V_26_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_26_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o[26] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_18_LC_19_11_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIOS8V_18_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_18_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o[18] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_27_LC_19_11_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIOT9V_27_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_27_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o[27] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_1_LC_19_11_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNI0NP01_1_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_1_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o[1] }
clb_pack LT_19_11 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_24_LC_19_11_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_16_LC_19_11_1, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_28_LC_19_11_2, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_8_LC_19_11_3, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_26_LC_19_11_4, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_18_LC_19_11_5, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_27_LC_19_11_6, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_1_LC_19_11_7 }
set_location LT_19_11 19 11
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNISGFN1_LC_19_12_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNISGFN1 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNIFMQL2_LC_19_12_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNIFMQL2 }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_7_LC_19_12_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNI6TP01_7_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_7_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[7] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNISSQI1_LC_19_12_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNISSQI1 }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_16_LC_19_12_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIMQ8V_16_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_16_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[16] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNIF26H2_LC_19_12_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNIF26H2 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIUIFN1_LC_19_12_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIUIFN1 }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_8_LC_19_12_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNI7UP01_8_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_8_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[8] }
clb_pack LT_19_12 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNISGFN1_LC_19_12_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNIFMQL2_LC_19_12_1, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_7_LC_19_12_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNISSQI1_LC_19_12_3, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_16_LC_19_12_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNIF26H2_LC_19_12_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIUIFN1_LC_19_12_6, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_8_LC_19_12_7 }
set_location LT_19_12 19 12
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNI8NK93_LC_19_13_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNI8NK93 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIG6SL7_LC_19_13_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIG6SL7 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIR9DO7_LC_19_13_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIR9DO7 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_8_LC_19_13_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_RNO[8], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[8] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISLPF7_LC_19_13_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISLPF7 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_14_LC_19_13_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_RNO[14], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[14] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNIHOQL2_LC_19_13_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNIHOQL2 }
clb_pack LT_19_13 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNI8NK93_LC_19_13_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIG6SL7_LC_19_13_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIR9DO7_LC_19_13_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_8_LC_19_13_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISLPF7_LC_19_13_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_14_LC_19_13_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNIHOQL2_LC_19_13_6 }
set_location LT_19_13 19 13
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNIQKV43_LC_19_14_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNIQKV43 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNISAK93_LC_19_14_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNISAK93 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNISO153_LC_19_14_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNISO153 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNIUCK93_LC_19_14_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNIUCK93 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNIUOV43_LC_19_14_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNIUOV43 }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_10_LC_19_14_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIGK8V_10_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_10_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o[10] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_2_LC_19_14_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNI1OP01_2_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_2_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o[2] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_20_LC_19_14_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIHM9V_20_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_20_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o[20] }
clb_pack LT_19_14 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNIQKV43_LC_19_14_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNISAK93_LC_19_14_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNISO153_LC_19_14_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNIUCK93_LC_19_14_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNIUOV43_LC_19_14_4, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_10_LC_19_14_5, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_2_LC_19_14_6, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_20_LC_19_14_7 }
set_location LT_19_14 19 14
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIKKQI1_LC_19_15_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIKKQI1 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNI7Q5H2_LC_19_15_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNI7Q5H2 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI788D7_LC_19_15_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI788D7 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIIBPF7_LC_19_15_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIIBPF7 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_12_LC_19_15_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_RNO[12], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[12] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNICD8D7_LC_19_15_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNICD8D7 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINGPF7_LC_19_15_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINGPF7 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_13_LC_19_15_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_RNO[13], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[13] }
clb_pack LT_19_15 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIKKQI1_LC_19_15_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNI7Q5H2_LC_19_15_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI788D7_LC_19_15_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIIBPF7_LC_19_15_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_12_LC_19_15_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNICD8D7_LC_19_15_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINGPF7_LC_19_15_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_13_LC_19_15_7 }
set_location LT_19_15 19 15
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_1_LC_19_16_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNI0NP01_1_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_1_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o[1] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_2_LC_19_16_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNI1OP01_2_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_2_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o[2] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_5_LC_19_16_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNI4RP01_5_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_5_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o[5] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_6_LC_19_16_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNI5SP01_6_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_6_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o[6] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_7_LC_19_16_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNI6TP01_7_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_7_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o[7] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_8_LC_19_16_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNI7UP01_8_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_8_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o[8] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_9_LC_19_16_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNI8VP01_9_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_9_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o[9] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_10_LC_19_16_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIGK8V_10_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_10_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o[10] }
clb_pack LT_19_16 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_1_LC_19_16_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_2_LC_19_16_1, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_5_LC_19_16_2, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_6_LC_19_16_3, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_7_LC_19_16_4, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_8_LC_19_16_5, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_9_LC_19_16_6, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_10_LC_19_16_7 }
set_location LT_19_16 19 16
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIE9AV5_LC_19_17_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIE9AV5 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_11_LC_19_17_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_RNO[11], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data[11] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNII0GH5_LC_19_17_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNII0GH5 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIJEAV5_LC_19_17_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIJEAV5 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_12_LC_19_17_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_RNO[12], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data[12] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNISV392_17_LC_19_17_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNISV392[17] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNIQT392_17_LC_19_17_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNIQT392[17] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNIDRFH5_LC_19_17_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNIDRFH5 }
clb_pack LT_19_17 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIE9AV5_LC_19_17_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_11_LC_19_17_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNII0GH5_LC_19_17_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIJEAV5_LC_19_17_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_12_LC_19_17_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNISV392_17_LC_19_17_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNIQT392_17_LC_19_17_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNIDRFH5_LC_19_17_7 }
set_location LT_19_17 19 17
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNIR9FE1_9_LC_19_18_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNIR9FE1[9] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_10_LC_19_18_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO[10], I2C_top_level_inst1.I2C_Interpreter_inst.c_address[10] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_4_LC_19_18_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO[4], I2C_top_level_inst1.I2C_Interpreter_inst.c_address[4] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_11_LC_19_18_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO[11], I2C_top_level_inst1.I2C_Interpreter_inst.c_address[11] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_9_LC_19_18_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO[9], I2C_top_level_inst1.I2C_Interpreter_inst.c_address[9] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIIP1Q6_13_LC_19_18_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIIP1Q6[13] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_0_LC_19_18_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO[0], I2C_top_level_inst1.I2C_Interpreter_inst.c_address[0] }
clb_pack LT_19_18 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNIR9FE1_9_LC_19_18_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_10_LC_19_18_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_4_LC_19_18_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_11_LC_19_18_4, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_9_LC_19_18_5, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIIP1Q6_13_LC_19_18_6, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_0_LC_19_18_7 }
set_location LT_19_18 19 18
ble_pack I2C_top_level_inst1.addr1_reg_inst.c_addr1_0_LC_19_19_0 { I2C_top_level_inst1.addr1_reg_inst.c_addr1_0_THRU_LUT4_0, I2C_top_level_inst1.addr1_reg_inst.c_addr1[0] }
ble_pack I2C_top_level_inst1.addr1_reg_inst.c_addr1_1_LC_19_19_1 { I2C_top_level_inst1.addr1_reg_inst.c_addr1_1_THRU_LUT4_0, I2C_top_level_inst1.addr1_reg_inst.c_addr1[1] }
ble_pack I2C_top_level_inst1.addr1_reg_inst.c_addr1_2_LC_19_19_2 { I2C_top_level_inst1.addr1_reg_inst.c_addr1_2_THRU_LUT4_0, I2C_top_level_inst1.addr1_reg_inst.c_addr1[2] }
ble_pack I2C_top_level_inst1.addr1_reg_inst.c_addr1_3_LC_19_19_3 { I2C_top_level_inst1.addr1_reg_inst.c_addr1_3_THRU_LUT4_0, I2C_top_level_inst1.addr1_reg_inst.c_addr1[3] }
ble_pack I2C_top_level_inst1.addr1_reg_inst.c_addr1_4_LC_19_19_4 { I2C_top_level_inst1.addr1_reg_inst.c_addr1_4_THRU_LUT4_0, I2C_top_level_inst1.addr1_reg_inst.c_addr1[4] }
ble_pack I2C_top_level_inst1.addr1_reg_inst.c_addr1_5_LC_19_19_5 { I2C_top_level_inst1.addr1_reg_inst.c_addr1_5_THRU_LUT4_0, I2C_top_level_inst1.addr1_reg_inst.c_addr1[5] }
ble_pack I2C_top_level_inst1.addr1_reg_inst.c_addr1_6_LC_19_19_6 { I2C_top_level_inst1.addr1_reg_inst.c_addr1_6_THRU_LUT4_0, I2C_top_level_inst1.addr1_reg_inst.c_addr1[6] }
ble_pack I2C_top_level_inst1.addr1_reg_inst.c_addr1_7_LC_19_19_7 { I2C_top_level_inst1.addr1_reg_inst.c_addr1_7_THRU_LUT4_0, I2C_top_level_inst1.addr1_reg_inst.c_addr1[7] }
clb_pack LT_19_19 { I2C_top_level_inst1.addr1_reg_inst.c_addr1_0_LC_19_19_0, I2C_top_level_inst1.addr1_reg_inst.c_addr1_1_LC_19_19_1, I2C_top_level_inst1.addr1_reg_inst.c_addr1_2_LC_19_19_2, I2C_top_level_inst1.addr1_reg_inst.c_addr1_3_LC_19_19_3, I2C_top_level_inst1.addr1_reg_inst.c_addr1_4_LC_19_19_4, I2C_top_level_inst1.addr1_reg_inst.c_addr1_5_LC_19_19_5, I2C_top_level_inst1.addr1_reg_inst.c_addr1_6_LC_19_19_6, I2C_top_level_inst1.addr1_reg_inst.c_addr1_7_LC_19_19_7 }
set_location LT_19_19 19 19
ble_pack I2C_top_level_inst1.addr0_reg_inst.c_addr0_0_LC_19_20_0 { I2C_top_level_inst1.addr0_reg_inst.c_addr0_0_THRU_LUT4_0, I2C_top_level_inst1.addr0_reg_inst.c_addr0[0] }
ble_pack I2C_top_level_inst1.addr0_reg_inst.c_addr0_1_LC_19_20_1 { I2C_top_level_inst1.addr0_reg_inst.c_addr0_1_THRU_LUT4_0, I2C_top_level_inst1.addr0_reg_inst.c_addr0[1] }
ble_pack I2C_top_level_inst1.addr0_reg_inst.c_addr0_2_LC_19_20_2 { I2C_top_level_inst1.addr0_reg_inst.c_addr0_2_THRU_LUT4_0, I2C_top_level_inst1.addr0_reg_inst.c_addr0[2] }
ble_pack I2C_top_level_inst1.addr0_reg_inst.c_addr0_3_LC_19_20_3 { I2C_top_level_inst1.addr0_reg_inst.c_addr0_3_THRU_LUT4_0, I2C_top_level_inst1.addr0_reg_inst.c_addr0[3] }
ble_pack I2C_top_level_inst1.addr0_reg_inst.c_addr0_4_LC_19_20_4 { I2C_top_level_inst1.addr0_reg_inst.c_addr0_4_THRU_LUT4_0, I2C_top_level_inst1.addr0_reg_inst.c_addr0[4] }
ble_pack I2C_top_level_inst1.addr0_reg_inst.c_addr0_5_LC_19_20_5 { I2C_top_level_inst1.addr0_reg_inst.c_addr0_5_THRU_LUT4_0, I2C_top_level_inst1.addr0_reg_inst.c_addr0[5] }
ble_pack I2C_top_level_inst1.addr0_reg_inst.c_addr0_6_LC_19_20_6 { I2C_top_level_inst1.addr0_reg_inst.c_addr0_6_THRU_LUT4_0, I2C_top_level_inst1.addr0_reg_inst.c_addr0[6] }
ble_pack I2C_top_level_inst1.addr0_reg_inst.c_addr0_7_LC_19_20_7 { I2C_top_level_inst1.addr0_reg_inst.c_addr0_7_THRU_LUT4_0, I2C_top_level_inst1.addr0_reg_inst.c_addr0[7] }
clb_pack LT_19_20 { I2C_top_level_inst1.addr0_reg_inst.c_addr0_0_LC_19_20_0, I2C_top_level_inst1.addr0_reg_inst.c_addr0_1_LC_19_20_1, I2C_top_level_inst1.addr0_reg_inst.c_addr0_2_LC_19_20_2, I2C_top_level_inst1.addr0_reg_inst.c_addr0_3_LC_19_20_3, I2C_top_level_inst1.addr0_reg_inst.c_addr0_4_LC_19_20_4, I2C_top_level_inst1.addr0_reg_inst.c_addr0_5_LC_19_20_5, I2C_top_level_inst1.addr0_reg_inst.c_addr0_6_LC_19_20_6, I2C_top_level_inst1.addr0_reg_inst.c_addr0_7_LC_19_20_7 }
set_location LT_19_20 19 20
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_ack_RNO_0_LC_19_21_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_ack_RNO_0 }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_no_restart_RNO_2_LC_19_21_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_no_restart_RNO_2 }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_no_restart_RNO_0_LC_19_21_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_no_restart_RNO_0 }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_no_restart_LC_19_21_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_no_restart_RNO, I2C_top_level_inst1.I2C_Interpreter_inst.c_no_restart }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_no_restart_RNO_1_LC_19_21_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_no_restart_RNO_1 }
clb_pack LT_19_21 { I2C_top_level_inst1.I2C_Interpreter_inst.c_ack_RNO_0_LC_19_21_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_no_restart_RNO_2_LC_19_21_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_no_restart_RNO_0_LC_19_21_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_no_restart_LC_19_21_4, I2C_top_level_inst1.I2C_Interpreter_inst.c_no_restart_RNO_1_LC_19_21_5 }
set_location LT_19_21 19 21
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_ack_LC_19_22_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_ack_RNO, I2C_top_level_inst1.I2C_Interpreter_inst.c_ack }
clb_pack LT_19_22 { I2C_top_level_inst1.I2C_Interpreter_inst.c_ack_LC_19_22_4 }
set_location LT_19_22 19 22
ble_pack serializer_mod_inst.shift_reg_6_LC_19_23_1 { serializer_mod_inst.shift_reg_RNO[6], serializer_mod_inst.shift_reg[6] }
ble_pack serializer_mod_inst.shift_reg_64_LC_19_23_4 { serializer_mod_inst.shift_reg_RNO[64], serializer_mod_inst.shift_reg[64] }
clb_pack LT_19_23 { serializer_mod_inst.shift_reg_6_LC_19_23_1, serializer_mod_inst.shift_reg_64_LC_19_23_4 }
set_location LT_19_23 19 23
ble_pack serializer_mod_inst.shift_reg_5_LC_19_24_0 { serializer_mod_inst.shift_reg_RNO[5], serializer_mod_inst.shift_reg[5] }
ble_pack serializer_mod_inst.shift_reg_3_LC_19_24_1 { serializer_mod_inst.shift_reg_RNO[3], serializer_mod_inst.shift_reg[3] }
ble_pack serializer_mod_inst.shift_reg_4_LC_19_24_4 { serializer_mod_inst.shift_reg_RNO[4], serializer_mod_inst.shift_reg[4] }
ble_pack serializer_mod_inst.shift_reg_28_LC_19_24_5 { serializer_mod_inst.shift_reg_RNO[28], serializer_mod_inst.shift_reg[28] }
ble_pack serializer_mod_inst.shift_reg_126_LC_19_24_6 { serializer_mod_inst.shift_reg_RNO[126], serializer_mod_inst.shift_reg[126] }
clb_pack LT_19_24 { serializer_mod_inst.shift_reg_5_LC_19_24_0, serializer_mod_inst.shift_reg_3_LC_19_24_1, serializer_mod_inst.shift_reg_4_LC_19_24_4, serializer_mod_inst.shift_reg_28_LC_19_24_5, serializer_mod_inst.shift_reg_126_LC_19_24_6 }
set_location LT_19_24 19 24
ble_pack serializer_mod_inst.shift_reg_24_LC_19_25_1 { serializer_mod_inst.shift_reg_RNO[24], serializer_mod_inst.shift_reg[24] }
ble_pack serializer_mod_inst.shift_reg_21_LC_19_25_2 { serializer_mod_inst.shift_reg_RNO[21], serializer_mod_inst.shift_reg[21] }
ble_pack serializer_mod_inst.shift_reg_27_LC_19_25_3 { serializer_mod_inst.shift_reg_RNO[27], serializer_mod_inst.shift_reg[27] }
ble_pack serializer_mod_inst.shift_reg_23_LC_19_25_4 { serializer_mod_inst.shift_reg_RNO[23], serializer_mod_inst.shift_reg[23] }
ble_pack serializer_mod_inst.shift_reg_109_LC_19_25_5 { serializer_mod_inst.shift_reg_RNO[109], serializer_mod_inst.shift_reg[109] }
ble_pack serializer_mod_inst.shift_reg_20_LC_19_25_6 { serializer_mod_inst.shift_reg_RNO[20], serializer_mod_inst.shift_reg[20] }
clb_pack LT_19_25 { serializer_mod_inst.shift_reg_24_LC_19_25_1, serializer_mod_inst.shift_reg_21_LC_19_25_2, serializer_mod_inst.shift_reg_27_LC_19_25_3, serializer_mod_inst.shift_reg_23_LC_19_25_4, serializer_mod_inst.shift_reg_109_LC_19_25_5, serializer_mod_inst.shift_reg_20_LC_19_25_6 }
set_location LT_19_25 19 25
ble_pack serializer_mod_inst.shift_reg_124_LC_19_26_0 { serializer_mod_inst.shift_reg_RNO[124], serializer_mod_inst.shift_reg[124] }
ble_pack serializer_mod_inst.shift_reg_25_LC_19_26_4 { serializer_mod_inst.shift_reg_RNO[25], serializer_mod_inst.shift_reg[25] }
ble_pack serializer_mod_inst.shift_reg_125_LC_19_26_5 { serializer_mod_inst.shift_reg_RNO[125], serializer_mod_inst.shift_reg[125] }
ble_pack serializer_mod_inst.shift_reg_123_LC_19_26_6 { serializer_mod_inst.shift_reg_RNO[123], serializer_mod_inst.shift_reg[123] }
ble_pack serializer_mod_inst.shift_reg_26_LC_19_26_7 { serializer_mod_inst.shift_reg_RNO[26], serializer_mod_inst.shift_reg[26] }
clb_pack LT_19_26 { serializer_mod_inst.shift_reg_124_LC_19_26_0, serializer_mod_inst.shift_reg_25_LC_19_26_4, serializer_mod_inst.shift_reg_125_LC_19_26_5, serializer_mod_inst.shift_reg_123_LC_19_26_6, serializer_mod_inst.shift_reg_26_LC_19_26_7 }
set_location LT_19_26 19 26
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_27_LC_20_8_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4[27] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_27_LC_20_8_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0[27] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_27_LC_20_8_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO[27], I2C_top_level_inst1.I2C_Interpreter_inst.c_data32[27] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_27_LC_20_8_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3[27] }
clb_pack LT_20_8 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_27_LC_20_8_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_27_LC_20_8_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_27_LC_20_8_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_27_LC_20_8_4 }
set_location LT_20_8 20 8
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_16_LC_20_9_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1[16] }
clb_pack LT_20_9 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_16_LC_20_9_7 }
set_location LT_20_9 20 9
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_16_LC_20_10_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4[16] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_16_LC_20_10_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0[16] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_16_LC_20_10_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5[16] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_16_LC_20_10_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3[16] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_16_LC_20_10_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO[16], I2C_top_level_inst1.I2C_Interpreter_inst.c_data32[16] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_24_LC_20_10_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5[24] }
clb_pack LT_20_10 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_16_LC_20_10_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_16_LC_20_10_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_16_LC_20_10_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_16_LC_20_10_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_16_LC_20_10_4, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_24_LC_20_10_5 }
set_location LT_20_10 20 10
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_22_LC_20_11_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIJO9V_22_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_22_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o[22] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_3_LC_20_11_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNI2PP01_3_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_3_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o[3] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_4_LC_20_11_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNI3QP01_4_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_4_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o[4] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_5_LC_20_11_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNI4RP01_5_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_5_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o[5] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_6_LC_20_11_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNI5SP01_6_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_6_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o[6] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_7_LC_20_11_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNI6TP01_7_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_7_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o[7] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_17_LC_20_11_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNINR8V_17_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_17_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o[17] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_9_LC_20_11_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNI8VP01_9_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_9_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o[9] }
clb_pack LT_20_11 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_22_LC_20_11_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_3_LC_20_11_1, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_4_LC_20_11_2, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_5_LC_20_11_3, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_6_LC_20_11_4, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_7_LC_20_11_5, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_17_LC_20_11_6, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_9_LC_20_11_7 }
set_location LT_20_11 20 11
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIQQQI1_LC_20_12_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIQQQI1 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNID06H2_LC_20_12_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNID06H2 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIMN8D7_LC_20_12_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIMN8D7 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI1RPF7_LC_20_12_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI1RPF7 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_15_LC_20_12_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_RNO[15], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[15] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIRS8D7_LC_20_12_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIRS8D7 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI60QF7_LC_20_12_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI60QF7 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_16_LC_20_12_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_RNO[16], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[16] }
clb_pack LT_20_12 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIQQQI1_LC_20_12_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNID06H2_LC_20_12_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIMN8D7_LC_20_12_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI1RPF7_LC_20_12_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_15_LC_20_12_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIRS8D7_LC_20_12_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI60QF7_LC_20_12_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_16_LC_20_12_7 }
set_location LT_20_12 20 12
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_1_LC_20_13_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNI0NP01[1], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o[1] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_2_LC_20_13_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNI1OP01[2], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o[2] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_3_LC_20_13_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNI2PP01[3], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o[3] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_4_LC_20_13_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNI3QP01[4], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o[4] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_9_LC_20_13_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNI8VP01[9], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o[9] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_10_LC_20_13_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIGK8V[10], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o[10] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_11_LC_20_13_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIHL8V[11], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o[11] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_20_LC_20_13_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIHM9V[20], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o[20] }
clb_pack LT_20_13 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_1_LC_20_13_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_2_LC_20_13_1, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_3_LC_20_13_2, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_4_LC_20_13_3, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_9_LC_20_13_4, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_10_LC_20_13_5, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_11_LC_20_13_6, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_20_LC_20_13_7 }
set_location LT_20_13 20 13
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_20_LC_20_14_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIHM9V_20_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_20_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o[20] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_12_LC_20_14_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIIM8V_12_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_12_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o[12] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_21_LC_20_14_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIIN9V_21_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_21_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o[21] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_22_LC_20_14_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIJO9V_22_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_22_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o[22] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_14_LC_20_14_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIKO8V_14_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_14_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o[14] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_23_LC_20_14_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIKP9V_23_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_23_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o[23] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_15_LC_20_14_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNILP8V_15_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_15_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o[15] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_16_LC_20_14_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIMQ8V_16_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_16_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o[16] }
clb_pack LT_20_14 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_20_LC_20_14_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_12_LC_20_14_1, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_21_LC_20_14_2, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_22_LC_20_14_3, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_14_LC_20_14_4, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_23_LC_20_14_5, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_15_LC_20_14_6, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_16_LC_20_14_7 }
set_location LT_20_14 20 14
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNISMV43_LC_20_15_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNISMV43 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI238D7_LC_20_15_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI238D7 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNID6PF7_LC_20_15_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNID6PF7 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNI5O5H2_LC_20_15_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNI5O5H2 }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_11_LC_20_15_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIHL8V_11_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_11_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o[11] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNI9S5H2_LC_20_15_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNI9S5H2 }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_13_LC_20_15_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIJN8V_13_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_13_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o[13] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNIB08H2_LC_20_15_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNIB08H2 }
clb_pack LT_20_15 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNISMV43_LC_20_15_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI238D7_LC_20_15_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNID6PF7_LC_20_15_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNI5O5H2_LC_20_15_3, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_11_LC_20_15_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNI9S5H2_LC_20_15_5, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_13_LC_20_15_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNIB08H2_LC_20_15_7 }
set_location LT_20_15 20 15
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIGGQI1_LC_20_16_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIGGQI1 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNI3M5H2_LC_20_16_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNI3M5H2 }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_10_LC_20_16_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIGK8V_10_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_10_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[10] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNII6FN1_LC_20_16_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNII6FN1 }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_2_LC_20_16_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNI1OP01_2_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_2_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[2] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNI5CQL2_LC_20_16_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNI5CQL2 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIIIQI1_LC_20_16_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIIIQI1 }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_11_LC_20_16_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIHL8V_11_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_11_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[11] }
clb_pack LT_20_16 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIGGQI1_LC_20_16_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNI3M5H2_LC_20_16_1, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_10_LC_20_16_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNII6FN1_LC_20_16_3, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_2_LC_20_16_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNI5CQL2_LC_20_16_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIIIQI1_LC_20_16_6, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_11_LC_20_16_7 }
set_location LT_20_16 20 16
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_cry_c_0_LC_20_17_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_cry_c[0] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_0_1_LC_20_17_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_0[1], I2C_top_level_inst1.I2C_Interpreter_inst.c_address_cry_c[1] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_0_2_LC_20_17_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_0[2], I2C_top_level_inst1.I2C_Interpreter_inst.c_address_cry_c[2] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_cry_2_THRU_LUT4_0_LC_20_17_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_cry_2_THRU_LUT4_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_cry_c[3] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_0_4_LC_20_17_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_0[4], I2C_top_level_inst1.I2C_Interpreter_inst.c_address_cry_c[4] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_0_5_LC_20_17_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_0[5], I2C_top_level_inst1.I2C_Interpreter_inst.c_address_cry_c[5] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_0_6_LC_20_17_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_0[6], I2C_top_level_inst1.I2C_Interpreter_inst.c_address_cry_c[6] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_0_7_LC_20_17_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_0[7], I2C_top_level_inst1.I2C_Interpreter_inst.c_address_cry_c[7] }
clb_pack LT_20_17 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_cry_c_0_LC_20_17_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_0_1_LC_20_17_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_0_2_LC_20_17_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_cry_2_THRU_LUT4_0_LC_20_17_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_0_4_LC_20_17_4, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_0_5_LC_20_17_5, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_0_6_LC_20_17_6, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_0_7_LC_20_17_7 }
set_location LT_20_17 20 17
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_cry_7_THRU_LUT4_0_LC_20_18_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_cry_7_THRU_LUT4_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_cry_c[8] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_0_9_LC_20_18_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_0[9], I2C_top_level_inst1.I2C_Interpreter_inst.c_address_cry_c[9] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_0_10_LC_20_18_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_0[10], I2C_top_level_inst1.I2C_Interpreter_inst.c_address_cry_c[10] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_0_11_LC_20_18_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_0[11], I2C_top_level_inst1.I2C_Interpreter_inst.c_address_cry_c[11] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_0_12_LC_20_18_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_0[12], I2C_top_level_inst1.I2C_Interpreter_inst.c_address_cry_c[12] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_0_13_LC_20_18_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_0[13], I2C_top_level_inst1.I2C_Interpreter_inst.c_address_cry_c[13] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_0_14_LC_20_18_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_0[14], I2C_top_level_inst1.I2C_Interpreter_inst.c_address_cry_c[14] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_0_15_LC_20_18_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_0[15] }
clb_pack LT_20_18 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_cry_7_THRU_LUT4_0_LC_20_18_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_0_9_LC_20_18_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_0_10_LC_20_18_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_0_11_LC_20_18_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_0_12_LC_20_18_4, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_0_13_LC_20_18_5, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_0_14_LC_20_18_6, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_0_15_LC_20_18_7 }
set_location LT_20_18 20 18
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_0_13_LC_20_19_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_0[13] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.start_inter_q_2_LC_20_19_1 { I2C_top_level_inst1.I2C_Interpreter_inst.start_inter_q_2_THRU_LUT4_0, I2C_top_level_inst1.I2C_Interpreter_inst.start_inter_q[2] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.start_inter_q_1_LC_20_19_2 { I2C_top_level_inst1.I2C_Interpreter_inst.start_inter_q_1_THRU_LUT4_0, I2C_top_level_inst1.I2C_Interpreter_inst.start_inter_q[1] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.start_inter_q_0_LC_20_19_3 { I2C_top_level_inst1.I2C_Interpreter_inst.start_inter_q_0_THRU_LUT4_0, I2C_top_level_inst1.I2C_Interpreter_inst.start_inter_q[0] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIABID_21_LC_20_19_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIABID[21] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_1_0_LC_20_19_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_1[0] }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_new_address_RNO_0_LC_20_19_6 { I2C_top_level_inst1.I2C_FSM_inst.c_new_address_RNO_0 }
ble_pack I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO_0_0_LC_20_19_7 { I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO_0[0] }
clb_pack LT_20_19 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_0_13_LC_20_19_0, I2C_top_level_inst1.I2C_Interpreter_inst.start_inter_q_2_LC_20_19_1, I2C_top_level_inst1.I2C_Interpreter_inst.start_inter_q_1_LC_20_19_2, I2C_top_level_inst1.I2C_Interpreter_inst.start_inter_q_0_LC_20_19_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIABID_21_LC_20_19_4, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_1_0_LC_20_19_5, I2C_top_level_inst1.I2C_FSM_inst.c_new_address_RNO_0_LC_20_19_6, I2C_top_level_inst1.I2C_FSM_inst.c_state_RNO_0_0_LC_20_19_7 }
set_location LT_20_19 20 19
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNI5MGJ_2_LC_20_20_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNI5MGJ[2] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.m24_i_a3_LC_20_20_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.m24_i_a3 }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_2_LC_20_20_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.m24_i, I2C_top_level_inst1.I2C_Interpreter_inst.c_state[2] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_22_LC_20_20_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO[22], I2C_top_level_inst1.I2C_Interpreter_inst.c_state[22] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIEVJ7_22_LC_20_20_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIEVJ7[22] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIASSA_22_LC_20_20_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIASSA[22] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIF6Q22_14_LC_20_20_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIF6Q22[14] }
clb_pack LT_20_20 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNI5MGJ_2_LC_20_20_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.m24_i_a3_LC_20_20_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_2_LC_20_20_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_22_LC_20_20_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIEVJ7_22_LC_20_20_4, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIASSA_22_LC_20_20_5, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIF6Q22_14_LC_20_20_6 }
set_location LT_20_20 20 20
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.load_rdata_q_0_LC_20_21_0 { I2C_top_level_inst1.I2C_FSM_inst.c_state_RNIONR9[13], I2C_top_level_inst1.I2C_Interpreter_inst.load_rdata_q[0] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_ns_0_a3_2_1_4_LC_20_21_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_ns_0_a3_2_1[4] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.load_rdata_q_2_LC_20_21_2 { I2C_top_level_inst1.I2C_Interpreter_inst.load_rdata_q_2_THRU_LUT4_0, I2C_top_level_inst1.I2C_Interpreter_inst.load_rdata_q[2] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.ready_slave_addr_q_0_LC_20_21_3 { I2C_top_level_inst1.I2C_FSM_inst.c_state_RNIPSA41[2], I2C_top_level_inst1.I2C_Interpreter_inst.ready_slave_addr_q[0] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.ready_slave_addr_q_2_LC_20_21_4 { I2C_top_level_inst1.I2C_Interpreter_inst.ready_slave_addr_q_2_THRU_LUT4_0, I2C_top_level_inst1.I2C_Interpreter_inst.ready_slave_addr_q[2] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.load_rdata_q_1_LC_20_21_5 { I2C_top_level_inst1.I2C_Interpreter_inst.load_rdata_q_1_THRU_LUT4_0, I2C_top_level_inst1.I2C_Interpreter_inst.load_rdata_q[1] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_3_15_LC_20_21_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_3[15] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.ready_slave_addr_q_1_LC_20_21_7 { I2C_top_level_inst1.I2C_Interpreter_inst.ready_slave_addr_q_1_THRU_LUT4_0, I2C_top_level_inst1.I2C_Interpreter_inst.ready_slave_addr_q[1] }
clb_pack LT_20_21 { I2C_top_level_inst1.I2C_Interpreter_inst.load_rdata_q_0_LC_20_21_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_ns_0_a3_2_1_4_LC_20_21_1, I2C_top_level_inst1.I2C_Interpreter_inst.load_rdata_q_2_LC_20_21_2, I2C_top_level_inst1.I2C_Interpreter_inst.ready_slave_addr_q_0_LC_20_21_3, I2C_top_level_inst1.I2C_Interpreter_inst.ready_slave_addr_q_2_LC_20_21_4, I2C_top_level_inst1.I2C_Interpreter_inst.load_rdata_q_1_LC_20_21_5, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_3_15_LC_20_21_6, I2C_top_level_inst1.I2C_Interpreter_inst.ready_slave_addr_q_1_LC_20_21_7 }
set_location LT_20_21 20 21
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNI1I79_18_LC_20_22_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNI1I79[18] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_no_restart_RNO_4_LC_20_22_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_no_restart_RNO_4 }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNICOOV_0_1_LC_20_22_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNICOOV_0[1] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.load_wdata_q_RNISHA8_2_LC_20_22_5 { I2C_top_level_inst1.I2C_Interpreter_inst.load_wdata_q_RNISHA8[2] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data_rx_0_LC_20_22_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data_rx_0_THRU_LUT4_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data_rx[0] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data_rx_1_LC_20_22_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data_rx_1_THRU_LUT4_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data_rx[1] }
clb_pack LT_20_22 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNI1I79_18_LC_20_22_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_no_restart_RNO_4_LC_20_22_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNICOOV_0_1_LC_20_22_4, I2C_top_level_inst1.I2C_Interpreter_inst.load_wdata_q_RNISHA8_2_LC_20_22_5, I2C_top_level_inst1.I2C_Interpreter_inst.c_data_rx_0_LC_20_22_6, I2C_top_level_inst1.I2C_Interpreter_inst.c_data_rx_1_LC_20_22_7 }
set_location LT_20_22 20 22
ble_pack serializer_mod_inst.shift_reg_65_LC_20_23_3 { serializer_mod_inst.shift_reg_RNO[65], serializer_mod_inst.shift_reg[65] }
ble_pack serializer_mod_inst.shift_reg_128_LC_20_23_4 { serializer_mod_inst.shift_reg_RNO[128], serializer_mod_inst.shift_reg[128] }
ble_pack serializer_mod_inst.shift_reg_127_LC_20_23_5 { serializer_mod_inst.shift_reg_RNO[127], serializer_mod_inst.shift_reg[127] }
clb_pack LT_20_23 { serializer_mod_inst.shift_reg_65_LC_20_23_3, serializer_mod_inst.shift_reg_128_LC_20_23_4, serializer_mod_inst.shift_reg_127_LC_20_23_5 }
set_location LT_20_23 20 23
ble_pack serializer_mod_inst.shift_reg_29_LC_20_24_2 { serializer_mod_inst.shift_reg_RNO[29], serializer_mod_inst.shift_reg[29] }
ble_pack serializer_mod_inst.shift_reg_62_LC_20_24_3 { serializer_mod_inst.shift_reg_RNO[62], serializer_mod_inst.shift_reg[62] }
ble_pack serializer_mod_inst.shift_reg_30_LC_20_24_5 { serializer_mod_inst.shift_reg_RNO[30], serializer_mod_inst.shift_reg[30] }
ble_pack serializer_mod_inst.shift_reg_63_LC_20_24_7 { serializer_mod_inst.shift_reg_RNO[63], serializer_mod_inst.shift_reg[63] }
clb_pack LT_20_24 { serializer_mod_inst.shift_reg_29_LC_20_24_2, serializer_mod_inst.shift_reg_62_LC_20_24_3, serializer_mod_inst.shift_reg_30_LC_20_24_5, serializer_mod_inst.shift_reg_63_LC_20_24_7 }
set_location LT_20_24 20 24
ble_pack serializer_mod_inst.shift_reg_58_LC_20_25_2 { serializer_mod_inst.shift_reg_RNO[58], serializer_mod_inst.shift_reg[58] }
ble_pack serializer_mod_inst.shift_reg_59_LC_20_25_3 { serializer_mod_inst.shift_reg_RNO[59], serializer_mod_inst.shift_reg[59] }
ble_pack serializer_mod_inst.shift_reg_60_LC_20_25_4 { serializer_mod_inst.shift_reg_RNO[60], serializer_mod_inst.shift_reg[60] }
ble_pack serializer_mod_inst.shift_reg_61_LC_20_25_5 { serializer_mod_inst.shift_reg_RNO[61], serializer_mod_inst.shift_reg[61] }
ble_pack serializer_mod_inst.shift_reg_57_LC_20_25_6 { serializer_mod_inst.shift_reg_RNO[57], serializer_mod_inst.shift_reg[57] }
clb_pack LT_20_25 { serializer_mod_inst.shift_reg_58_LC_20_25_2, serializer_mod_inst.shift_reg_59_LC_20_25_3, serializer_mod_inst.shift_reg_60_LC_20_25_4, serializer_mod_inst.shift_reg_61_LC_20_25_5, serializer_mod_inst.shift_reg_57_LC_20_25_6 }
set_location LT_20_25 20 25
ble_pack serializer_mod_inst.current_state_RNIVDDK_0_0_LC_20_26_0 { serializer_mod_inst.current_state_RNIVDDK_0[0] }
ble_pack serializer_mod_inst.current_state_RNO_1_0_LC_20_26_3 { serializer_mod_inst.current_state_RNO_1[0] }
ble_pack serializer_mod_inst.current_state_RNO_0_0_LC_20_26_4 { serializer_mod_inst.current_state_RNO_0[0] }
clb_pack LT_20_26 { serializer_mod_inst.current_state_RNIVDDK_0_0_LC_20_26_0, serializer_mod_inst.current_state_RNO_1_0_LC_20_26_3, serializer_mod_inst.current_state_RNO_0_0_LC_20_26_4 }
set_location LT_20_26 20 26
ble_pack serializer_mod_inst.current_state_RNIVDDK_0_LC_20_27_5 { serializer_mod_inst.current_state_RNIVDDK[0] }
clb_pack LT_20_27 { serializer_mod_inst.current_state_RNIVDDK_0_LC_20_27_5 }
set_location LT_20_27 20 27
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_0_LC_21_7_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO[0], I2C_top_level_inst1.I2C_Interpreter_inst.c_data32[0] }
clb_pack LT_21_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_0_LC_21_7_3 }
set_location LT_21_7 21 7
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_0_LC_21_8_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5[0] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_0_LC_21_8_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3[0] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_0_LC_21_8_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1[0] }
clb_pack LT_21_8 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_5_0_LC_21_8_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_0_LC_21_8_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_0_LC_21_8_3 }
set_location LT_21_8 21 8
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_25_LC_21_10_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIMR9V_25_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_25_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o[25] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_17_LC_21_10_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNINR8V_17_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_17_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o[17] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_26_LC_21_10_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNINS9V_26_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_26_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o[26] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_18_LC_21_10_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIOS8V_18_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_18_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o[18] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_19_LC_21_10_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIPT8V_19_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_19_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o[19] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_0_LC_21_10_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIVLP01_0_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_0_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o[0] }
clb_pack LT_21_10 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_25_LC_21_10_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_17_LC_21_10_1, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_26_LC_21_10_2, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_18_LC_21_10_3, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_19_LC_21_10_4, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.c_data_system_o_0_LC_21_10_5 }
set_location LT_21_10 21 10
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNI4VV43_LC_21_11_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNI4VV43 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNI61053_LC_21_11_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNI61053 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNI6LK93_LC_21_11_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNI6LK93 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNIA5053_LC_21_11_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNIA5053 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNIAPK93_LC_21_11_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNIAPK93 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNIC7053_LC_21_11_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNIC7053 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNIO6K93_LC_21_11_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNIO6K93 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNIQ8K93_LC_21_11_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNIQ8K93 }
clb_pack LT_21_11 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNI4VV43_LC_21_11_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNI61053_LC_21_11_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNI6LK93_LC_21_11_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNIA5053_LC_21_11_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNIAPK93_LC_21_11_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNIC7053_LC_21_11_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNIO6K93_LC_21_11_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNIQ8K93_LC_21_11_7 }
set_location LT_21_11 21 11
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIUUQI1_LC_21_12_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIUUQI1 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNI83053_LC_21_12_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNI83053 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI029D7_LC_21_12_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI029D7 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIB5QF7_LC_21_12_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIB5QF7 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_17_LC_21_12_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_RNO[17], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[17] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNIH46H2_LC_21_12_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNIH46H2 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_0_LC_21_12_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_RNO[0], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[0] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_11_LC_21_12_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_RNO[11], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[11] }
clb_pack LT_21_12 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIUUQI1_LC_21_12_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNI83053_LC_21_12_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI029D7_LC_21_12_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIB5QF7_LC_21_12_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_17_LC_21_12_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNIH46H2_LC_21_12_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_0_LC_21_12_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_11_LC_21_12_7 }
set_location LT_21_12 21 12
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNIS1692_17_LC_21_13_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNIS1692[17] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNII5LH5_LC_21_13_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNII5LH5 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIKMSI1_LC_21_13_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIKMSI1 }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_21_LC_21_13_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIIN9V_21_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_21_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[21] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNIUQ153_LC_21_13_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNIUQ153 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI7DDD7_LC_21_13_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI7DDD7 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNI7S7H2_LC_21_13_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNI7S7H2 }
clb_pack LT_21_13 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNIS1692_17_LC_21_13_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNII5LH5_LC_21_13_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIKMSI1_LC_21_13_2, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_21_LC_21_13_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_6_RNIUQ153_LC_21_13_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI7DDD7_LC_21_13_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNI7S7H2_LC_21_13_6 }
set_location LT_21_13 21 13
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_11_LC_21_14_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIHL8V_11_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_11_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o[11] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_12_LC_21_14_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIIM8V_12_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_12_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o[12] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_21_LC_21_14_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIIN9V_21_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_21_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o[21] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_30_LC_21_14_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIIOAV_30_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_30_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o[30] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_13_LC_21_14_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIJN8V_13_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_13_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o[13] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_25_LC_21_14_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIMR9V_25_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_25_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o[25] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_31_LC_21_14_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIJPAV_31_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_31_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o[31] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_15_LC_21_14_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNILP8V_15_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_15_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o[15] }
clb_pack LT_21_14 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_11_LC_21_14_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_12_LC_21_14_1, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_21_LC_21_14_2, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_30_LC_21_14_3, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_13_LC_21_14_4, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_25_LC_21_14_5, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_31_LC_21_14_6, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_15_LC_21_14_7 }
set_location LT_21_14 21 14
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_13_LC_21_15_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIJN8V_13_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_13_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[13] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_31_LC_21_15_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIJPAV_31_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_31_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[31] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_23_LC_21_15_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIKP9V_23_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_23_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[23] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_15_LC_21_15_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNILP8V_15_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_15_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[15] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_24_LC_21_15_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNILQ9V_24_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_24_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[24] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_25_LC_21_15_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIMR9V_25_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_25_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[25] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_17_LC_21_15_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNINR8V_17_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_17_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[17] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_9_LC_21_15_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNI8VP01_9_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_9_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[9] }
clb_pack LT_21_15 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_13_LC_21_15_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_31_LC_21_15_1, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_23_LC_21_15_2, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_15_LC_21_15_3, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_24_LC_21_15_4, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_25_LC_21_15_5, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_17_LC_21_15_6, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_9_LC_21_15_7 }
set_location LT_21_15 21 15
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNILBSL7_LC_21_16_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNILBSL7 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI0FDO7_LC_21_16_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI0FDO7 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_9_LC_21_16_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_RNO[9], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[9] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNITT7D7_LC_21_16_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNITT7D7 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI81PF7_LC_21_16_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI81PF7 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_10_LC_21_16_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_RNO[10], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[10] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNI0LFN1_LC_21_16_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNI0LFN1 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNIJQQL2_LC_21_16_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNIJQQL2 }
clb_pack LT_21_16 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNILBSL7_LC_21_16_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI0FDO7_LC_21_16_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_9_LC_21_16_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNITT7D7_LC_21_16_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI81PF7_LC_21_16_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_10_LC_21_16_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNI0LFN1_LC_21_16_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNIJQQL2_LC_21_16_7 }
set_location LT_21_16 21 16
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNIIOK81_0_4_LC_21_17_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNIIOK81_0[4] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNIB9ER2_3_LC_21_17_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNIB9ER2[3] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_ack_RNO_2_LC_21_17_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_ack_RNO_2 }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_burst_RNO_1_LC_21_17_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_burst_RNO_1 }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNIIOK81_4_LC_21_17_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNIIOK81[4] }
clb_pack LT_21_17 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNIIOK81_0_4_LC_21_17_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNIB9ER2_3_LC_21_17_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_ack_RNO_2_LC_21_17_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_burst_RNO_1_LC_21_17_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNIIOK81_4_LC_21_17_6 }
set_location LT_21_17 21 17
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_ack_RNO_1_LC_21_18_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_ack_RNO_1 }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNIOFAP_9_LC_21_18_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNIOFAP[9] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_ack_RNO_3_LC_21_18_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_ack_RNO_3 }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNIG4FU_0_LC_21_18_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNIG4FU[0] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNIB9ER2_0_3_LC_21_18_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNIB9ER2_0[3] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNII6J06_11_LC_21_18_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNII6J06[11] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNIG4FU_0_0_LC_21_18_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNIG4FU_0[0] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNIKPI66_9_LC_21_18_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNIKPI66[9] }
clb_pack LT_21_18 { I2C_top_level_inst1.I2C_Interpreter_inst.c_ack_RNO_1_LC_21_18_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNIOFAP_9_LC_21_18_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_ack_RNO_3_LC_21_18_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNIG4FU_0_LC_21_18_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNIB9ER2_0_3_LC_21_18_4, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNII6J06_11_LC_21_18_5, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNIG4FU_0_0_LC_21_18_6, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNIKPI66_9_LC_21_18_7 }
set_location LT_21_18 21 18
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIGUM51_1_LC_21_19_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIGUM51[1] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNICOOV_1_LC_21_19_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNICOOV[1] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_0_8_LC_21_19_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_0[8] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_8_LC_21_19_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO[8], I2C_top_level_inst1.I2C_Interpreter_inst.c_address[8] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_1_1_LC_21_19_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_1[1] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_1_2_LC_21_19_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_1[2] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_2_4_LC_21_19_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_2[4] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_0_4_LC_21_19_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_0[4] }
clb_pack LT_21_19 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIGUM51_1_LC_21_19_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNICOOV_1_LC_21_19_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_0_8_LC_21_19_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_8_LC_21_19_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_1_1_LC_21_19_4, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_1_2_LC_21_19_5, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_2_4_LC_21_19_6, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_0_4_LC_21_19_7 }
set_location LT_21_19 21 19
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_0_14_LC_21_20_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_0[14] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_4_14_LC_21_20_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_4[14] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_0_17_LC_21_20_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_0[17] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_17_LC_21_20_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO[17], I2C_top_level_inst1.I2C_Interpreter_inst.c_state[17] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_0_7_LC_21_20_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_0[7] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_7_LC_21_20_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO[7], I2C_top_level_inst1.I2C_Interpreter_inst.c_state[7] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_20_LC_21_20_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO[20], I2C_top_level_inst1.I2C_Interpreter_inst.c_state[20] }
clb_pack LT_21_20 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_0_14_LC_21_20_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_4_14_LC_21_20_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_0_17_LC_21_20_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_17_LC_21_20_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_0_7_LC_21_20_5, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_7_LC_21_20_6, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_20_LC_21_20_7 }
set_location LT_21_20 21 20
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_0_9_LC_21_21_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_0[9] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_9_LC_21_21_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO[9], I2C_top_level_inst1.I2C_Interpreter_inst.c_state[9] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_0_10_LC_21_21_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_0[10] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_10_LC_21_21_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO[10], I2C_top_level_inst1.I2C_Interpreter_inst.c_state[10] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_0_18_LC_21_21_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_0[18] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_18_LC_21_21_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO[18], I2C_top_level_inst1.I2C_Interpreter_inst.c_state[18] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_8_LC_21_21_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO[8], I2C_top_level_inst1.I2C_Interpreter_inst.c_state[8] }
clb_pack LT_21_21 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_0_9_LC_21_21_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_9_LC_21_21_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_0_10_LC_21_21_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_10_LC_21_21_4, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_0_18_LC_21_21_5, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_18_LC_21_21_6, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_8_LC_21_21_7 }
set_location LT_21_21 21 21
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_ns_0_i_0_0_o2_26_LC_21_22_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_ns_0_i_0_0_o2[26] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.un38_i_a2_0_0_LC_21_22_1 { I2C_top_level_inst1.I2C_Interpreter_inst.un38_i_a2_0_0 }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.n_burst16_0_o2_LC_21_22_2 { I2C_top_level_inst1.I2C_Interpreter_inst.n_burst16_0_o2 }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_1_14_LC_21_22_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_1[14] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNI68137_11_LC_21_22_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNI68137[11] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.un1_command_1_i_i_o2_LC_21_22_5 { I2C_top_level_inst1.I2C_Interpreter_inst.un1_command_1_i_i_o2 }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_ns_0_o4_1_1_a3_0_o2_4_LC_21_22_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_ns_0_o4_1_1_a3_0_o2[4] }
clb_pack LT_21_22 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_ns_0_i_0_0_o2_26_LC_21_22_0, I2C_top_level_inst1.I2C_Interpreter_inst.un38_i_a2_0_0_LC_21_22_1, I2C_top_level_inst1.I2C_Interpreter_inst.n_burst16_0_o2_LC_21_22_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_1_14_LC_21_22_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNI68137_11_LC_21_22_4, I2C_top_level_inst1.I2C_Interpreter_inst.un1_command_1_i_i_o2_LC_21_22_5, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_ns_0_o4_1_1_a3_0_o2_4_LC_21_22_7 }
set_location LT_21_22 21 22
ble_pack I2C_top_level_inst1.command_reg_inst.c_command_0_LC_21_23_0 { I2C_top_level_inst1.command_reg_inst.c_command_0_THRU_LUT4_0, I2C_top_level_inst1.command_reg_inst.c_command[0] }
ble_pack I2C_top_level_inst1.command_reg_inst.c_command_1_LC_21_23_1 { I2C_top_level_inst1.command_reg_inst.c_command_1_THRU_LUT4_0, I2C_top_level_inst1.command_reg_inst.c_command[1] }
ble_pack I2C_top_level_inst1.command_reg_inst.c_command_2_LC_21_23_2 { I2C_top_level_inst1.command_reg_inst.c_command_2_THRU_LUT4_0, I2C_top_level_inst1.command_reg_inst.c_command[2] }
ble_pack I2C_top_level_inst1.command_reg_inst.c_command_3_LC_21_23_3 { I2C_top_level_inst1.command_reg_inst.c_command_3_THRU_LUT4_0, I2C_top_level_inst1.command_reg_inst.c_command[3] }
clb_pack LT_21_23 { I2C_top_level_inst1.command_reg_inst.c_command_0_LC_21_23_0, I2C_top_level_inst1.command_reg_inst.c_command_1_LC_21_23_1, I2C_top_level_inst1.command_reg_inst.c_command_2_LC_21_23_2, I2C_top_level_inst1.command_reg_inst.c_command_3_LC_21_23_3 }
set_location LT_21_23 21 23
ble_pack serializer_mod_inst.counter_sr_RNIO9BB_0_LC_21_25_3 { serializer_mod_inst.counter_sr_RNIO9BB[0] }
clb_pack LT_21_25 { serializer_mod_inst.counter_sr_RNIO9BB_0_LC_21_25_3 }
set_location LT_21_25 21 25
ble_pack serializer_mod_inst.counter_sr_RNIDF4F_1_LC_21_26_3 { serializer_mod_inst.counter_sr_RNIDF4F[1] }
ble_pack serializer_mod_inst.counter_sr_RNIREMI1_7_LC_21_26_4 { serializer_mod_inst.counter_sr_RNIREMI1[7] }
ble_pack serializer_mod_inst.current_state_RNO_2_0_LC_21_26_5 { serializer_mod_inst.current_state_RNO_2[0] }
clb_pack LT_21_26 { serializer_mod_inst.counter_sr_RNIDF4F_1_LC_21_26_3, serializer_mod_inst.counter_sr_RNIREMI1_7_LC_21_26_4, serializer_mod_inst.current_state_RNO_2_0_LC_21_26_5 }
set_location LT_21_26 21 26
ble_pack serializer_mod_inst.counter_sr_0_LC_21_27_0 { serializer_mod_inst.counter_sr_RNO[0], serializer_mod_inst.counter_sr[0], serializer_mod_inst.counter_sr_cry_c[0] }
ble_pack serializer_mod_inst.counter_sr_1_LC_21_27_1 { serializer_mod_inst.counter_sr_RNO[1], serializer_mod_inst.counter_sr[1], serializer_mod_inst.counter_sr_cry_c[1] }
ble_pack serializer_mod_inst.counter_sr_2_LC_21_27_2 { serializer_mod_inst.counter_sr_RNO[2], serializer_mod_inst.counter_sr[2], serializer_mod_inst.counter_sr_cry_c[2] }
ble_pack serializer_mod_inst.counter_sr_3_LC_21_27_3 { serializer_mod_inst.counter_sr_RNO[3], serializer_mod_inst.counter_sr[3], serializer_mod_inst.counter_sr_cry_c[3] }
ble_pack serializer_mod_inst.counter_sr_4_LC_21_27_4 { serializer_mod_inst.counter_sr_RNO[4], serializer_mod_inst.counter_sr[4], serializer_mod_inst.counter_sr_cry_c[4] }
ble_pack serializer_mod_inst.counter_sr_5_LC_21_27_5 { serializer_mod_inst.counter_sr_RNO[5], serializer_mod_inst.counter_sr[5], serializer_mod_inst.counter_sr_cry_c[5] }
ble_pack serializer_mod_inst.counter_sr_6_LC_21_27_6 { serializer_mod_inst.counter_sr_RNO[6], serializer_mod_inst.counter_sr[6], serializer_mod_inst.counter_sr_cry_c[6] }
ble_pack serializer_mod_inst.counter_sr_7_LC_21_27_7 { serializer_mod_inst.counter_sr_RNO[7], serializer_mod_inst.counter_sr[7] }
clb_pack LT_21_27 { serializer_mod_inst.counter_sr_0_LC_21_27_0, serializer_mod_inst.counter_sr_1_LC_21_27_1, serializer_mod_inst.counter_sr_2_LC_21_27_2, serializer_mod_inst.counter_sr_3_LC_21_27_3, serializer_mod_inst.counter_sr_4_LC_21_27_4, serializer_mod_inst.counter_sr_5_LC_21_27_5, serializer_mod_inst.counter_sr_6_LC_21_27_6, serializer_mod_inst.counter_sr_7_LC_21_27_7 }
set_location LT_21_27 21 27
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_15_LC_22_9_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNILP8V[15], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o[15] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_24_LC_22_9_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNILQ9V[24], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o[24] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_16_LC_22_9_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIMQ8V[16], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o[16] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_25_LC_22_9_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIMR9V[25], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o[25] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_17_LC_22_9_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNINR8V[17], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o[17] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_26_LC_22_9_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNINS9V[26], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o[26] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_18_LC_22_9_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIOS8V[18], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o[18] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_27_LC_22_9_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIOT9V[27], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o[27] }
clb_pack LT_22_9 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_15_LC_22_9_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_24_LC_22_9_1, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_16_LC_22_9_2, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_25_LC_22_9_3, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_17_LC_22_9_4, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_26_LC_22_9_5, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_18_LC_22_9_6, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_27_LC_22_9_7 }
set_location LT_22_9 22 9
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_19_LC_22_10_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIPT8V[19], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o[19] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_28_LC_22_10_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIPU9V[28], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o[28] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_29_LC_22_10_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIQV9V[29], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o[29] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_0_LC_22_10_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIVLP01[0], cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o[0] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_7_LC_22_10_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNI6TP01_7_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_7_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o[7] }
clb_pack LT_22_10 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_19_LC_22_10_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_28_LC_22_10_1, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_29_LC_22_10_2, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_0_LC_22_10_3, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.c_data_system_o_7_LC_22_10_4 }
set_location LT_22_10 22 10
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNI23RI1_LC_22_11_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNI23RI1 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNIL86H2_LC_22_11_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNIL86H2 }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_19_LC_22_11_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIPT8V_19_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_19_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[19] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIE2FN1_LC_22_11_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIE2FN1 }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_0_LC_22_11_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIVLP01_0_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_0_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[0] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNI18QL2_LC_22_11_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNI18QL2 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI8TQL7_LC_22_11_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI8TQL7 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIJ0CO7_LC_22_11_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIJ0CO7 }
clb_pack LT_22_11 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNI23RI1_LC_22_11_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNIL86H2_LC_22_11_1, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_19_LC_22_11_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIE2FN1_LC_22_11_3, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_0_LC_22_11_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNI18QL2_LC_22_11_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI8TQL7_LC_22_11_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIJ0CO7_LC_22_11_7 }
set_location LT_22_11 22 11
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNI01RI1_LC_22_12_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNI01RI1 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNIJ66H2_LC_22_12_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNIJ66H2 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI579D7_LC_22_12_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI579D7 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIGAQF7_LC_22_12_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIGAQF7 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_18_LC_22_12_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_RNO[18], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[18] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIAC9D7_LC_22_12_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIAC9D7 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNILFQF7_LC_22_12_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNILFQF7 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_19_LC_22_12_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_RNO[19], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[19] }
clb_pack LT_22_12 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNI01RI1_LC_22_12_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNIJ66H2_LC_22_12_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI579D7_LC_22_12_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIGAQF7_LC_22_12_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_18_LC_22_12_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIAC9D7_LC_22_12_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNILFQF7_LC_22_12_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_19_LC_22_12_7 }
set_location LT_22_12 22 12
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_18_LC_22_13_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIOS8V_18_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_18_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[18] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_27_LC_22_13_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIOT9V_27_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_27_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[27] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_28_LC_22_13_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIPU9V_28_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_28_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[28] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_29_LC_22_13_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIQV9V_29_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_29_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[29] }
clb_pack LT_22_13 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_18_LC_22_13_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_27_LC_22_13_1, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_28_LC_22_13_2, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o_29_LC_22_13_3 }
set_location LT_22_13 22 13
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNI06692_17_LC_22_14_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNI06692[17] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNISFLH5_LC_22_14_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNISFLH5 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNITTFV5_LC_22_14_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNITTFV5 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_23_LC_22_14_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_RNO[23], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data[23] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIOOFV5_LC_22_14_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIOOFV5 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_22_LC_22_14_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_RNO[22], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data[22] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIOQSI1_LC_22_14_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIOQSI1 }
clb_pack LT_22_14 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNI06692_17_LC_22_14_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNISFLH5_LC_22_14_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNITTFV5_LC_22_14_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_23_LC_22_14_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIOOFV5_LC_22_14_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_22_LC_22_14_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIOQSI1_LC_22_14_6 }
set_location LT_22_14 22 14
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNI81C92_17_LC_22_15_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNI81C92[17] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNIOR392_17_LC_22_15_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNIOR392[17] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNI8MFH5_LC_22_15_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNI8MFH5 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI94AV5_LC_22_15_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI94AV5 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_10_LC_22_15_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_RNO[10], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data[10] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNI044Q5_LC_22_15_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNI044Q5 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI1IU76_LC_22_15_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI1IU76 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_9_LC_22_15_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_RNO[9], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data[9] }
clb_pack LT_22_15 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNI81C92_17_LC_22_15_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNIOR392_17_LC_22_15_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNI8MFH5_LC_22_15_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI94AV5_LC_22_15_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_10_LC_22_15_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNI044Q5_LC_22_15_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI1IU76_LC_22_15_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_9_LC_22_15_7 }
set_location LT_22_15 22 15
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNIQIB92_17_LC_22_16_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNIQIB92[17] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNISKB92_17_LC_22_16_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNISKB92[17] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNI253Q5_LC_22_16_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNI253Q5 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI3JT76_LC_22_16_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI3JT76 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_3_LC_22_16_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_RNO[3], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data[3] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNITV2Q5_LC_22_16_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNITV2Q5 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIUDT76_LC_22_16_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIUDT76 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_2_LC_22_16_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_RNO[2], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data[2] }
clb_pack LT_22_16 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNIQIB92_17_LC_22_16_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNISKB92_17_LC_22_16_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNI253Q5_LC_22_16_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI3JT76_LC_22_16_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_3_LC_22_16_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNITV2Q5_LC_22_16_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIUDT76_LC_22_16_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_2_LC_22_16_7 }
set_location LT_22_16 22 16
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_err_state_RNO_0_2_LC_22_17_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_err_state_RNO_0[2] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_err_state_2_LC_22_17_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_err_state_RNO[2], I2C_top_level_inst1.I2C_Interpreter_inst.c_err_state[2] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_err_state_3_LC_22_17_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_err_state_RNO[3], I2C_top_level_inst1.I2C_Interpreter_inst.c_err_state[3] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_2_15_LC_22_17_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_2[15] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_0_15_LC_22_17_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_0[15] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_err_state_1_LC_22_17_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_err_state_RNO[1], I2C_top_level_inst1.I2C_Interpreter_inst.c_err_state[1] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNII6J06_3_LC_22_17_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNII6J06[3] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIMJR28_26_LC_22_17_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIMJR28[26] }
clb_pack LT_22_17 { I2C_top_level_inst1.I2C_Interpreter_inst.c_err_state_RNO_0_2_LC_22_17_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_err_state_2_LC_22_17_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_err_state_3_LC_22_17_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_2_15_LC_22_17_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_0_15_LC_22_17_4, I2C_top_level_inst1.I2C_Interpreter_inst.c_err_state_1_LC_22_17_5, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNII6J06_3_LC_22_17_6, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIMJR28_26_LC_22_17_7 }
set_location LT_22_17 22 17
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIJU6F7_23_LC_22_18_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIJU6F7[23] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIAOTPE_26_LC_22_18_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIAOTPE[26] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNIIC372_3_LC_22_18_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNIIC372[3] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNIDH244_3_LC_22_18_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNIDH244[3] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_burst_RNO_2_LC_22_18_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_burst_RNO_2 }
clb_pack LT_22_18 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIJU6F7_23_LC_22_18_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIAOTPE_26_LC_22_18_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNIIC372_3_LC_22_18_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNIDH244_3_LC_22_18_4, I2C_top_level_inst1.I2C_Interpreter_inst.c_burst_RNO_2_LC_22_18_7 }
set_location LT_22_18 22 18
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_q_RNI3DKR_0_2_LC_22_19_0 { I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_q_RNI3DKR_0[2] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_3_0_LC_22_19_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_3[0] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_0_0_LC_22_19_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_0[0] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_q_RNI3TI11_2_LC_22_19_3 { I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_q_RNI3TI11[2] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_7_14_LC_22_19_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_7[14] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_3_14_LC_22_19_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_3[14] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_14_LC_22_19_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO[14], I2C_top_level_inst1.I2C_Interpreter_inst.c_state[14] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_6_14_LC_22_19_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_6[14] }
clb_pack LT_22_19 { I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_q_RNI3DKR_0_2_LC_22_19_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_3_0_LC_22_19_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_0_0_LC_22_19_2, I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_q_RNI3TI11_2_LC_22_19_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_7_14_LC_22_19_4, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_3_14_LC_22_19_5, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_14_LC_22_19_6, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_6_14_LC_22_19_7 }
set_location LT_22_19 22 19
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_25_LC_22_20_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO[25], I2C_top_level_inst1.I2C_Interpreter_inst.c_state[25] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.sda_i_q_RNISQP11_2_LC_22_20_1 { I2C_top_level_inst1.I2C_Interpreter_inst.sda_i_q_RNISQP11[2] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNI9FLC_24_LC_22_20_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNI9FLC[24] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_0_25_LC_22_20_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_0[25] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_0_24_LC_22_20_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_0[24] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_24_LC_22_20_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO[24], I2C_top_level_inst1.I2C_Interpreter_inst.c_state[24] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_5_14_LC_22_20_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_5[14] }
clb_pack LT_22_20 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_25_LC_22_20_0, I2C_top_level_inst1.I2C_Interpreter_inst.sda_i_q_RNISQP11_2_LC_22_20_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNI9FLC_24_LC_22_20_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_0_25_LC_22_20_4, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_0_24_LC_22_20_5, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_24_LC_22_20_6, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_5_14_LC_22_20_7 }
set_location LT_22_20 22 20
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_2_11_LC_22_21_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_2[11] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_1_11_LC_22_21_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_1[11] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_0_11_LC_22_21_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_0[11] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.stop_q_1_LC_22_21_3 { I2C_top_level_inst1.I2C_Interpreter_inst.stop_q_1_THRU_LUT4_0, I2C_top_level_inst1.I2C_Interpreter_inst.stop_q[1] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_2_14_LC_22_21_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_2[14] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.stop_q_0_LC_22_21_5 { I2C_top_level_inst1.I2C_Interpreter_inst.stop_q_0_THRU_LUT4_0, I2C_top_level_inst1.I2C_Interpreter_inst.stop_q[0] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_q_RNI3DKR_2_LC_22_21_6 { I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_q_RNI3DKR[2] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.sda_i_q_2_LC_22_21_7 { I2C_top_level_inst1.I2C_Interpreter_inst.sda_i_q_2_THRU_LUT4_0, I2C_top_level_inst1.I2C_Interpreter_inst.sda_i_q[2] }
clb_pack LT_22_21 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_2_11_LC_22_21_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_1_11_LC_22_21_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_0_11_LC_22_21_2, I2C_top_level_inst1.I2C_Interpreter_inst.stop_q_1_LC_22_21_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_2_14_LC_22_21_4, I2C_top_level_inst1.I2C_Interpreter_inst.stop_q_0_LC_22_21_5, I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_q_RNI3DKR_2_LC_22_21_6, I2C_top_level_inst1.I2C_Interpreter_inst.sda_i_q_2_LC_22_21_7 }
set_location LT_22_21 22 21
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.n_address_2_sqmuxa_i_o2_LC_22_22_0 { I2C_top_level_inst1.I2C_Interpreter_inst.n_address_2_sqmuxa_i_o2 }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.sda_i_q_1_LC_22_22_1 { I2C_top_level_inst1.I2C_Interpreter_inst.sda_i_q_1_THRU_LUT4_0, I2C_top_level_inst1.I2C_Interpreter_inst.sda_i_q[1] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.scl_q_2_LC_22_22_2 { I2C_top_level_inst1.I2C_Interpreter_inst.scl_q_2_THRU_LUT4_0, I2C_top_level_inst1.I2C_Interpreter_inst.scl_q[2] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.scl_q_1_LC_22_22_3 { I2C_top_level_inst1.I2C_Interpreter_inst.scl_q_1_THRU_LUT4_0, I2C_top_level_inst1.I2C_Interpreter_inst.scl_q[1] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIQUIH_10_LC_22_22_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIQUIH[10] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.stop_q_2_LC_22_22_5 { I2C_top_level_inst1.I2C_Interpreter_inst.stop_q_2_THRU_LUT4_0, I2C_top_level_inst1.I2C_Interpreter_inst.stop_q[2] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.scl_q_0_LC_22_22_6 { I2C_top_level_inst1.I2C_Interpreter_inst.scl_q_0_THRU_LUT4_0, I2C_top_level_inst1.I2C_Interpreter_inst.scl_q[0] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.n_no_restart6_0_a2_LC_22_22_7 { I2C_top_level_inst1.I2C_Interpreter_inst.n_no_restart6_0_a2 }
clb_pack LT_22_22 { I2C_top_level_inst1.I2C_Interpreter_inst.n_address_2_sqmuxa_i_o2_LC_22_22_0, I2C_top_level_inst1.I2C_Interpreter_inst.sda_i_q_1_LC_22_22_1, I2C_top_level_inst1.I2C_Interpreter_inst.scl_q_2_LC_22_22_2, I2C_top_level_inst1.I2C_Interpreter_inst.scl_q_1_LC_22_22_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIQUIH_10_LC_22_22_4, I2C_top_level_inst1.I2C_Interpreter_inst.stop_q_2_LC_22_22_5, I2C_top_level_inst1.I2C_Interpreter_inst.scl_q_0_LC_22_22_6, I2C_top_level_inst1.I2C_Interpreter_inst.n_no_restart6_0_a2_LC_22_22_7 }
set_location LT_22_22 22 22
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.load_wdata_q_0_LC_22_23_0 { I2C_top_level_inst1.I2C_Interpreter_inst.load_wdata_q_0_THRU_LUT4_0, I2C_top_level_inst1.I2C_Interpreter_inst.load_wdata_q[0] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.load_wdata_q_1_LC_22_23_1 { I2C_top_level_inst1.I2C_Interpreter_inst.load_wdata_q_1_THRU_LUT4_0, I2C_top_level_inst1.I2C_Interpreter_inst.load_wdata_q[1] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.load_wdata_q_2_LC_22_23_2 { I2C_top_level_inst1.I2C_Interpreter_inst.load_wdata_q_2_THRU_LUT4_0, I2C_top_level_inst1.I2C_Interpreter_inst.load_wdata_q[2] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_2_1_LC_22_23_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_2[1] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.r_w_q_2_LC_22_23_5 { I2C_top_level_inst1.I2C_Interpreter_inst.r_w_q_2_THRU_LUT4_0, I2C_top_level_inst1.I2C_Interpreter_inst.r_w_q[2] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_q_0_LC_22_23_6 { I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_q_0_THRU_LUT4_0, I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_q[0] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_6_0_LC_22_23_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_6[0] }
clb_pack LT_22_23 { I2C_top_level_inst1.I2C_Interpreter_inst.load_wdata_q_0_LC_22_23_0, I2C_top_level_inst1.I2C_Interpreter_inst.load_wdata_q_1_LC_22_23_1, I2C_top_level_inst1.I2C_Interpreter_inst.load_wdata_q_2_LC_22_23_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_2_1_LC_22_23_4, I2C_top_level_inst1.I2C_Interpreter_inst.r_w_q_2_LC_22_23_5, I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_q_0_LC_22_23_6, I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_6_0_LC_22_23_7 }
set_location LT_22_23 22 23
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.r_w_q_1_LC_22_24_0 { I2C_top_level_inst1.I2C_Interpreter_inst.r_w_q_1_THRU_LUT4_0, I2C_top_level_inst1.I2C_Interpreter_inst.r_w_q[1] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.r_w_q_0_LC_22_24_1 { I2C_top_level_inst1.I2C_Interpreter_inst.r_w_q_0_THRU_LUT4_0, I2C_top_level_inst1.I2C_Interpreter_inst.r_w_q[0] }
clb_pack LT_22_24 { I2C_top_level_inst1.I2C_Interpreter_inst.r_w_q_1_LC_22_24_0, I2C_top_level_inst1.I2C_Interpreter_inst.r_w_q_0_LC_22_24_1 }
set_location LT_22_24 22 24
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_18_LC_23_9_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIOS8V_18_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_18_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o[18] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_27_LC_23_9_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIOT9V_27_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_27_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o[27] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_19_LC_23_9_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIPT8V_19_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_19_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o[19] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_25_LC_23_9_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIMR9V_25_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_25_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o[25] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_29_LC_23_9_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIQV9V_29_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_29_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o[29] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_23_LC_23_9_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIKP9V_23_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_23_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o[23] }
clb_pack LT_23_9 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_18_LC_23_9_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_27_LC_23_9_1, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_19_LC_23_9_2, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_25_LC_23_9_3, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_29_LC_23_9_4, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_23_LC_23_9_5 }
set_location LT_23_9 23 9
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNIL4HH5_LC_23_10_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNIL4HH5 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIMIBV5_LC_23_10_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIMIBV5 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_19_LC_23_10_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_RNO[19], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data[19] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNIAE492_17_LC_23_10_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNIAE492[17] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNI8C492_17_LC_23_10_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNI8C492[17] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNIGVGH5_LC_23_10_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNIGVGH5 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIHDBV5_LC_23_10_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIHDBV5 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_18_LC_23_10_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_RNO[18], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data[18] }
clb_pack LT_23_10 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNIL4HH5_LC_23_10_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIMIBV5_LC_23_10_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_19_LC_23_10_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNIAE492_17_LC_23_10_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNI8C492_17_LC_23_10_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNIGVGH5_LC_23_10_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIHDBV5_LC_23_10_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_18_LC_23_10_7 }
set_location LT_23_10 23 10
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_25_LC_23_11_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1[25] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_25_LC_23_11_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4[25] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_25_LC_23_11_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0[25] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_25_LC_23_11_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO[25], I2C_top_level_inst1.I2C_Interpreter_inst.c_data32[25] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_25_LC_23_11_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3[25] }
clb_pack LT_23_11 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_1_25_LC_23_11_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_4_25_LC_23_11_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_0_25_LC_23_11_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_25_LC_23_11_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO_3_25_LC_23_11_4 }
set_location LT_23_11 23 11
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNI48492_17_LC_23_12_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNI48492[17] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNI6A492_17_LC_23_12_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNI6A492[17] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNIBQGH5_LC_23_12_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNIBQGH5 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIC8BV5_LC_23_12_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIC8BV5 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_17_LC_23_12_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_RNO[17], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data[17] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNI6LGH5_LC_23_12_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNI6LGH5 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI73BV5_LC_23_12_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI73BV5 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_16_LC_23_12_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_RNO[16], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data[16] }
clb_pack LT_23_12 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNI48492_17_LC_23_12_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNI6A492_17_LC_23_12_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNIBQGH5_LC_23_12_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIC8BV5_LC_23_12_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_17_LC_23_12_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNI6LGH5_LC_23_12_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI73BV5_LC_23_12_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_16_LC_23_12_7 }
set_location LT_23_12 23 12
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_31_LC_23_13_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIJPAV_31_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_31_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o[31] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_14_LC_23_13_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIKO8V_14_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_14_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o[14] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_0_LC_23_13_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIVLP01_0_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_0_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o[0] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_15_LC_23_13_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNILP8V_15_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_15_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o[15] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_24_LC_23_13_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNILQ9V_24_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_24_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o[24] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_16_LC_23_13_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIMQ8V_16_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_16_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o[16] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_28_LC_23_13_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIPU9V_28_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_28_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o[28] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_17_LC_23_13_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNINR8V_17_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_17_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o[17] }
clb_pack LT_23_13 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_31_LC_23_13_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_14_LC_23_13_1, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_0_LC_23_13_2, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_15_LC_23_13_3, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_24_LC_23_13_4, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_16_LC_23_13_5, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_28_LC_23_13_6, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.c_data_system_o_17_LC_23_13_7 }
set_location LT_23_13 23 13
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNID2RL7_LC_23_14_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNID2RL7 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIO5CO7_LC_23_14_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIO5CO7 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_1_LC_23_14_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_RNO[1], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[1] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNII7RL7_LC_23_14_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNII7RL7 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNITACO7_LC_23_14_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNITACO7 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_2_LC_23_14_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_RNO[2], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[2] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIG4FN1_LC_23_14_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIG4FN1 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNI3AQL2_LC_23_14_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNI3AQL2 }
clb_pack LT_23_14 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNID2RL7_LC_23_14_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIO5CO7_LC_23_14_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_1_LC_23_14_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNII7RL7_LC_23_14_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNITACO7_LC_23_14_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_2_LC_23_14_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_5_RNIG4FN1_LC_23_14_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_3_RNI3AQL2_LC_23_14_7 }
set_location LT_23_14 23 14
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_26_LC_23_15_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNO[26], I2C_top_level_inst1.I2C_Interpreter_inst.c_data32[26] }
clb_pack LT_23_15 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_26_LC_23_15_7 }
set_location LT_23_15 23 15
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNIBPUN4_3_LC_23_16_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNIBPUN4[3] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_err_state_RNO_0_1_LC_23_16_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_err_state_RNO_0[1] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_err_state_RNO_0_3_LC_23_16_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_err_state_RNO_0[3] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNII6J06_8_LC_23_16_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNII6J06[8] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_1_4_LC_23_16_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_1[4] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_4_LC_23_16_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO[4], I2C_top_level_inst1.I2C_Interpreter_inst.c_state[4] }
clb_pack LT_23_16 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNIBPUN4_3_LC_23_16_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_err_state_RNO_0_1_LC_23_16_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_err_state_RNO_0_3_LC_23_16_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNII6J06_8_LC_23_16_4, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_1_4_LC_23_16_5, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_4_LC_23_16_6 }
set_location LT_23_16 23 16
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIQQ5F_13_LC_23_17_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIQQ5F[13] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNI4NN21_13_LC_23_17_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNI4NN21[13] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIFO0G5_7_LC_23_17_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIFO0G5[7] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_err_state_RNISM8F1_3_LC_23_17_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_err_state_RNISM8F1[3] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNI05EA2_7_LC_23_17_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNI05EA2[7] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIF5IJ_13_LC_23_17_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIF5IJ[13] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_0_16_LC_23_17_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_0[16] }
clb_pack LT_23_17 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIQQ5F_13_LC_23_17_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNI4NN21_13_LC_23_17_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIFO0G5_7_LC_23_17_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_err_state_RNISM8F1_3_LC_23_17_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNI05EA2_7_LC_23_17_5, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIF5IJ_13_LC_23_17_6, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_0_16_LC_23_17_7 }
set_location LT_23_17 23 17
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_7_0_LC_23_18_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_7[0] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_6_0_LC_23_18_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_6[0] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_5_0_LC_23_18_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_5[0] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_2_0_LC_23_18_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_2[0] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_0_LC_23_18_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO[0], I2C_top_level_inst1.I2C_Interpreter_inst.c_state[0] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIASHJ_14_LC_23_18_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIASHJ[14] }
clb_pack LT_23_18 { I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_7_0_LC_23_18_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_6_0_LC_23_18_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_5_0_LC_23_18_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_2_0_LC_23_18_4, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_0_LC_23_18_5, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIASHJ_14_LC_23_18_6 }
set_location LT_23_18 23 18
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_1_23_LC_23_19_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_1[23] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_0_23_LC_23_19_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_0[23] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIAAHD_16_LC_23_19_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIAAHD[16] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNI9QGJ_23_LC_23_19_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNI9QGJ[23] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_23_LC_23_19_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO[23], I2C_top_level_inst1.I2C_Interpreter_inst.c_state[23] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_16_LC_23_19_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO[16], I2C_top_level_inst1.I2C_Interpreter_inst.c_state[16] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_1_LC_23_19_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO[1], I2C_top_level_inst1.I2C_Interpreter_inst.c_state[1] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_3_LC_23_19_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO[3], I2C_top_level_inst1.I2C_Interpreter_inst.c_state[3] }
clb_pack LT_23_19 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_1_23_LC_23_19_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_0_23_LC_23_19_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIAAHD_16_LC_23_19_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNI9QGJ_23_LC_23_19_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_23_LC_23_19_4, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_16_LC_23_19_5, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_1_LC_23_19_6, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_3_LC_23_19_7 }
set_location LT_23_19 23 19
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNI046R_4_LC_23_20_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNI046R[4] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNISICG1_25_LC_23_20_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNISICG1[25] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIPVAM1_12_LC_23_20_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIPVAM1[12] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNI59N81_25_LC_23_20_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNI59N81[25] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIKLID_24_LC_23_20_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIKLID[24] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIBFN81_25_LC_23_20_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIBFN81[25] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIQ47E3_25_LC_23_20_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIQ47E3[25] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_4_0_LC_23_20_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_4[0] }
clb_pack LT_23_20 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNI046R_4_LC_23_20_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNISICG1_25_LC_23_20_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIPVAM1_12_LC_23_20_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNI59N81_25_LC_23_20_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIKLID_24_LC_23_20_4, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIBFN81_25_LC_23_20_5, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIQ47E3_25_LC_23_20_6, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_4_0_LC_23_20_7 }
set_location LT_23_20 23 20
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_0_LC_23_21_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO[0], I2C_top_level_inst1.I2C_Interpreter_inst.c_cont[0] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_8_0_LC_23_21_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_8[0] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_3_0_LC_23_21_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_3[0] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_2_0_LC_23_21_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_2[0] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_1_2_LC_23_21_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_1[2] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_2_LC_23_21_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO[2], I2C_top_level_inst1.I2C_Interpreter_inst.c_cont[2] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNIQ478_0_0_LC_23_21_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNIQ478_0[0] }
clb_pack LT_23_21 { I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_0_LC_23_21_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_8_0_LC_23_21_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_3_0_LC_23_21_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_2_0_LC_23_21_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_1_2_LC_23_21_4, I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_2_LC_23_21_5, I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNIQ478_0_0_LC_23_21_6 }
set_location LT_23_21 23 21
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_1_0_LC_23_22_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_1[0] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNI9PI7_14_LC_23_22_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNI9PI7[14] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNI6FAA_0_LC_23_22_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNI6FAA[0] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_4_0_LC_23_22_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_4[0] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_0_0_LC_23_22_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_0[0] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_2_2_LC_23_22_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_2[2] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNINS3G1_8_LC_23_22_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNINS3G1[8] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_5_0_LC_23_22_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_5[0] }
clb_pack LT_23_22 { I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_1_0_LC_23_22_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNI9PI7_14_LC_23_22_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNI6FAA_0_LC_23_22_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_4_0_LC_23_22_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_0_0_LC_23_22_4, I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_2_2_LC_23_22_5, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNINS3G1_8_LC_23_22_6, I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_5_0_LC_23_22_7 }
set_location LT_23_22 23 22
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.sda_i_q_0_LC_23_23_0 { I2C_top_level_inst1.I2C_Interpreter_inst.sda_i_q_0_THRU_LUT4_0, I2C_top_level_inst1.I2C_Interpreter_inst.sda_i_q[0] }
clb_pack LT_23_23 { I2C_top_level_inst1.I2C_Interpreter_inst.sda_i_q_0_LC_23_23_0 }
set_location LT_23_23 23 23
ble_pack I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_16_LC_24_10_0 { I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_RNO[16], I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in[16] }
ble_pack I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_15_LC_24_10_1 { I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_RNO[15], I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in[15] }
ble_pack I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_17_LC_24_10_7 { I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_RNO[17], I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in[17] }
clb_pack LT_24_10 { I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_16_LC_24_10_0, I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_15_LC_24_10_1, I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_17_LC_24_10_7 }
set_location LT_24_10 24 10
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_19_LC_24_11_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIPT8V_19_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_19_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o[19] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_29_LC_24_11_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIQV9V_29_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_29_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o[29] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_0_LC_24_11_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_data32_RNIVLP01_0_cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_0_REP_LUT4_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o[0] }
clb_pack LT_24_11 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_19_LC_24_11_0, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_29_LC_24_11_1, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.c_data_system_o_0_LC_24_11_2 }
set_location LT_24_11 24 11
ble_pack I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_10_LC_24_12_0 { I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_RNO[10], I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in[10] }
ble_pack I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_11_LC_24_12_1 { I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_RNO[11], I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in[11] }
ble_pack I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_12_LC_24_12_2 { I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_RNO[12], I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in[12] }
ble_pack I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_14_LC_24_12_4 { I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_RNO[14], I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in[14] }
ble_pack I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_13_LC_24_12_7 { I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_RNO[13], I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in[13] }
clb_pack LT_24_12 { I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_10_LC_24_12_0, I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_11_LC_24_12_1, I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_12_LC_24_12_2, I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_14_LC_24_12_4, I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_13_LC_24_12_7 }
set_location LT_24_12 24 12
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNIMEB92_17_LC_24_13_0 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNIMEB92[17] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNIOGB92_17_LC_24_13_1 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNIOGB92[17] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNIOQ2Q5_LC_24_13_2 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNIOQ2Q5 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIP8T76_LC_24_13_3 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIP8T76 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_1_LC_24_13_4 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_RNO[1], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data[1] }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNIJL2Q5_LC_24_13_5 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNIJL2Q5 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIK3T76_LC_24_13_6 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIK3T76 }
ble_pack cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_0_LC_24_13_7 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_RNO[0], cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data[0] }
clb_pack LT_24_13 { cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNIMEB92_17_LC_24_13_0, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0_RNIOGB92_17_LC_24_13_1, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNIOQ2Q5_LC_24_13_2, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIP8T76_LC_24_13_3, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_1_LC_24_13_4, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNIJL2Q5_LC_24_13_5, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIK3T76_LC_24_13_6, cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data_0_LC_24_13_7 }
set_location LT_24_13 24 13
ble_pack I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_18_LC_24_14_0 { I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_RNO[18], I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in[18] }
ble_pack I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_19_LC_24_14_1 { I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_RNO[19], I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in[19] }
ble_pack I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_20_LC_24_14_2 { I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_RNO[20], I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in[20] }
ble_pack I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_21_LC_24_14_3 { I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_RNO[21], I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in[21] }
ble_pack I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_22_LC_24_14_4 { I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_RNO[22], I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in[22] }
ble_pack I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_23_LC_24_14_5 { I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_RNO[23], I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in[23] }
ble_pack I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_24_LC_24_14_6 { I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_RNO[24], I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in[24] }
ble_pack I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_25_LC_24_14_7 { I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_RNO[25], I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in[25] }
clb_pack LT_24_14 { I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_18_LC_24_14_0, I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_19_LC_24_14_1, I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_20_LC_24_14_2, I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_21_LC_24_14_3, I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_22_LC_24_14_4, I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_23_LC_24_14_5, I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_24_LC_24_14_6, I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_25_LC_24_14_7 }
set_location LT_24_14 24 14
ble_pack I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_26_LC_24_15_0 { I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_RNO[26], I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in[26] }
ble_pack I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_27_LC_24_15_1 { I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_RNO[27], I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in[27] }
ble_pack I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_28_LC_24_15_2 { I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_RNO[28], I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in[28] }
ble_pack I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_29_LC_24_15_3 { I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_RNO[29], I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in[29] }
ble_pack I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_30_LC_24_15_4 { I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_RNO[30], I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in[30] }
ble_pack I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_31_LC_24_15_5 { I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_RNO[31], I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in[31] }
ble_pack I2C_top_level_inst1.TX_Shift_Register_inst.un1_enable_desp_1_0_i_LC_24_15_6 { I2C_top_level_inst1.TX_Shift_Register_inst.un1_enable_desp_1_0_i }
ble_pack I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_0_LC_24_15_7 { I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_RNO[0], I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in[0] }
clb_pack LT_24_15 { I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_26_LC_24_15_0, I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_27_LC_24_15_1, I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_28_LC_24_15_2, I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_29_LC_24_15_3, I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_30_LC_24_15_4, I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_31_LC_24_15_5, I2C_top_level_inst1.TX_Shift_Register_inst.un1_enable_desp_1_0_i_LC_24_15_6, I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_0_LC_24_15_7 }
set_location LT_24_15 24 15
ble_pack I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_1_LC_24_16_0 { I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_RNO[1], I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in[1] }
ble_pack I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_2_LC_24_16_1 { I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_RNO[2], I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in[2] }
ble_pack I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_3_LC_24_16_2 { I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_RNO[3], I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in[3] }
ble_pack I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_4_LC_24_16_3 { I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_RNO[4], I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in[4] }
ble_pack I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_5_LC_24_16_4 { I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_RNO[5], I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in[5] }
ble_pack I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_6_LC_24_16_5 { I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_RNO[6], I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in[6] }
ble_pack I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_7_LC_24_16_6 { I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_RNO[7], I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in[7] }
ble_pack I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_8_LC_24_16_7 { I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_RNO[8], I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in[8] }
clb_pack LT_24_16 { I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_1_LC_24_16_0, I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_2_LC_24_16_1, I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_3_LC_24_16_2, I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_4_LC_24_16_3, I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_5_LC_24_16_4, I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_6_LC_24_16_5, I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_7_LC_24_16_6, I2C_top_level_inst1.TX_Shift_Register_inst.c_data_in_8_LC_24_16_7 }
set_location LT_24_16 24 16
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_burst_LC_24_17_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_burst_RNO, I2C_top_level_inst1.I2C_Interpreter_inst.c_burst }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_load_rdata2_LC_24_17_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_load_rdata2_RNO, I2C_top_level_inst1.I2C_Interpreter_inst.c_load_rdata2 }
clb_pack LT_24_17 { I2C_top_level_inst1.I2C_Interpreter_inst.c_burst_LC_24_17_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_load_rdata2_LC_24_17_1 }
set_location LT_24_17 24 17
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIBMR9_7_LC_24_18_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIBMR9[7] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_burst_RNO_0_LC_24_18_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_burst_RNO_0 }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_0_0_LC_24_18_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_0[0] }
clb_pack LT_24_18 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIBMR9_7_LC_24_18_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_burst_RNO_0_LC_24_18_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_address_RNO_0_0_LC_24_18_6 }
set_location LT_24_18 24 18
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIG0J7_19_LC_24_19_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIG0J7[19] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_0_19_LC_24_19_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_0[19] }
clb_pack LT_24_19 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIG0J7_19_LC_24_19_6, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_0_19_LC_24_19_7 }
set_location LT_24_19 24 19
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_no_restart_RNO_3_LC_24_20_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_no_restart_RNO_3 }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.load_rdata_q_RNI63VI_2_LC_24_20_1 { I2C_top_level_inst1.I2C_Interpreter_inst.load_rdata_q_RNI63VI[2] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_3_19_LC_24_20_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_3[19] }
ble_pack cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pready_i_i2_i_i_o2_i_a2_LC_24_20_4 { cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pready_i_i2_i_i_o2_i_a2 }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_1_19_LC_24_20_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_1[19] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_19_LC_24_20_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO[19], I2C_top_level_inst1.I2C_Interpreter_inst.c_state[19] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_2_19_LC_24_20_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_2[19] }
clb_pack LT_24_20 { I2C_top_level_inst1.I2C_Interpreter_inst.c_no_restart_RNO_3_LC_24_20_0, I2C_top_level_inst1.I2C_Interpreter_inst.load_rdata_q_RNI63VI_2_LC_24_20_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_3_19_LC_24_20_2, cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pready_i_i2_i_i_o2_i_a2_LC_24_20_4, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_1_19_LC_24_20_5, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_19_LC_24_20_6, I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNO_2_19_LC_24_20_7 }
set_location LT_24_20 24 20
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_1_1_LC_24_21_0 { I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_1[1] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_1_LC_24_21_1 { I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO[1], I2C_top_level_inst1.I2C_Interpreter_inst.c_cont[1] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_0_1_LC_24_21_2 { I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_0[1] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_burst_RNO_3_LC_24_21_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_burst_RNO_3 }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNIRCF5_0_LC_24_21_4 { I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNIRCF5[0] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_3_2_LC_24_21_5 { I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_3[2] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_0_2_LC_24_21_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_0[2] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNIQ478_0_LC_24_21_7 { I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNIQ478[0] }
clb_pack LT_24_21 { I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_1_1_LC_24_21_0, I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_1_LC_24_21_1, I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_0_1_LC_24_21_2, I2C_top_level_inst1.I2C_Interpreter_inst.c_burst_RNO_3_LC_24_21_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNIRCF5_0_LC_24_21_4, I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_3_2_LC_24_21_5, I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_0_2_LC_24_21_6, I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNIQ478_0_LC_24_21_7 }
set_location LT_24_21 24 21
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNISDF5_0_LC_24_22_3 { I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNISDF5[0] }
ble_pack I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_4_2_LC_24_22_6 { I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_4[2] }
clb_pack LT_24_22 { I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNISDF5_0_LC_24_22_3, I2C_top_level_inst1.I2C_Interpreter_inst.c_cont_RNO_4_2_LC_24_22_6 }
set_location LT_24_22 24 22
set_location cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst1.mem_mem_0_1 8 7
set_location cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst2.mem_mem_0_0 8 9
set_location cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst1.mem_mem_0_0 8 5
set_location cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst2.mem_mem_0_1 8 11
set_location cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.mem_mem_0_0 8 1
set_location cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.mem_mem_0_1 8 3
set_location cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst3.mem_mem_0_1 8 15
set_location cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst3.mem_mem_0_0 8 13
set_location clock_ibuf_gb_io_gb 16 0
set_location scl_ibuf_RNI7T7F 17 0
set_location I2C_top_level_inst1.I2C_Interpreter_inst.c_state_RNIF6Q22_0[14] 33 16
set_location cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.n_data_system_o_1_sqmuxa_g_gb 0 17
set_location rst_n_ibuf_RNIBNDC_0 16 33
set_location cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.n_data_system_o_1_sqmuxa_g_gb 17 33
set_location I2C_top_level_inst1.I2C_FSM_inst.c_state4_0_i_g_gb 0 16
set_location IO_PIN_INST_RNIR662 33 17
set_io clock B2
set_io start0 B6
set_io s0 H1
set_io dout1 A3
set_io csb1 H2
set_io sync_50hz B4
set_io sdin1 B5
set_io sda C1
set_io s1 E2
set_io dout0 D3
set_io csb0 A1
set_io serial_out_testing A9
set_io sdin0 C4
set_io scl E5
set_io s2 D2
set_io mcu_sclk F3
set_io frame_sync A6
set_io enable_config A8
set_io elec_config_out B3
set_io stop1 C9
set_io s3 C2
set_io rst_n A7
set_io stop0 B8
set_io stop_fpga2 C3
set_io sclk0 A2
set_io next_sequence E1
set_io start1 B7
set_io sclk1 E4
set_io mcu_data G1
