INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/333/DCPU/DCPU.srcs/sources_1/new/Sign_Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Ext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/333/DCPU/DCPU.srcs/sources_1/new/Reg_32bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_32bits
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/333/DCPU/DCPU.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/333/DCPU/DCPU.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/333/DCPU/DCPU.srcs/sources_1/new/PC_Add_Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Add_Imm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/333/DCPU/DCPU.srcs/sources_1/new/PC_add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_add4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/333/DCPU/DCPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/333/DCPU/DCPU.srcs/sources_1/new/Ins_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/333/DCPU/DCPU.srcs/sources_1/new/Ext_for_Jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext_for_Jump
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/333/DCPU/DCPU.srcs/sources_1/new/Data_Sel4_32bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Sel4_32bits
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/333/DCPU/DCPU.srcs/sources_1/new/Data_Sel3_5bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Sel3_5bits
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/333/DCPU/DCPU.srcs/sources_1/new/Data_Sel2_32bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Sel2_32bits
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/333/DCPU/DCPU.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/333/DCPU/DCPU.srcs/sources_1/new/ALU_32bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_32bits
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/333/DCPU/DCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/333/DCPU/DCPU.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/333/DCPU/DCPU.srcs/sim_1/new/test_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/333/DCPU/DCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
