// Seed: 3732720447
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
endmodule
module module_1 (
    input  tri   id_0,
    output logic id_1,
    input  logic id_2,
    output wor   id_3
);
  assign id_3 = 1 == id_0;
  tri1 id_5;
  assign id_5 = 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  always @(1 or posedge 1'b0) begin : LABEL_0
    id_1 <= id_2;
  end
  assign id_1 = 1;
  initial id_1 = 1;
endmodule
