
                                IC Compiler (TM)
                              IC Compiler-PC (TM)
                              IC Compiler-XP (TM)
                              IC Compiler-DP (TM)
                              IC Compiler-AG (TM)

                 Version N-2017.09 for linux64 - Aug 17, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
***********************************************************************
                                                                       
                     synopsys_dc_setup.tcl                             
                                                                       
***********************************************************************
***********************************************************************
       NOTE>>> You MUST fix the design which have multiple ports
               Use the following command
               set_fix_multiple_port_nets -all -buffer_constants
************************************************************************
***********************************************************************
       NOTE>>> Use the old compile_fix_multiple_port_nets
               because reoptimize_design does not honor
               the set_fix_multiple_port_nets command
************************************************************************
#******************************************************************************
#**                            07_route_opt                                  **
#**                      Optimization after Routing                          **
#******************************************************************************
echo "***********************************************************************"
***********************************************************************
echo "                                                                       "
                                                                       
echo "                          07_route_opt.tcl                              "
                          07_route_opt.tcl                              
echo "                                                                       "
                                                                       
echo "***********************************************************************"
***********************************************************************
# Set Step
set step "07_route_opt"
07_route_opt
# source the user_design_setup & common_lib_setup
source ./icc_scripts/user_scripts/user_design_setup.tcl
***********************************************************************
                                                                       
                      user_design_setup.tcl                            
                                                                       
***********************************************************************
1
source ./icc_scripts/common_lib_setup.tcl
***********************************************************************
                                                                       
                       common_lib_setup.tcl                            
                                                                       
***********************************************************************
# Clear existing mw library and re-make dir
set _mw_lib ./mw_db/${TOP_MODULE}_${step}
./mw_db/khu_sensor_pad_07_route_opt
if {[file exist $_mw_lib]} {
	sh mv $_mw_lib ./mw_db/old/${TOP_MODULE}_${step}_${back}
}
copy_mw_lib -from ./mw_db/${TOP_MODULE}_06_route -to $_mw_lib
Warning: Top library path '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/khu_sensor_pad_07_route_opt' in reference library control file is inconsistent with current library path '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt'. (MW-212)

------------------- Internal Reference Library Settings -----------------

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011


------------------- Control File Reference Library Settings -----------
Warning: Top library path '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/khu_sensor_pad_07_route_opt' in reference library control file is inconsistent with current library path '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt'. (MW-212)

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011
-------------------------------------------------------------------------

Successfully updated library ./mw_db/khu_sensor_pad_07_route_opt ref-control-file
1
# Open Library and Cell
set_mw_technology_file -technology $TECH_FILE $_mw_lib
Warning: Top library path '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/khu_sensor_pad_07_route_opt' in reference library control file is inconsistent with current library path '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt'. (MW-212)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504 (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
	6 (Main Library) <==> 7 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 10
	Main Library (khu_sensor_pad_07_route_opt)|	Reference Library (std150e_prim_050504)
	Upper Layer     MET6 (130, 130)   |	MET6 (10, 40)	 (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 11
	Main Library (khu_sensor_pad_07_route_opt)|	Reference Library (std150e_prim_050504)
	Upper Layer     MET6 (130, 130)   |	MET6 (10, 40)	 (MWLIBP-324)
Technology data dumped to ./mw_db/khu_sensor_pad_07_route_opt.tf_replaced completely.
Start to load technology file ./TECH/std150e_prim_6m.techgen.tf.
Warning: Layer 'ACT' is missing the attribute 'minSpacing'. (line 173) (TFCHK-014)
Warning: Layer 'ACT' is missing the attribute 'minWidth'. (line 173) (TFCHK-014)
Warning: Layer 'LDIO' is missing the attribute 'minSpacing'. (line 236) (TFCHK-014)
Warning: Layer 'LDIO' is missing the attribute 'minWidth'. (line 236) (TFCHK-014)
Warning: Layer 'CHBD' is missing the attribute 'minSpacing'. (line 246) (TFCHK-014)
Warning: Layer 'CHBD' is missing the attribute 'minWidth'. (line 246) (TFCHK-014)
Warning: Layer 'NPLUS' is missing the attribute 'minSpacing'. (line 287) (TFCHK-014)
Warning: Layer 'NPLUS' is missing the attribute 'minWidth'. (line 287) (TFCHK-014)
Warning: Layer 'PPLUS' is missing the attribute 'minSpacing'. (line 297) (TFCHK-014)
Warning: Layer 'PPLUS' is missing the attribute 'minWidth'. (line 297) (TFCHK-014)
Warning: Layer 'PAD' is missing the attribute 'minSpacing'. (line 687) (TFCHK-014)
Warning: Layer 'PAD' is missing the attribute 'minWidth'. (line 687) (TFCHK-014)
Warning: Layer 'STEXT' is missing the attribute 'minSpacing'. (line 697) (TFCHK-014)
Warning: Layer 'STEXT' is missing the attribute 'minWidth'. (line 697) (TFCHK-014)
Warning: Layer 'PTEXT' is missing the attribute 'minSpacing'. (line 707) (TFCHK-014)
Warning: Layer 'PTEXT' is missing the attribute 'minWidth'. (line 707) (TFCHK-014)
Warning: Layer 'M1TEXT' is missing the attribute 'minSpacing'. (line 717) (TFCHK-014)
Warning: Layer 'M1TEXT' is missing the attribute 'minWidth'. (line 717) (TFCHK-014)
Warning: Layer 'M2TEXT' is missing the attribute 'minSpacing'. (line 727) (TFCHK-014)
Warning: Layer 'M2TEXT' is missing the attribute 'minWidth'. (line 727) (TFCHK-014)
Warning: Layer 'M3TEXT' is missing the attribute 'minSpacing'. (line 737) (TFCHK-014)
Warning: Layer 'M3TEXT' is missing the attribute 'minWidth'. (line 737) (TFCHK-014)
Warning: Layer 'M4TEXT' is missing the attribute 'minSpacing'. (line 747) (TFCHK-014)
Warning: Layer 'M4TEXT' is missing the attribute 'minWidth'. (line 747) (TFCHK-014)
Warning: Layer 'M5TEXT' is missing the attribute 'minSpacing'. (line 757) (TFCHK-014)
Warning: Layer 'M5TEXT' is missing the attribute 'minWidth'. (line 757) (TFCHK-014)
Warning: Layer 'M6TEXT' is missing the attribute 'minSpacing'. (line 767) (TFCHK-014)
Warning: Layer 'M6TEXT' is missing the attribute 'minWidth'. (line 767) (TFCHK-014)
Warning: Layer 'BOUND' is missing the attribute 'minSpacing'. (line 777) (TFCHK-014)
Warning: Layer 'BOUND' is missing the attribute 'minWidth'. (line 777) (TFCHK-014)
Warning: FringeCap 1 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 992) (TFCHK-067)
Warning: FringeCap 3 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1010) (TFCHK-067)
Warning: FringeCap 6 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1037) (TFCHK-067)
Warning: FringeCap 10 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1073) (TFCHK-067)
Warning: FringeCap 15 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1118) (TFCHK-067)
Warning: FringeCap 21 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1171) (TFCHK-067)
Warning: Layer 'MET1' has a pitch 0.4 that does not match the recommended wire-to-via pitch 0.34. (TFCHK-049)
Warning: Layer 'MET2' has a pitch 0.44 that does not match the recommended wire-to-via pitch 0.4. (TFCHK-049)
Warning: Layer 'MET4' has a pitch 0.44 that does not match the recommended wire-to-via pitch 0.4. (TFCHK-049)
Warning: Layer 'MET3' has a pitch 0.4 that does not match the doubled pitch 0.8 or tripled pitch 1.2. (TFCHK-050)
Warning: Layer 'MET4' has a pitch 0.44 that does not match the doubled pitch 0.88 or tripled pitch 1.32. (TFCHK-050)
Warning: Layer 'MET5' has a pitch 0.4 that does not match the doubled pitch 0.8 or tripled pitch 1.2. (TFCHK-050)
Technology file ./TECH/std150e_prim_6m.techgen.tf has been loaded successfully.
1
set_mw_lib_reference $_mw_lib -mw_reference_library $MW_REF_LIB_DIRS

------------------- Internal Reference Library Settings -----------------

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011


------------------- Control File Reference Library Settings -----------

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011
-------------------------------------------------------------------------

1
open_mw_lib $_mw_lib
Warning: Reference Library Inconsistent With Main Library
Reference Library: /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504 (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
	6 (Main Library) <==> 7 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 10
	Main Library (khu_sensor_pad_07_route_opt)|	Reference Library (std150e_prim_050504)
	Upper Layer     MET6 (130, 130)   |	MET6 (10, 40)	 (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 11
	Main Library (khu_sensor_pad_07_route_opt)|	Reference Library (std150e_prim_050504)
	Upper Layer     MET6 (130, 130)   |	MET6 (10, 40)	 (MWLIBP-324)
{khu_sensor_pad_07_route_opt}
remove_mw_cel 	[remove_from_collection [get_mw_cel *] [get_mw_cel $TOP_MODULE]] 	-all_versions -all_view -verbose
0
open_mw_cel $TOP_MODULE
Information: Opened "khu_sensor_pad.CEL;1" from "/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt" library. (MWUI-068)
{khu_sensor_pad}
link
1
current_design $TOP_MODULE
khu_sensor_pad
## Read scenario file
# After placement, delete max_delay constraints. It is only for placing 
# clock gating cell and gated register in proximity.
sh sed -i '/set_max_delay/,+1 d' $FUNC1_SDC
sh sed -i 's/ ${STD_WST}/ ${STD_WST}.db:${STD_WST}/' $FUNC1_SDC
if { $ROUTE_OPT_SCN_READ_AGAIN } {
	remove_sdc
	remove_scenario -all
	source $ICC_MCMM_SCENARIOS_FILE
}
set_active_scenario $ROUTE_OPT_SCN
Loading db file '/Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db'
Loading db file '/Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_bst_135_n040.db'
Loading db file '/Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/dw_foundation.sldb'
Loading db file '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db'
Loading db file '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_bst_135_n040_astro.db'
Loading db file '/Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/gtech.db'
Loading db file '/Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/standard.sldb'
Information: linking reference library : /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504. (PSYN-878)
Information: linking reference library : /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420. (PSYN-878)
Warning: 'VDD15FIN' pin on 'pvpp15hf_p' cell in the 'std150e_wst_105_p125' technology 
	library is missing in the '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420' physical library. (PSYN-200)
Warning: 'VDD15FIN' pin on 'pvpp15hf_p' cell in the 'std150e_bst_135_n040' technology 
	library is missing in the '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420' physical library. (PSYN-200)
Information: linking reference library : /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011. (PSYN-878)
Warning: The 'cgnd1_hd' cell in the 'std150e_wst_105_p125' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'cgnd1_hd' cell in the 'std150e_wst_105_p125' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'cgnd2_hd' cell in the 'std150e_wst_105_p125' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'cgnd2_hd' cell in the 'std150e_wst_105_p125' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'cgnd3_hd' cell in the 'std150e_wst_105_p125' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'cgnd3_hd' cell in the 'std150e_wst_105_p125' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'cgnd4_hd' cell in the 'std150e_wst_105_p125' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'cgnd4_hd' cell in the 'std150e_wst_105_p125' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'cgnd6_hd' cell in the 'std150e_wst_105_p125' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'cgnd6_hd' cell in the 'std150e_wst_105_p125' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Note - message 'PSYN-039' limit (5) exceeded.  Remainder will be suppressed.
Note - message 'PSYN-024' limit (5) exceeded.  Remainder will be suppressed.
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Current scenario is func1_wst.
Information: Loading local_link_library attribute {std150e_wst_105_p125.db, std150e_bst_135_n040.db}. (MWDC-290)

  Linking design 'khu_sensor_pad'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (285 designs)             khu_sensor_pad.CEL, etc
  std150e_wst_105_p125 (library) /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db
  std150e_bst_135_n040 (library) /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_bst_135_n040.db
  dw_foundation.sldb (library) /Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/dw_foundation.sldb
  std150e_wst_105_p125 (library) /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db
  std150e_bst_135_n040 (library) /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_bst_135_n040_astro.db

1
# Optimization Common Session Options - set in all sessions
source ./icc_scripts/common_route_opt_env.tcl
***********************************************************************
                                                                       
                      common_route_opt_env.tcl                         
                                                                       
***********************************************************************
Information: Existing back annotation will be deleted.   (UID-1006)
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
***********************************************************************
                                                                       
                   130nm_ocv_margin.pnr.tcl                            
                                                                       
***********************************************************************
Current scenario is: func1_wst
Current design is 'khu_sensor_pad'.
Warning: You have provided ambiguous libraries:
    /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db:std150e_wst_105_p125
    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db:std150e_wst_105_p125
  Both are characterized for voltage 1.050000V, process 1.000000, temperature 125.000000
  and contain the same lib_cell names (e.g. ivd1_hd).
  The latter library will be ignored. (MV-086)
  Ambiguity is evident at icc_place3 in scenario func1_wst
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Current design is 'khu_sensor_pad'.
#Source antenna rule
source $ANTENNA_RULE
1
report_antenna_rules
## 
## define_antenna_rule mw_lib -mode mode \
##   -diode_mode diode_mode [-metal_ratio metal_ratio]\
##   [-cut_ratio cut_ratio] [-metal_pratio metal_pratio]\
##   [-metal_nratio metal_nratio] [-cut_pratio cut_pratio]\
##   [-cut_nratio cut_nratio] [-protected_metal_scale metal_scale]\
##   [-cut_area_to_gate_diffusion_length_ratio cut_gate_diffusion_length_ratio] [-metal_area_to_pgate_diffusion_length_ratio metal_pgate_diffusion_length_ratio]\
##   [-metal_area_to_ngate_diffusion_length_ratio metal_ngate_diffusion_length_ratio] [-cut_area_to_pgate_diffusion_length_ratio cut_pgate_diffusion_length_ratio]\
##   [-cut_area_to_ngate_diffusion_length_ratio cut_ngate_diffusion_length_ratio] [-metal_area_to_gate_diffusion_length_ratio metal_gate_diffusion_length_ratio]\
##   [-protected_cut_scale cut_scale]\
##   [-name rule_name]
## mode
##  1, 4 : ignore all lower-layer segments
##  2, 5 : include lower-layer segments to the input pins
##  3, 6 : include all lower-layer segments
##  1, 2, 3 : polygon area
##  4, 5, 6 : sidewall area
## diode_mode (output pin)
##  0 : output pin cannot protect antenna.
##  1 : output pin can provide unlimited protection.
##  2 : limited diode protection; the diode ratio is defined
##     by define_antenna_layer_rule & dbDefineDiodeProtection (CLF)
##     If antenna has multiple diode pins, the max antenna ratio
##     is the one with the largest diode ratio.
##  3 : limited diode protection. If antenna has multiple diode pins, 
##     the max antenna ratio is sum of all diode ratios.
##  4 : limited diode protection. The max antenna ratio is calculated
##     from the total diode protection on the antenna, which is the
##     sum of the diode protection of all diodes.
##  5 : limited diode protection. The equivalent gate area is calculated
##      from the maximum diode-protection value of all diodes.
##  6 : limited diode protection. The equivalent gate area is calculated
##      from the sum of the diode protection of all diodes.
##  7 : limited diode protection. The equivalent metal area is calculated
##      from the maximum diode-protection value of all diodes.
##  8 : limited diode protection. The equivalent metal area is calculated
##      from the sum of the diode protection of all diodes.
## 
## define_antenna_layer_rule mw_lib -mode mode \
##   -layer layer_name -ratio ratio \
##   -diode_ratio {v0 v1 v2 v3 [v4]}\
##   -name rule_name
## ratio
##  max. antenna ratio with no diode protection
##      MIN((dp > v0) ? ((dp + v1 ) * v2 + v3), v4) : ratio 
##  max. antenna ratio with (diode protection == dp)
 
 

set lib [current_mw_lib]
remove_antenna_rules $lib
define_antenna_rule $lib -mode 1 -diode_mode 2 -metal_ratio 100 -cut_ratio 20
define_antenna_layer_rule $lib -mode 1 -layer "MET1" -ratio 100 -diode_ratio {0.203 0 400 3700}
define_antenna_layer_rule $lib -mode 1 -layer "MET2" -ratio 100 -diode_ratio {0.203 0 400 3700}
define_antenna_layer_rule $lib -mode 1 -layer "MET3" -ratio 100 -diode_ratio {0.203 0 400 3700}
define_antenna_layer_rule $lib -mode 1 -layer "MET4" -ratio 100 -diode_ratio {0.203 0 8000 50000}
define_antenna_layer_rule $lib -mode 1 -layer "VIA1" -ratio 5 -diode_ratio {0.203 0 83.33 75}
define_antenna_layer_rule $lib -mode 1 -layer "VIA2" -ratio 5 -diode_ratio {0.203 0 83.33 75}
define_antenna_layer_rule $lib -mode 1 -layer "VIA3" -ratio 5 -diode_ratio {0.203 0 83.33 75}

1
# Setting for Route Optimization
foreach scenario [all_active_scenarios] {
	current_scenario $scenario

	# Setting for Route Optimization
	set_app_var enable_recovery_removal_arcs true
	set_app_var timing_remove_clock_reconvergence_pessimism true

	foreach_in_collection clock [all_clocks] {
		set clock_name [get_attr $clock name]
		puts "SEC_INFO: Working on clock: $clock_name"
		set clock_source [get_attr $clock sources -quiet]

		if { [sizeof_col $clock_source] > 0 } {
			if { ![info exists found($clock_name)] } {
				set_propagated_clock [get_attr $clock sources -quiet]
				puts "Internal clock. Propagating."
			}
		} else {
			puts "External clock. Not propagating."
		}
	}

	# Set false path over 2ns path
	# Same as detect_longnet it samsung013 aux
	if { $HOLD_FIX == "true" } {
		set_fix_hold [all_clocks]
		set_fix_hold_options -default
	} else {
		remove_attribute [all_clocks] fix_hold
	}

	#Inout optimization
	if { !$INOUT_OPT } {
		set_false_path -from [all_inputs]
		set_false_path -to [all_outputs]
	}
}
Current scenario is: func1_wst
SEC_INFO: Working on clock: clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
Internal clock. Propagating.
SEC_INFO: Working on clock: clk_half
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
Internal clock. Propagating.
# Running extraction and updating the timing
extract_rc -coupling_cap

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Warning: Net 'i_CLK' is connected to a pad cell and other cells. (PSYN-086)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)

TLU+ File = /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/TLUP/L13_CELL_WST_6LM_DUMMY_V8.0_R_vari_Hole_Rev3.0.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 6.94 seconds
EKL_MT: elapsed time 7 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
1
update_timing
	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125
Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
1
#Route optimization
route_opt 	-skip_initial_routei 	-effort medium 	-xtalk_reduction
Error: unknown option '-skip_initial_routei' (CMD-010)
# incremental route optimization
route_opt -incremental
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (user_define). (ROPT-020)
Information: Running track assign with timing driven mode true (user_define). (ROPT-020)
Information: Running detail route with timing driven mode true (user_define). (ROPT-020)
Information: Running global route with crosstalk driven mode true (user_define). (ROPT-021)
Information: Running track assign with crosstalk driven mode true (user_define). (ROPT-021)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Tue Nov 17 19:10:54 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:              13.00
  Critical Path Length:          6.87
  Critical Path Slack:           3.71
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          2.91
  Critical Path Slack:          10.97
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          4.56
  Critical Path Slack:           3.16
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              37.00
  Critical Path Length:         11.43
  Critical Path Slack:          -0.11
  Critical Path Clk Period:     12.00
  Total Negative Slack:         -0.36
  No. of Violating Paths:        4.00
  Worst Hold Violation:         -0.14
  Total Hold Violation:        -10.99
  No. of Hold Violations:      349.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        284
  Hierarchical Port Count:       6612
  Leaf Cell Count:              28745
  Buf/Inv Cell Count:            5592
  Buf Cell Count:                1209
  Inv Cell Count:                4383
  CT Buf/Inv Cell Count:          600
  Combinational Cell Count:     23358
  Sequential Cell Count:         5387
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    52994.012194
  Noncombinational Area: 37354.667976
  Buf/Inv Area:           5699.338432
  Total Buffer Area:          1648.00
  Total Inverter Area:        4051.34
  Macro/Black Box Area:      0.000000
  Net Area:                843.503326
  Net XLength        :      569877.31
  Net YLength        :      612578.00
  -----------------------------------
  Cell Area:             90348.680171
  Design Area:           91192.183496
  Net Length        :      1182455.25


  Design Rules
  -----------------------------------
  Total Number of Nets:         31314
  Nets With Violations:            13
  Max Trans Violations:            13
  Max Cap Violations:               0
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               94.96
  -----------------------------------------
  Overall Compile Time:               95.90
  Overall Compile Wall Clock Time:    96.12

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.11  TNS: 0.36  Number of Violating Paths: 4  (with Crosstalk delta delays)
  Design  WNS: 0.11  TNS: 0.36  Number of Violating Paths: 4  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.14  TNS: 10.99  Number of Violating Paths: 349  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.14  TNS: 10.99  Number of Violating Paths: 349  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.1147 TNS: 0.3626  Number of Violating Path: 4
ROPT:    (HOLD) WNS: 0.1377 TNS: 10.9858  Number of Violating Path: 349
ROPT:    Number of DRC Violating Nets: 13
ROPT:    Number of Route Violation: 14 
ROPT:    Running Incremental Optimization Stage             Tue Nov 17 19:10:55 2020

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------


Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Note - message 'PSYN-086' limit (1) exceeded.  Remainder will be suppressed.
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 

  Scenario: func1_wst   WNS: 0.11  TNS: 0.36  Number of Violating Paths: 4  (with Crosstalk delta delays)
  Design  WNS: 0.11  TNS: 0.36  Number of Violating Paths: 4  (with Crosstalk delta delays)

  Nets with DRC Violations: 13
  Total moveable cell area: 419939.0
  Total fixed cell area: 471801.1
  Total physical cell area: 891740.1
  Core area: (187620 187620 1212380 1210020)



  Scenario: func1_wst  (Hold)  WNS: 0.14  TNS: 10.99  Number of Violating Paths: 349  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.14  TNS: 10.99  Number of Violating Paths: 349  (with Crosstalk delta delays)

  Beginning On-Route Optimization 
  --------------------------------

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Crosstalk fixing is ON . Delta-delay: ON, Delta-Slew: OFF, Static-Noise: ON.


  Beginning Timing Optimization
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:08   90350.3      0.11       0.3       0.4                              -10.99  
    0:00:08   90350.3      0.11       0.3       0.4                              -10.99  
    0:00:08   90350.3      0.11       0.3       0.4                              -10.99  
    0:00:08   90352.3      0.11       0.3       0.4                              -10.99  
    0:00:08   90352.3      0.11       0.3       0.4                              -10.99  
    0:00:08   90352.3      0.11       0.3       0.4                              -10.99  
    0:00:08   90354.3      0.11       0.3       0.4                              -10.99  
    0:00:08   90354.3      0.11       0.3       0.4                              -10.99  
    0:00:08   90354.3      0.11       0.3       0.4                              -10.99  
    0:00:08   90356.0      0.11       0.3       0.4                              -10.99  
    0:00:08   90356.0      0.11       0.3       0.4                              -10.99  
    0:00:08   90356.0      0.11       0.3       0.4                              -10.99  
    0:00:08   90357.7      0.11       0.3       0.4                              -10.99  
    0:00:08   90357.7      0.11       0.3       0.4                              -10.99  
    0:00:08   90361.3      0.10       0.2       0.4                              -10.99  
    0:00:08   90361.3      0.10       0.2       0.4                              -10.99  
    0:00:08   90361.3      0.10       0.2       0.4                              -10.99  
    0:00:08   90363.7      0.10       0.1       0.4                              -10.99  
    0:00:08   90363.7      0.10       0.1       0.4                              -10.99  
    0:00:08   90363.7      0.10       0.1       0.4                              -10.99  
    0:00:08   90363.7      0.10       0.1       0.4                              -10.99  
    0:00:08   90363.7      0.10       0.1       0.4                              -10.99  
    0:00:08   90365.3      0.09       0.1       0.4                              -10.99  
    0:00:08   90365.3      0.09       0.1       0.4                              -10.99  
    0:00:08   90365.3      0.09       0.1       0.4                              -10.99  
    0:00:08   90367.3      0.00       0.0       0.4                              -10.99  
    0:00:08   90367.3      0.00       0.0       0.4                              -10.99  
    0:00:08   90367.3      0.00       0.0       0.4                              -10.99  


  Beginning Phase 1 Design Rule Fixing  (min_path)  (max_transition)
  ------------------------------------

  Beginning Hold Fix Optimization
  --------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:08   90368.7      0.00       0.0       0.4 khu_sensor_top/ads1292_controller/r_spi_data_in_reg_7_/D    -10.98  
    0:00:08   90370.0      0.00       0.0       0.4 khu_sensor_top/ads1292_controller/r_spi_data_in_reg_0_/D    -10.98  
    0:00:08   90371.3      0.00       0.0       0.4 khu_sensor_top/ads1292_controller/r_spi_data_in_reg_1_/D    -10.98  
    0:00:08   90372.7      0.00       0.0       0.4 khu_sensor_top/ads1292_controller/r_spi_data_in_reg_4_/D    -10.96  
    0:00:08   90374.0      0.00       0.0       0.4 khu_sensor_top/ads1292_controller/r_spi_data_in_reg_6_/D    -10.91  
    0:00:08   90375.3      0.00       0.0       0.4 khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT_reg_2_/D    -10.88  
    0:00:08   90375.3      0.00       0.0       0.4 khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT_reg_2_/D    -10.88  
    0:00:08   90376.7      0.00       0.0       0.4 khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT_reg_4_/D    -10.87  
    0:00:08   90376.7      0.00       0.0       0.4 khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT_reg_4_/D    -10.87  
    0:00:09   90378.0      0.00       0.0       0.4 khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT_reg_5_/D    -10.83  
    0:00:09   90378.0      0.00       0.0       0.4 khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT_reg_5_/D    -10.83  
    0:00:09   90379.3      0.00       0.0       0.4 khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT_reg_7_/D    -10.82  
    0:00:09   90379.3      0.00       0.0       0.4 khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT_reg_7_/D    -10.82  
    0:00:09   90380.7      0.00       0.0       0.4 khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT_reg_1_/D    -10.81  
    0:00:09   90380.7      0.00       0.0       0.4 khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT_reg_1_/D    -10.81  
    0:00:09   90382.0      0.00       0.0       0.4 khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT_reg_0_/D    -10.79  
    0:00:09   90382.0      0.00       0.0       0.4 khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT_reg_0_/D    -10.79  
    0:00:09   90383.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_reg_22_/D    -10.77  
    0:00:09   90383.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_reg_22_/D    -10.77  
    0:00:09   90384.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/r_iir_hpf_x_reg_23_/D    -10.71  
    0:00:09   90384.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/r_iir_hpf_x_reg_23_/D    -10.71  
    0:00:09   90386.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/r_iir_lpf_x_reg_0_/D    -10.67  
    0:00:09   90386.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/r_iir_lpf_x_reg_0_/D    -10.67  
    0:00:09   90387.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/r_iir_lpf_x_reg_1_/D    -10.64  
    0:00:09   90387.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/r_iir_lpf_x_reg_1_/D    -10.64  
    0:00:09   90388.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/r_iir_lpf_x_reg_2_/D    -10.63  
    0:00:09   90388.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/r_iir_lpf_x_reg_2_/D    -10.63  
    0:00:09   90390.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/r_iir_lpf_x_reg_3_/D    -10.61  
    0:00:09   90390.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/r_iir_lpf_x_reg_3_/D    -10.61  
    0:00:09   90391.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/r_iir_lpf_x_reg_4_/D    -10.59  
    0:00:09   90391.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/r_iir_lpf_x_reg_4_/D    -10.59  
    0:00:09   90392.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/r_iir_lpf_x_reg_5_/D    -10.56  
    0:00:09   90392.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/r_iir_lpf_x_reg_5_/D    -10.56  
    0:00:09   90394.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/r_iir_lpf_x_reg_6_/D    -10.53  
    0:00:09   90394.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/r_iir_lpf_x_reg_6_/D    -10.53  
    0:00:09   90395.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/r_iir_lpf_x_reg_10_/D    -10.49  
    0:00:09   90395.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/r_iir_lpf_x_reg_10_/D    -10.49  
    0:00:09   90396.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/r_iir_lpf_x_reg_12_/D    -10.45  
    0:00:09   90396.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/r_iir_lpf_x_reg_12_/D    -10.45  
    0:00:09   90398.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/r_iir_lpf_x_reg_15_/D    -10.42  
    0:00:09   90398.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/r_iir_lpf_x_reg_15_/D    -10.42  
    0:00:09   90399.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/r_iir_lpf_x_reg_18_/D    -10.38  
    0:00:09   90399.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/r_iir_lpf_x_reg_18_/D    -10.38  
    0:00:09   90400.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/r_iir_lpf_x_reg_20_/D    -10.33  
    0:00:09   90400.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/r_iir_lpf_x_reg_20_/D    -10.33  
    0:00:09   90402.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/r_iir_notch_x_reg_3_/D    -10.32  
    0:00:09   90402.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/r_iir_notch_x_reg_3_/D    -10.32  
    0:00:09   90403.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/r_iir_notch_x_reg_8_/D    -10.32  
    0:00:09   90403.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/r_iir_notch_x_reg_8_/D    -10.32  
    0:00:09   90404.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/r_iir_notch_x_reg_18_/D    -10.26  
    0:00:09   90404.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/r_iir_notch_x_reg_18_/D    -10.26  
    0:00:09   90406.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/r_iir_notch_x_reg_29_/D    -10.17  
    0:00:09   90406.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/r_iir_notch_x_reg_29_/D    -10.17  
    0:00:09   90407.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_1_/D    -10.07  
    0:00:09   90407.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_1_/D    -10.07  
    0:00:09   90408.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_5_/D     -9.99  
    0:00:09   90408.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_5_/D     -9.99  
    0:00:10   90410.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_13_/D     -9.85  
    0:00:10   90410.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_13_/D     -9.85  
    0:00:10   90411.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_14_/D     -9.70  
    0:00:10   90411.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_14_/D     -9.70  
    0:00:10   90412.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_29_/D     -9.60  
    0:00:10   90412.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_29_/D     -9.60  
    0:00:10   90414.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_31_/D     -9.52  
    0:00:10   90414.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_31_/D     -9.52  
    0:00:10   90413.3      0.00       0.0       0.4 khu_sensor_top/mpr121_controller/r_i2c_data_in_reg_0_/D     -9.50  
    0:00:10   90412.7      0.00       0.0       0.4 khu_sensor_top/mpr121_controller/r_i2c_data_in_reg_7_/D     -9.50  
    0:00:10   90414.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/converter_f2i/a_reg_1_/D     -9.47  
    0:00:10   90414.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/converter_f2i/a_reg_1_/D     -9.47  
    0:00:10   90415.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/converter_f2i/a_reg_12_/D     -9.45  
    0:00:10   90415.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/converter_f2i/a_reg_12_/D     -9.45  
    0:00:10   90416.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/converter_f2i/a_reg_15_/D     -9.41  
    0:00:10   90416.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/converter_f2i/a_reg_15_/D     -9.41  
    0:00:10   90418.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/converter_f2i/a_reg_19_/D     -9.36  
    0:00:10   90418.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/converter_f2i/a_reg_19_/D     -9.36  
    0:00:10   90419.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/converter_f2i/a_reg_20_/D     -9.32  
    0:00:10   90419.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/converter_f2i/a_reg_20_/D     -9.32  
    0:00:10   90420.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/converter_f2i/a_reg_22_/D     -9.31  
    0:00:10   90420.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/converter_f2i/a_reg_22_/D     -9.31  
    0:00:10   90422.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_6_/D     -9.19  
    0:00:10   90423.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_7_/D     -9.15  
    0:00:10   90424.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_8_/D     -9.06  
    0:00:10   90426.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_9_/D     -8.92  
    0:00:10   90427.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_10_/D     -8.76  
    0:00:10   90428.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_11_/D     -8.69  
    0:00:10   90431.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_12_/D     -8.54  
    0:00:10   90432.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_18_/D     -8.45  
    0:00:10   90434.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_20_/D     -8.44  
    0:00:10   90435.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_22_/D     -8.37  
    0:00:10   90436.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_23_/D     -8.37  
    0:00:10   90438.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_24_/D     -8.31  
    0:00:10   90439.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_25_/D     -8.21  
    0:00:10   90440.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_26_/D     -8.03  
    0:00:10   90442.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_28_/D     -7.96  
    0:00:10   90443.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_30_/D     -7.89  
    0:00:10   90443.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_14_/D     -7.84  
    0:00:10   90443.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_14_/D     -7.84  
    0:00:10   90445.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_15_/D     -7.83  
    0:00:10   90445.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_15_/D     -7.83  
    0:00:10   90446.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_16_/D     -7.71  
    0:00:10   90446.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_16_/D     -7.71  
    0:00:10   90450.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_17_/D     -7.59  
    0:00:10   90450.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_17_/D     -7.59  
    0:00:10   90451.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_18_/D     -7.58  
    0:00:10   90451.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_18_/D     -7.58  
    0:00:10   90452.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_20_/D     -7.54  
    0:00:10   90452.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_20_/D     -7.54  
    0:00:10   90453.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_21_/D     -7.47  
    0:00:10   90453.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_21_/D     -7.47  
    0:00:10   90454.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_22_/D     -7.39  
    0:00:10   90454.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_22_/D     -7.39  
    0:00:10   90454.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_24_/D     -7.34  
    0:00:10   90454.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_24_/D     -7.34  
    0:00:11   90455.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_24_/D     -7.32  
    0:00:11   90456.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_27_/D     -7.27  
    0:00:11   90456.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_27_/D     -7.27  
    0:00:11   90457.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_29_/D     -7.26  
    0:00:11   90457.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_29_/D     -7.26  
    0:00:11   90458.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_30_/D     -7.23  
    0:00:11   90458.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_30_/D     -7.23  
    0:00:11   90460.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_0_/D     -7.20  
    0:00:11   90461.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_2_/D     -7.15  
    0:00:11   90462.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_3_/D     -7.05  
    0:00:11   90464.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_4_/D     -7.00  
    0:00:11   90465.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_13_/D     -6.99  
    0:00:11   90466.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_15_/D     -6.90  
    0:00:11   90466.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_15_/D     -6.90  
    0:00:11   90468.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_16_/D     -6.78  
    0:00:11   90469.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_17_/D     -6.71  
    0:00:11   90470.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_19_/D     -6.61  
    0:00:11   90470.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_19_/D     -6.61  
    0:00:11   90472.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_21_/D     -6.60  
    0:00:11   90472.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_21_/D     -6.60  
    0:00:11   90473.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_27_/D     -6.56  
    0:00:11   90473.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_27_/D     -6.56  
    0:00:11   90474.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_29_/D     -6.56  
    0:00:11   90476.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_2_/D     -6.53  
    0:00:11   90477.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_3_/D     -6.51  
    0:00:11   90478.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_4_/D     -6.45  
    0:00:11   90480.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_5_/D     -6.43  
    0:00:11   90481.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_6_/D     -6.43  
    0:00:11   90482.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_8_/D     -6.42  
    0:00:11   90484.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_9_/D     -6.42  
    0:00:11   90485.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_10_/D     -6.38  
    0:00:11   90486.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_12_/D     -6.34  
    0:00:11   90488.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_13_/D     -6.32  
    0:00:11   90489.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_15_/D     -6.30  
    0:00:11   90490.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_16_/D     -6.24  
    0:00:11   90492.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_17_/D     -6.21  
    0:00:12   90493.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_20_/D     -6.18  
    0:00:12   90494.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_23_/D     -6.16  
    0:00:12   90496.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_24_/D     -6.10  
    0:00:12   90497.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_25_/D     -6.03  
    0:00:12   90498.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_26_/D     -5.98  
    0:00:12   90500.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_27_/D     -5.94  
    0:00:12   90501.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_29_/D     -5.90  
    0:00:12   90502.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_30_/D     -5.86  
    0:00:12   90504.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_0_/D     -5.84  
    0:00:12   90504.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_0_/D     -5.84  
    0:00:12   90504.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_4_/D     -5.76  
    0:00:12   90504.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_4_/D     -5.76  
    0:00:12   90505.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_6_/D     -5.71  
    0:00:12   90505.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_6_/D     -5.71  
    0:00:12   90505.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_7_/D     -5.65  
    0:00:12   90505.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_7_/D     -5.65  
    0:00:12   90506.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_7_/D     -5.65  
    0:00:12   90508.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_8_/D     -5.51  
    0:00:12   90508.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_8_/D     -5.51  
    0:00:12   90509.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_8_/D     -5.51  
    0:00:12   90509.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_10_/D     -5.47  
    0:00:12   90509.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_10_/D     -5.47  
    0:00:12   90511.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_10_/D     -5.44  
    0:00:12   90512.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_11_/D     -5.43  
    0:00:12   90512.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_11_/D     -5.43  
    0:00:12   90513.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_13_/D     -5.32  
    0:00:12   90513.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_13_/D     -5.32  
    0:00:12   90515.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_97_/D     -5.28  
    0:00:12   90516.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_91_/D     -5.23  
    0:00:12   90517.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_15_/D     -5.21  
    0:00:12   90517.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_15_/D     -5.21  
    0:00:12   90519.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_25_/D     -5.20  
    0:00:13   90520.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_12_/D     -5.18  
    0:00:13   90520.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_12_/D     -5.18  
    0:00:13   90521.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_30_/D     -5.15  
    0:00:13   90521.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_30_/D     -5.15  
    0:00:13   90523.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_32_/D     -5.15  
    0:00:13   90524.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_7_/D     -5.12  
    0:00:13   90525.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_8_/D     -5.09  
    0:00:13   90527.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_11_/D     -5.07  
    0:00:13   90527.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_11_/D     -5.07  
    0:00:13   90528.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_12_/D     -5.03  
    0:00:13   90529.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_3_/D     -4.99  
    0:00:13   90531.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_10_/D     -4.98  
    0:00:13   90531.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_10_/D     -4.98  
    0:00:13   90532.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_11_/D     -4.97  
    0:00:14   90533.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_31_/D     -4.94  
    0:00:14   90535.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_19_/D     -4.86  
    0:00:14   90536.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_20_/D     -4.74  
    0:00:14   90536.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_20_/D     -4.74  
    0:00:14   90537.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_21_/D     -4.68  
    0:00:14   90539.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_90_/D     -4.65  
    0:00:14   90540.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_10_/D     -4.58  
    0:00:14   90541.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_17_/D     -4.58  
    0:00:14   90541.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_17_/D     -4.58  
    0:00:14   90543.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_20_/D     -4.58  
    0:00:14   90543.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_20_/D     -4.58  
    0:00:14   90544.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_56_/D     -4.57  
    0:00:14   90545.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_1_/D     -4.52  
    0:00:15   90547.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_18_/D     -4.47  
    0:00:15   90547.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_18_/D     -4.47  
    0:00:15   90548.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_119_/D     -4.46  
    0:00:15   90549.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_122_/D     -4.45  
    0:00:15   90551.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_136_/D     -4.40  
    0:00:15   90552.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_143_/D     -4.30  
    0:00:15   90553.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_159_/D     -4.25  
    0:00:15   90554.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_104_/D     -4.22  
    0:00:15   90555.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_106_/D     -4.20  
    0:00:15   90556.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_14_/D     -4.16  
    0:00:15   90558.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_16_/D     -4.11  
    0:00:15   90559.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_23_/D     -4.04  
    0:00:16   90560.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_24_/D     -3.96  
    0:00:16   90560.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_25_/D     -3.94  
    0:00:16   90560.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_25_/D     -3.94  
    0:00:16   90561.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_26_/D     -3.89  
    0:00:16   90561.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_26_/D     -3.89  
    0:00:16   90562.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_28_/D     -3.84  
    0:00:16   90563.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_29_/D     -3.76  
    0:00:16   90565.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_30_/D     -3.70  
    0:00:16   90567.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_B_reg_30_/D     -3.69  
    0:00:16   90568.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_A_reg_5_/D     -3.66  
    0:00:16   90570.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_A_reg_8_/D     -3.65  
    0:00:17   90571.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_A_reg_9_/D     -3.62  
    0:00:17   90572.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_A_reg_13_/D     -3.60  
    0:00:17   90574.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_A_reg_20_/D     -3.56  
    0:00:17   90575.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_A_reg_30_/D     -3.49  
    0:00:17   90576.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_A_reg_31_/D     -3.43  
    0:00:17   90578.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_A_reg_2_/D     -3.41  
    0:00:17   90579.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_A_reg_4_/D     -3.37  
    0:00:17   90580.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/r_y_data_reg_36_/D     -3.32  
    0:00:17   90582.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/r_y_data_reg_38_/D     -3.31  
    0:00:17   90583.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/r_y_data_reg_39_/D     -3.29  
    0:00:17   90584.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/r_y_data_reg_41_/D     -3.28  
    0:00:17   90586.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/r_y_data_reg_51_/D     -3.27  
    0:00:17   90586.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_0_/D     -3.23  
    0:00:17   90586.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_0_/D     -3.23  
    0:00:17   90587.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_5_/D     -3.23  
    0:00:17   90587.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_5_/D     -3.23  
    0:00:17   90589.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_8_/D     -3.22  
    0:00:17   90589.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_8_/D     -3.22  
    0:00:18   90590.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_10_/D     -3.20  
    0:00:18   90590.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_10_/D     -3.20  
    0:00:18   90591.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_16_/D     -3.15  
    0:00:18   90591.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_16_/D     -3.15  
    0:00:18   90593.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_17_/D     -3.15  
    0:00:18   90593.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_17_/D     -3.15  
    0:00:18   90594.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_19_/D     -3.11  
    0:00:18   90594.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_19_/D     -3.11  
    0:00:18   90593.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_25_/D     -3.10  
    0:00:18   90593.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_25_/D     -3.10  
    0:00:18   90595.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_25_/D     -3.09  
    0:00:18   90596.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_26_/D     -3.08  
    0:00:18   90596.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_26_/D     -3.08  
    0:00:18   90597.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_28_/D     -3.05  
    0:00:18   90597.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_28_/D     -3.05  
    0:00:18   90599.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_29_/D     -3.04  
    0:00:18   90599.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_29_/D     -3.04  
    0:00:18   90600.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_57_/D     -3.04  
    0:00:18   90601.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_60_/D     -3.03  
    0:00:18   90603.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_61_/D     -3.02  
    0:00:18   90604.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_75_/D     -3.02  
    0:00:18   90605.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/r_y_data_reg_16_/D     -2.98  
    0:00:18   90607.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/r_y_data_reg_17_/D     -2.97  
    0:00:18   90608.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/r_y_data_reg_23_/D     -2.94  
    0:00:18   90609.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/r_y_data_reg_24_/D     -2.92  
    0:00:18   90611.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/r_y_data_reg_25_/D     -2.90  
    0:00:18   90612.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/r_y_data_reg_26_/D     -2.86  
    0:00:18   90613.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/r_y_data_reg_27_/D     -2.84  
    0:00:18   90615.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/r_y_data_reg_28_/D     -2.82  
    0:00:18   90616.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/r_y_data_reg_30_/D     -2.77  
    0:00:19   90617.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_3_/D     -2.74  
    0:00:19   90619.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_19_/D     -2.71  
    0:00:19   90620.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_21_/D     -2.70  
    0:00:19   90621.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_27_/D     -2.68  
    0:00:19   90623.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/converter_i2f/z_reg_7_/D     -2.67  
    0:00:19   90623.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/converter_i2f/z_reg_7_/D     -2.67  
    0:00:19   90624.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/converter_i2f/z_reg_17_/D     -2.67  
    0:00:19   90624.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/converter_i2f/z_reg_17_/D     -2.67  
    0:00:19   90625.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/converter_i2f/z_reg_18_/D     -2.66  
    0:00:19   90625.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/converter_i2f/z_reg_18_/D     -2.66  
    0:00:19   90627.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/converter_i2f/a_reg_13_/D     -2.65  
    0:00:19   90627.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/converter_i2f/a_reg_13_/D     -2.65  
    0:00:19   90628.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/converter_i2f/a_reg_15_/D     -2.65  
    0:00:19   90628.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/converter_i2f/a_reg_15_/D     -2.65  
    0:00:19   90629.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/converter_i2f/a_reg_17_/D     -2.64  
    0:00:19   90629.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/converter_i2f/a_reg_17_/D     -2.64  
    0:00:19   90631.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/converter_i2f/a_reg_23_/D     -2.63  
    0:00:19   90631.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/converter_i2f/a_reg_23_/D     -2.63  
    0:00:19   90632.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_7_/D     -2.61  
    0:00:19   90633.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_9_/D     -2.59  
    0:00:19   90635.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_11_/D     -2.58  
    0:00:19   90636.3      0.00       0.0       0.4 khu_sensor_top/mpr121_controller/i2c_master/phy_rx_data_reg_reg/D     -2.56  
    0:00:19   90637.7      0.00       0.0       0.4 khu_sensor_top/mpr121_controller/i2c_master/data_out_reg_reg_1_/D     -2.51  
    0:00:19   90639.0      0.00       0.0       0.4 khu_sensor_top/mpr121_controller/i2c_master/data_out_reg_reg_2_/D     -2.47  
    0:00:19   90640.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/mult/z_reg_10_/CRN     -2.43  
    0:00:19   90640.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/mult/z_reg_10_/CRN     -2.43  
    0:00:19   90641.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/mult/z_reg_15_/CRN     -2.41  
    0:00:19   90641.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/mult/z_reg_15_/CRN     -2.41  
    0:00:19   90643.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/mult/a_reg_24_/D     -2.36  
    0:00:19   90643.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/mult/a_reg_24_/D     -2.36  
    0:00:19   90644.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_2_/D     -2.34  
    0:00:19   90644.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_2_/D     -2.34  
    0:00:19   90645.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_3_/D     -2.32  
    0:00:19   90645.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_3_/D     -2.32  
    0:00:19   90647.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_9_/D     -2.30  
    0:00:19   90647.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_9_/D     -2.30  
    0:00:19   90648.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_10_/D     -2.29  
    0:00:19   90648.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_10_/D     -2.29  
    0:00:19   90649.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_17_/D     -2.28  
    0:00:19   90649.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_17_/D     -2.28  
    0:00:19   90651.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_18_/D     -2.25  
    0:00:19   90651.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_18_/D     -2.25  
    0:00:19   90652.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/mult/o_Z_reg_0_/D     -2.23  
    0:00:19   90653.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/mult/o_Z_reg_1_/D     -2.21  
    0:00:19   90655.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/mult/o_Z_reg_9_/D     -2.19  
    0:00:19   90656.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/mult/o_Z_reg_22_/D     -2.18  
    0:00:19   90657.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_1_/D     -2.16  
    0:00:19   90659.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_11_/D     -2.12  
    0:00:19   90660.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_13_/D     -2.11  
    0:00:19   90661.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_20_/D     -2.06  
    0:00:19   90663.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_23_/D     -2.04  
    0:00:19   90664.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_24_/D     -2.03  
    0:00:19   90665.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_25_/D     -2.00  
    0:00:19   90667.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_26_/D     -1.99  
    0:00:19   90668.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_28_/D     -1.97  
    0:00:19   90669.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_29_/D     -1.92  
    0:00:19   90671.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_22_/D     -1.90  
    0:00:19   90672.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_24_/D     -1.89  
    0:00:19   90672.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_24_/D     -1.89  
    0:00:19   90673.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_25_/D     -1.87  
    0:00:19   90673.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_25_/D     -1.87  
    0:00:19   90675.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_26_/D     -1.87  
    0:00:19   90675.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_26_/D     -1.87  
    0:00:19   90676.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_27_/D     -1.83  
    0:00:19   90676.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_27_/D     -1.83  
    0:00:19   90677.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_4_/D     -1.79  
    0:00:20   90679.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_5_/D     -1.76  
    0:00:20   90680.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_6_/D     -1.74  
    0:00:20   90681.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_7_/D     -1.71  
    0:00:20   90683.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_9_/D     -1.69  
    0:00:20   90684.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_10_/D     -1.66  
    0:00:20   90685.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_11_/D     -1.62  
    0:00:20   90687.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_14_/D     -1.62  
    0:00:20   90688.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_15_/D     -1.60  
    0:00:20   90689.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_16_/D     -1.57  
    0:00:20   90691.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_17_/D     -1.54  
    0:00:20   90692.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_18_/D     -1.53  
    0:00:20   90693.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_19_/D     -1.50  
    0:00:20   90695.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_21_/D     -1.46  
    0:00:20   90696.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/z_reg_1_/D     -1.45  
    0:00:20   90696.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/z_reg_1_/D     -1.45  
    0:00:20   90697.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/z_reg_3_/CRN     -1.45  
    0:00:20   90697.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/z_reg_3_/CRN     -1.45  
    0:00:20   90699.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_22_/D     -1.38  
    0:00:20   90700.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_1_/D     -1.36  
    0:00:20   90700.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_1_/D     -1.36  
    0:00:20   90701.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_15_/D     -1.36  
    0:00:20   90701.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_15_/D     -1.36  
    0:00:20   90703.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_16_/D     -1.35  
    0:00:20   90703.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_16_/D     -1.35  
    0:00:20   90704.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_18_/D     -1.35  
    0:00:20   90704.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_18_/D     -1.35  
    0:00:20   90705.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_5_/D     -1.35  
    0:00:20   90705.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_5_/D     -1.35  
    0:00:20   90707.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_11_/D     -1.34  
    0:00:20   90707.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_11_/D     -1.34  
    0:00:20   90708.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_14_/D     -1.32  
    0:00:20   90708.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_14_/D     -1.32  
    0:00:20   90709.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_reg_12_/D     -1.29  
    0:00:20   90709.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_reg_12_/D     -1.29  
    0:00:21   90711.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_reg_17_/D     -1.23  
    0:00:21   90711.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_reg_17_/D     -1.23  
    0:00:21   90712.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_reg_19_/D     -1.22  
    0:00:21   90712.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_reg_19_/D     -1.22  
    0:00:21   90713.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_reg_22_/D     -1.20  
    0:00:21   90713.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_reg_22_/D     -1.20  
    0:00:21   90715.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_reg_29_/D     -1.17  
    0:00:21   90715.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_reg_29_/D     -1.17  
    0:00:21   90716.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_reg_23_/D     -1.17  
    0:00:21   90716.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_reg_23_/D     -1.17  
    0:00:21   90717.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_reg_27_/D     -1.13  
    0:00:21   90717.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_reg_27_/D     -1.13  
    0:00:21   90719.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_4_/D     -1.09  
    0:00:21   90720.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_5_/D     -1.05  
    0:00:21   90721.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_8_/D     -1.02  
    0:00:21   90723.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_10_/D     -0.97  
    0:00:21   90724.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_18_/D     -0.96  
    0:00:21   90725.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_31_/D     -0.91  
    0:00:21   90727.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_7_/CRN     -0.91  
    0:00:21   90727.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_7_/CRN     -0.91  
    0:00:21   90728.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_s_reg/D     -0.89  
    0:00:21   90729.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_10_/D     -0.88  
    0:00:21   90729.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_10_/D     -0.88  
    0:00:21   90731.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_11_/D     -0.86  
    0:00:21   90731.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_11_/D     -0.86  
    0:00:21   90732.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_13_/D     -0.86  
    0:00:21   90732.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_13_/D     -0.86  
    0:00:21   90733.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_15_/D     -0.86  
    0:00:21   90733.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_15_/D     -0.86  
    0:00:22   90735.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_17_/D     -0.85  
    0:00:22   90735.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_17_/D     -0.85  
    0:00:22   90736.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_19_/D     -0.85  
    0:00:22   90736.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_19_/D     -0.85  
    0:00:22   90737.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/add_2/b_reg_20_/D     -0.82  
    0:00:22   90737.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/add_2/b_reg_20_/D     -0.82  
    0:00:22   90739.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/add_2/b_reg_22_/D     -0.77  
    0:00:22   90739.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/add_2/b_reg_22_/D     -0.77  
    0:00:22   90740.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/add_2/b_reg_26_/D     -0.76  
    0:00:22   90740.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/add_2/b_reg_26_/D     -0.76  
    0:00:22   90741.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/add_2/b_reg_27_/D     -0.76  
    0:00:22   90741.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/add_2/b_reg_27_/D     -0.76  
    0:00:22   90743.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/add_2/b_reg_29_/D     -0.76  
    0:00:22   90743.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/add_2/b_reg_29_/D     -0.76  
    0:00:22   90744.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/add_2/b_reg_31_/D     -0.74  
    0:00:22   90744.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/add_2/b_reg_31_/D     -0.74  
    0:00:22   90745.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_30_/D     -0.73  
    0:00:22   90747.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_22_/D     -0.70  
    0:00:22   90748.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_31_/D     -0.66  
    0:00:22   90749.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg_26_/D     -0.66  
    0:00:22   90749.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg_26_/D     -0.66  
    0:00:22   90751.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg_28_/D     -0.65  
    0:00:22   90751.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg_28_/D     -0.65  
    0:00:23   90752.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/add_2/b_reg_0_/D     -0.65  
    0:00:23   90752.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/add_2/b_reg_0_/D     -0.65  
    0:00:23   90753.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/add_2/b_reg_16_/D     -0.62  
    0:00:23   90753.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/add_2/b_reg_16_/D     -0.62  
    0:00:23   90755.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/add_2/b_reg_17_/D     -0.60  
    0:00:23   90755.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/add_2/b_reg_17_/D     -0.60  
    0:00:23   90756.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/add_1/b_reg_5_/D     -0.60  
    0:00:23   90756.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/add_1/b_reg_5_/D     -0.60  
    0:00:23   90757.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/add_1/b_reg_25_/D     -0.52  
    0:00:23   90757.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/add_1/b_reg_25_/D     -0.52  
    0:00:23   90759.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_30_/D     -0.51  
    0:00:23   90760.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_22_/D     -0.50  
    0:00:23   90761.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_0_/D     -0.50  
    0:00:23   90763.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_17_/D     -0.48  
    0:00:23   90764.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_21_/D     -0.47  
    0:00:23   90765.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_22_/D     -0.46  
    0:00:23   90767.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_reg_2_/D     -0.41  
    0:00:23   90767.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_reg_2_/D     -0.41  
    0:00:23   90768.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_reg_23_/D     -0.41  
    0:00:23   90768.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_reg_23_/D     -0.41  
    0:00:23   90769.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/add/z_e_reg_3_/D     -0.39  
    0:00:23   90771.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/add/z_e_reg_7_/D     -0.38  
    0:00:23   90772.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_28_/D     -0.35  
    0:00:23   90772.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_28_/D     -0.35  
    0:00:23   90773.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/add/b_reg_2_/D     -0.35  
    0:00:23   90773.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/add/b_reg_2_/D     -0.35  
    0:00:23   90775.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/add/b_reg_17_/D     -0.34  
    0:00:23   90775.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/add/b_reg_17_/D     -0.34  
    0:00:23   90776.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/add/b_reg_28_/D     -0.27  
    0:00:23   90776.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/add/b_reg_28_/D     -0.27  
    0:00:23   90777.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/add/o_Z_reg_0_/D     -0.24  
    0:00:23   90779.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/add/o_Z_reg_8_/D     -0.23  
    0:00:23   90780.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/add/o_Z_reg_10_/D     -0.21  
    0:00:23   90781.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/add/o_Z_reg_11_/D     -0.17  
    0:00:23   90783.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/add/o_Z_reg_12_/D     -0.14  
    0:00:23   90784.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/add/o_Z_reg_14_/D     -0.09  
    0:00:23   90785.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_0_/D     -0.08  
    0:00:23   90785.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_0_/D     -0.08  
    0:00:23   90787.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_4_/D     -0.08  
    0:00:23   90787.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_4_/D     -0.08  
    0:00:23   90788.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_6_/D     -0.07  
    0:00:23   90788.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_6_/D     -0.07  
    0:00:24   90789.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_8_/D     -0.07  
    0:00:24   90789.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_8_/D     -0.07  
    0:00:24   90791.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_13_/D     -0.05  
    0:00:24   90791.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_13_/D     -0.05  
    0:00:24   90792.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_16_/D     -0.04  
    0:00:24   90792.3      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_16_/D     -0.04  
    0:00:24   90793.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_18_/D     -0.04  
    0:00:24   90793.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_18_/D     -0.04  
    0:00:24   90795.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_25_/D     -0.00  
    0:00:24   90795.0      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_25_/D     -0.00  

  Beginning Max Transition Fix
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:24   90795.7      0.00       0.0       0.3 khu_sensor_top/ads1292_filter/iir_notch/add_1/n1391     -0.00  
    0:00:24   90797.3      0.00       0.0       0.3 khu_sensor_top/ads1292_filter/iir_notch/n2078     -0.00  
    0:00:24   90797.7      0.00       0.0       0.2 khu_sensor_top/ads1292_filter/iir_hpf/add/n82     -0.00  
    0:00:24   90799.0      0.00       0.0       0.2 khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_m[7]     -0.00  
    0:00:24   90799.0      0.00       0.0       0.2 khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_m[7]     -0.00  
    0:00:24   90800.3      0.00       0.0       0.1 khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_m[8]     -0.00  
    0:00:24   90800.3      0.00       0.0       0.1 khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_m[8]     -0.00  
    0:00:24   90802.0      0.00       0.0       0.1 khu_sensor_top/ads1292_filter/iir_notch/n2082     -0.00  
    0:00:25   90802.3      0.00       0.0       0.1 khu_sensor_top/ads1292_filter/iir_notch/add_2/n1149     -0.00  
    0:00:25   90802.7      0.00       0.0       0.0 khu_sensor_top/ads1292_filter/iir_hpf/add/n1169     -0.00  
    0:00:25   90804.0      0.00       0.0       0.0 khu_sensor_top/ads1292_filter/iir_notch/mult_1/state[0]     -0.00  
    0:00:25   90804.3      0.00       0.0       0.0 khu_sensor_top/ads1292_filter/iir_notch/n449     -0.00  
    0:00:25   90805.7      0.00       0.0       0.0 khu_sensor_top/ads1292_filter/iir_hpf/add/a_e[6]     -0.00  
    0:00:25   90805.7      0.00       0.0       0.0 khu_sensor_top/ads1292_filter/iir_hpf/add/a_e[6]     -0.00  
    0:00:25   90807.0      0.00       0.0       0.0 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n283     -0.00  
    0:00:25   90807.3      0.00       0.0       0.0 khu_sensor_top/mpr121_controller/n53     -0.00  

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 284 horizontal rows
    98 pre-routes for placement blockage/checking
    901 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Tue Nov 17 19:11:21 2020
****************************************
Std cell utilization: 41.19%  (272422/(661436-0))
(Non-fixed + Fixed)
Std cell utilization: 40.65%  (266489/(661436-5941))
(Non-fixed only)
Chip area:            661436   sites, bbox (187.62 187.62 1212.38 1210.02) um
Std cell area:        272422   sites, (non-fixed:266489 fixed:5933)
                      29028    cells, (non-fixed:28185  fixed:843)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      5941     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       132 
Avg. std cell width:  4.38 um 
Site array:           unit     (width: 0.44 um, height: 3.60 um, rows: 284)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Tue Nov 17 19:11:21 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
MET1       none          ---         ---       via additive      ---
MET2       partial     7.20        1.80        via additive      ---
MET3       partial     10000.00    10000.00    via additive      ---
MET4       partial     10000.00    10000.00    via additive      ---
MET5       partial     10000.00    10000.00    via additive      ---
MET6       partial     10000.00    10000.00    via additive      ---

Total 805 (out of 28185) illegal cells need to be legalized.
Legalizing 805 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Legalization complete (1 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Tue Nov 17 19:11:22 2020
****************************************

avg cell displacement:    0.882 um ( 0.24 row height)
max cell displacement:    3.600 um ( 1.00 row height)
std deviation:            0.642 um ( 0.18 row height)
number of cell moved:       583 cells (out of 28185 cells)

Total 0 cells has large displacement (e.g. > 10.800 um or 3 row height)

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 284 horizontal rows
    98 pre-routes for placement blockage/checking
    901 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (3600), object's width and height(1400000,1400000). (PSYN-523)
Warning: Die area is not integer multiples of min site width (440), object's width and height(1400000,1400000). (PSYN-523)
Warning: Cell pad3 is not integer multiples of min site width (440), object's width and height(60000,137620). (PSYN-523)
Warning: Cell pad3 is not integer multiples of min site height (3600), object's width and height(137620,137620). (PSYN-523)
Warning: Cell pad2 is not integer multiples of min site width (440), object's width and height(60000,137620). (PSYN-523)
Note - message 'PSYN-523' limit (5) exceeded.  Remainder will be suppressed.

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
Split 330 nets of total 330 nets.
Updating the database ...
ROPT:    Incremental Optimization Stage Done             Tue Nov 17 19:11:26 2020
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Incremental Stage Eco Route             Tue Nov 17 19:11:28 2020

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
[ECO: Extraction] Elapsed real time: 0:00:02 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: Extraction] Stage (MB): Used   66  Alloctr   66  Proc    0 
[ECO: Extraction] Total (MB): Used   71  Alloctr   71  Proc 2597 
Num of eco nets = 31415
Num of open eco nets = 1117
[ECO: Init] Elapsed real time: 0:00:03 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: Init] Stage (MB): Used   70  Alloctr   70  Proc    0 
[ECO: Init] Total (MB): Used   75  Alloctr   76  Proc 2597 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   79  Alloctr   80  Proc 2597 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1400.00,1400.00)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.40
layer MET2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
layer MET3, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer MET4, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
layer MET5, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer MET6, dir Ver, min width = 0.44, min space = 0.44 pitch = 0.88
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Tech Data] Total (MB): Used   92  Alloctr   93  Proc 2597 
Net statistics:
Total number of nets     = 31415
Number of nets to route  = 1117
Number of single or zero port nets = 1
Number of nets with min-layer-mode soft = 843
Number of nets with min-layer-mode soft-cost-medium = 843
1068 nets are partially connected,
 of which 1068 are detail routed and 0 are global routed.
30297 nets are fully connected,
 of which 30297 are detail routed and 0 are global routed.
480 nets have non-default rule shield_130nm_rule
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    9  Alloctr    9  Proc    0 
[End of Build All Nets] Total (MB): Used  102  Alloctr  103  Proc 2597 
Average gCell capacity  3.38	 on layer (1)	 MET1
Average gCell capacity  5.61	 on layer (2)	 MET2
Average gCell capacity  6.34	 on layer (3)	 MET3
Average gCell capacity  5.95	 on layer (4)	 MET4
Average gCell capacity  6.33	 on layer (5)	 MET5
Average gCell capacity  0.00	 on layer (6)	 MET6
Average number of tracks per gCell 9.00	 on layer (1)	 MET1
Average number of tracks per gCell 8.20	 on layer (2)	 MET2
Average number of tracks per gCell 9.00	 on layer (3)	 MET3
Average number of tracks per gCell 8.20	 on layer (4)	 MET4
Average number of tracks per gCell 9.00	 on layer (5)	 MET5
Average number of tracks per gCell 4.10	 on layer (6)	 MET6
Number of gCells = 905592
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    2  Proc    0 
[End of Build Congestion map] Total (MB): Used  103  Alloctr  105  Proc 2597 
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   19  Alloctr   20  Proc    0 
[End of Build Data] Total (MB): Used  104  Alloctr  106  Proc 2597 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  104  Alloctr  106  Proc 2597 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  104  Alloctr  106  Proc 2597 
Initial. Routing result:
Initial. Both Dirs: Overflow =  1454 Max = 11 GRCs =   684 (0.23%)
Initial. H routing: Overflow =   169 Max =  3 (GRCs =  8) GRCs =   136 (0.09%)
Initial. V routing: Overflow =  1285 Max = 11 (GRCs =  1) GRCs =   548 (0.36%)
Initial. MET1       Overflow =    38 Max =  1 (GRCs = 38) GRCs =    38 (0.03%)
Initial. MET2       Overflow =   600 Max = 11 (GRCs =  1) GRCs =   269 (0.18%)
Initial. MET3       Overflow =   131 Max =  3 (GRCs =  8) GRCs =    98 (0.06%)
Initial. MET4       Overflow =   685 Max = 10 (GRCs =  5) GRCs =   279 (0.18%)
Initial. MET5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET6       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
MET1     92.8 4.68 0.02 1.37 0.00 0.60 0.25 0.00 0.10 0.00 0.10 0.00 0.00 0.02
MET2     52.8 16.0 13.2 10.0 1.03 4.24 1.66 0.35 0.19 0.00 0.10 0.08 0.06 0.06
MET3     51.8 11.9 12.0 10.1 6.11 4.31 2.08 0.89 0.33 0.00 0.14 0.04 0.02 0.01
MET4     70.5 15.0 6.94 4.10 0.40 1.65 0.66 0.15 0.05 0.00 0.23 0.11 0.04 0.04
MET5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MET6     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    74.2 9.42 6.29 4.96 1.44 2.09 0.90 0.27 0.13 0.00 0.11 0.05 0.02 0.03


Initial. Total Wire Length = 751.57
Initial. Layer MET1 wire length = 12.65
Initial. Layer MET2 wire length = 351.69
Initial. Layer MET3 wire length = 372.70
Initial. Layer MET4 wire length = 14.53
Initial. Layer MET5 wire length = 0.00
Initial. Layer MET6 wire length = 0.00
Initial. Total Number of Contacts = 1057
Initial. Via VIA12 count = 641
Initial. Via VIA23 count = 398
Initial. Via VIA34 count = 18
Initial. Via VIA45 count = 0
Initial. Via VIA56 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  104  Alloctr  106  Proc 2597 
phase1. Routing result:
phase1. Both Dirs: Overflow =  1452 Max = 11 GRCs =   684 (0.23%)
phase1. H routing: Overflow =   167 Max =  3 (GRCs =  7) GRCs =   136 (0.09%)
phase1. V routing: Overflow =  1285 Max = 11 (GRCs =  1) GRCs =   548 (0.36%)
phase1. MET1       Overflow =    38 Max =  1 (GRCs = 38) GRCs =    38 (0.03%)
phase1. MET2       Overflow =   600 Max = 11 (GRCs =  1) GRCs =   269 (0.18%)
phase1. MET3       Overflow =   129 Max =  3 (GRCs =  7) GRCs =    98 (0.06%)
phase1. MET4       Overflow =   685 Max = 10 (GRCs =  5) GRCs =   279 (0.18%)
phase1. MET5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET6       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
MET1     92.8 4.68 0.02 1.36 0.00 0.60 0.25 0.00 0.10 0.00 0.10 0.00 0.00 0.02
MET2     52.8 16.0 13.2 10.0 1.03 4.24 1.67 0.35 0.19 0.00 0.10 0.08 0.06 0.06
MET3     51.8 11.9 12.0 10.1 6.11 4.31 2.08 0.90 0.33 0.00 0.14 0.04 0.02 0.01
MET4     70.5 15.0 6.94 4.10 0.40 1.65 0.66 0.15 0.05 0.00 0.23 0.11 0.04 0.04
MET5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MET6     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    74.2 9.42 6.29 4.96 1.44 2.09 0.90 0.27 0.13 0.00 0.11 0.05 0.02 0.03


phase1. Total Wire Length = 774.79
phase1. Layer MET1 wire length = 14.28
phase1. Layer MET2 wire length = 373.98
phase1. Layer MET3 wire length = 372.00
phase1. Layer MET4 wire length = 14.53
phase1. Layer MET5 wire length = 0.00
phase1. Layer MET6 wire length = 0.00
phase1. Total Number of Contacts = 1057
phase1. Via VIA12 count = 643
phase1. Via VIA23 count = 396
phase1. Via VIA34 count = 18
phase1. Via VIA45 count = 0
phase1. Via VIA56 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  104  Alloctr  106  Proc 2597 
phase2. Routing result:
phase2. Both Dirs: Overflow =  1452 Max = 11 GRCs =   684 (0.23%)
phase2. H routing: Overflow =   167 Max =  3 (GRCs =  7) GRCs =   136 (0.09%)
phase2. V routing: Overflow =  1285 Max = 11 (GRCs =  1) GRCs =   548 (0.36%)
phase2. MET1       Overflow =    38 Max =  1 (GRCs = 38) GRCs =    38 (0.03%)
phase2. MET2       Overflow =   600 Max = 11 (GRCs =  1) GRCs =   269 (0.18%)
phase2. MET3       Overflow =   129 Max =  3 (GRCs =  7) GRCs =    98 (0.06%)
phase2. MET4       Overflow =   685 Max = 10 (GRCs =  5) GRCs =   279 (0.18%)
phase2. MET5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET6       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
MET1     92.8 4.68 0.02 1.36 0.00 0.60 0.25 0.00 0.10 0.00 0.10 0.00 0.00 0.02
MET2     52.8 16.0 13.2 10.0 1.03 4.24 1.67 0.35 0.19 0.00 0.10 0.08 0.06 0.06
MET3     51.8 11.9 12.0 10.1 6.11 4.31 2.08 0.90 0.33 0.00 0.14 0.04 0.02 0.01
MET4     70.5 15.0 6.94 4.10 0.40 1.65 0.66 0.15 0.05 0.00 0.23 0.11 0.04 0.04
MET5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MET6     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    74.2 9.42 6.29 4.96 1.44 2.09 0.90 0.27 0.13 0.00 0.11 0.05 0.02 0.03


phase2. Total Wire Length = 774.79
phase2. Layer MET1 wire length = 14.28
phase2. Layer MET2 wire length = 373.98
phase2. Layer MET3 wire length = 372.00
phase2. Layer MET4 wire length = 14.53
phase2. Layer MET5 wire length = 0.00
phase2. Layer MET6 wire length = 0.00
phase2. Total Number of Contacts = 1057
phase2. Via VIA12 count = 643
phase2. Via VIA23 count = 396
phase2. Via VIA34 count = 18
phase2. Via VIA45 count = 0
phase2. Via VIA56 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   19  Alloctr   21  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  104  Alloctr  106  Proc 2597 

Congestion utilization per direction:
Average vertical track utilization   = 12.85 %
Peak    vertical track utilization   = 162.50 %
Average horizontal track utilization =  7.96 %
Peak    horizontal track utilization = 100.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -6  Alloctr   -8  Proc    0 
[GR: Done] Total (MB): Used  100  Alloctr  101  Proc 2597 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used   21  Alloctr   21  Proc    0 
[GR: Done] Total (MB): Used  100  Alloctr  101  Proc 2597 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Global Routing] Total (MB): Used   84  Alloctr   85  Proc 2597 
[ECO: GR] Elapsed real time: 0:00:05 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[ECO: GR] Stage (MB): Used   80  Alloctr   80  Proc    0 
[ECO: GR] Total (MB): Used   84  Alloctr   85  Proc 2597 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Read routes] Total (MB): Used   84  Alloctr   85  Proc 2597 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 1811 of 3398


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   85  Alloctr   86  Proc 2597 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:02 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Iteration 1] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   85  Alloctr   86  Proc 2597 

Number of wires with overlap after iteration 1 = 1122 of 2447


Wire length and via report:
---------------------------
Number of MET1 wires: 437 		 VIA01: 0
Number of MET2 wires: 1103 		 VIA12: 1444
Number of MET3 wires: 842 		 VIA23: 1261
Number of MET4 wires: 65 		 VIA34: 110
Number of MET5 wires: 0 		 VIA45: 0
Number of MET6 wires: 0 		 VIA56: 0
Total number of wires: 2447 		 vias: 2815

Total MET1 wire length: 153.8
Total MET2 wire length: 931.8
Total MET3 wire length: 1036.2
Total MET4 wire length: 131.8
Total MET5 wire length: 0.0
Total MET6 wire length: 0.0
Total wire length: 2253.5

Longest MET1 wire length: 12.3
Longest MET2 wire length: 9.8
Longest MET3 wire length: 12.3
Longest MET4 wire length: 16.8
Longest MET5 wire length: 0.0
Longest MET6 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:03 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   80  Alloctr   81  Proc 2597 
[ECO: CDR] Elapsed real time: 0:00:08 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[ECO: CDR] Stage (MB): Used   75  Alloctr   76  Proc    0 
[ECO: CDR] Total (MB): Used   80  Alloctr   81  Proc 2597 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                


Begin ECO DRC check ...

Checked	1/100 Partitions, Violations =	0
Checked	4/100 Partitions, Violations =	0
Checked	8/100 Partitions, Violations =	0
Checked	12/100 Partitions, Violations =	0
Checked	16/100 Partitions, Violations =	34
Checked	20/100 Partitions, Violations =	121
Checked	24/100 Partitions, Violations =	278
Checked	28/100 Partitions, Violations =	393
Checked	32/100 Partitions, Violations =	393
Checked	36/100 Partitions, Violations =	1070
Checked	40/100 Partitions, Violations =	1112
Checked	44/100 Partitions, Violations =	1276
Checked	48/100 Partitions, Violations =	2675
Checked	52/100 Partitions, Violations =	2696
Checked	56/100 Partitions, Violations =	3106
Checked	60/100 Partitions, Violations =	3850
Checked	64/100 Partitions, Violations =	3878
Checked	68/100 Partitions, Violations =	4819
Checked	72/100 Partitions, Violations =	4851
Checked	76/100 Partitions, Violations =	5106
Checked	80/100 Partitions, Violations =	5290
Checked	84/100 Partitions, Violations =	5290
Checked	88/100 Partitions, Violations =	5290
Checked	92/100 Partitions, Violations =	5290
Checked	96/100 Partitions, Violations =	5290
Checked	100/100 Partitions, Violations =	5290

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	5290

[DRC CHECK] Elapsed real time: 0:00:11 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   94  Alloctr   96  Proc 2597 

Total Wire Length =                    1160772 micron
Total Number of Contacts =             250263
Total Number of Wires =                209206
Total Number of PtConns =              902
Total Number of Routed Wires =       209206
Total Routed Wire Length =           1160510 micron
Total Number of Routed Contacts =       250263
	Layer           MET1 :      47439 micron
	Layer           MET2 :     376545 micron
	Layer           MET3 :     498521 micron
	Layer           MET4 :     238267 micron
	Layer           MET5 :          0 micron
	Layer           MET6 :          0 micron
	Via           FVIA45 :          1
	Via            VIA34 :        567
	Via        VIA34_2x1 :      26798
	Via   VIA34(rot)_1x2 :         10
	Via        VIA34_1x2 :       3320
	Via            VIA23 :       3831
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      75279
	Via   VIA23(rot)_2x1 :          9
	Via   VIA23(rot)_1x2 :        279
	Via        VIA23_2x1 :      25512
	Via            VIA12 :      76550
	Via       VIA12(rot) :       2935
	Via        VIA12_2x1 :       5111
	Via   VIA12(rot)_1x2 :      10568
	Via   VIA12(rot)_2x1 :       1737
	Via        VIA12_1x2 :      17754

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 66.48% (166378 / 250263 vias)
 
    Layer VIA1       = 30.67% (35170  / 114655  vias)
        Weight 1     = 30.67% (35170   vias)
        Un-optimized = 69.33% (79485   vias)
    Layer VIA2       = 96.35% (101079 / 104912  vias)
        Weight 1     = 96.35% (101079  vias)
        Un-optimized =  3.65% (3833    vias)
    Layer VIA3       = 98.15% (30128  / 30695   vias)
        Weight 1     = 98.15% (30128   vias)
        Un-optimized =  1.85% (567     vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 66.48% (166377 / 250263 vias)
 
    Layer VIA1       = 30.67% (35170  / 114655  vias)
    Layer VIA2       = 96.35% (101079 / 104912  vias)
    Layer VIA3       = 98.15% (30128  / 30695   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 66.48% (166378 / 250263 vias)
 
    Layer VIA1       = 30.67% (35170  / 114655  vias)
        Weight 1     = 30.67% (35170   vias)
        Un-optimized = 69.33% (79485   vias)
    Layer VIA2       = 96.35% (101079 / 104912  vias)
        Weight 1     = 96.35% (101079  vias)
        Un-optimized =  3.65% (3833    vias)
    Layer VIA3       = 98.15% (30128  / 30695   vias)
        Weight 1     = 98.15% (30128   vias)
        Un-optimized =  1.85% (567     vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
Total number of nets = 31415, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/203 Partitions, Violations =	5170
Routed	2/203 Partitions, Violations =	5110
Routed	3/203 Partitions, Violations =	5081
Routed	4/203 Partitions, Violations =	4772
Routed	5/203 Partitions, Violations =	4715
Routed	6/203 Partitions, Violations =	4678
Routed	7/203 Partitions, Violations =	4612
Routed	8/203 Partitions, Violations =	4501
Routed	9/203 Partitions, Violations =	4482
Routed	10/203 Partitions, Violations =	4316
Routed	11/203 Partitions, Violations =	4290
Routed	12/203 Partitions, Violations =	4059
Routed	13/203 Partitions, Violations =	3982
Routed	14/203 Partitions, Violations =	3934
Routed	15/203 Partitions, Violations =	3920
Routed	16/203 Partitions, Violations =	3811
Routed	17/203 Partitions, Violations =	3708
Routed	18/203 Partitions, Violations =	3619
Routed	19/203 Partitions, Violations =	3596
Routed	20/203 Partitions, Violations =	3461
Routed	21/203 Partitions, Violations =	3424
Routed	22/203 Partitions, Violations =	3393
Routed	23/203 Partitions, Violations =	3379
Routed	24/203 Partitions, Violations =	3355
Routed	25/203 Partitions, Violations =	3308
Routed	26/203 Partitions, Violations =	3291
Routed	27/203 Partitions, Violations =	3237
Routed	28/203 Partitions, Violations =	3175
Routed	29/203 Partitions, Violations =	3160
Routed	30/203 Partitions, Violations =	3130
Routed	31/203 Partitions, Violations =	3094
Routed	32/203 Partitions, Violations =	3068
Routed	33/203 Partitions, Violations =	3047
Routed	34/203 Partitions, Violations =	3031
Routed	35/203 Partitions, Violations =	3007
Routed	36/203 Partitions, Violations =	2956
Routed	37/203 Partitions, Violations =	2872
Routed	38/203 Partitions, Violations =	2844
Routed	39/203 Partitions, Violations =	2806
Routed	40/203 Partitions, Violations =	2763
Routed	41/203 Partitions, Violations =	2716
Routed	42/203 Partitions, Violations =	2617
Routed	43/203 Partitions, Violations =	2540
Routed	44/203 Partitions, Violations =	2512
Routed	45/203 Partitions, Violations =	2481
Routed	46/203 Partitions, Violations =	2451
Routed	47/203 Partitions, Violations =	2314
Routed	48/203 Partitions, Violations =	2294
Routed	49/203 Partitions, Violations =	2294
Routed	50/203 Partitions, Violations =	2279
Routed	51/203 Partitions, Violations =	2269
Routed	52/203 Partitions, Violations =	2250
Routed	53/203 Partitions, Violations =	2229
Routed	54/203 Partitions, Violations =	2141
Routed	55/203 Partitions, Violations =	2054
Routed	56/203 Partitions, Violations =	2040
Routed	57/203 Partitions, Violations =	1980
Routed	58/203 Partitions, Violations =	1960
Routed	59/203 Partitions, Violations =	1948
Routed	60/203 Partitions, Violations =	1937
Routed	61/203 Partitions, Violations =	1918
Routed	62/203 Partitions, Violations =	1810
Routed	63/203 Partitions, Violations =	1742
Routed	64/203 Partitions, Violations =	1724
Routed	65/203 Partitions, Violations =	1686
Routed	66/203 Partitions, Violations =	1675
Routed	67/203 Partitions, Violations =	1662
Routed	68/203 Partitions, Violations =	1652
Routed	69/203 Partitions, Violations =	1643
Routed	70/203 Partitions, Violations =	1619
Routed	71/203 Partitions, Violations =	1536
Routed	72/203 Partitions, Violations =	1499
Routed	73/203 Partitions, Violations =	1463
Routed	74/203 Partitions, Violations =	1449
Routed	75/203 Partitions, Violations =	1435
Routed	76/203 Partitions, Violations =	1397
Routed	77/203 Partitions, Violations =	1352
Routed	78/203 Partitions, Violations =	1320
Routed	79/203 Partitions, Violations =	1288
Routed	80/203 Partitions, Violations =	1278
Routed	81/203 Partitions, Violations =	1232
Routed	82/203 Partitions, Violations =	1201
Routed	83/203 Partitions, Violations =	1187
Routed	84/203 Partitions, Violations =	1174
Routed	85/203 Partitions, Violations =	1174
Routed	86/203 Partitions, Violations =	1145
Routed	87/203 Partitions, Violations =	1127
Routed	88/203 Partitions, Violations =	1105
Routed	89/203 Partitions, Violations =	1069
Routed	90/203 Partitions, Violations =	1044
Routed	91/203 Partitions, Violations =	1010
Routed	92/203 Partitions, Violations =	1002
Routed	93/203 Partitions, Violations =	963
Routed	94/203 Partitions, Violations =	917
Routed	95/203 Partitions, Violations =	908
Routed	96/203 Partitions, Violations =	870
Routed	97/203 Partitions, Violations =	851
Routed	98/203 Partitions, Violations =	839
Routed	99/203 Partitions, Violations =	831
Routed	100/203 Partitions, Violations =	807
Routed	101/203 Partitions, Violations =	781
Routed	102/203 Partitions, Violations =	759
Routed	103/203 Partitions, Violations =	731
Routed	104/203 Partitions, Violations =	725
Routed	105/203 Partitions, Violations =	689
Routed	106/203 Partitions, Violations =	684
Routed	107/203 Partitions, Violations =	659
Routed	108/203 Partitions, Violations =	648
Routed	109/203 Partitions, Violations =	637
Routed	110/203 Partitions, Violations =	613
Routed	111/203 Partitions, Violations =	604
Routed	112/203 Partitions, Violations =	604
Routed	113/203 Partitions, Violations =	595
Routed	114/203 Partitions, Violations =	589
Routed	115/203 Partitions, Violations =	589
Routed	116/203 Partitions, Violations =	576
Routed	117/203 Partitions, Violations =	564
Routed	118/203 Partitions, Violations =	559
Routed	119/203 Partitions, Violations =	549
Routed	120/203 Partitions, Violations =	526
Routed	121/203 Partitions, Violations =	519
Routed	122/203 Partitions, Violations =	487
Routed	123/203 Partitions, Violations =	477
Routed	124/203 Partitions, Violations =	460
Routed	125/203 Partitions, Violations =	452
Routed	126/203 Partitions, Violations =	431
Routed	127/203 Partitions, Violations =	425
Routed	128/203 Partitions, Violations =	412
Routed	129/203 Partitions, Violations =	403
Routed	130/203 Partitions, Violations =	395
Routed	131/203 Partitions, Violations =	370
Routed	132/203 Partitions, Violations =	362
Routed	133/203 Partitions, Violations =	356
Routed	134/203 Partitions, Violations =	348
Routed	135/203 Partitions, Violations =	346
Routed	136/203 Partitions, Violations =	340
Routed	137/203 Partitions, Violations =	337
Routed	138/203 Partitions, Violations =	323
Routed	139/203 Partitions, Violations =	307
Routed	140/203 Partitions, Violations =	300
Routed	141/203 Partitions, Violations =	295
Routed	142/203 Partitions, Violations =	289
Routed	143/203 Partitions, Violations =	282
Routed	144/203 Partitions, Violations =	266
Routed	145/203 Partitions, Violations =	256
Routed	146/203 Partitions, Violations =	246
Routed	147/203 Partitions, Violations =	233
Routed	148/203 Partitions, Violations =	233
Routed	149/203 Partitions, Violations =	228
Routed	150/203 Partitions, Violations =	216
Routed	151/203 Partitions, Violations =	207
Routed	152/203 Partitions, Violations =	195
Routed	153/203 Partitions, Violations =	188
Routed	154/203 Partitions, Violations =	181
Routed	155/203 Partitions, Violations =	172
Routed	156/203 Partitions, Violations =	164
Routed	157/203 Partitions, Violations =	155
Routed	158/203 Partitions, Violations =	148
Routed	159/203 Partitions, Violations =	143
Routed	160/203 Partitions, Violations =	138
Routed	161/203 Partitions, Violations =	133
Routed	162/203 Partitions, Violations =	128
Routed	163/203 Partitions, Violations =	120
Routed	164/203 Partitions, Violations =	115
Routed	165/203 Partitions, Violations =	109
Routed	166/203 Partitions, Violations =	101
Routed	167/203 Partitions, Violations =	98
Routed	168/203 Partitions, Violations =	94
Routed	169/203 Partitions, Violations =	90
Routed	170/203 Partitions, Violations =	83
Routed	171/203 Partitions, Violations =	79
Routed	172/203 Partitions, Violations =	75
Routed	173/203 Partitions, Violations =	72
Routed	174/203 Partitions, Violations =	69
Routed	175/203 Partitions, Violations =	67
Routed	176/203 Partitions, Violations =	64
Routed	177/203 Partitions, Violations =	61
Routed	178/203 Partitions, Violations =	58
Routed	179/203 Partitions, Violations =	56
Routed	180/203 Partitions, Violations =	54
Routed	181/203 Partitions, Violations =	54
Routed	182/203 Partitions, Violations =	52
Routed	183/203 Partitions, Violations =	50
Routed	184/203 Partitions, Violations =	48
Routed	185/203 Partitions, Violations =	47
Routed	186/203 Partitions, Violations =	45
Routed	187/203 Partitions, Violations =	43
Routed	188/203 Partitions, Violations =	41
Routed	189/203 Partitions, Violations =	39
Routed	190/203 Partitions, Violations =	39
Routed	191/203 Partitions, Violations =	38
Routed	192/203 Partitions, Violations =	36
Routed	193/203 Partitions, Violations =	35
Routed	194/203 Partitions, Violations =	34
Routed	195/203 Partitions, Violations =	33
Routed	196/203 Partitions, Violations =	32
Routed	197/203 Partitions, Violations =	31
Routed	198/203 Partitions, Violations =	31
Routed	199/203 Partitions, Violations =	31
Routed	200/203 Partitions, Violations =	30
Routed	201/203 Partitions, Violations =	30
Routed	202/203 Partitions, Violations =	29
Routed	203/203 Partitions, Violations =	28

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	28
	Connection not within pin : 4
	Diff net spacing : 6
	Less than minimum area : 3
	Short : 8
	Soft spacing (shielding) : 2
	Internal-only types : 5

[Iter 0] Elapsed real time: 0:00:15 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Iter 0] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Iter 0] Total (MB): Used   94  Alloctr   96  Proc 2597 

End DR iteration 0 with 203 parts

Start DR iteration 1: non-uniform partition
Routed	1/12 Partitions, Violations =	28
Routed	2/12 Partitions, Violations =	27
Routed	3/12 Partitions, Violations =	25
Routed	4/12 Partitions, Violations =	23
Routed	5/12 Partitions, Violations =	22
Routed	6/12 Partitions, Violations =	21
Routed	7/12 Partitions, Violations =	20
Routed	8/12 Partitions, Violations =	19
Routed	9/12 Partitions, Violations =	18
Routed	10/12 Partitions, Violations =	17
Routed	11/12 Partitions, Violations =	16
Routed	12/12 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 1] Elapsed real time: 0:00:15 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Iter 1] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Iter 1] Total (MB): Used   94  Alloctr   96  Proc 2597 

End DR iteration 1 with 12 parts

Start DR iteration 2: non-uniform partition
Routed	1/1 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 2] Elapsed real time: 0:00:15 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Iter 2] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Iter 2] Total (MB): Used   94  Alloctr   96  Proc 2597 

End DR iteration 2 with 1 parts

Start DR iteration 3: non-uniform partition
Routed	1/1 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 3] Elapsed real time: 0:00:15 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Iter 3] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Iter 3] Total (MB): Used   94  Alloctr   96  Proc 2597 

End DR iteration 3 with 1 parts

Start DR iteration 4: non-uniform partition
Routed	1/1 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 4] Elapsed real time: 0:00:15 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Iter 4] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Iter 4] Total (MB): Used   94  Alloctr   96  Proc 2597 

End DR iteration 4 with 1 parts

Stop DR since reached max number of iterations

Information: Merged away 8 aligned/redundant DRCs. (ZRT-305)

DR finished with 7 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	Diff net spacing : 1
	Less than minimum area : 2
	Short : 4


Total Wire Length =                    1161035 micron
Total Number of Contacts =             250042
Total Number of Wires =                209589
Total Number of PtConns =              1590
Total Number of Routed Wires =       209589
Total Routed Wire Length =           1160604 micron
Total Number of Routed Contacts =       250042
	Layer           MET1 :      46403 micron
	Layer           MET2 :     376723 micron
	Layer           MET3 :     499407 micron
	Layer           MET4 :     238502 micron
	Layer           MET5 :          0 micron
	Layer           MET6 :          0 micron
	Via           FVIA45 :          1
	Via            VIA34 :        799
	Via        VIA34_2x1 :      26627
	Via   VIA34(rot)_1x2 :         11
	Via   VIA34(rot)_2x1 :          2
	Via        VIA34_1x2 :       3294
	Via            VIA23 :       4443
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      74710
	Via   VIA23(rot)_2x1 :         12
	Via   VIA23(rot)_1x2 :        282
	Via        VIA23_2x1 :      25300
	Via            VIA12 :      77013
	Via       VIA12(rot) :       3391
	Via        VIA12_2x1 :       4783
	Via   VIA12(rot)_1x2 :      10225
	Via   VIA12(rot)_2x1 :       1657
	Via        VIA12_1x2 :      17490

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 65.75% (164394 / 250042 vias)
 
    Layer VIA1       = 29.81% (34155  / 114559  vias)
        Weight 1     = 29.81% (34155   vias)
        Un-optimized = 70.19% (80404   vias)
    Layer VIA2       = 95.76% (100304 / 104749  vias)
        Weight 1     = 95.76% (100304  vias)
        Un-optimized =  4.24% (4445    vias)
    Layer VIA3       = 97.40% (29934  / 30733   vias)
        Weight 1     = 97.40% (29934   vias)
        Un-optimized =  2.60% (799     vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 65.75% (164393 / 250042 vias)
 
    Layer VIA1       = 29.81% (34155  / 114559  vias)
    Layer VIA2       = 95.76% (100304 / 104749  vias)
    Layer VIA3       = 97.40% (29934  / 30733   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 65.75% (164394 / 250042 vias)
 
    Layer VIA1       = 29.81% (34155  / 114559  vias)
        Weight 1     = 29.81% (34155   vias)
        Un-optimized = 70.19% (80404   vias)
    Layer VIA2       = 95.76% (100304 / 104749  vias)
        Weight 1     = 95.76% (100304  vias)
        Un-optimized =  4.24% (4445    vias)
    Layer VIA3       = 97.40% (29934  / 30733   vias)
        Weight 1     = 97.40% (29934   vias)
        Un-optimized =  2.60% (799     vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:15 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Dr init] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Dr init] Total (MB): Used   87  Alloctr   88  Proc 2597 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   88  Alloctr   89  Proc 2597 
[DR] Elapsed real time: 0:00:16 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[DR] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR] Total (MB): Used   83  Alloctr   84  Proc 2597 
[DR: Done] Elapsed real time: 0:00:16 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used   83  Alloctr   84  Proc 2597 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = khu_sensor_top/ads1292_filter/iir_lpf/add/n151
Net 2 = khu_sensor_top/ads1292_filter/iir_lpf/add/n152
Net 3 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n143
Net 4 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n144
Net 5 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n145
Net 6 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n146
Net 7 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n147
Net 8 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n148
Net 9 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n149
Net 10 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n150
Net 11 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n125
Net 12 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n126
Net 13 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n127
Net 14 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n128
Net 15 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n84
Net 16 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n87
Net 17 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n90
Net 18 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n93
Net 19 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n96
Net 20 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n99
Net 21 = khu_sensor_top/ads1292_filter/iir_lpf/add/n133
Net 22 = khu_sensor_top/ads1292_filter/iir_lpf/add/n134
Net 23 = khu_sensor_top/ads1292_filter/iir_lpf/add/n135
Net 24 = khu_sensor_top/ads1292_filter/iir_lpf/add/n136
Net 25 = khu_sensor_top/ads1292_filter/iir_lpf/add/n137
Net 26 = khu_sensor_top/ads1292_filter/iir_lpf/add/n138
Net 27 = khu_sensor_top/ads1292_filter/iir_lpf/add/n139
Net 28 = khu_sensor_top/ads1292_filter/iir_lpf/add/n140
Net 29 = khu_sensor_top/ads1292_filter/iir_lpf/add/n141
Net 30 = khu_sensor_top/ads1292_filter/iir_lpf/add/n142
Net 31 = khu_sensor_top/ads1292_filter/iir_lpf/add/n143
Net 32 = khu_sensor_top/ads1292_filter/iir_lpf/add/n144
Net 33 = khu_sensor_top/ads1292_filter/iir_lpf/add/n145
Net 34 = khu_sensor_top/ads1292_filter/iir_lpf/add/n146
Net 35 = khu_sensor_top/ads1292_filter/iir_lpf/add/n147
Net 36 = khu_sensor_top/ads1292_filter/iir_lpf/add/n148
Net 37 = khu_sensor_top/ads1292_filter/iir_lpf/add/n149
Net 38 = khu_sensor_top/ads1292_filter/iir_lpf/add/n150
Net 39 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/n79
Net 40 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/n81
Net 41 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/n82
Net 42 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/n85
Net 43 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/n87
Net 44 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/n88
Net 45 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/n101
Net 46 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n80
Net 47 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n84
Net 48 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n87
Net 49 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n90
Net 50 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n91
Net 51 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n94
Net 52 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n99
Net 53 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n101
Net 54 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n103
Net 55 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n71
Net 56 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n74
Net 57 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n77
Net 58 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n79
Net 59 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n80
Net 60 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n83
Net 61 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n85
Net 62 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n90
Net 63 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n93
Net 64 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n94
Net 65 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n98
Net 66 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n99
Net 67 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n100
Net 68 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n101
Net 69 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n102
Net 70 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n137
Net 71 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n138
Net 72 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n139
Net 73 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n140
Net 74 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n141
Net 75 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n142
Net 76 = khu_sensor_top/ads1292_filter/iir_hpf/mult/n138
Net 77 = khu_sensor_top/ads1292_filter/iir_hpf/mult/n139
Net 78 = khu_sensor_top/ads1292_filter/iir_hpf/mult/n140
Net 79 = khu_sensor_top/ads1292_filter/iir_hpf/mult/n141
Net 80 = khu_sensor_top/ads1292_filter/iir_hpf/mult/n145
Net 81 = khu_sensor_top/ads1292_filter/iir_hpf/add/n96
Net 82 = khu_sensor_top/ads1292_filter/iir_hpf/add/n97
Net 83 = khu_sensor_top/ads1292_filter/iir_hpf/add/n98
Net 84 = khu_sensor_top/ads1292_filter/iir_hpf/add/n100
Net 85 = khu_sensor_top/ads1292_filter/iir_hpf/add/n101
Net 86 = khu_sensor_top/ads1292_filter/iir_hpf/add/n102
Net 87 = khu_sensor_top/ads1292_filter/iir_hpf/add/n103
Net 88 = khu_sensor_top/ads1292_filter/iir_hpf/add/n104
Net 89 = khu_sensor_top/ads1292_filter/iir_hpf/add/n105
Net 90 = khu_sensor_top/ads1292_filter/iir_hpf/add/n106
Net 91 = khu_sensor_top/ads1292_filter/iir_hpf/add/n107
Net 92 = khu_sensor_top/ads1292_filter/iir_hpf/add/n108
Net 93 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/n29
Net 94 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/n30
Net 95 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/n31
Net 96 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/n34
Net 97 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/n36
Net 98 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/n38
Net 99 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/n39
Net 100 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/n42
.... and 1462 other nets
Total number of changed nets = 1562 (out of 31415)

[DR: Done] Elapsed real time: 0:00:16 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used   83  Alloctr   84  Proc 2597 
[ECO: DR] Elapsed real time: 0:00:24 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:24 total=0:00:24
[ECO: DR] Stage (MB): Used   78  Alloctr   79  Proc    0 
[ECO: DR] Total (MB): Used   83  Alloctr   84  Proc 2597 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 7 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	Diff net spacing : 1
	Less than minimum area : 2
	Short : 4



Total Wire Length =                    1161035 micron
Total Number of Contacts =             250042
Total Number of Wires =                209589
Total Number of PtConns =              1590
Total Number of Routed Wires =       209589
Total Routed Wire Length =           1160604 micron
Total Number of Routed Contacts =       250042
	Layer           MET1 :      46403 micron
	Layer           MET2 :     376723 micron
	Layer           MET3 :     499407 micron
	Layer           MET4 :     238502 micron
	Layer           MET5 :          0 micron
	Layer           MET6 :          0 micron
	Via           FVIA45 :          1
	Via            VIA34 :        799
	Via        VIA34_2x1 :      26627
	Via   VIA34(rot)_1x2 :         11
	Via   VIA34(rot)_2x1 :          2
	Via        VIA34_1x2 :       3294
	Via            VIA23 :       4443
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      74710
	Via   VIA23(rot)_2x1 :         12
	Via   VIA23(rot)_1x2 :        282
	Via        VIA23_2x1 :      25300
	Via            VIA12 :      77013
	Via       VIA12(rot) :       3391
	Via        VIA12_2x1 :       4783
	Via   VIA12(rot)_1x2 :      10225
	Via   VIA12(rot)_2x1 :       1657
	Via        VIA12_1x2 :      17490

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 65.75% (164394 / 250042 vias)
 
    Layer VIA1       = 29.81% (34155  / 114559  vias)
        Weight 1     = 29.81% (34155   vias)
        Un-optimized = 70.19% (80404   vias)
    Layer VIA2       = 95.76% (100304 / 104749  vias)
        Weight 1     = 95.76% (100304  vias)
        Un-optimized =  4.24% (4445    vias)
    Layer VIA3       = 97.40% (29934  / 30733   vias)
        Weight 1     = 97.40% (29934   vias)
        Un-optimized =  2.60% (799     vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 65.75% (164393 / 250042 vias)
 
    Layer VIA1       = 29.81% (34155  / 114559  vias)
    Layer VIA2       = 95.76% (100304 / 104749  vias)
    Layer VIA3       = 97.40% (29934  / 30733   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 65.75% (164394 / 250042 vias)
 
    Layer VIA1       = 29.81% (34155  / 114559  vias)
        Weight 1     = 29.81% (34155   vias)
        Un-optimized = 70.19% (80404   vias)
    Layer VIA2       = 95.76% (100304 / 104749  vias)
        Weight 1     = 95.76% (100304  vias)
        Un-optimized =  4.24% (4445    vias)
    Layer VIA3       = 97.40% (29934  / 30733   vias)
        Weight 1     = 97.40% (29934   vias)
        Un-optimized =  2.60% (799     vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 

Total number of nets = 31415
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 7
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    1161035 micron
Total Number of Contacts =             250042
Total Number of Wires =                209589
Total Number of PtConns =              1590
Total Number of Routed Wires =       209589
Total Routed Wire Length =           1160604 micron
Total Number of Routed Contacts =       250042
	Layer           MET1 :      46403 micron
	Layer           MET2 :     376723 micron
	Layer           MET3 :     499407 micron
	Layer           MET4 :     238502 micron
	Layer           MET5 :          0 micron
	Layer           MET6 :          0 micron
	Via           FVIA45 :          1
	Via            VIA34 :        799
	Via        VIA34_2x1 :      26627
	Via   VIA34(rot)_1x2 :         11
	Via   VIA34(rot)_2x1 :          2
	Via        VIA34_1x2 :       3294
	Via            VIA23 :       4443
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      74710
	Via   VIA23(rot)_2x1 :         12
	Via   VIA23(rot)_1x2 :        282
	Via        VIA23_2x1 :      25300
	Via            VIA12 :      77013
	Via       VIA12(rot) :       3391
	Via        VIA12_2x1 :       4783
	Via   VIA12(rot)_1x2 :      10225
	Via   VIA12(rot)_2x1 :       1657
	Via        VIA12_1x2 :      17490

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 65.75% (164394 / 250042 vias)
 
    Layer VIA1       = 29.81% (34155  / 114559  vias)
        Weight 1     = 29.81% (34155   vias)
        Un-optimized = 70.19% (80404   vias)
    Layer VIA2       = 95.76% (100304 / 104749  vias)
        Weight 1     = 95.76% (100304  vias)
        Un-optimized =  4.24% (4445    vias)
    Layer VIA3       = 97.40% (29934  / 30733   vias)
        Weight 1     = 97.40% (29934   vias)
        Un-optimized =  2.60% (799     vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 65.75% (164393 / 250042 vias)
 
    Layer VIA1       = 29.81% (34155  / 114559  vias)
    Layer VIA2       = 95.76% (100304 / 104749  vias)
    Layer VIA3       = 97.40% (29934  / 30733   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 65.75% (164394 / 250042 vias)
 
    Layer VIA1       = 29.81% (34155  / 114559  vias)
        Weight 1     = 29.81% (34155   vias)
        Un-optimized = 70.19% (80404   vias)
    Layer VIA2       = 95.76% (100304 / 104749  vias)
        Weight 1     = 95.76% (100304  vias)
        Un-optimized =  4.24% (4445    vias)
    Layer VIA3       = 97.40% (29934  / 30733   vias)
        Weight 1     = 97.40% (29934   vias)
        Un-optimized =  2.60% (799     vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
Special ECO iteration 1 ended with 0 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 1562 nets
[ECO: End] Elapsed real time: 0:00:25 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:25 total=0:00:25
[ECO: End] Stage (MB): Used    1  Alloctr    2  Proc    0 
[ECO: End] Total (MB): Used    6  Alloctr    7  Proc 2597 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Incremental Stage Eco Route Done             Tue Nov 17 19:11:53 2020

  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 7.01 seconds
EKL_MT: elapsed time 8 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Tue Nov 17 19:12:22 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:              13.00
  Critical Path Length:          6.88
  Critical Path Slack:           3.70
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          2.91
  Critical Path Slack:          10.96
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          4.56
  Critical Path Slack:           3.16
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              40.00
  Critical Path Length:         11.39
  Critical Path Slack:          -0.02
  Critical Path Clk Period:     12.00
  Total Negative Slack:         -0.02
  No. of Violating Paths:        1.00
  Worst Hold Violation:         -0.01
  Total Hold Violation:         -0.04
  No. of Hold Violations:       13.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        284
  Hierarchical Port Count:       6612
  Leaf Cell Count:              29084
  Buf/Inv Cell Count:            5931
  Buf Cell Count:                1548
  Inv Cell Count:                4383
  CT Buf/Inv Cell Count:          600
  Combinational Cell Count:     23697
  Sequential Cell Count:         5387
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    53452.677775
  Noncombinational Area: 37354.667976
  Buf/Inv Area:           6134.670633
  Total Buffer Area:          2102.33
  Total Inverter Area:        4032.34
  Macro/Black Box Area:      0.000000
  Net Area:                847.418236
  Net XLength        :      570612.31
  Net YLength        :      613028.94
  -----------------------------------
  Cell Area:             90807.345751
  Design Area:           91654.763987
  Net Length        :      1183641.25


  Design Rules
  -----------------------------------
  Total Number of Nets:         31653
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:              115.95
  -----------------------------------------
  Overall Compile Time:              117.15
  Overall Compile Wall Clock Time:   117.45

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.02  TNS: 0.02  Number of Violating Paths: 1  (with Crosstalk delta delays)
  Design  WNS: 0.02  TNS: 0.02  Number of Violating Paths: 1  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.01  TNS: 0.04  Number of Violating Paths: 13  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.01  TNS: 0.04  Number of Violating Paths: 13  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0164 TNS: 0.0164  Number of Violating Path: 1
ROPT:    (HOLD) WNS: 0.0086 TNS: 0.0418  Number of Violating Path: 13
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 7 
1
# Intermediate Save
save_mw_cel -as 01_before_shield
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named 01_before_shield. (UIG-5)
1
puts "SEC_INFO: CEL was saved. You can open CEL with read_only !!"
SEC_INFO: CEL was saved. You can open CEL with read_only !!
# Shielding
create_zrt_shield -with ground $MW_R_GROUND_NET -ignore_shielding_net_pins true
Error: extra positional option 'VSS' (CMD-012)
set_route_zrt_common_options -reshield_modified_nets reshield
1
# Set variable after shielding
set_extraction_options -virtual_shield_extraction FALSE
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
1
# Search & Repair
verify_zrt_route
Found antenna rule mode 1, diode mode 2:
	metal ratio 100, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer MET1: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET2: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET3: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET4: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 8000 50000}
	layer VIA1: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA2: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA3: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4


Start checking for open nets ... 

Total number of nets = 31415, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 31415 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   73  Alloctr   74  Proc 2657 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 2
      Metal lay (MET1)0; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA1)1; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET2)1; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA2)2; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET3)2; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA3)3; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET4)3; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 8000.000 50000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET5)4; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET6)5; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net i_CLK. The pin i_CLK on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 7 nets as they don't have enough gate area info.

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked	2/100 Partitions, Violations =	0
Checked	5/100 Partitions, Violations =	0
Checked	8/100 Partitions, Violations =	0
Checked	12/100 Partitions, Violations =	0
Checked	16/100 Partitions, Violations =	0
Checked	22/100 Partitions, Violations =	0
Checked	24/100 Partitions, Violations =	0
Checked	28/100 Partitions, Violations =	0
Checked	32/100 Partitions, Violations =	0
Checked	36/100 Partitions, Violations =	0
Checked	42/100 Partitions, Violations =	0
Checked	44/100 Partitions, Violations =	0
Checked	48/100 Partitions, Violations =	0
Checked	52/100 Partitions, Violations =	0
Checked	56/100 Partitions, Violations =	0
Checked	62/100 Partitions, Violations =	0
Checked	64/100 Partitions, Violations =	0
Checked	68/100 Partitions, Violations =	0
Checked	72/100 Partitions, Violations =	15
Checked	76/100 Partitions, Violations =	15
Checked	82/100 Partitions, Violations =	15
Checked	84/100 Partitions, Violations =	15
Checked	88/100 Partitions, Violations =	15
[DRC CHECK] Elapsed real time: 0:00:11 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc   61 
[DRC CHECK] Total (MB): Used   91  Alloctr   92  Proc 2718 
Start net based rule analysis
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n90; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_22_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/122.74418640
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/add/n97; Net top lay MET2
	ICell khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_22_; master port D
		Antenna/diode mode 1/2; wlay MET2; gArea 0.08600000; allowed ratio/ratio 100.00000000/154.58139038
Antenna DRC for net khu_sensor_top/ads1292_filter/converter_i2f/n70; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/converter_i2f/z_reg_17_; master port D
		Antenna/diode mode 1/2; wlay MET4; gArea 0.08600000; allowed ratio/ratio 100.00000000/116.51162720
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n676; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_A_reg_9_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.09200000; allowed ratio/ratio 100.00000000/110.73912811
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n680; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/icc_place99; master port A
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/102.37209320
Antenna DRC for net khu_sensor_top/ads1292_filter/n475; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/r_iir_notch_x_reg_8_; master port D
		Antenna/diode mode 1/2; wlay MET4; gArea 0.09200000; allowed ratio/ratio 100.00000000/158.21739197
Antenna DRC for net khu_sensor_top/ads1292_filter/n476; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/r_iir_notch_x_reg_3_; master port D
		Antenna/diode mode 1/2; wlay MET4; gArea 0.09200000; allowed ratio/ratio 100.00000000/127.78260803
Antenna DRC for net khu_sensor_top/w_clk_p_G2B12I2; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_e_reg_1/latch; master port CK
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/107.02325439
Antenna DRC for net khu_sensor_top/ads1292_filter/w_clk_p_G2B14I4; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_e_reg_0/latch; master port CK
		Antenna/diode mode 1/2; wlay MET4; gArea 0.25799999; allowed ratio/ratio 100.00000000/135.15968323
	ICell khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_stb_reg/latch; master port CK
		Antenna/diode mode 1/2; wlay MET4; gArea 0.25799999; allowed ratio/ratio 100.00000000/135.15968323
	ICell khu_sensor_top/ads1292_filter/clk_gate_r_counter_reg_0/latch; master port CK
		Antenna/diode mode 1/2; wlay MET4; gArea 0.25799999; allowed ratio/ratio 100.00000000/135.15968323
Antenna DRC for net khu_sensor_top/ads1292_filter/w_clk_p_G2B12I3; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_a_e_reg_0/latch; master port CK
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/300.62789917
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n326; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/U1368; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.33000001; allowed ratio/ratio 100.00000000/103.96969604
	ICell khu_sensor_top/ads1292_filter/iir_notch/icc_place212; master port A
		Antenna/diode mode 1/2; wlay MET3; gArea 0.33000001; allowed ratio/ratio 100.00000000/103.96969604
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n353; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/U149; master port A
		Antenna/diode mode 1/2; wlay MET3; gArea 0.07000000; allowed ratio/ratio 100.00000000/179.80000305
Antenna DRC for net khu_sensor_top/ads1292_filter/n185; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/icc_cpts163; master port A
		Antenna/diode mode 1/2; wlay MET2; gArea 0.10500000; allowed ratio/ratio 100.00000000/185.06666565
Antenna DRC for net khu_sensor_top/ads1292_filter/converter_i2f/z_m[18]; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/converter_i2f/icc_place25; master port A
		Antenna/diode mode 1/2; wlay MET2; gArea 0.08600000; allowed ratio/ratio 100.00000000/101.79069519
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_e_reg_0/w_clk_p_G2B14I3; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_e_reg_0/latch; master port CK
		Antenna/diode mode 1/2; wlay MET4; gArea 0.08600000; allowed ratio/ratio 100.00000000/402.09301758
Antenna DRC for net khu_sensor_top/ads1292_filter/r_iir_notch_x[24]; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/U1140; master port B
		Antenna/diode mode 1/2; wlay MET2; gArea 0.07000000; allowed ratio/ratio 100.00000000/109.42857361
Antenna DRC for net khu_sensor_top/ads1292_filter/r_iir_notch_x[28]; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/U1139; master port B
		Antenna/diode mode 1/2; wlay MET2; gArea 0.07000000; allowed ratio/ratio 100.00000000/239.82856750
Antenna DRC for net khu_sensor_top/ads1292_filter/r_iir_notch_x[21]; Net top lay MET2
	ICell khu_sensor_top/ads1292_filter/iir_notch/U1180; master port B
		Antenna/diode mode 1/2; wlay MET2; gArea 0.07000000; allowed ratio/ratio 100.00000000/207.82856750
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n2327; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_B_reg_27_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.09200000; allowed ratio/ratio 100.00000000/181.34782410
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_mult_1_Z[2]; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/U1433; master port B
		Antenna/diode mode 1/2; wlay MET2; gArea 0.08600000; allowed ratio/ratio 100.00000000/110.81395721
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_mult_2_Z[15]; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/U693; master port A
		Antenna/diode mode 1/2; wlay MET3; gArea 0.17200001; allowed ratio/ratio 100.00000000/149.29069519
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/w_mult_Z[28]; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_hpf/U295; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.14800000; allowed ratio/ratio 100.00000000/146.48648071
Found 25 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used   92  Alloctr   93  Proc 2718 
Information: Merged away 8 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	Diff net spacing : 1
	Less than minimum area : 2
	Short : 4


Total Wire Length =                    1161047 micron
Total Number of Contacts =             250042
Total Number of Wires =                209830
Total Number of PtConns =              1598
Total Number of Routed Wires =       209830
Total Routed Wire Length =           1160613 micron
Total Number of Routed Contacts =       250042
	Layer           MET1 :      46403 micron
	Layer           MET2 :     376727 micron
	Layer           MET3 :     499415 micron
	Layer           MET4 :     238502 micron
	Layer           MET5 :          0 micron
	Layer           MET6 :          0 micron
	Via           FVIA45 :          1
	Via            VIA34 :        799
	Via        VIA34_2x1 :      26627
	Via   VIA34(rot)_1x2 :         11
	Via   VIA34(rot)_2x1 :          2
	Via        VIA34_1x2 :       3294
	Via            VIA23 :       4443
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      74710
	Via   VIA23(rot)_2x1 :         12
	Via   VIA23(rot)_1x2 :        282
	Via        VIA23_2x1 :      25300
	Via            VIA12 :      77013
	Via       VIA12(rot) :       3391
	Via        VIA12_2x1 :       4783
	Via   VIA12(rot)_1x2 :      10225
	Via   VIA12(rot)_2x1 :       1657
	Via        VIA12_1x2 :      17490

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 65.75% (164394 / 250042 vias)
 
    Layer VIA1       = 29.81% (34155  / 114559  vias)
        Weight 1     = 29.81% (34155   vias)
        Un-optimized = 70.19% (80404   vias)
    Layer VIA2       = 95.76% (100304 / 104749  vias)
        Weight 1     = 95.76% (100304  vias)
        Un-optimized =  4.24% (4445    vias)
    Layer VIA3       = 97.40% (29934  / 30733   vias)
        Weight 1     = 97.40% (29934   vias)
        Un-optimized =  2.60% (799     vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 65.75% (164393 / 250042 vias)
 
    Layer VIA1       = 29.81% (34155  / 114559  vias)
    Layer VIA2       = 95.76% (100304 / 104749  vias)
    Layer VIA3       = 97.40% (29934  / 30733   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 65.75% (164394 / 250042 vias)
 
    Layer VIA1       = 29.81% (34155  / 114559  vias)
        Weight 1     = 29.81% (34155   vias)
        Un-optimized = 70.19% (80404   vias)
    Layer VIA2       = 95.76% (100304 / 104749  vias)
        Weight 1     = 95.76% (100304  vias)
        Un-optimized =  4.24% (4445    vias)
    Layer VIA3       = 97.40% (29934  / 30733   vias)
        Weight 1     = 97.40% (29934   vias)
        Un-optimized =  2.60% (799     vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 


Verify Summary:

Total number of nets = 31415, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 7
Total number of antenna violations = 25
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

1
route_zrt_detail -inc true -initial_drc_from_input true

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 7.11 seconds
EKL_MT: elapsed time 7 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Tue Nov 17 19:13:08 2020
****************************************

 * Some/all delay information is back-annotated.
	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125

Information: Percent of Arnoldi-based delays = 94.43% on scenario func1_wst

  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (propagated)                        3.43       3.43      
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg_1_/CK (fd2qd1_hd)
                                                          0.00       3.43 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg_1_/Q (fd2qd1_hd)
                                                          0.50 @     3.94 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place71/Y (ivd1_hd)
                                                          0.56 @     4.49 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place80/Y (ivd1_hd)
                                                          0.62 @     5.11 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place69/Y (ivd1_hd)
                                                          0.67 @     5.78 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U1060/Y (nd2d1_hd)
                                                          0.43 @     6.21 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U1045/Y (nr2d1_hd)
                                                          0.45 @     6.66 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U1041/Y (ao21d1_hd)
                                                          0.50 @     7.17 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U7/Y (oa21d2_hd)
                                                          0.38 @     7.55 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U4/Y (scg6d2_hd)
                                                          0.54 @     8.09 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U27/Y (nd2d1_hd)
                                                          0.26 @     8.35 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place410/Y (ivd4_hd)
                                                          0.54 @     8.89 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U581/Y (ao21d1_hd)
                                                          0.25 @     9.15 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U578/Y (oa22d1_hd)
                                                          0.30 @     9.45 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U577/Y (scg6d1_hd)
                                                          0.69 @    10.14 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_5)
                                                          0.00      10.14 r    
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/EN (cglpd1_hd)
                                                          0.18 @    10.32 r    1.05
  data arrival time                                                 10.32      

  clock clk (rise edge)                                  12.00      12.00      
  clock network delay (propagated)                        2.57      14.57      
  clock reconvergence pessimism                           0.23      14.80      
  clock uncertainty                                      -0.48      14.32      
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/CK (cglpd1_hd)
                                                          0.00      14.32 r    
  clock gating setup time                                -0.14      14.17      
  data required time                                                14.17      
  ------------------------------------------------------------------------------------
  data required time                                                14.17      
  data arrival time                                                -10.32      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        3.85      


  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_pstate_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  input external delay                                    0.35       1.10 f    
  ADS1292_DRDY (in)                                       0.00       1.10 f    
  pad27/Y (phic_p)                                        1.57 @     2.67 f    1.05
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       2.67 f    
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       2.67 f    
  khu_sensor_top/ads1292_controller/U284/Y (ao21d1_hd)
                                                          0.38 @     3.06 r    1.05
  khu_sensor_top/ads1292_controller/U273/Y (oa22d1_hd)
                                                          0.29 @     3.35 f    1.05
  khu_sensor_top/ads1292_controller/U272/Y (nr4d1_hd)     0.35 @     3.70 r    1.05
  khu_sensor_top/ads1292_controller/U271/Y (scg15d1_hd)
                                                          0.28 @     3.98 f    1.05
  khu_sensor_top/ads1292_controller/r_pstate_reg_0_/D (fd2qd1_hd)
                                                          0.03 @     4.01 f    1.05
  data arrival time                                                  4.01      

  clock clk (rise edge)                                  12.00      12.00      
  clock network delay (propagated)                        3.07      15.07      
  clock reconvergence pessimism                           0.00      15.07      
  clock uncertainty                                      -0.48      14.59      
  khu_sensor_top/ads1292_controller/r_pstate_reg_0_/CK (fd2qd1_hd)
                                                          0.00      14.59 r    
  library setup time                                     -0.07      14.52      
  data required time                                                14.52      
  ------------------------------------------------------------------------------------
  data required time                                                14.52      
  data arrival time                                                 -4.01      
  ------------------------------------------------------------------------------------
  slack (MET)                                                       10.50      


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/scl_o_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MPR121_SCL (output port clocked by clk)
  Scenario: func1_wst
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (propagated)                        3.62       3.62      
  khu_sensor_top/mpr121_controller/i2c_master/scl_o_reg_reg/CK (fd1qd1_hd)
                                                          0.00       3.62 r    1.05
  khu_sensor_top/mpr121_controller/i2c_master/scl_o_reg_reg/Q (fd1qd1_hd)
                                                          0.54 @     4.16 r    1.05
  khu_sensor_top/mpr121_controller/i2c_master/icc_place14/Y (ivd1_hd)
                                                          0.18 @     4.34 f    1.05
  khu_sensor_top/mpr121_controller/i2c_master/scl_o (i2c_master)
                                                          0.00       4.34 f    
  khu_sensor_top/mpr121_controller/o_I2C_SCL_OUT (mpr121_controller)
                                                          0.00       4.34 f    
  khu_sensor_top/MPR121_SCL_OUT (khu_sensor_top)          0.00       4.34 f    
  icc_place11/Y (ivd2_hd)                                 0.53 @     4.87 r    1.05
  pad43/PAD (phbct12_p)                                   3.31 @     8.18 r    1.05
  MPR121_SCL (inout)                                      0.00       8.18 r    
  data arrival time                                                  8.18      

  clock clk (rise edge)                                  12.00      12.00      
  clock network delay (ideal)                             0.75      12.75      
  clock reconvergence pessimism                           0.00      12.75      
  clock uncertainty                                      -0.48      12.27      
  output external delay                                  -0.50      11.77      
  data required time                                                11.77      
  ------------------------------------------------------------------------------------
  data required time                                                11.77      
  data arrival time                                                 -8.18      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        3.59      


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (propagated)                        3.60       3.60      
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_21_/CK (fd3qd1_hd)
                                                          0.00       3.60 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_21_/Q (fd3qd1_hd)
                                                          0.75 @     4.35 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/A[21] (float_adder_0_DW_cmp_6)
                                                          0.00       4.35 r    
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U30/Y (nr2d1_hd)
                                                          0.27 @     4.62 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U28/Y (nr2d1_hd)
                                                          0.18 @     4.80 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U20/Y (nd2d1_hd)
                                                          0.16 @     4.95 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U19/Y (oa21d1_hd)
                                                          0.24 @     5.20 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U153/Y (ao21d1_hd)
                                                          0.24 @     5.44 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U1/Y (oa21d2_hd)
                                                          0.18 @     5.63 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/GE_LT_GT_LE (float_adder_0_DW_cmp_6)
                                                          0.00       5.63 r    
  khu_sensor_top/ads1292_filter/iir_hpf/add/U497/Y (ivd4_hd)
                                                          0.15 @     5.77 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U4/Y (nd2d6_hd)
                                                          0.14 @     5.92 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_place70/Y (ivd12_hd)
                                                          0.09 @     6.01 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_place64/Y (ivd4_hd)
                                                          0.07 @     6.08 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U694/Y (ao22d4_hd)
                                                          0.11 @     6.19 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/I2[0] (float_adder_0_DP_OP_46_224_9810_0)
                                                          0.00       6.19 f    
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U66/Y (clkxo2d1_hd)
                                                          0.36 @     6.55 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U97/CO (fad2_hd)
                                                          0.31 @     6.86 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U102/CO (fad4_hd)
                                                          0.26 @     7.12 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U26/CO (fad4_hd)
                                                          0.26 @     7.38 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U25/CO (fad4_hd)
                                                          0.26 @     7.64 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U24/CO (fad4_hd)
                                                          0.25 @     7.89 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U23/CO (fad2_hd)
                                                          0.27 @     8.16 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U22/CO (fad1_hd)
                                                          0.37 @     8.53 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U21/CO (fad1_hd)
                                                          0.38 @     8.91 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U101/CO (fad1_hd)
                                                          0.38 @     9.29 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U73/CO (fad1_hd)
                                                          0.39 @     9.68 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U72/CO (fad2_hd)
                                                          0.31 @    10.00 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U96/CO (fad4_hd)
                                                          0.26 @    10.26 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U95/CO (fad4_hd)
                                                          0.26 @    10.52 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U76/CO (fad4_hd)
                                                          0.26 @    10.78 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U75/CO (fad4_hd)
                                                          0.25 @    11.04 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U104/CO (fad4_hd)
                                                          0.25 @    11.29 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U100/CO (fad4_hd)
                                                          0.26 @    11.55 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U70/CO (fad4_hd)
                                                          0.26 @    11.81 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U60/CO (fad4_hd)
                                                          0.25 @    12.06 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U74/CO (fad4_hd)
                                                          0.25 @    12.32 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U8/CO (fad4_hd)
                                                          0.26 @    12.57 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U7/CO (fad4_hd)
                                                          0.27 @    12.84 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U71/CO (fad4_hd)
                                                          0.25 @    13.09 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U99/CO (fad1_hd)
                                                          0.38 @    13.47 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U103/CO (fad1_hd)
                                                          0.40 @    13.87 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U68/CO (fad1_hd)
                                                          0.38 @    14.25 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U69/CO (fad1_hd)
                                                          0.39 @    14.64 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U98/Y (clkxo2d1_hd)
                                                          0.34 @    14.98 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/O1[27] (float_adder_0_DP_OP_46_224_9810_0)
                                                          0.00      14.98 f    
  khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D (fd3qd1_hd)
                                                          0.01 @    14.99 f    1.05
  data arrival time                                                 14.99      

  clock clk (rise edge)                                  12.00      12.00      
  clock network delay (propagated)                        3.22      15.22      
  clock reconvergence pessimism                           0.29      15.51      
  clock uncertainty                                      -0.48      15.03      
  khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/CK (fd3qd1_hd)
                                                          0.00      15.03 r    
  library setup time                                     -0.06      14.96      
  data required time                                                14.96      
  ------------------------------------------------------------------------------------
  data required time                                                14.96      
  data arrival time                                                -14.99      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03      


GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:03 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Dr init] Stage (MB): Used   81  Alloctr   81  Proc    0 
[Dr init] Total (MB): Used   89  Alloctr   90  Proc 2718 
Total number of nets = 31415, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 40

Start DR iteration 40: non-uniform partition
Routed	1/1 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 40] Elapsed real time: 0:00:03 
[Iter 40] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 40] Stage (MB): Used   89  Alloctr   88  Proc    0 
[Iter 40] Total (MB): Used   96  Alloctr   97  Proc 2718 

End DR iteration 40 with 1 parts

Start DR iteration 41: non-uniform partition
Routed	1/1 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 41] Elapsed real time: 0:00:03 
[Iter 41] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 41] Stage (MB): Used   89  Alloctr   88  Proc    0 
[Iter 41] Total (MB): Used   96  Alloctr   97  Proc 2718 

End DR iteration 41 with 1 parts

Start DR iteration 42: non-uniform partition
Routed	1/1 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 42] Elapsed real time: 0:00:03 
[Iter 42] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 42] Stage (MB): Used   89  Alloctr   88  Proc    0 
[Iter 42] Total (MB): Used   96  Alloctr   97  Proc 2718 

End DR iteration 42 with 1 parts

Start DR iteration 43: non-uniform partition
Routed	1/1 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 43] Elapsed real time: 0:00:03 
[Iter 43] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 43] Stage (MB): Used   89  Alloctr   88  Proc    0 
[Iter 43] Total (MB): Used   96  Alloctr   97  Proc 2718 

End DR iteration 43 with 1 parts

Start DR iteration 44: non-uniform partition
Routed	1/1 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 44] Elapsed real time: 0:00:03 
[Iter 44] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 44] Stage (MB): Used   89  Alloctr   88  Proc    0 
[Iter 44] Total (MB): Used   96  Alloctr   97  Proc 2718 

End DR iteration 44 with 1 parts

Stop DR since not converging

[DR] Elapsed real time: 0:00:03 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR] Stage (MB): Used   77  Alloctr   77  Proc    0 
[DR] Total (MB): Used   85  Alloctr   86  Proc 2718 
[DR: Done] Elapsed real time: 0:00:03 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR: Done] Stage (MB): Used   77  Alloctr   77  Proc    0 
[DR: Done] Total (MB): Used   85  Alloctr   86  Proc 2718 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 8 aligned/redundant DRCs. (ZRT-305)

DR finished with 7 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	Diff net spacing : 1
	Less than minimum area : 2
	Short : 4



Total Wire Length =                    1161047 micron
Total Number of Contacts =             250042
Total Number of Wires =                208540
Total Number of PtConns =              1592
Total Number of Routed Wires =       208540
Total Routed Wire Length =           1160615 micron
Total Number of Routed Contacts =       250042
	Layer           MET1 :      46403 micron
	Layer           MET2 :     376727 micron
	Layer           MET3 :     499415 micron
	Layer           MET4 :     238502 micron
	Layer           MET5 :          0 micron
	Layer           MET6 :          0 micron
	Via           FVIA45 :          1
	Via            VIA34 :        799
	Via        VIA34_2x1 :      26627
	Via   VIA34(rot)_1x2 :         11
	Via   VIA34(rot)_2x1 :          2
	Via        VIA34_1x2 :       3294
	Via            VIA23 :       4443
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      74710
	Via   VIA23(rot)_2x1 :         12
	Via   VIA23(rot)_1x2 :        282
	Via        VIA23_2x1 :      25300
	Via            VIA12 :      77013
	Via       VIA12(rot) :       3391
	Via        VIA12_2x1 :       4783
	Via   VIA12(rot)_1x2 :      10225
	Via   VIA12(rot)_2x1 :       1657
	Via        VIA12_1x2 :      17490

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 65.75% (164394 / 250042 vias)
 
    Layer VIA1       = 29.81% (34155  / 114559  vias)
        Weight 1     = 29.81% (34155   vias)
        Un-optimized = 70.19% (80404   vias)
    Layer VIA2       = 95.76% (100304 / 104749  vias)
        Weight 1     = 95.76% (100304  vias)
        Un-optimized =  4.24% (4445    vias)
    Layer VIA3       = 97.40% (29934  / 30733   vias)
        Weight 1     = 97.40% (29934   vias)
        Un-optimized =  2.60% (799     vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 65.75% (164393 / 250042 vias)
 
    Layer VIA1       = 29.81% (34155  / 114559  vias)
    Layer VIA2       = 95.76% (100304 / 104749  vias)
    Layer VIA3       = 97.40% (29934  / 30733   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 65.75% (164394 / 250042 vias)
 
    Layer VIA1       = 29.81% (34155  / 114559  vias)
        Weight 1     = 29.81% (34155   vias)
        Un-optimized = 70.19% (80404   vias)
    Layer VIA2       = 95.76% (100304 / 104749  vias)
        Weight 1     = 95.76% (100304  vias)
        Un-optimized =  4.24% (4445    vias)
    Layer VIA3       = 97.40% (29934  / 30733   vias)
        Weight 1     = 97.40% (29934   vias)
        Un-optimized =  2.60% (799     vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 

Total number of nets = 31415
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 7
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Special ECO iteration 1 ended with 0 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
1
# incremental route optimization 2
route_opt -incremental -size_only
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Size_only                             : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (user_define). (ROPT-020)
Information: Running track assign with timing driven mode true (user_define). (ROPT-020)
Information: Running detail route with timing driven mode true (user_define). (ROPT-020)
Information: Running global route with crosstalk driven mode true (user_define). (ROPT-021)
Information: Running track assign with crosstalk driven mode true (user_define). (ROPT-021)

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 7.07 seconds
EKL_MT: elapsed time 7 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Tue Nov 17 19:13:44 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:              13.00
  Critical Path Length:          6.89
  Critical Path Slack:           3.85
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          2.91
  Critical Path Slack:          10.50
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          4.56
  Critical Path Slack:           3.59
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              40.00
  Critical Path Length:         11.39
  Critical Path Slack:          -0.03
  Critical Path Clk Period:     12.00
  Total Negative Slack:         -0.03
  No. of Violating Paths:        2.00
  Worst Hold Violation:         -0.06
  Total Hold Violation:         -0.56
  No. of Hold Violations:       40.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        284
  Hierarchical Port Count:       6612
  Leaf Cell Count:              29084
  Buf/Inv Cell Count:            5931
  Buf Cell Count:                1548
  Inv Cell Count:                4383
  CT Buf/Inv Cell Count:          600
  Combinational Cell Count:     23697
  Sequential Cell Count:         5387
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    53452.677775
  Noncombinational Area: 37354.667976
  Buf/Inv Area:           6134.670633
  Total Buffer Area:          2102.33
  Total Inverter Area:        4032.34
  Macro/Black Box Area:      0.000000
  Net Area:                847.418236
  Net XLength        :      570615.12
  Net YLength        :      613029.56
  -----------------------------------
  Cell Area:             90807.345751
  Design Area:           91654.763987
  Net Length        :      1183644.75


  Design Rules
  -----------------------------------
  Total Number of Nets:         31653
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:              115.95
  -----------------------------------------
  Overall Compile Time:              117.15
  Overall Compile Wall Clock Time:   117.45

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.03  TNS: 0.03  Number of Violating Paths: 2  (with Crosstalk delta delays)
  Design  WNS: 0.03  TNS: 0.03  Number of Violating Paths: 2  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.06  TNS: 0.56  Number of Violating Paths: 40  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.06  TNS: 0.56  Number of Violating Paths: 40  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0270 TNS: 0.0290  Number of Violating Path: 2
ROPT:    (HOLD) WNS: 0.0609 TNS: 0.5553  Number of Violating Path: 40
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 7 
ROPT:    Running Incremental Optimization Stage             Tue Nov 17 19:13:44 2020

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------


Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 

  Scenario: func1_wst   WNS: 0.03  TNS: 0.03  Number of Violating Paths: 2  (with Crosstalk delta delays)
  Design  WNS: 0.03  TNS: 0.03  Number of Violating Paths: 2  (with Crosstalk delta delays)

  Nets with DRC Violations: 0
  Total moveable cell area: 422118.6
  Total fixed cell area: 471801.1
  Total physical cell area: 893919.7
  Core area: (187620 187620 1212380 1210020)



  Scenario: func1_wst  (Hold)  WNS: 0.06  TNS: 0.56  Number of Violating Paths: 40  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.06  TNS: 0.56  Number of Violating Paths: 40  (with Crosstalk delta delays)

  Beginning On-Route Optimization 
  --------------------------------

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Crosstalk fixing is ON . Delta-delay: ON, Delta-Slew: OFF, Static-Noise: ON.


  Beginning Timing Optimization
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:11   90808.0      0.00       0.0       0.0                               -0.56  
    0:00:11   90809.3      0.00       0.0       0.0                               -0.56  
    0:00:11   90809.3      0.00       0.0       0.0                               -0.56  


  Beginning Phase 1 Design Rule Fixing  (min_path)
  ------------------------------------

  Beginning Hold Fix Optimization
  --------------------------------

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 284 horizontal rows
    98 pre-routes for placement blockage/checking
    901 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Tue Nov 17 19:14:00 2020
****************************************
Std cell utilization: 41.19%  (272428/(661436-0))
(Non-fixed + Fixed)
Std cell utilization: 40.66%  (266495/(661436-5941))
(Non-fixed only)
Chip area:            661436   sites, bbox (187.62 187.62 1212.38 1210.02) um
Std cell area:        272428   sites, (non-fixed:266495 fixed:5933)
                      29028    cells, (non-fixed:28185  fixed:843)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      5941     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       132 
Avg. std cell width:  4.38 um 
Site array:           unit     (width: 0.44 um, height: 3.60 um, rows: 284)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Tue Nov 17 19:14:00 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
MET1       none          ---         ---       via additive      ---
MET2       partial     7.20        1.80        via additive      ---
MET3       partial     10000.00    10000.00    via additive      ---
MET4       partial     10000.00    10000.00    via additive      ---
MET5       partial     10000.00    10000.00    via additive      ---
MET6       partial     10000.00    10000.00    via additive      ---

Total 0 (out of 28185) illegal cells need to be legalized.

No cells needs to be legalized.
 
****************************************
  Report : Legalize Displacement
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Tue Nov 17 19:14:00 2020
****************************************

No cell displacement.

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 284 horizontal rows
    98 pre-routes for placement blockage/checking
    901 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
ROPT:    Incremental Optimization Stage Done             Tue Nov 17 19:14:03 2020
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Incremental Stage Eco Route             Tue Nov 17 19:14:05 2020

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
[ECO: Extraction] Elapsed real time: 0:00:03 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: Extraction] Stage (MB): Used   66  Alloctr   65  Proc    0 
[ECO: Extraction] Total (MB): Used   75  Alloctr   76  Proc 2718 
Num of eco nets = 31415
Num of open eco nets = 15
[ECO: Init] Elapsed real time: 0:00:03 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: Init] Stage (MB): Used   70  Alloctr   70  Proc    0 
[ECO: Init] Total (MB): Used   79  Alloctr   80  Proc 2718 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   83  Alloctr   84  Proc 2718 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1400.00,1400.00)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.40
layer MET2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
layer MET3, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer MET4, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
layer MET5, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer MET6, dir Ver, min width = 0.44, min space = 0.44 pitch = 0.88
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Tech Data] Total (MB): Used   96  Alloctr   97  Proc 2718 
Net statistics:
Total number of nets     = 31415
Number of nets to route  = 15
Number of single or zero port nets = 1
Number of nets with min-layer-mode soft = 843
Number of nets with min-layer-mode soft-cost-medium = 843
15 nets are partially connected,
 of which 15 are detail routed and 0 are global routed.
31399 nets are fully connected,
 of which 31399 are detail routed and 0 are global routed.
480 nets have non-default rule shield_130nm_rule
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    9  Alloctr    9  Proc    0 
[End of Build All Nets] Total (MB): Used  106  Alloctr  107  Proc 2718 
Average gCell capacity  3.38	 on layer (1)	 MET1
Average gCell capacity  5.61	 on layer (2)	 MET2
Average gCell capacity  6.34	 on layer (3)	 MET3
Average gCell capacity  5.95	 on layer (4)	 MET4
Average gCell capacity  6.33	 on layer (5)	 MET5
Average gCell capacity  0.00	 on layer (6)	 MET6
Average number of tracks per gCell 9.00	 on layer (1)	 MET1
Average number of tracks per gCell 8.20	 on layer (2)	 MET2
Average number of tracks per gCell 9.00	 on layer (3)	 MET3
Average number of tracks per gCell 8.20	 on layer (4)	 MET4
Average number of tracks per gCell 9.00	 on layer (5)	 MET5
Average number of tracks per gCell 4.10	 on layer (6)	 MET6
Number of gCells = 905592
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    2  Proc    0 
[End of Build Congestion map] Total (MB): Used  107  Alloctr  109  Proc 2718 
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   19  Alloctr   20  Proc    0 
[End of Build Data] Total (MB): Used  108  Alloctr  110  Proc 2718 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  108  Alloctr  110  Proc 2718 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  108  Alloctr  110  Proc 2718 
Initial. Routing result:
Initial. Both Dirs: Overflow =  1423 Max = 11 GRCs =   677 (0.22%)
Initial. H routing: Overflow =   168 Max =  3 (GRCs =  8) GRCs =   135 (0.09%)
Initial. V routing: Overflow =  1255 Max = 11 (GRCs =  1) GRCs =   542 (0.36%)
Initial. MET1       Overflow =    38 Max =  1 (GRCs = 38) GRCs =    38 (0.03%)
Initial. MET2       Overflow =   578 Max = 11 (GRCs =  1) GRCs =   268 (0.18%)
Initial. MET3       Overflow =   130 Max =  3 (GRCs =  8) GRCs =    97 (0.06%)
Initial. MET4       Overflow =   677 Max = 10 (GRCs =  5) GRCs =   274 (0.18%)
Initial. MET5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET6       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
MET1     92.9 4.67 0.02 1.35 0.00 0.59 0.25 0.00 0.10 0.00 0.09 0.00 0.00 0.02
MET2     52.8 16.0 13.3 10.0 1.04 4.25 1.67 0.36 0.19 0.00 0.09 0.09 0.06 0.06
MET3     51.8 11.9 12.0 10.1 6.12 4.33 2.08 0.91 0.34 0.00 0.14 0.04 0.02 0.01
MET4     70.5 15.0 6.94 4.10 0.40 1.67 0.66 0.16 0.05 0.00 0.23 0.11 0.04 0.04
MET5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MET6     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    74.2 9.42 6.30 4.96 1.45 2.10 0.90 0.28 0.13 0.00 0.11 0.05 0.02 0.03


Initial. Total Wire Length = 133.41
Initial. Layer MET1 wire length = 0.00
Initial. Layer MET2 wire length = 0.00
Initial. Layer MET3 wire length = 133.41
Initial. Layer MET4 wire length = 0.00
Initial. Layer MET5 wire length = 0.00
Initial. Layer MET6 wire length = 0.00
Initial. Total Number of Contacts = 38
Initial. Via VIA12 count = 15
Initial. Via VIA23 count = 23
Initial. Via VIA34 count = 0
Initial. Via VIA45 count = 0
Initial. Via VIA56 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  108  Alloctr  110  Proc 2718 
phase1. Routing result:
phase1. Both Dirs: Overflow =  1423 Max = 11 GRCs =   677 (0.22%)
phase1. H routing: Overflow =   168 Max =  3 (GRCs =  8) GRCs =   135 (0.09%)
phase1. V routing: Overflow =  1255 Max = 11 (GRCs =  1) GRCs =   542 (0.36%)
phase1. MET1       Overflow =    38 Max =  1 (GRCs = 38) GRCs =    38 (0.03%)
phase1. MET2       Overflow =   578 Max = 11 (GRCs =  1) GRCs =   268 (0.18%)
phase1. MET3       Overflow =   130 Max =  3 (GRCs =  8) GRCs =    97 (0.06%)
phase1. MET4       Overflow =   677 Max = 10 (GRCs =  5) GRCs =   274 (0.18%)
phase1. MET5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET6       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
MET1     92.9 4.67 0.02 1.35 0.00 0.59 0.25 0.00 0.10 0.00 0.09 0.00 0.00 0.02
MET2     52.8 16.0 13.3 10.0 1.04 4.25 1.67 0.36 0.19 0.00 0.09 0.09 0.06 0.06
MET3     51.8 11.9 12.0 10.1 6.12 4.33 2.08 0.91 0.34 0.00 0.14 0.04 0.02 0.01
MET4     70.5 15.0 6.94 4.10 0.40 1.67 0.66 0.16 0.05 0.00 0.23 0.11 0.04 0.04
MET5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MET6     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    74.2 9.42 6.30 4.96 1.45 2.10 0.90 0.28 0.13 0.00 0.11 0.05 0.02 0.03


phase1. Total Wire Length = 133.41
phase1. Layer MET1 wire length = 0.00
phase1. Layer MET2 wire length = 0.00
phase1. Layer MET3 wire length = 133.41
phase1. Layer MET4 wire length = 0.00
phase1. Layer MET5 wire length = 0.00
phase1. Layer MET6 wire length = 0.00
phase1. Total Number of Contacts = 38
phase1. Via VIA12 count = 15
phase1. Via VIA23 count = 23
phase1. Via VIA34 count = 0
phase1. Via VIA45 count = 0
phase1. Via VIA56 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  108  Alloctr  110  Proc 2718 
phase2. Routing result:
phase2. Both Dirs: Overflow =  1423 Max = 11 GRCs =   677 (0.22%)
phase2. H routing: Overflow =   168 Max =  3 (GRCs =  8) GRCs =   135 (0.09%)
phase2. V routing: Overflow =  1255 Max = 11 (GRCs =  1) GRCs =   542 (0.36%)
phase2. MET1       Overflow =    38 Max =  1 (GRCs = 38) GRCs =    38 (0.03%)
phase2. MET2       Overflow =   578 Max = 11 (GRCs =  1) GRCs =   268 (0.18%)
phase2. MET3       Overflow =   130 Max =  3 (GRCs =  8) GRCs =    97 (0.06%)
phase2. MET4       Overflow =   677 Max = 10 (GRCs =  5) GRCs =   274 (0.18%)
phase2. MET5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET6       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
MET1     92.9 4.67 0.02 1.35 0.00 0.59 0.25 0.00 0.10 0.00 0.09 0.00 0.00 0.02
MET2     52.8 16.0 13.3 10.0 1.04 4.25 1.67 0.36 0.19 0.00 0.09 0.09 0.06 0.06
MET3     51.8 11.9 12.0 10.1 6.12 4.33 2.08 0.91 0.34 0.00 0.14 0.04 0.02 0.01
MET4     70.5 15.0 6.94 4.10 0.40 1.67 0.66 0.16 0.05 0.00 0.23 0.11 0.04 0.04
MET5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MET6     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    74.2 9.42 6.30 4.96 1.45 2.10 0.90 0.28 0.13 0.00 0.11 0.05 0.02 0.03


phase2. Total Wire Length = 133.41
phase2. Layer MET1 wire length = 0.00
phase2. Layer MET2 wire length = 0.00
phase2. Layer MET3 wire length = 133.41
phase2. Layer MET4 wire length = 0.00
phase2. Layer MET5 wire length = 0.00
phase2. Layer MET6 wire length = 0.00
phase2. Total Number of Contacts = 38
phase2. Via VIA12 count = 15
phase2. Via VIA23 count = 23
phase2. Via VIA34 count = 0
phase2. Via VIA45 count = 0
phase2. Via VIA56 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   19  Alloctr   20  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  108  Alloctr  110  Proc 2718 

Congestion utilization per direction:
Average vertical track utilization   = 12.86 %
Peak    vertical track utilization   = 162.50 %
Average horizontal track utilization =  7.97 %
Peak    horizontal track utilization = 100.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -6  Alloctr   -8  Proc    0 
[GR: Done] Total (MB): Used  104  Alloctr  105  Proc 2718 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used   20  Alloctr   20  Proc    0 
[GR: Done] Total (MB): Used  104  Alloctr  105  Proc 2718 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[End of Global Routing] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Global Routing] Total (MB): Used   88  Alloctr   90  Proc 2718 
[ECO: GR] Elapsed real time: 0:00:05 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[ECO: GR] Stage (MB): Used   80  Alloctr   79  Proc    0 
[ECO: GR] Total (MB): Used   88  Alloctr   90  Proc 2718 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Read routes] Total (MB): Used   88  Alloctr   89  Proc 2718 

Start initial assignment
Routed partition 1/2       
Routed partition 2/2       

Number of wires with overlap after iteration 0 = 27 of 45


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   88  Alloctr   89  Proc 2718 

Reroute to fix overlaps
Routed partition 1/2       
Routed partition 2/2       

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   88  Alloctr   89  Proc 2718 

Number of wires with overlap after iteration 1 = 27 of 47


Wire length and via report:
---------------------------
Number of MET1 wires: 0 		 VIA01: 0
Number of MET2 wires: 16 		 VIA12: 15
Number of MET3 wires: 28 		 VIA23: 23
Number of MET4 wires: 3 		 VIA34: 6
Number of MET5 wires: 0 		 VIA45: 0
Number of MET6 wires: 0 		 VIA56: 0
Total number of wires: 47 		 vias: 44

Total MET1 wire length: 0.0
Total MET2 wire length: 17.8
Total MET3 wire length: 135.6
Total MET4 wire length: 4.0
Total MET5 wire length: 0.0
Total MET6 wire length: 0.0
Total wire length: 157.4

Longest MET1 wire length: 0.0
Longest MET2 wire length: 1.8
Longest MET3 wire length: 11.0
Longest MET4 wire length: 2.0
Longest MET5 wire length: 0.0
Longest MET6 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   84  Alloctr   86  Proc 2718 
[ECO: CDR] Elapsed real time: 0:00:05 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[ECO: CDR] Stage (MB): Used   76  Alloctr   75  Proc    0 
[ECO: CDR] Total (MB): Used   84  Alloctr   86  Proc 2718 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                


Begin ECO DRC check ...

Checked	1/100 Partitions, Violations =	0
Checked	4/100 Partitions, Violations =	0
Checked	8/100 Partitions, Violations =	0
Checked	12/100 Partitions, Violations =	0
Checked	16/100 Partitions, Violations =	0
Checked	20/100 Partitions, Violations =	0
Checked	24/100 Partitions, Violations =	0
Checked	28/100 Partitions, Violations =	0
Checked	32/100 Partitions, Violations =	0
Checked	36/100 Partitions, Violations =	0
Checked	40/100 Partitions, Violations =	0
Checked	44/100 Partitions, Violations =	0
Checked	48/100 Partitions, Violations =	0
Checked	52/100 Partitions, Violations =	0
Checked	56/100 Partitions, Violations =	0
Checked	60/100 Partitions, Violations =	0
Checked	64/100 Partitions, Violations =	0
Checked	68/100 Partitions, Violations =	11
Checked	72/100 Partitions, Violations =	26
Checked	76/100 Partitions, Violations =	26
Checked	80/100 Partitions, Violations =	26
Checked	84/100 Partitions, Violations =	26
Checked	88/100 Partitions, Violations =	26
Checked	92/100 Partitions, Violations =	26
Checked	96/100 Partitions, Violations =	26
Checked	100/100 Partitions, Violations =	26

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	26

[DRC CHECK] Elapsed real time: 0:00:11 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   98  Alloctr   99  Proc 2718 

Total Wire Length =                    1161194 micron
Total Number of Contacts =             250061
Total Number of Wires =                209498
Total Number of PtConns =              1594
Total Number of Routed Wires =       209498
Total Routed Wire Length =           1160761 micron
Total Number of Routed Contacts =       250061
	Layer           MET1 :      46403 micron
	Layer           MET2 :     376735 micron
	Layer           MET3 :     499550 micron
	Layer           MET4 :     238506 micron
	Layer           MET5 :          0 micron
	Layer           MET6 :          0 micron
	Via           FVIA45 :          1
	Via            VIA34 :        805
	Via        VIA34_2x1 :      26627
	Via   VIA34(rot)_1x2 :         11
	Via   VIA34(rot)_2x1 :          2
	Via        VIA34_1x2 :       3294
	Via            VIA23 :       4464
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      74703
	Via   VIA23(rot)_2x1 :         12
	Via   VIA23(rot)_1x2 :        282
	Via        VIA23_2x1 :      25299
	Via            VIA12 :      77011
	Via       VIA12(rot) :       3393
	Via        VIA12_2x1 :       4783
	Via   VIA12(rot)_1x2 :      10225
	Via   VIA12(rot)_2x1 :       1657
	Via        VIA12_1x2 :      17490

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 65.74% (164386 / 250061 vias)
 
    Layer VIA1       = 29.81% (34155  / 114559  vias)
        Weight 1     = 29.81% (34155   vias)
        Un-optimized = 70.19% (80404   vias)
    Layer VIA2       = 95.74% (100296 / 104762  vias)
        Weight 1     = 95.74% (100296  vias)
        Un-optimized =  4.26% (4466    vias)
    Layer VIA3       = 97.38% (29934  / 30739   vias)
        Weight 1     = 97.38% (29934   vias)
        Un-optimized =  2.62% (805     vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 65.74% (164385 / 250061 vias)
 
    Layer VIA1       = 29.81% (34155  / 114559  vias)
    Layer VIA2       = 95.74% (100296 / 104762  vias)
    Layer VIA3       = 97.38% (29934  / 30739   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 65.74% (164386 / 250061 vias)
 
    Layer VIA1       = 29.81% (34155  / 114559  vias)
        Weight 1     = 29.81% (34155   vias)
        Un-optimized = 70.19% (80404   vias)
    Layer VIA2       = 95.74% (100296 / 104762  vias)
        Weight 1     = 95.74% (100296  vias)
        Un-optimized =  4.26% (4466    vias)
    Layer VIA3       = 97.38% (29934  / 30739   vias)
        Weight 1     = 97.38% (29934   vias)
        Un-optimized =  2.62% (805     vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
Total number of nets = 31415, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/4 Partitions, Violations =	26
Routed	2/4 Partitions, Violations =	19
Routed	3/4 Partitions, Violations =	17
Routed	4/4 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 0] Elapsed real time: 0:00:11 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Iter 0] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 0] Total (MB): Used   98  Alloctr   99  Proc 2718 

End DR iteration 0 with 4 parts

Start DR iteration 1: non-uniform partition
Routed	1/1 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 1] Elapsed real time: 0:00:11 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Iter 1] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 1] Total (MB): Used   98  Alloctr   99  Proc 2718 

End DR iteration 1 with 1 parts

Start DR iteration 2: non-uniform partition
Routed	1/1 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 2] Elapsed real time: 0:00:12 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:12
[Iter 2] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 2] Total (MB): Used   98  Alloctr   99  Proc 2718 

End DR iteration 2 with 1 parts

Start DR iteration 3: non-uniform partition
Routed	1/1 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 3] Elapsed real time: 0:00:12 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 3] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 3] Total (MB): Used   98  Alloctr   99  Proc 2718 

End DR iteration 3 with 1 parts

Start DR iteration 4: non-uniform partition
Routed	1/1 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 4] Elapsed real time: 0:00:12 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 4] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 4] Total (MB): Used   98  Alloctr   99  Proc 2718 

End DR iteration 4 with 1 parts

Stop DR since reached max number of iterations

Information: Merged away 8 aligned/redundant DRCs. (ZRT-305)

DR finished with 7 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	Diff net spacing : 1
	Less than minimum area : 2
	Short : 4


Total Wire Length =                    1161191 micron
Total Number of Contacts =             250059
Total Number of Wires =                209501
Total Number of PtConns =              1599
Total Number of Routed Wires =       209501
Total Routed Wire Length =           1160757 micron
Total Number of Routed Contacts =       250059
	Layer           MET1 :      46403 micron
	Layer           MET2 :     376734 micron
	Layer           MET3 :     499549 micron
	Layer           MET4 :     238506 micron
	Layer           MET5 :          0 micron
	Layer           MET6 :          0 micron
	Via           FVIA45 :          1
	Via            VIA34 :        805
	Via        VIA34_2x1 :      26627
	Via   VIA34(rot)_1x2 :         11
	Via   VIA34(rot)_2x1 :          2
	Via        VIA34_1x2 :       3294
	Via            VIA23 :       4465
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      74702
	Via   VIA23(rot)_2x1 :         12
	Via   VIA23(rot)_1x2 :        282
	Via        VIA23_2x1 :      25297
	Via            VIA12 :      77012
	Via       VIA12(rot) :       3393
	Via        VIA12_2x1 :       4783
	Via   VIA12(rot)_1x2 :      10225
	Via   VIA12(rot)_2x1 :       1656
	Via        VIA12_1x2 :      17490

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 65.74% (164382 / 250059 vias)
 
    Layer VIA1       = 29.81% (34154  / 114559  vias)
        Weight 1     = 29.81% (34154   vias)
        Un-optimized = 70.19% (80405   vias)
    Layer VIA2       = 95.74% (100293 / 104760  vias)
        Weight 1     = 95.74% (100293  vias)
        Un-optimized =  4.26% (4467    vias)
    Layer VIA3       = 97.38% (29934  / 30739   vias)
        Weight 1     = 97.38% (29934   vias)
        Un-optimized =  2.62% (805     vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 65.74% (164381 / 250059 vias)
 
    Layer VIA1       = 29.81% (34154  / 114559  vias)
    Layer VIA2       = 95.74% (100293 / 104760  vias)
    Layer VIA3       = 97.38% (29934  / 30739   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 65.74% (164382 / 250059 vias)
 
    Layer VIA1       = 29.81% (34154  / 114559  vias)
        Weight 1     = 29.81% (34154   vias)
        Un-optimized = 70.19% (80405   vias)
    Layer VIA2       = 95.74% (100293 / 104760  vias)
        Weight 1     = 95.74% (100293  vias)
        Un-optimized =  4.26% (4467    vias)
    Layer VIA3       = 97.38% (29934  / 30739   vias)
        Weight 1     = 97.38% (29934   vias)
        Un-optimized =  2.62% (805     vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:12 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used   91  Alloctr   92  Proc 2718 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   91  Alloctr   93  Proc 2718 
[DR] Elapsed real time: 0:00:12 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[DR] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR] Total (MB): Used   87  Alloctr   88  Proc 2718 
[DR: Done] Elapsed real time: 0:00:12 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used   87  Alloctr   88  Proc 2718 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = khu_sensor_top/ads1292_filter/n213
Net 2 = khu_sensor_top/ads1292_filter/iir_notch/add_1/C2_Z_18
Net 3 = khu_sensor_top/ads1292_filter/iir_notch/add_1/N312
Net 4 = khu_sensor_top/ads1292_filter/iir_notch/add_1/C2_Z_9
Net 5 = khu_sensor_top/ads1292_filter/iir_notch/add_1/DP_OP_46_232_75/n9
Net 6 = khu_sensor_top/ads1292_filter/iir_notch/add_1/DP_OP_46_232_75/n43
Net 7 = khu_sensor_top/ads1292_filter/iir_notch/add_1/DP_OP_46_232_75/n49
Net 8 = khu_sensor_top/ads1292_filter/iir_notch/add_1/DP_OP_46_232_75/n18
Net 9 = khu_sensor_top/ads1292_filter/iir_notch/add_1/N303
Net 10 = khu_sensor_top/ads1292_filter/iir_notch/add_1/DP_OP_46_232_75/n19
Net 11 = khu_sensor_top/ads1292_filter/iir_notch/add_1/DP_OP_46_232_75/n40
Net 12 = khu_sensor_top/ads1292_filter/iir_notch/add_1/DP_OP_46_232_75/n10
Net 13 = khu_sensor_top/ads1292_filter/iir_hpf/n543
Net 14 = khu_sensor_top/ads1292_filter/iir_hpf/n464
Net 15 = khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/n49
Net 16 = khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/n18
Net 17 = khu_sensor_top/ads1292_filter/iir_hpf/add/N303
Net 18 = khu_sensor_top/ads1292_filter/iir_hpf/add/C2_Z_9
Net 19 = khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/n19
Total number of changed nets = 19 (out of 31415)

[DR: Done] Elapsed real time: 0:00:12 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used   86  Alloctr   88  Proc 2718 
[ECO: DR] Elapsed real time: 0:00:18 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:17 total=0:00:18
[ECO: DR] Stage (MB): Used   78  Alloctr   77  Proc    0 
[ECO: DR] Total (MB): Used   86  Alloctr   88  Proc 2718 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 7 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	Diff net spacing : 1
	Less than minimum area : 2
	Short : 4



Total Wire Length =                    1161191 micron
Total Number of Contacts =             250059
Total Number of Wires =                209501
Total Number of PtConns =              1599
Total Number of Routed Wires =       209501
Total Routed Wire Length =           1160757 micron
Total Number of Routed Contacts =       250059
	Layer           MET1 :      46403 micron
	Layer           MET2 :     376734 micron
	Layer           MET3 :     499549 micron
	Layer           MET4 :     238506 micron
	Layer           MET5 :          0 micron
	Layer           MET6 :          0 micron
	Via           FVIA45 :          1
	Via            VIA34 :        805
	Via        VIA34_2x1 :      26627
	Via   VIA34(rot)_1x2 :         11
	Via   VIA34(rot)_2x1 :          2
	Via        VIA34_1x2 :       3294
	Via            VIA23 :       4465
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      74702
	Via   VIA23(rot)_2x1 :         12
	Via   VIA23(rot)_1x2 :        282
	Via        VIA23_2x1 :      25297
	Via            VIA12 :      77012
	Via       VIA12(rot) :       3393
	Via        VIA12_2x1 :       4783
	Via   VIA12(rot)_1x2 :      10225
	Via   VIA12(rot)_2x1 :       1656
	Via        VIA12_1x2 :      17490

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 65.74% (164382 / 250059 vias)
 
    Layer VIA1       = 29.81% (34154  / 114559  vias)
        Weight 1     = 29.81% (34154   vias)
        Un-optimized = 70.19% (80405   vias)
    Layer VIA2       = 95.74% (100293 / 104760  vias)
        Weight 1     = 95.74% (100293  vias)
        Un-optimized =  4.26% (4467    vias)
    Layer VIA3       = 97.38% (29934  / 30739   vias)
        Weight 1     = 97.38% (29934   vias)
        Un-optimized =  2.62% (805     vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 65.74% (164381 / 250059 vias)
 
    Layer VIA1       = 29.81% (34154  / 114559  vias)
    Layer VIA2       = 95.74% (100293 / 104760  vias)
    Layer VIA3       = 97.38% (29934  / 30739   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 65.74% (164382 / 250059 vias)
 
    Layer VIA1       = 29.81% (34154  / 114559  vias)
        Weight 1     = 29.81% (34154   vias)
        Un-optimized = 70.19% (80405   vias)
    Layer VIA2       = 95.74% (100293 / 104760  vias)
        Weight 1     = 95.74% (100293  vias)
        Un-optimized =  4.26% (4467    vias)
    Layer VIA3       = 97.38% (29934  / 30739   vias)
        Weight 1     = 97.38% (29934   vias)
        Un-optimized =  2.62% (805     vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 

Total number of nets = 31415
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 7
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    1161191 micron
Total Number of Contacts =             250059
Total Number of Wires =                209501
Total Number of PtConns =              1599
Total Number of Routed Wires =       209501
Total Routed Wire Length =           1160757 micron
Total Number of Routed Contacts =       250059
	Layer           MET1 :      46403 micron
	Layer           MET2 :     376734 micron
	Layer           MET3 :     499549 micron
	Layer           MET4 :     238506 micron
	Layer           MET5 :          0 micron
	Layer           MET6 :          0 micron
	Via           FVIA45 :          1
	Via            VIA34 :        805
	Via        VIA34_2x1 :      26627
	Via   VIA34(rot)_1x2 :         11
	Via   VIA34(rot)_2x1 :          2
	Via        VIA34_1x2 :       3294
	Via            VIA23 :       4465
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      74702
	Via   VIA23(rot)_2x1 :         12
	Via   VIA23(rot)_1x2 :        282
	Via        VIA23_2x1 :      25297
	Via            VIA12 :      77012
	Via       VIA12(rot) :       3393
	Via        VIA12_2x1 :       4783
	Via   VIA12(rot)_1x2 :      10225
	Via   VIA12(rot)_2x1 :       1656
	Via        VIA12_1x2 :      17490

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 65.74% (164382 / 250059 vias)
 
    Layer VIA1       = 29.81% (34154  / 114559  vias)
        Weight 1     = 29.81% (34154   vias)
        Un-optimized = 70.19% (80405   vias)
    Layer VIA2       = 95.74% (100293 / 104760  vias)
        Weight 1     = 95.74% (100293  vias)
        Un-optimized =  4.26% (4467    vias)
    Layer VIA3       = 97.38% (29934  / 30739   vias)
        Weight 1     = 97.38% (29934   vias)
        Un-optimized =  2.62% (805     vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 65.74% (164381 / 250059 vias)
 
    Layer VIA1       = 29.81% (34154  / 114559  vias)
    Layer VIA2       = 95.74% (100293 / 104760  vias)
    Layer VIA3       = 97.38% (29934  / 30739   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 65.74% (164382 / 250059 vias)
 
    Layer VIA1       = 29.81% (34154  / 114559  vias)
        Weight 1     = 29.81% (34154   vias)
        Un-optimized = 70.19% (80405   vias)
    Layer VIA2       = 95.74% (100293 / 104760  vias)
        Weight 1     = 95.74% (100293  vias)
        Un-optimized =  4.26% (4467    vias)
    Layer VIA3       = 97.38% (29934  / 30739   vias)
        Weight 1     = 97.38% (29934   vias)
        Un-optimized =  2.62% (805     vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
Special ECO iteration 1 ended with 0 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 19 nets
[ECO: End] Elapsed real time: 0:00:18 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:18
[ECO: End] Stage (MB): Used    1  Alloctr    1  Proc    0 
[ECO: End] Total (MB): Used   10  Alloctr   11  Proc 2718 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Incremental Stage Eco Route Done             Tue Nov 17 19:14:24 2020

  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 7.09 seconds
EKL_MT: elapsed time 7 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Tue Nov 17 19:14:52 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:              13.00
  Critical Path Length:          6.89
  Critical Path Slack:           3.85
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          2.91
  Critical Path Slack:          10.50
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          4.56
  Critical Path Slack:           3.59
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              40.00
  Critical Path Length:         11.35
  Critical Path Slack:           0.01
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.06
  Total Hold Violation:         -0.56
  No. of Hold Violations:       40.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        284
  Hierarchical Port Count:       6612
  Leaf Cell Count:              29084
  Buf/Inv Cell Count:            5931
  Buf Cell Count:                1548
  Inv Cell Count:                4383
  CT Buf/Inv Cell Count:          600
  Combinational Cell Count:     23697
  Sequential Cell Count:         5387
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    53454.677785
  Noncombinational Area: 37354.667976
  Buf/Inv Area:           6134.670633
  Total Buffer Area:          2102.33
  Total Inverter Area:        4032.34
  Macro/Black Box Area:      0.000000
  Net Area:                847.418236
  Net XLength        :      570747.19
  Net YLength        :      613038.94
  -----------------------------------
  Cell Area:             90809.345761
  Design Area:           91656.763997
  Net Length        :      1183786.12


  Design Rules
  -----------------------------------
  Total Number of Nets:         31653
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:              126.72
  -----------------------------------------
  Overall Compile Time:              128.19
  Overall Compile Wall Clock Time:   128.57

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.06  TNS: 0.56  Number of Violating Paths: 40  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.06  TNS: 0.56  Number of Violating Paths: 40  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0609 TNS: 0.5553  Number of Violating Path: 40
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 7 
1
# Use non-timing driven Duo. If not, runtime will be increased.
set_route_zrt_global_options -timing_driven false
1
set_route_zrt_track_options  -timing_driven false
1
set_route_zrt_detail_options -timing_driven false
1
# Insert duovia
insert_zrt_redundant_vias
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 false               
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:02 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Dr init] Stage (MB): Used   76  Alloctr   76  Proc    0 
[Dr init] Total (MB): Used   86  Alloctr   88  Proc 2718 

Redundant via optimization will attempt to replace the following vias: 

       VIA12    ->  VIA12_2x1     VIA12_2x1(r)  VIA12_1x2     VIA12_1x2(r)

       VIA12(r) ->  VIA12_2x1     VIA12_2x1(r)  VIA12_1x2     VIA12_1x2(r)

       VIA23    ->  VIA23_1x2     VIA23_1x2(r)  VIA23_2x1     VIA23_2x1(r)

       VIA23(r) ->  VIA23_1x2     VIA23_1x2(r)  VIA23_2x1     VIA23_2x1(r)

       VIA34    ->  VIA34_2x1     VIA34_2x1(r)  VIA34_1x2     VIA34_1x2(r)

       VIA34(r) ->  VIA34_2x1     VIA34_2x1(r)  VIA34_1x2     VIA34_1x2(r)

       VIA45    ->  VIA45_1x2     VIA45_1x2(r)  VIA45_2x1     VIA45_2x1(r)

       VIA45(r) ->  VIA45_1x2     VIA45_1x2(r)  VIA45_2x1     VIA45_2x1(r)

       VIA56    ->  VIA56_2x1     VIA56_2x1(r)  VIA56_1x2     VIA56_1x2(r)

       VIA56(r) ->  VIA56_2x1     VIA56_2x1(r)  VIA56_1x2     VIA56_1x2(r)



	There were 69406 out of 102794 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:02 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Technology Processing] Stage (MB): Used   76  Alloctr   76  Proc    0 
[Technology Processing] Total (MB): Used   87  Alloctr   88  Proc 2718 

Begin Redundant via insertion ...

Routed	2/100 Partitions, Violations =	7
Routed	3/100 Partitions, Violations =	7
Routed	5/100 Partitions, Violations =	7
Routed	6/100 Partitions, Violations =	7
Routed	7/100 Partitions, Violations =	7
Routed	8/100 Partitions, Violations =	7
Routed	11/100 Partitions, Violations =	7
Routed	12/100 Partitions, Violations =	7
Routed	13/100 Partitions, Violations =	7
Routed	14/100 Partitions, Violations =	7
Routed	15/100 Partitions, Violations =	7
Routed	16/100 Partitions, Violations =	7
Routed	17/100 Partitions, Violations =	7
Routed	18/100 Partitions, Violations =	7
Routed	19/100 Partitions, Violations =	7
Routed	22/100 Partitions, Violations =	7
Routed	23/100 Partitions, Violations =	7
Routed	24/100 Partitions, Violations =	7
Routed	25/100 Partitions, Violations =	7
Routed	26/100 Partitions, Violations =	7
Routed	27/100 Partitions, Violations =	7
Routed	28/100 Partitions, Violations =	7
Routed	29/100 Partitions, Violations =	7
Routed	31/100 Partitions, Violations =	7
Routed	32/100 Partitions, Violations =	7
Routed	33/100 Partitions, Violations =	7
Routed	34/100 Partitions, Violations =	7
Routed	35/100 Partitions, Violations =	7
Routed	36/100 Partitions, Violations =	7
Routed	37/100 Partitions, Violations =	7
Routed	38/100 Partitions, Violations =	7
Routed	39/100 Partitions, Violations =	7
Routed	40/100 Partitions, Violations =	7
Routed	42/100 Partitions, Violations =	7
Routed	43/100 Partitions, Violations =	7
Routed	44/100 Partitions, Violations =	7
Routed	45/100 Partitions, Violations =	7
Routed	46/100 Partitions, Violations =	7
Routed	47/100 Partitions, Violations =	7
Routed	48/100 Partitions, Violations =	7
Routed	49/100 Partitions, Violations =	7
Routed	52/100 Partitions, Violations =	7
Routed	53/100 Partitions, Violations =	7
Routed	54/100 Partitions, Violations =	7
Routed	55/100 Partitions, Violations =	7
Routed	56/100 Partitions, Violations =	7
Routed	57/100 Partitions, Violations =	7
Routed	58/100 Partitions, Violations =	7
Routed	59/100 Partitions, Violations =	7
Routed	60/100 Partitions, Violations =	7
Routed	62/100 Partitions, Violations =	7
Routed	63/100 Partitions, Violations =	7
Routed	64/100 Partitions, Violations =	7
Routed	65/100 Partitions, Violations =	7
Routed	66/100 Partitions, Violations =	7
Routed	67/100 Partitions, Violations =	7
Routed	68/100 Partitions, Violations =	7
Routed	69/100 Partitions, Violations =	7
Routed	71/100 Partitions, Violations =	15
Routed	72/100 Partitions, Violations =	15
Routed	73/100 Partitions, Violations =	15
Routed	74/100 Partitions, Violations =	15
Routed	75/100 Partitions, Violations =	15
Routed	76/100 Partitions, Violations =	15
Routed	77/100 Partitions, Violations =	15
Routed	78/100 Partitions, Violations =	15
Routed	79/100 Partitions, Violations =	15
Routed	82/100 Partitions, Violations =	15
Routed	83/100 Partitions, Violations =	15
Routed	84/100 Partitions, Violations =	15
Routed	85/100 Partitions, Violations =	15
Routed	86/100 Partitions, Violations =	15
Routed	87/100 Partitions, Violations =	15
Routed	88/100 Partitions, Violations =	15
Routed	89/100 Partitions, Violations =	15
Routed	95/100 Partitions, Violations =	15
Routed	97/100 Partitions, Violations =	15
Routed	99/100 Partitions, Violations =	15

RedundantVia finished with 15 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8


Total Wire Length =                    1160851 micron
Total Number of Contacts =             250058
Total Number of Wires =                209470
Total Number of PtConns =              707
Total Number of Routed Wires =       209470
Total Routed Wire Length =           1160669 micron
Total Number of Routed Contacts =       250058
	Layer           MET1 :      46397 micron
	Layer           MET2 :     376486 micron
	Layer           MET3 :     499470 micron
	Layer           MET4 :     238498 micron
	Layer           MET5 :          0 micron
	Layer           MET6 :          0 micron
	Via           FVIA45 :          1
	Via            VIA34 :        269
	Via        VIA34_1x2 :       3361
	Via   VIA34(rot)_2x1 :          5
	Via   VIA34(rot)_1x2 :         12
	Via        VIA34_2x1 :      27092
	Via            VIA23 :       2447
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      76082
	Via   VIA23(rot)_2x1 :         14
	Via   VIA23(rot)_1x2 :        331
	Via        VIA23_2x1 :      25884
	Via            VIA12 :      75848
	Via       VIA12(rot) :       2981
	Via        VIA12_2x1 :       5122
	Via   VIA12(rot)_1x2 :      10927
	Via   VIA12(rot)_2x1 :       1757
	Via        VIA12_1x2 :      17923

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 67.39% (168511 / 250058 vias)
 
    Layer VIA1       = 31.19% (35729  / 114558  vias)
        Weight 1     = 31.19% (35729   vias)
        Un-optimized = 68.81% (78829   vias)
    Layer VIA2       = 97.66% (102311 / 104760  vias)
        Weight 1     = 97.66% (102311  vias)
        Un-optimized =  2.34% (2449    vias)
    Layer VIA3       = 99.12% (30470  / 30739   vias)
        Weight 1     = 99.12% (30470   vias)
        Un-optimized =  0.88% (269     vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 67.39% (168510 / 250058 vias)
 
    Layer VIA1       = 31.19% (35729  / 114558  vias)
    Layer VIA2       = 97.66% (102311 / 104760  vias)
    Layer VIA3       = 99.12% (30470  / 30739   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 67.39% (168511 / 250058 vias)
 
    Layer VIA1       = 31.19% (35729  / 114558  vias)
        Weight 1     = 31.19% (35729   vias)
        Un-optimized = 68.81% (78829   vias)
    Layer VIA2       = 97.66% (102311 / 104760  vias)
        Weight 1     = 97.66% (102311  vias)
        Un-optimized =  2.34% (2449    vias)
    Layer VIA3       = 99.12% (30470  / 30739   vias)
        Weight 1     = 99.12% (30470   vias)
        Un-optimized =  0.88% (269     vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 

[RedundantVia] Elapsed real time: 0:00:21 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:21 total=0:00:21
[RedundantVia] Stage (MB): Used   84  Alloctr   84  Proc    0 
[RedundantVia] Total (MB): Used   94  Alloctr   96  Proc 2718 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:21 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:21 total=0:00:21
[Dr init] Stage (MB): Used   84  Alloctr   84  Proc    0 
[Dr init] Total (MB): Used   94  Alloctr   96  Proc 2718 
Total number of nets = 31415, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 1: non-uniform partition
Routed	1/1 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 1] Elapsed real time: 0:00:22 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:21 total=0:00:22
[Iter 1] Stage (MB): Used   92  Alloctr   91  Proc    0 
[Iter 1] Total (MB): Used  102  Alloctr  103  Proc 2718 

End DR iteration 1 with 1 parts

Information: Merged away 8 aligned/redundant DRCs. (ZRT-305)
[DR] Elapsed real time: 0:00:22 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:21 total=0:00:22
[DR] Stage (MB): Used   80  Alloctr   79  Proc    0 
[DR] Total (MB): Used   90  Alloctr   91  Proc 2718 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 7 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	Diff net spacing : 1
	Less than minimum area : 2
	Short : 4



Total Wire Length =                    1160851 micron
Total Number of Contacts =             250058
Total Number of Wires =                209472
Total Number of PtConns =              707
Total Number of Routed Wires =       209472
Total Routed Wire Length =           1160669 micron
Total Number of Routed Contacts =       250058
	Layer           MET1 :      46397 micron
	Layer           MET2 :     376486 micron
	Layer           MET3 :     499470 micron
	Layer           MET4 :     238498 micron
	Layer           MET5 :          0 micron
	Layer           MET6 :          0 micron
	Via           FVIA45 :          1
	Via            VIA34 :        269
	Via        VIA34_1x2 :       3361
	Via   VIA34(rot)_2x1 :          5
	Via   VIA34(rot)_1x2 :         12
	Via        VIA34_2x1 :      27092
	Via            VIA23 :       2447
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      76082
	Via   VIA23(rot)_2x1 :         14
	Via   VIA23(rot)_1x2 :        331
	Via        VIA23_2x1 :      25884
	Via            VIA12 :      75848
	Via       VIA12(rot) :       2981
	Via        VIA12_2x1 :       5122
	Via   VIA12(rot)_1x2 :      10927
	Via   VIA12(rot)_2x1 :       1757
	Via        VIA12_1x2 :      17923

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 67.39% (168511 / 250058 vias)
 
    Layer VIA1       = 31.19% (35729  / 114558  vias)
        Weight 1     = 31.19% (35729   vias)
        Un-optimized = 68.81% (78829   vias)
    Layer VIA2       = 97.66% (102311 / 104760  vias)
        Weight 1     = 97.66% (102311  vias)
        Un-optimized =  2.34% (2449    vias)
    Layer VIA3       = 99.12% (30470  / 30739   vias)
        Weight 1     = 99.12% (30470   vias)
        Un-optimized =  0.88% (269     vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 67.39% (168510 / 250058 vias)
 
    Layer VIA1       = 31.19% (35729  / 114558  vias)
    Layer VIA2       = 97.66% (102311 / 104760  vias)
    Layer VIA3       = 99.12% (30470  / 30739   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 67.39% (168511 / 250058 vias)
 
    Layer VIA1       = 31.19% (35729  / 114558  vias)
        Weight 1     = 31.19% (35729   vias)
        Un-optimized = 68.81% (78829   vias)
    Layer VIA2       = 97.66% (102311 / 104760  vias)
        Weight 1     = 97.66% (102311  vias)
        Un-optimized =  2.34% (2449    vias)
    Layer VIA3       = 99.12% (30470  / 30739   vias)
        Weight 1     = 99.12% (30470   vias)
        Un-optimized =  0.88% (269     vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 

Total number of nets = 31415
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 7
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
1
# To fix antenna violations
set_route_zrt_detail_options -antenna true -insert_diodes_during_routing true 	-diode_libcell_names diode_cell_hd
1
# Use timing driven SnR.
set_route_zrt_global_options -timing_driven true
1
set_route_zrt_track_options  -timing_driven true
1
set_route_zrt_detail_options -timing_driven true
1
# Search & Repair
verify_zrt_route
Found antenna rule mode 1, diode mode 2:
	metal ratio 100, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer MET1: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET2: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET3: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET4: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 8000 50000}
	layer VIA1: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA2: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA3: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4


Start checking for open nets ... 

Total number of nets = 31415, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 31415 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   79  Alloctr   80  Proc 2718 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-diode_libcell_names                                    :	 {{diode_cell_hd} }  
-insert_diodes_during_routing                           :	 true                
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 2
      Metal lay (MET1)0; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA1)1; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET2)1; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA2)2; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET3)2; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA3)3; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET4)3; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 8000.000 50000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET5)4; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET6)5; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net i_CLK. The pin i_CLK on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 7 nets as they don't have enough gate area info.

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked	2/100 Partitions, Violations =	0
Checked	5/100 Partitions, Violations =	0
Checked	8/100 Partitions, Violations =	0
Checked	12/100 Partitions, Violations =	0
Checked	16/100 Partitions, Violations =	0
Checked	22/100 Partitions, Violations =	0
Checked	24/100 Partitions, Violations =	0
Checked	28/100 Partitions, Violations =	0
Checked	32/100 Partitions, Violations =	0
Checked	36/100 Partitions, Violations =	0
Checked	42/100 Partitions, Violations =	0
Checked	44/100 Partitions, Violations =	0
Checked	48/100 Partitions, Violations =	0
Checked	52/100 Partitions, Violations =	0
Checked	56/100 Partitions, Violations =	0
Checked	62/100 Partitions, Violations =	0
Checked	64/100 Partitions, Violations =	0
Checked	68/100 Partitions, Violations =	0
Checked	72/100 Partitions, Violations =	15
Checked	76/100 Partitions, Violations =	15
Checked	82/100 Partitions, Violations =	15
Checked	84/100 Partitions, Violations =	15
Checked	88/100 Partitions, Violations =	15
[DRC CHECK] Elapsed real time: 0:00:12 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   97  Alloctr   98  Proc 2718 
Start net based rule analysis
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n90; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_22_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/122.74418640
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/add/n97; Net top lay MET2
	ICell khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_22_; master port D
		Antenna/diode mode 1/2; wlay MET2; gArea 0.08600000; allowed ratio/ratio 100.00000000/154.62791443
Antenna DRC for net khu_sensor_top/ads1292_filter/converter_i2f/n70; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/converter_i2f/z_reg_17_; master port D
		Antenna/diode mode 1/2; wlay MET4; gArea 0.08600000; allowed ratio/ratio 100.00000000/116.51162720
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n676; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_A_reg_9_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.09200000; allowed ratio/ratio 100.00000000/111.86956787
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n680; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/icc_place99; master port A
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/104.51162720
Antenna DRC for net khu_sensor_top/ads1292_filter/n475; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/r_iir_notch_x_reg_8_; master port D
		Antenna/diode mode 1/2; wlay MET4; gArea 0.09200000; allowed ratio/ratio 100.00000000/159.34782410
Antenna DRC for net khu_sensor_top/ads1292_filter/n476; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/r_iir_notch_x_reg_3_; master port D
		Antenna/diode mode 1/2; wlay MET4; gArea 0.09200000; allowed ratio/ratio 100.00000000/128.91304016
Antenna DRC for net khu_sensor_top/w_clk_p_G2B12I2; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_e_reg_1/latch; master port CK
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/108.23255920
Antenna DRC for net khu_sensor_top/ads1292_filter/w_clk_p_G2B14I4; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_e_reg_0/latch; master port CK
		Antenna/diode mode 1/2; wlay MET4; gArea 0.25799999; allowed ratio/ratio 100.00000000/144.39999390
	ICell khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_stb_reg/latch; master port CK
		Antenna/diode mode 1/2; wlay MET4; gArea 0.25799999; allowed ratio/ratio 100.00000000/144.39999390
	ICell khu_sensor_top/ads1292_filter/clk_gate_r_counter_reg_0/latch; master port CK
		Antenna/diode mode 1/2; wlay MET4; gArea 0.25799999; allowed ratio/ratio 100.00000000/144.39999390
Antenna DRC for net khu_sensor_top/ads1292_filter/w_clk_p_G2B12I3; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_a_e_reg_0/latch; master port CK
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/301.83721924
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n326; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/U1368; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.33000001; allowed ratio/ratio 100.00000000/104.28485107
	ICell khu_sensor_top/ads1292_filter/iir_notch/icc_place212; master port A
		Antenna/diode mode 1/2; wlay MET3; gArea 0.33000001; allowed ratio/ratio 100.00000000/104.28485107
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n353; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/U149; master port A
		Antenna/diode mode 1/2; wlay MET3; gArea 0.07000000; allowed ratio/ratio 100.00000000/181.28572083
Antenna DRC for net khu_sensor_top/ads1292_filter/n185; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/icc_cpts163; master port A
		Antenna/diode mode 1/2; wlay MET2; gArea 0.10500000; allowed ratio/ratio 100.00000000/185.06666565
Antenna DRC for net khu_sensor_top/ads1292_filter/converter_i2f/z_m[18]; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/converter_i2f/icc_place25; master port A
		Antenna/diode mode 1/2; wlay MET2; gArea 0.08600000; allowed ratio/ratio 100.00000000/101.79069519
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_e_reg_0/w_clk_p_G2B14I3; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_e_reg_0/latch; master port CK
		Antenna/diode mode 1/2; wlay MET4; gArea 0.08600000; allowed ratio/ratio 100.00000000/426.27908325
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_2/product[32]; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U231; master port B
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08700000; allowed ratio/ratio 100.00000000/100.09195709
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n2073; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_add_1_A_reg_10_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.09200000; allowed ratio/ratio 100.00000000/100.86956787
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1732; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/U922; master port B
		Antenna/diode mode 1/2; wlay MET4; gArea 0.07800000; allowed ratio/ratio 100.00000000/102.51281738
Antenna DRC for net khu_sensor_top/ads1292_filter/r_iir_notch_x[24]; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/U1140; master port B
		Antenna/diode mode 1/2; wlay MET2; gArea 0.07000000; allowed ratio/ratio 100.00000000/109.42857361
Antenna DRC for net khu_sensor_top/ads1292_filter/r_iir_notch_x[28]; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/U1139; master port B
		Antenna/diode mode 1/2; wlay MET2; gArea 0.07000000; allowed ratio/ratio 100.00000000/239.82856750
Antenna DRC for net khu_sensor_top/ads1292_filter/r_iir_notch_x[21]; Net top lay MET2
	ICell khu_sensor_top/ads1292_filter/iir_notch/U1180; master port B
		Antenna/diode mode 1/2; wlay MET2; gArea 0.07000000; allowed ratio/ratio 100.00000000/207.82856750
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n2327; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_B_reg_27_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.09200000; allowed ratio/ratio 100.00000000/182.47825623
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/add_1/N312; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_18_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/103.02325439
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_mult_1_Z[2]; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/U1433; master port B
		Antenna/diode mode 1/2; wlay MET2; gArea 0.08600000; allowed ratio/ratio 100.00000000/110.81395721
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_mult_2_Z[15]; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/U693; master port A
		Antenna/diode mode 1/2; wlay MET3; gArea 0.17200001; allowed ratio/ratio 100.00000000/150.04650879
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/w_mult_Z[28]; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_hpf/U295; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.14800000; allowed ratio/ratio 100.00000000/147.18919373
Found 29 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used   97  Alloctr   98  Proc 2718 
Information: Merged away 8 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	Diff net spacing : 1
	Less than minimum area : 2
	Short : 4


Total Wire Length =                    1160852 micron
Total Number of Contacts =             250058
Total Number of Wires =                210312
Total Number of PtConns =              724
Total Number of Routed Wires =       210312
Total Routed Wire Length =           1160666 micron
Total Number of Routed Contacts =       250058
	Layer           MET1 :      46397 micron
	Layer           MET2 :     376487 micron
	Layer           MET3 :     499470 micron
	Layer           MET4 :     238498 micron
	Layer           MET5 :          0 micron
	Layer           MET6 :          0 micron
	Via           FVIA45 :          1
	Via            VIA34 :        269
	Via        VIA34_2x1 :      27092
	Via   VIA34(rot)_1x2 :         12
	Via   VIA34(rot)_2x1 :          5
	Via        VIA34_1x2 :       3361
	Via            VIA23 :       2447
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      76082
	Via   VIA23(rot)_2x1 :         14
	Via   VIA23(rot)_1x2 :        331
	Via        VIA23_2x1 :      25884
	Via            VIA12 :      75848
	Via       VIA12(rot) :       2981
	Via        VIA12_2x1 :       5122
	Via   VIA12(rot)_1x2 :      10927
	Via   VIA12(rot)_2x1 :       1757
	Via        VIA12_1x2 :      17923

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 67.39% (168511 / 250058 vias)
 
    Layer VIA1       = 31.19% (35729  / 114558  vias)
        Weight 1     = 31.19% (35729   vias)
        Un-optimized = 68.81% (78829   vias)
    Layer VIA2       = 97.66% (102311 / 104760  vias)
        Weight 1     = 97.66% (102311  vias)
        Un-optimized =  2.34% (2449    vias)
    Layer VIA3       = 99.12% (30470  / 30739   vias)
        Weight 1     = 99.12% (30470   vias)
        Un-optimized =  0.88% (269     vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 67.39% (168510 / 250058 vias)
 
    Layer VIA1       = 31.19% (35729  / 114558  vias)
    Layer VIA2       = 97.66% (102311 / 104760  vias)
    Layer VIA3       = 99.12% (30470  / 30739   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 67.39% (168511 / 250058 vias)
 
    Layer VIA1       = 31.19% (35729  / 114558  vias)
        Weight 1     = 31.19% (35729   vias)
        Un-optimized = 68.81% (78829   vias)
    Layer VIA2       = 97.66% (102311 / 104760  vias)
        Weight 1     = 97.66% (102311  vias)
        Un-optimized =  2.34% (2449    vias)
    Layer VIA3       = 99.12% (30470  / 30739   vias)
        Weight 1     = 99.12% (30470   vias)
        Un-optimized =  0.88% (269     vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 


Verify Summary:

Total number of nets = 31415, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 7
Total number of antenna violations = 29
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

1
route_zrt_detail -inc true -initial_drc_from_input true

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 7.14 seconds
EKL_MT: elapsed time 7 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Tue Nov 17 19:16:01 2020
****************************************

 * Some/all delay information is back-annotated.
	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125

Information: Percent of Arnoldi-based delays = 94.43% on scenario func1_wst

  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (propagated)                        3.44       3.44      
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg_1_/CK (fd2qd1_hd)
                                                          0.00       3.44 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg_1_/Q (fd2qd1_hd)
                                                          0.50 @     3.94 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place71/Y (ivd1_hd)
                                                          0.56 @     4.50 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place80/Y (ivd1_hd)
                                                          0.62 @     5.12 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place69/Y (ivd1_hd)
                                                          0.67 @     5.79 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U1060/Y (nd2d1_hd)
                                                          0.43 @     6.22 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U1045/Y (nr2d1_hd)
                                                          0.43 @     6.65 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U1041/Y (ao21d1_hd)
                                                          0.51 @     7.16 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U7/Y (oa21d2_hd)
                                                          0.38 @     7.54 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U4/Y (scg6d2_hd)
                                                          0.54 @     8.08 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U27/Y (nd2d1_hd)
                                                          0.26 @     8.34 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place410/Y (ivd4_hd)
                                                          0.54 @     8.88 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U581/Y (ao21d1_hd)
                                                          0.25 @     9.14 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U578/Y (oa22d1_hd)
                                                          0.30 @     9.44 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U577/Y (scg6d1_hd)
                                                          0.69 @    10.14 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_5)
                                                          0.00      10.14 r    
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/EN (cglpd1_hd)
                                                          0.18 @    10.31 r    1.05
  data arrival time                                                 10.31      

  clock clk (rise edge)                                  12.00      12.00      
  clock network delay (propagated)                        2.57      14.57      
  clock reconvergence pessimism                           0.23      14.80      
  clock uncertainty                                      -0.48      14.32      
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/CK (cglpd1_hd)
                                                          0.00      14.32 r    
  clock gating setup time                                -0.14      14.18      
  data required time                                                14.18      
  ------------------------------------------------------------------------------------
  data required time                                                14.18      
  data arrival time                                                -10.31      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        3.86      


  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_pstate_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  input external delay                                    0.35       1.10 f    
  ADS1292_DRDY (in)                                       0.00       1.10 f    
  pad27/Y (phic_p)                                        1.57 @     2.67 f    1.05
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       2.67 f    
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       2.67 f    
  khu_sensor_top/ads1292_controller/U284/Y (ao21d1_hd)
                                                          0.38 @     3.06 r    1.05
  khu_sensor_top/ads1292_controller/U273/Y (oa22d1_hd)
                                                          0.29 @     3.35 f    1.05
  khu_sensor_top/ads1292_controller/U272/Y (nr4d1_hd)     0.35 @     3.70 r    1.05
  khu_sensor_top/ads1292_controller/U271/Y (scg15d1_hd)
                                                          0.28 @     3.98 f    1.05
  khu_sensor_top/ads1292_controller/r_pstate_reg_0_/D (fd2qd1_hd)
                                                          0.03 @     4.01 f    1.05
  data arrival time                                                  4.01      

  clock clk (rise edge)                                  12.00      12.00      
  clock network delay (propagated)                        3.07      15.07      
  clock reconvergence pessimism                           0.00      15.07      
  clock uncertainty                                      -0.48      14.59      
  khu_sensor_top/ads1292_controller/r_pstate_reg_0_/CK (fd2qd1_hd)
                                                          0.00      14.59 r    
  library setup time                                     -0.07      14.52      
  data required time                                                14.52      
  ------------------------------------------------------------------------------------
  data required time                                                14.52      
  data arrival time                                                 -4.01      
  ------------------------------------------------------------------------------------
  slack (MET)                                                       10.51      


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/scl_o_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MPR121_SCL (output port clocked by clk)
  Scenario: func1_wst
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (propagated)                        3.62       3.62      
  khu_sensor_top/mpr121_controller/i2c_master/scl_o_reg_reg/CK (fd1qd1_hd)
                                                          0.00       3.62 r    1.05
  khu_sensor_top/mpr121_controller/i2c_master/scl_o_reg_reg/Q (fd1qd1_hd)
                                                          0.54 @     4.16 r    1.05
  khu_sensor_top/mpr121_controller/i2c_master/icc_place14/Y (ivd1_hd)
                                                          0.18 @     4.34 f    1.05
  khu_sensor_top/mpr121_controller/i2c_master/scl_o (i2c_master)
                                                          0.00       4.34 f    
  khu_sensor_top/mpr121_controller/o_I2C_SCL_OUT (mpr121_controller)
                                                          0.00       4.34 f    
  khu_sensor_top/MPR121_SCL_OUT (khu_sensor_top)          0.00       4.34 f    
  icc_place11/Y (ivd2_hd)                                 0.53 @     4.87 r    1.05
  pad43/PAD (phbct12_p)                                   3.31 @     8.18 r    1.05
  MPR121_SCL (inout)                                      0.00       8.18 r    
  data arrival time                                                  8.18      

  clock clk (rise edge)                                  12.00      12.00      
  clock network delay (ideal)                             0.75      12.75      
  clock reconvergence pessimism                           0.00      12.75      
  clock uncertainty                                      -0.48      12.27      
  output external delay                                  -0.50      11.77      
  data required time                                                11.77      
  ------------------------------------------------------------------------------------
  data required time                                                11.77      
  data arrival time                                                 -8.18      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        3.59      


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (propagated)                        3.60       3.60      
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_21_/CK (fd3qd1_hd)
                                                          0.00       3.60 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_21_/Q (fd3qd1_hd)
                                                          0.75 @     4.35 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/A[21] (float_adder_0_DW_cmp_6)
                                                          0.00       4.35 r    
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U30/Y (nr2d1_hd)
                                                          0.27 @     4.62 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U28/Y (nr2d1_hd)
                                                          0.18 @     4.80 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U20/Y (nd2d1_hd)
                                                          0.16 @     4.96 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U19/Y (oa21d1_hd)
                                                          0.24 @     5.20 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U153/Y (ao21d1_hd)
                                                          0.24 @     5.44 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U1/Y (oa21d2_hd)
                                                          0.18 @     5.63 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/GE_LT_GT_LE (float_adder_0_DW_cmp_6)
                                                          0.00       5.63 r    
  khu_sensor_top/ads1292_filter/iir_hpf/add/U497/Y (ivd4_hd)
                                                          0.15 @     5.78 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U4/Y (nd2d6_hd)
                                                          0.14 @     5.92 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_place70/Y (ivd12_hd)
                                                          0.09 @     6.02 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_place64/Y (ivd4_hd)
                                                          0.07 @     6.09 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U694/Y (ao22d4_hd)
                                                          0.11 @     6.20 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/I2[0] (float_adder_0_DP_OP_46_224_9810_0)
                                                          0.00       6.20 f    
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U66/Y (clkxo2d1_hd)
                                                          0.36 @     6.56 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U97/CO (fad2_hd)
                                                          0.31 @     6.87 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U102/CO (fad4_hd)
                                                          0.26 @     7.13 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U26/CO (fad4_hd)
                                                          0.26 @     7.39 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U25/CO (fad4_hd)
                                                          0.26 @     7.65 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U24/CO (fad4_hd)
                                                          0.25 @     7.90 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U23/CO (fad2_hd)
                                                          0.27 @     8.17 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U22/CO (fad1_hd)
                                                          0.37 @     8.54 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U21/CO (fad1_hd)
                                                          0.38 @     8.92 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U101/CO (fad1_hd)
                                                          0.42 @     9.34 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U73/CO (fad2_hd)
                                                          0.33 @     9.67 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U72/CO (fad2_hd)
                                                          0.30 @     9.97 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U96/CO (fad4_hd)
                                                          0.26 @    10.23 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U95/CO (fad4_hd)
                                                          0.26 @    10.50 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U76/CO (fad4_hd)
                                                          0.26 @    10.76 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U75/CO (fad4_hd)
                                                          0.25 @    11.01 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U104/CO (fad4_hd)
                                                          0.25 @    11.27 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U100/CO (fad4_hd)
                                                          0.26 @    11.52 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U70/CO (fad4_hd)
                                                          0.26 @    11.78 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U60/CO (fad4_hd)
                                                          0.25 @    12.04 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U74/CO (fad4_hd)
                                                          0.25 @    12.29 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U8/CO (fad4_hd)
                                                          0.26 @    12.55 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U7/CO (fad4_hd)
                                                          0.27 @    12.81 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U71/CO (fad4_hd)
                                                          0.25 @    13.06 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U99/CO (fad1_hd)
                                                          0.38 @    13.45 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U103/CO (fad1_hd)
                                                          0.40 @    13.85 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U68/CO (fad1_hd)
                                                          0.38 @    14.23 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U69/CO (fad1_hd)
                                                          0.39 @    14.62 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U98/Y (clkxo2d1_hd)
                                                          0.34 @    14.96 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/O1[27] (float_adder_0_DP_OP_46_224_9810_0)
                                                          0.00      14.96 f    
  khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D (fd3qd1_hd)
                                                          0.01 @    14.97 f    1.05
  data arrival time                                                 14.97      

  clock clk (rise edge)                                  12.00      12.00      
  clock network delay (propagated)                        3.22      15.22      
  clock reconvergence pessimism                           0.29      15.51      
  clock uncertainty                                      -0.48      15.03      
  khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/CK (fd3qd1_hd)
                                                          0.00      15.03 r    
  library setup time                                     -0.06      14.97      
  data required time                                                14.97      
  ------------------------------------------------------------------------------------
  data required time                                                14.97      
  data arrival time                                                -14.97      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.00      


GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Found antenna rule mode 1, diode mode 2:
	metal ratio 100, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer MET1: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET2: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET3: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET4: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 8000 50000}
	layer VIA1: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA2: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA3: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-diode_libcell_names                                    :	 {{diode_cell_hd} }  
-insert_diodes_during_routing                           :	 true                
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:03 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Dr init] Stage (MB): Used   83  Alloctr   82  Proc    0 
[Dr init] Total (MB): Used   96  Alloctr   97  Proc 2718 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 31415, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 45

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 2
      Metal lay (MET1)0; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA1)1; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET2)1; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA2)2; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET3)2; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA3)3; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET4)3; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 8000.000 50000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET5)4; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET6)5; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net i_CLK. The pin i_CLK on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 7 nets as they don't have enough gate area info.
Start DR iteration 45: non-uniform partition
Routed	1/64 Partitions, Violations =	110
Routed	2/64 Partitions, Violations =	106
Routed	3/64 Partitions, Violations =	114
Routed	4/64 Partitions, Violations =	112
Routed	5/64 Partitions, Violations =	110
Routed	6/64 Partitions, Violations =	107
Routed	7/64 Partitions, Violations =	105
Routed	8/64 Partitions, Violations =	103
Routed	9/64 Partitions, Violations =	101
Routed	10/64 Partitions, Violations =	100
Routed	11/64 Partitions, Violations =	92
Routed	12/64 Partitions, Violations =	89
Routed	13/64 Partitions, Violations =	86
Routed	14/64 Partitions, Violations =	86
Routed	15/64 Partitions, Violations =	86
Routed	16/64 Partitions, Violations =	86
Routed	17/64 Partitions, Violations =	86
Routed	18/64 Partitions, Violations =	85
Routed	19/64 Partitions, Violations =	85
Routed	20/64 Partitions, Violations =	85
Routed	21/64 Partitions, Violations =	84
Routed	22/64 Partitions, Violations =	82
Routed	23/64 Partitions, Violations =	83
Routed	24/64 Partitions, Violations =	81
Routed	25/64 Partitions, Violations =	81
Routed	26/64 Partitions, Violations =	81
Routed	27/64 Partitions, Violations =	81
Routed	28/64 Partitions, Violations =	79
Routed	29/64 Partitions, Violations =	79
Routed	30/64 Partitions, Violations =	77
Routed	31/64 Partitions, Violations =	72
Routed	32/64 Partitions, Violations =	67
Routed	33/64 Partitions, Violations =	65
Routed	34/64 Partitions, Violations =	63
Routed	35/64 Partitions, Violations =	60
Routed	36/64 Partitions, Violations =	58
Routed	37/64 Partitions, Violations =	56
Routed	38/64 Partitions, Violations =	54
Routed	39/64 Partitions, Violations =	52
Routed	40/64 Partitions, Violations =	46
Routed	41/64 Partitions, Violations =	44
Routed	42/64 Partitions, Violations =	42
Routed	43/64 Partitions, Violations =	40
Routed	44/64 Partitions, Violations =	36
Routed	45/64 Partitions, Violations =	34
Routed	46/64 Partitions, Violations =	33
Routed	47/64 Partitions, Violations =	32
Routed	48/64 Partitions, Violations =	31
Routed	49/64 Partitions, Violations =	30
Routed	50/64 Partitions, Violations =	29
Routed	51/64 Partitions, Violations =	29
Routed	52/64 Partitions, Violations =	28
Routed	53/64 Partitions, Violations =	27
Routed	54/64 Partitions, Violations =	26
Routed	55/64 Partitions, Violations =	25
Routed	56/64 Partitions, Violations =	24
Routed	57/64 Partitions, Violations =	23
Routed	58/64 Partitions, Violations =	23
Routed	59/64 Partitions, Violations =	22
Routed	60/64 Partitions, Violations =	22
Routed	61/64 Partitions, Violations =	22
Routed	62/64 Partitions, Violations =	21
Routed	63/64 Partitions, Violations =	19
Routed	64/64 Partitions, Violations =	18

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	18
	@@@@ Total number of instance ports with antenna violations =	8

	Diff net spacing : 5
	Less than minimum area : 4
	Short : 8
	Internal-only types : 1

[Iter 45] Elapsed real time: 0:00:06 
[Iter 45] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 45] Stage (MB): Used   90  Alloctr   89  Proc    0 
[Iter 45] Total (MB): Used  103  Alloctr  104  Proc 2718 

End DR iteration 45 with 64 parts

Start DR iteration 46: non-uniform partition
Routed	1/20 Partitions, Violations =	43
Routed	2/20 Partitions, Violations =	43
Routed	3/20 Partitions, Violations =	43
Routed	4/20 Partitions, Violations =	43
Routed	5/20 Partitions, Violations =	43
Routed	6/20 Partitions, Violations =	43
Routed	7/20 Partitions, Violations =	42
Routed	8/20 Partitions, Violations =	41
Routed	9/20 Partitions, Violations =	39
Routed	10/20 Partitions, Violations =	34
Routed	11/20 Partitions, Violations =	32
Routed	12/20 Partitions, Violations =	29
Routed	13/20 Partitions, Violations =	25
Routed	14/20 Partitions, Violations =	23
Routed	15/20 Partitions, Violations =	21
Routed	16/20 Partitions, Violations =	20
Routed	17/20 Partitions, Violations =	18
Routed	18/20 Partitions, Violations =	18
Routed	19/20 Partitions, Violations =	17
Routed	20/20 Partitions, Violations =	16

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	16
	@@@@ Total number of instance ports with antenna violations =	4

	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8
	Internal-only types : 1

[Iter 46] Elapsed real time: 0:00:06 
[Iter 46] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 46] Stage (MB): Used   90  Alloctr   89  Proc    0 
[Iter 46] Total (MB): Used  103  Alloctr  104  Proc 2718 

End DR iteration 46 with 20 parts

Start DR iteration 47: non-uniform partition
Routed	1/12 Partitions, Violations =	38
Routed	2/12 Partitions, Violations =	36
Routed	3/12 Partitions, Violations =	34
Routed	4/12 Partitions, Violations =	32
Routed	5/12 Partitions, Violations =	27
Routed	6/12 Partitions, Violations =	26
Routed	7/12 Partitions, Violations =	24
Routed	8/12 Partitions, Violations =	20
Routed	9/12 Partitions, Violations =	18
Routed	10/12 Partitions, Violations =	17
Routed	11/12 Partitions, Violations =	16
Routed	12/12 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	@@@@ Total number of instance ports with antenna violations =	4

	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 47] Elapsed real time: 0:00:07 
[Iter 47] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 47] Stage (MB): Used   90  Alloctr   89  Proc    0 
[Iter 47] Total (MB): Used  103  Alloctr  104  Proc 2718 

End DR iteration 47 with 12 parts

Start DR iteration 48: non-uniform partition
Routed	1/13 Partitions, Violations =	38
Routed	2/13 Partitions, Violations =	29
Routed	3/13 Partitions, Violations =	29
Routed	4/13 Partitions, Violations =	28
Routed	5/13 Partitions, Violations =	27
Routed	6/13 Partitions, Violations =	27
Routed	7/13 Partitions, Violations =	23
Routed	8/13 Partitions, Violations =	20
Routed	9/13 Partitions, Violations =	18
Routed	10/13 Partitions, Violations =	18
Routed	11/13 Partitions, Violations =	18
Routed	12/13 Partitions, Violations =	16
Routed	13/13 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	@@@@ Total number of instance ports with antenna violations =	4

	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 48] Elapsed real time: 0:00:08 
[Iter 48] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 48] Stage (MB): Used   90  Alloctr   89  Proc    0 
[Iter 48] Total (MB): Used  103  Alloctr  104  Proc 2718 

End DR iteration 48 with 13 parts

Start DR iteration 49: non-uniform partition
Routed	1/15 Partitions, Violations =	40
Routed	2/15 Partitions, Violations =	39
Routed	3/15 Partitions, Violations =	37
Routed	4/15 Partitions, Violations =	36
Routed	5/15 Partitions, Violations =	36
Routed	6/15 Partitions, Violations =	29
Routed	7/15 Partitions, Violations =	27
Routed	8/15 Partitions, Violations =	24
Routed	9/15 Partitions, Violations =	21
Routed	10/15 Partitions, Violations =	19
Routed	11/15 Partitions, Violations =	19
Routed	12/15 Partitions, Violations =	18
Routed	13/15 Partitions, Violations =	17
Routed	14/15 Partitions, Violations =	16
Routed	15/15 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	@@@@ Total number of instance ports with antenna violations =	4

	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 49] Elapsed real time: 0:00:09 
[Iter 49] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Iter 49] Stage (MB): Used   90  Alloctr   90  Proc    0 
[Iter 49] Total (MB): Used  103  Alloctr  104  Proc 2718 

End DR iteration 49 with 15 parts

Start DR iteration 50: non-uniform partition
Routed	1/15 Partitions, Violations =	39
Routed	2/15 Partitions, Violations =	34
Routed	3/15 Partitions, Violations =	34
Routed	4/15 Partitions, Violations =	34
Routed	5/15 Partitions, Violations =	34
Routed	6/15 Partitions, Violations =	29
Routed	7/15 Partitions, Violations =	27
Routed	8/15 Partitions, Violations =	25
Routed	9/15 Partitions, Violations =	24
Routed	10/15 Partitions, Violations =	22
Routed	11/15 Partitions, Violations =	20
Routed	12/15 Partitions, Violations =	18
Routed	13/15 Partitions, Violations =	17
Routed	14/15 Partitions, Violations =	17
Routed	15/15 Partitions, Violations =	17

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	17
	@@@@ Total number of instance ports with antenna violations =	5

	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8
	Internal-only types : 2

[Iter 50] Elapsed real time: 0:00:10 
[Iter 50] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Iter 50] Stage (MB): Used   90  Alloctr   90  Proc    0 
[Iter 50] Total (MB): Used  103  Alloctr  104  Proc 2718 

End DR iteration 50 with 15 parts

Start DR iteration 51: non-uniform partition
Routed	1/14 Partitions, Violations =	50
Routed	2/14 Partitions, Violations =	44
Routed	3/14 Partitions, Violations =	44
Routed	4/14 Partitions, Violations =	44
Routed	5/14 Partitions, Violations =	44
Routed	6/14 Partitions, Violations =	44
Routed	7/14 Partitions, Violations =	35
Routed	8/14 Partitions, Violations =	32
Routed	9/14 Partitions, Violations =	31
Routed	10/14 Partitions, Violations =	27
Routed	11/14 Partitions, Violations =	24
Routed	12/14 Partitions, Violations =	19
Routed	13/14 Partitions, Violations =	17
Routed	14/14 Partitions, Violations =	16

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	16
	@@@@ Total number of instance ports with antenna violations =	4

	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8
	Internal-only types : 1

[Iter 51] Elapsed real time: 0:00:11 
[Iter 51] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Iter 51] Stage (MB): Used   90  Alloctr   90  Proc    0 
[Iter 51] Total (MB): Used  103  Alloctr  104  Proc 2718 

End DR iteration 51 with 14 parts

	@@@@ Total nets not meeting constraints =	2

Stop DR since not converging

Information: Discarded 1 drcs of internal-only type. (ZRT-306)
[DR] Elapsed real time: 0:00:11 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[DR] Stage (MB): Used   79  Alloctr   78  Proc    0 
[DR] Total (MB): Used   91  Alloctr   93  Proc 2718 
[DR: Done] Elapsed real time: 0:00:11 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[DR: Done] Stage (MB): Used   79  Alloctr   78  Proc    0 
[DR: Done] Total (MB): Used   91  Alloctr   93  Proc 2718 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 8 aligned/redundant DRCs. (ZRT-305)

DR finished with 7 violations and 4 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	Diff net spacing : 1
	Less than minimum area : 2
	Short : 4



Total Wire Length =                    1160920 micron
Total Number of Contacts =             250151
Total Number of Wires =                208657
Total Number of PtConns =              741
Total Number of Routed Wires =       208657
Total Routed Wire Length =           1160730 micron
Total Number of Routed Contacts =       250151
	Layer           MET1 :      46854 micron
	Layer           MET2 :     376714 micron
	Layer           MET3 :     498930 micron
	Layer           MET4 :     238421 micron
	Layer           MET5 :          0 micron
	Layer           MET6 :          0 micron
	Via           FVIA45 :          1
	Via            VIA34 :        372
	Via        VIA34_2x1 :      27018
	Via   VIA34(rot)_1x2 :         12
	Via   VIA34(rot)_2x1 :          5
	Via        VIA34_1x2 :       3356
	Via            VIA23 :       2563
	Via       VIA23(rot) :          3
	Via        VIA23_1x2 :      76017
	Via   VIA23(rot)_2x1 :         13
	Via   VIA23(rot)_1x2 :        330
	Via        VIA23_2x1 :      25855
	Via            VIA12 :      75931
	Via       VIA12(rot) :       2980
	Via        VIA12_2x1 :       5115
	Via   VIA12(rot)_1x2 :      10922
	Via   VIA12(rot)_2x1 :       1757
	Via        VIA12_1x2 :      17901

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 67.28% (168302 / 250151 vias)
 
    Layer VIA1       = 31.15% (35695  / 114606  vias)
        Weight 1     = 31.15% (35695   vias)
        Un-optimized = 68.85% (78911   vias)
    Layer VIA2       = 97.55% (102215 / 104781  vias)
        Weight 1     = 97.55% (102215  vias)
        Un-optimized =  2.45% (2566    vias)
    Layer VIA3       = 98.79% (30391  / 30763   vias)
        Weight 1     = 98.79% (30391   vias)
        Un-optimized =  1.21% (372     vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 67.28% (168301 / 250151 vias)
 
    Layer VIA1       = 31.15% (35695  / 114606  vias)
    Layer VIA2       = 97.55% (102215 / 104781  vias)
    Layer VIA3       = 98.79% (30391  / 30763   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 67.28% (168302 / 250151 vias)
 
    Layer VIA1       = 31.15% (35695  / 114606  vias)
        Weight 1     = 31.15% (35695   vias)
        Un-optimized = 68.85% (78911   vias)
    Layer VIA2       = 97.55% (102215 / 104781  vias)
        Weight 1     = 97.55% (102215  vias)
        Un-optimized =  2.45% (2566    vias)
    Layer VIA3       = 98.79% (30391  / 30763   vias)
        Weight 1     = 98.79% (30391   vias)
        Un-optimized =  1.21% (372     vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 

Total number of nets = 31415
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 7
Total number of antenna violations = 4
Total number of voltage-area violations = no voltage-areas defined
Special ECO iteration 1 ended with 0 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
1
# Connect Power & Grounding in extraction and update timing
derive_pg_connection -power_net  $MW_R_POWER_NET    -power_pin  $MW_POWER_PORT
Information: connected 339 power ports and 0 ground ports
1
derive_pg_connection -ground_net $MW_R_GROUND_NET   -ground_pin $MW_GROUND_PORT
Information: connected 0 power ports and 339 ground ports
1
derive_pg_connection -power_net  $MW_R_POWER_NET    -ground_net $MW_R_GROUND_NET -tie
reconnected total 0 tie highs and 0 tie lows
1
# Intermediate Save
save_mw_cel
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: linking reference library : /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504. (PSYN-878)
Information: linking reference library : /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420. (PSYN-878)
Warning: 'VDD15FIN' pin on 'pvpp15hf_p' cell in the 'std150e_wst_105_p125' technology 
	library is missing in the '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420' physical library. (PSYN-200)
Warning: 'VDD15FIN' pin on 'pvpp15hf_p' cell in the 'std150e_bst_135_n040' technology 
	library is missing in the '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420' physical library. (PSYN-200)
Information: linking reference library : /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Information: Loading local_link_library attribute {std150e_wst_105_p125.db, std150e_bst_135_n040.db}. (MWDC-290)

  Linking design 'khu_sensor_pad'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (285 designs)             khu_sensor_pad.CEL, etc
  std150e_wst_105_p125 (library)
                              /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db
  std150e_bst_135_n040 (library)
                              /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_bst_135_n040.db
  dw_foundation.sldb (library)
                              /Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/dw_foundation.sldb
  std150e_wst_105_p125 (library)
                              /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db
  std150e_bst_135_n040 (library)
                              /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_bst_135_n040_astro.db

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
Information: Saved design named khu_sensor_pad. (UIG-5)
1
puts "SEC_INFO: CEL was saved. You can open CEL with read_only !!"
SEC_INFO: CEL was saved. You can open CEL with read_only !!
# Running extraction and updating the timing
extract_rc -coupling_cap
Warning: You have provided ambiguous libraries:
    /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db:std150e_wst_105_p125
    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db:std150e_wst_105_p125
  Both are characterized for voltage 1.050000V, process 1.000000, temperature 125.000000
  and contain the same lib_cell names (e.g. ivd1_hd).
  The latter library will be ignored. (MV-086)
  Ambiguity is evident at icc_place3 in scenario func1_wst

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 7.15 seconds
EKL_MT: elapsed time 8 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
1
update_timing
	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125
Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
1
# Report
set REPORTS_STEP_DIR $REPORTS_DIR/${step}
./reports/07_route_opt
if {[file exist $REPORTS_STEP_DIR]} {
	sh rm -rf $REPORTS_STEP_DIR
}
sh mkdir $REPORTS_STEP_DIR
set legalize_support_phys_only_cell true
true
create_qor_snapshot -show_all -significant_digits 4 -name $step
Current scenario is: func1_wst
Information: Timer is not in zero interconnect delay mode. (TIM-176)
***********************************************
Report          : create_qor_snapshot (07_route_opt)
Design          : khu_sensor_pad
Version         : N-2017.09
Date            : Tue Nov 17 19:16:51 2020
Time unit       : 1.0e-09 Second(ns)
Capacitance unit: 1.0e-12 Farad(pF)
Voltage unit    : 1 Volt
Power unit      : 1.0e-03 Watt(mW)
Location        : /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/snapshot
***********************************************
No. of scenario = 1
s1 = func1_wst
--------------------------------------------------
WNS of each timing group:                       s1 
--------------------------------------------------
**clock_gating_default**                    3.8601 
REGIN                                      10.5053 
REGOUT                                      3.5879 
clk                                         0.0016 
--------------------------------------------------
Setup WNS:                                  0.0016 
Setup TNS:                                     0.0
Number of setup violations:                      0  
Hold WNS:                                  -0.0614  
Hold TNS:                                  -0.5688  
Number of hold violations:                      41  
Number of max trans violations:                  0  
Number of max cap violations:                    0  
Number of min pulse width violations:            0  
Route drc violations:                           11
--------------------------------------------------
Area:                                        90809
Cell count:                                  29084
Buf/inv cell count:                           5931
Std cell utilization:                       41.19%
CPU/ELAPSE(hr):                          0.11/0.14
Mem(Mb):                                      1120
Host name:                               vlsi-dist.khu.ac.kr
--------------------------------------------------
Histogram:             s1 
--------------------------------------------------
Max violations:         0 
   above ~ -0.7  ---    0 
    -0.6 ~ -0.7  ---    0 
    -0.5 ~ -0.6  ---    0 
    -0.4 ~ -0.5  ---    0 
    -0.3 ~ -0.4  ---    0 
    -0.2 ~ -0.3  ---    0 
    -0.1 ~ -0.2  ---    0 
       0 ~ -0.1  ---    0 
--------------------------------------------------
Min violations:        41 
  -0.06 ~ above  ---    1 
  -0.05 ~ -0.06  ---    0 
  -0.04 ~ -0.05  ---    0 
  -0.03 ~ -0.04  ---    5 
  -0.02 ~ -0.03  ---    3 
  -0.01 ~ -0.02  ---   10 
      0 ~ -0.01  ---   22 
--------------------------------------------------
Current scenario is: func1_wst
Snapshot (07_route_opt) is created and stored under "/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/snapshot" directory
1
redirect -file $REPORTS_STEP_DIR/snap.rpt 	{ report_qor_snapshot -name $step -save_as snap.rpt }
redirect -file $REPORTS_STEP_DIR/hfn.rpt { report_net_fanout -threshold 100 }
redirect -file $REPORTS_STEP_DIR/qor.rpt -tee 	{ report_qor -scenario [all_scenarios] -significant_digits 4 }
Information: Scenario funccts_wst either not exists or is inactive. report_qor will skip it. (UID-1059)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst funccts_wst
Version: N-2017.09
Date   : Tue Nov 17 19:16:51 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:            13.0000
  Critical Path Length:        6.8791
  Critical Path Slack:         3.8601
  Critical Path Clk Period:   12.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             5.0000
  Critical Path Length:        2.9132
  Critical Path Slack:        10.5053
  Critical Path Clk Period:   12.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             3.0000
  Critical Path Length:        4.5598
  Critical Path Slack:         3.5879
  Critical Path Clk Period:   12.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:            40.0000
  Critical Path Length:       11.3658
  Critical Path Slack:         0.0016
  Critical Path Clk Period:   12.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:       -0.0614
  Total Hold Violation:       -0.5688
  No. of Hold Violations:     41.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        284
  Hierarchical Port Count:       6612
  Leaf Cell Count:              29084
  Buf/Inv Cell Count:            5931
  Buf Cell Count:                1548
  Inv Cell Count:                4383
  CT Buf/Inv Cell Count:          600
  Combinational Cell Count:     23697
  Sequential Cell Count:         5387
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      53454.6778
  Noncombinational Area:   37354.6680
  Buf/Inv Area:             6134.6706
  Total Buffer Area:        2102.3284
  Total Inverter Area:      4032.3423
  Macro/Black Box Area:        0.0000
  Net Area:                  847.4182
  Net XLength        :    570874.6875
  Net YLength        :    613405.6250
  -----------------------------------
  Cell Area:               90809.3458
  Design Area:             91656.7640
  Net Length        :    1184280.2500


  Design Rules
  -----------------------------------
  Total Number of Nets:         31653
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:            126.7208
  -----------------------------------------
  Overall Compile Time:            128.1865
  Overall Compile Wall Clock Time: 128.5710

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.0614  TNS: 0.5688  Number of Violating Paths: 41  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.0614  TNS: 0.5688  Number of Violating Paths: 41  (with Crosstalk delta delays)

  --------------------------------------------------------------------


1
redirect -file $REPORTS_STEP_DIR/physical.sum -tee { report_design -physical -nosplit }
 
****************************************
Report : design
        -physical
Design : khu_sensor_pad
Version: N-2017.09
Date   : Tue Nov 17 19:16:51 2020
****************************************

	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125
****************************** P&R Summary ********************************
Date : Tue Nov 17 19:16:51 2020
Machine Host Name: vlsi-dist.khu.ac.kr
Working Directory: /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis
Library Name:      khu_sensor_pad_07_route_opt
Cell Name:         khu_sensor_pad.CEL;1
Design Statistics:
    Number of Module Cells:        29028
    Number of Pins:                164100
    Number of IO Pad Cells:        56
    Number of IO Pins:             13
    Number of Nets:                31415
    Average Pins Per Net (Signal): 3.13847

Chip Utilization:
    Total Std Cell Area:           431525.95
    Total Pad Cell Area:           462403.20
    Core Size:     width 1024.76, height 1022.40; area 1047714.62
    Pad Core Size: width 1124.76, height 1124.76; area 1265085.06
    Chip Size:     width 1400.00, height 1400.00; area 1960000.00
    Std cells utilization:         41.19% 
    Cell/Core Ratio:               41.19%
    Cell/Chip Ratio:               45.61%
    Number of Cell Rows:            284

Master Instantiation:
	MasterName	Type	InstCount
	=================================
	ivd1_hd		STD	2849
	fd3qd1_hd	STD	2506
	nd2d1_hd	STD	2041
	fd2qd1_hd	STD	2041
	oa22d1_hd	STD	2029
	xn2d1_hd	STD	1929
	fad1_hd		STD	1740
	nr2d1_hd	STD	1407
	scg2d2_hd	STD	1148
	nid2_hd		STD	1136
	ao22d1_hd	STD	1066
	oa21d1_hd	STD	777
	ivd2_hd		STD	640
	had1_hd		STD	552
	oa211d1_hd	STD	502
	ao21d1_hd	STD	470
	ivd4_hd		STD	417
	nid1_hd		STD	383
	nr4d1_hd	STD	296
	ad2d1_hd	STD	288
	nd3d1_hd	STD	266
	clkxo2d2_hd	STD	230
	nd4d1_hd	STD	210
	nr3d1_hd	STD	201
	ivd6_hd		STD	199
	nr2bd1_hd	STD	194
	or2d1_hd	STD	194
	fd3qd2_hd	STD	194
	nd2bd1_hd	STD	184
	fds2eqd1_hd	STD	181
	cglpd1_hd	STD	174
	clkxo2d1_hd	STD	150
	scg4d1_hd	STD	144
	scg6d1_hd	STD	132
	fd1eqd1_hd	STD	131
	ao211d1_hd	STD	91
	ivd8_hd		STD	91
	mx2d1_hd	STD	88
	scg13d1_hd	STD	85
	ivd12_hd	STD	82
	ivd3_hd		STD	79
	clknd2d4_hd	STD	78
	scg15d1_hd	STD	70
	oa22ad1_hd	STD	66
	fad4_hd		STD	63
	nr2ad1_hd	STD	62
	scg14d1_hd	STD	61
	fd1qd1_hd	STD	56
	oa22d2_hd	STD	55
	scg16d1_hd	STD	53
	nr2d4_hd	STD	52
	nd3bd1_hd	STD	42
	or4d1_hd	STD	42
	scg17d1_hd	STD	42
	clknd2d2_hd	STD	42
	oa21d2_hd	STD	35
	fd2d1_hd	STD	34
	scg20d1_hd	STD	32
	ad4d1_hd	STD	28
	scg5d1_hd	STD	27
	or2d2_hd	STD	26
	xo3d1_hd	STD	23
	fds2d1_hd	STD	21
	ivd16_hd	STD	21
	scg18d1_hd	STD	20
	nr2d2_hd	STD	20
	scg22d1_hd	STD	19
	scg9d1_hd	STD	18
	ad3d1_hd	STD	18
	fad2_hd		STD	17
	ao21d2_hd	STD	16
	scg10d1_hd	STD	15
	scg12d1_hd	STD	15
	oa211d2_hd	STD	15
	nr4d2_hd	STD	14
	fd2qd2_hd	STD	14
	ad2d2_hd	STD	14
	ao22d2_hd	STD	12
	nr2d6_hd	STD	12
	scg20d2_hd	STD	12
	fd2qd4_hd	STD	11
	ao21d4_hd	STD	11
	scg2d1_hd	STD	10
	scg21d1_hd	STD	9
	mx2id1_hd	STD	9
	or3d1_hd	STD	8
	nid4_hd		STD	8
	nid8_hd		STD	8
	scg22d2_hd	STD	8
	ad2d4_hd	STD	8
	nr3ad1_hd	STD	8
	nid12_hd	STD	8
	fds2eqd2_hd	STD	7
	ao22d4_hd	STD	7
	fd1qd2_hd	STD	6
	scg11d1_hd	STD	5
	nd2d2_hd	STD	5
	or2d4_hd	STD	5
	oa21d4_hd	STD	5
	fd1eqd2_hd	STD	5
	nr3d2_hd	STD	4
	ao22ad1_hd	STD	4
	fj2d1_hd	STD	4
	oa22d4_hd	STD	4
	ivd20_hd	STD	4
	scg8d1_hd	STD	3
	nd3d2_hd	STD	3
	nid6_hd		STD	3
	or3d2_hd	STD	3
	nr4d4_hd	STD	3
	nd2d6_hd	STD	3
	mx4d1_hd	STD	2
	nr3d4_hd	STD	2
	or2d8_hd	STD	2
	ad2bd2_hd	STD	2
	xn2d2_hd	STD	2
	or2d6_hd	STD	2
	nd2d4_hd	STD	2
	ad3d2_hd	STD	2
	oa211d4_hd	STD	2
	scg16d2_hd	STD	2
	xo2d4_hd	STD	2
	nid3_hd		STD	2
	oa31d1_hd	STD	1
	oa32d1_hd	STD	1
	clkmx2d1_hd	STD	1
	ao211d2_hd	STD	1
	clknd2d3_hd	STD	1
	fd3d1_hd	STD	1
	ao31d1_hd	STD	1
	scg6d2_hd	STD	1
	or2bd2_hd	STD	1
	ad2bd4_hd	STD	1
	ao211d4_hd	STD	1
	clkad2d2_hd	STD	1
	clknd2d6_hd	STD	1
	ad2d6_hd	STD	1
	ft2d4_hd	STD	1
	ivd24_hd	STD	1
	iofillerh5_p	IO	48
	iofillerh10_p	IO	22
	vssoh_p		IO	12
	vdd33oph_p	IO	10
	vssiph_p	IO	8
	vdd12ih_p	IO	8
	phob12_p	IO	6
	vdd12ih_core_p	IO	5
	iofillerh30_p	IO	4
	phic_p		IO	3
	phbct12_p	IO	2
	phbct24_p	IO	1
	phis_p		IO	1
	=================================

Timing/Optimization Information:

Global Routing Information:
    layer MET1, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.40
    layer MET2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
    layer MET3, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
    layer MET4, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
    layer MET5, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
    layer MET6, dir Ver, min width = 0.44, min space = 0.44 pitch = 0.88
     
    Average gCell capacity  3.38	 on layer (1)	 MET1
    Average gCell capacity  5.61	 on layer (2)	 MET2
    Average gCell capacity  6.34	 on layer (3)	 MET3
    Average gCell capacity  5.95	 on layer (4)	 MET4
    Average gCell capacity  6.33	 on layer (5)	 MET5
    Average gCell capacity  0.00	 on layer (6)	 MET6
     
    Initial. Both Dirs: Overflow =  1423 Max = 11 GRCs =   677 (0.22%)
    Initial. H routing: Overflow =   168 Max =  3 (GRCs =  8) GRCs =   135 (0.09%)
    Initial. V routing: Overflow =  1255 Max = 11 (GRCs =  1) GRCs =   542 (0.36%)
     
    phase1. Both Dirs: Overflow =  1423 Max = 11 GRCs =   677 (0.22%)
    phase1. H routing: Overflow =   168 Max =  3 (GRCs =  8) GRCs =   135 (0.09%)
    phase1. V routing: Overflow =  1255 Max = 11 (GRCs =  1) GRCs =   542 (0.36%)
     
    phase2. Both Dirs: Overflow =  1423 Max = 11 GRCs =   677 (0.22%)
    phase2. H routing: Overflow =   168 Max =  3 (GRCs =  8) GRCs =   135 (0.09%)
    phase2. V routing: Overflow =  1255 Max = 11 (GRCs =  1) GRCs =   542 (0.36%)
     
    Total Wire Length = 133.41
    Layer MET1 wire length = 0.00
    Layer MET2 wire length = 0.00
    Layer MET3 wire length = 133.41
    Layer MET4 wire length = 0.00
    Layer MET5 wire length = 0.00
    Layer MET6 wire length = 0.00
    Total Number of Contacts = 38
    Via VIA12 count = 15
    Via VIA23 count = 23
    Via VIA34 count = 0
    Via VIA45 count = 0
    Via VIA56 count = 0
     
    Elapsed real time: 0:00:01
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:01 total = 0:00:01
    Total Proc Memory(MB): 2718

Track Assignment Information:
    Number of wires with overlap after iteration 0 = 27 of 45

    Number of wires with overlap after iteration 1 = 27 of 47

    Total MET1 wire length: 0.0
    Total MET2 wire length: 17.8
    Total MET3 wire length: 135.6
    Total MET4 wire length: 4.0
    Total MET5 wire length: 0.0
    Total MET6 wire length: 0.0
    Total wire length: 157.4

    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 2718

Detailed Routing Information:
    

    ---------- Detail route ----------

     
    Iteration 45: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	18
    	@@@@ Total number of instance ports with antenna violations =	8
     
    Iteration 46: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	16
    	@@@@ Total number of instance ports with antenna violations =	4
     
    Iteration 47: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	15
    	@@@@ Total number of instance ports with antenna violations =	4
     
    Iteration 48: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	15
    	@@@@ Total number of instance ports with antenna violations =	4
     
    Iteration 49: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	15
    	@@@@ Total number of instance ports with antenna violations =	4
     
    Iteration 50: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	17
    	@@@@ Total number of instance ports with antenna violations =	5
     
    Iteration 51: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	16
    	@@@@ Total number of instance ports with antenna violations =	4
     
    Elapsed real time: 0:00:11
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:10 total = 0:00:10
    Total Proc Memory(MB): 2718
     
    Cumulative run time upto current stage: Elapsed = 0:00:11 CPU = 0:00:10
     
    DR finished with 0 open nets, of which 0 are frozen
    DR finished with 7 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	7
    	Diff net spacing : 1
    	Less than minimum area : 2
    	Short : 4
    Total number of nets = 31415
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 7
    Total number of antenna violations = 4
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:01
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:01 total = 0:00:01
    Total Proc Memory(MB): 2718
     
    Cumulative run time upto current stage: Elapsed = 0:00:12 CPU = 0:00:11
     
    Total Wire Length =                    1160920 micron
    Total Number of Contacts =             250151
    Total Number of Wires =                208657
    Total Number of PtConns =              741
    Total Number of Routed Wires =       208657
    Total Routed Wire Length =           1160730 micron
    Total Number of Routed Contacts =       250151
    	Layer           MET1 :      46854 micron
    	Layer           MET2 :     376714 micron
    	Layer           MET3 :     498930 micron
    	Layer           MET4 :     238421 micron
    	Layer           MET5 :          0 micron
    	Layer           MET6 :          0 micron
    	Via           FVIA45 :          1
    	Via            VIA34 :        372
    	Via        VIA34_2x1 :      27018
    	Via   VIA34(rot)_1x2 :         12
    	Via   VIA34(rot)_2x1 :          5
    	Via        VIA34_1x2 :       3356
    	Via            VIA23 :       2563
    	Via       VIA23(rot) :          3
    	Via        VIA23_1x2 :      76017
    	Via   VIA23(rot)_2x1 :         13
    	Via   VIA23(rot)_1x2 :        330
    	Via        VIA23_2x1 :      25855
    	Via            VIA12 :      75931
    	Via       VIA12(rot) :       2980
    	Via        VIA12_2x1 :       5115
    	Via   VIA12(rot)_1x2 :      10922
    	Via   VIA12(rot)_2x1 :       1757
    	Via        VIA12_1x2 :      17901
     
    Redundant via conversion report:
    --------------------------------

      Total optimized via conversion rate = 67.28% (168302 / 250151 vias)
     
        Layer VIA1       = 31.15% (35695  / 114606  vias)
            Weight 1     = 31.15% (35695   vias)
            Un-optimized = 68.85% (78911   vias)
        Layer VIA2       = 97.55% (102215 / 104781  vias)
            Weight 1     = 97.55% (102215  vias)
            Un-optimized =  2.45% (2566    vias)
        Layer VIA3       = 98.79% (30391  / 30763   vias)
            Weight 1     = 98.79% (30391   vias)
            Un-optimized =  1.21% (372     vias)
        Layer VIA4       = 100.00% (1      / 1       vias)
            Weight 1     = 100.00% (1       vias)
            Un-optimized =  0.00% (0       vias)
     
      Total double via conversion rate    = 67.28% (168301 / 250151 vias)
     
        Layer VIA1       = 31.15% (35695  / 114606  vias)
        Layer VIA2       = 97.55% (102215 / 104781  vias)
        Layer VIA3       = 98.79% (30391  / 30763   vias)
        Layer VIA4       =  0.00% (0      / 1       vias)
     
      The optimized via conversion rate based on total routed via count = 67.28% (168302 / 250151 vias)
     
        Layer VIA1       = 31.15% (35695  / 114606  vias)
            Weight 1     = 31.15% (35695   vias)
            Un-optimized = 68.85% (78911   vias)
        Layer VIA2       = 97.55% (102215 / 104781  vias)
            Weight 1     = 97.55% (102215  vias)
            Un-optimized =  2.45% (2566    vias)
        Layer VIA3       = 98.79% (30391  / 30763   vias)
            Weight 1     = 98.79% (30391   vias)
            Un-optimized =  1.21% (372     vias)
        Layer VIA4       = 100.00% (1      / 1       vias)
            Weight 1     = 100.00% (1       vias)
            Un-optimized =  0.00% (0       vias)
     

DRC information: 
      Short: 4 
      Diff net spacing: 1 
      Less than minimum area: 2 
      Antenna: 4 
      Total error number: 11

Ring Wiring Statistics:
    metal3 Wire Length(count):               4236.64(4)
    metal4 Wire Length(count):               4212.44(4)
    metal5 Wire Length(count):               2215.42(2)
    metal6 Wire Length(count):               2226.56(2)
  ==============================================
    Total Wire Length(count):               12891.06(12)
    Number of via3 Contacts:              8
    Number of via5 Contacts:              4
  ==============================================
    Total Number of Contacts:       12

Stripe Wiring Statistics:
    metal5 Wire Length(count):              50855.04(48)
    metal6 Wire Length(count):              50564.64(48)
  ==============================================
    Total Wire Length(count):              101419.68(96)
    Number of via3 Contacts:             96
    Number of via4 Contacts:            192
    Number of via5 Contacts:           1248
  ==============================================
    Total Number of Contacts:     1536

User Wiring Statistics:

PG follow-pin Wiring Statistics:
    metal1 Wire Length(count):             435886.87(599)
    metal5 Wire Length(count):                 63.12(304)
  ==============================================
    Total Wire Length(count):              435949.99(903)
    Number of via1 Contacts:           7202
    Number of via2 Contacts:           7145
    Number of via3 Contacts:           7145
    Number of via4 Contacts:           6695
    Number of via5 Contacts:           6358
  ==============================================
    Total Number of Contacts:    34545

Signal Wiring Statistics:
    metal1 Wire Length(count):              46855.67(3022)
    metal2 Wire Length(count):             376885.60(114418)
    metal3 Wire Length(count):             498934.99(73823)
    metal4 Wire Length(count):             238421.83(18572)
  ==============================================
    Total Wire Length(count):             1161098.09(209835)

      Mask Name      Contact Code    Number Of Contacts    Percentage
        via1           VIA12(2)             78911	       68.9
        via1_1x2       VIA12(2)             19658	       17.2
        via1_2x1       VIA12(2)             16037	         14
 Default via for layer via1:                   68.9%
 Yield-optmized via for layer via1:            31.1%

        via2           VIA23(4)              2566	       2.45
        via2_2x1       VIA23(4)             26185	         25
        via2_1x2       VIA23(4)             76030	       72.6
 Default via for layer via2:                   2.45%
 Yield-optmized via for layer via2:            97.6%

        via3           VIA34(6)               372	       1.21
        via3_1x2       VIA34(6)              3361	       10.9
        via3_2x1       VIA34(6)             27030	       87.9
 Default via for layer via3:                   1.21%
 Yield-optmized via for layer via3:            98.8%

        via4          FVIA45(9)                 1	        100

 Double Via rate for all layers:           67.3%
  ==============================================
    Total Number of Contacts:    250151

  Horizontal/Vertical Wire Distribution:
    Layer      Hor. Wire (% of Hor.)     Ver. Wire (% of Ver.)
    metal1         46782.75 ( 8.35%)            72.92 ( 0.01%)
    metal2         14583.72 ( 2.60%)        362301.88 (60.31%)
    metal3        496644.15 (88.63%)          2290.84 ( 0.38%)
    metal4          2358.87 ( 0.42%)        236062.96 (39.30%)
  ==============================================================
    Total         560369.49                 600728.60
1
redirect -file $REPORTS_STEP_DIR/vth_use.rpt -tee { report_threshold_voltage_group }
********************************************************************************
                        Threshold Voltage Group Report                         

Vth Group                All                Blackbox           Non-blackbox
Name                    cells                cells                cells
********************************************************************************
undefined           29084 (100.00%)         43 (100.00%)      29041 (100.00%)   
********************************************************************************

Vth Group                All                Blackbox           Non-blackbox
Name                  cell area            cell area            cell area
********************************************************************************
undefined        90809.35 (100.00%)       0.00   (0.00%)   90809.35 (100.00%)   
********************************************************************************
1
redirect -file $REPORTS_STEP_DIR/check_legality { check_legality -verbose }
redirect -file $REPORTS_STEP_DIR/constraints.rpt { report_constraint 	-scenario [all_scenarios] -all_violators -nosplit -significant_digits 4 }
redirect -file $REPORTS_STEP_DIR/max_timing.rpt {
	report_timing -significant_digits 4 	-delay max -transition_time  -capacitance 	-max_paths 20 -nets -input_pins 	-physical -attributes -nosplit -derate -crosstalk_delta -derate -path full_clock_expanded
}
redirect -file $REPORTS_STEP_DIR/min_timing.rpt {
	report_timing -significant_digits 4 	-delay min -transition_time  -capacitance 	-max_paths 20 -nets -input_pins 	-physical -attributes -nosplit -crosstalk_delta -derate -path full_clock_expanded
}
report_clock_gating -style > $REPORTS_STEP_DIR/clock_gating.rpt
report_clock_gating_check -significant_digits 4 >> $REPORTS_STEP_DIR/clock_gating.rpt
report_clock_gating -structure >> $REPORTS_STEP_DIR/clock_gating.rpt
report_timing -max_paths 10 -to [get_pins -hierarchical "clk_gate*"] 	> $REPORTS_STEP_DIR/clock_gating_max_paths.rpt
Warning: No pin objects matched 'clk_gate*' (SEL-004)
# To verify CRPR
#redirect -file $REPORTS_DIR/${step}/crpr.rpt { report_crpr }
# delete "snapshot" directory called by create_qor_snapshot command
sh rm -rf snapshot/
# Save
change_names -rule verilog -hier
Information: Updating database...
Information: Updating top database 'khu_sensor_pad.CEL;1'. (MWDC-255)
1
set verilogout_no_tri true
true
save_mw_cel -as ${TOP_MODULE}
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named khu_sensor_pad. (UIG-5)
1
# close lib
close_mw_lib
Removing physical design 'khu_sensor_pad'
Information: Removing all scenarios because all designs have been removed. (UID-1040)
Information: Removed scenario func1_wst from memory. (UID-1024)
Information: Removed scenario funccts_wst from memory. (UID-1024)
1
# Reset sdc file for applying sdc
sh rm -f $FUNC1_SDC
sh cp ${FUNC1_SDC}.bak ${FUNC1_SDC}
exit

Thank you...
Exit IC Compiler!
