;
; CPU Configuration
;

[ Config.General ]
Frequency = 1000
Cores = 8
Threads = 1
FastForward = 0
ContextQuantum = 100000
ThreadQuantum = 1000
ThreadSwitchPenalty = 0
RecoverKind = Writeback
RecoverPenalty = 0

[ Config.Pipeline ]
FetchKind = TimeSlice
DecodeWidth = 4
DispatchKind = TimeSlice
DispatchWidth = 4
IssueKind = TimeSlice
IssueWidth = 4
CommitKind = Shared
CommitWidth = 4
OccupancyStats = False

[ Config.Queues ]
FetchQueueSize = 64
UopQueueSize = 32
RobKind = Private
RobSize = 64
IqKind = Private
IqSize = 40
LsqKind = Private
LsqSize = 20
RfKind = Private
RfIntSize = 80
RfFpSize = 40
RfXmmSize = 40

[ Config.TraceCache ]
Present = False
Sets = 64
Assoc = 4
TraceSize = 16
BranchMax = 3
QueueSize = 32

[ Config.FunctionalUnits ]
IntAdd.Count = 3
IntAdd.OpLat = 1
IntAdd.IssueLat = 1
IntMult.Count = 1
IntMult.OpLat = 3
IntMult.IssueLat = 1
IntDiv.Count = 1
IntDiv.OpLat = 14
IntDiv.IssueLat = 11
EffAddr.Count = 3
EffAddr.OpLat = 2
EffAddr.IssueLat = 2
Logic.Count = 3
Logic.OpLat = 1
Logic.IssueLat = 1
FloatSimple.Count = 1
FloatSimple.OpLat = 2
FloatSimple.IssueLat = 1
FloatAdd.Count = 1
FloatAdd.OpLat = 3
FloatAdd.IssueLat = 1
FloatCompare.Count = 1
FloatCompare.OpLat = 3
FloatCompare.IssueLat = 1
FloatMult.Count = 1
FloatMult.OpLat = 5
FloatMult.IssueLat = 1
FloatDiv.Count = 1
FloatDiv.OpLat = 12
FloatDiv.IssueLat = 5
FloatComplex.Count = 1
FloatComplex.OpLat = 22
FloatComplex.IssueLat = 14
XmmIntAdd.Count = 1
XmmIntAdd.OpLat = 1
XmmIntAdd.IssueLat = 1
XmmIntMult.Count = 1
XmmIntMult.OpLat = 3
XmmIntMult.IssueLat = 1
XmmIntDiv.Count = 1
XmmIntDiv.OpLat = 14
XmmIntDiv.IssueLat = 11
XmmLogic.Count = 1
XmmLogic.OpLat = 1
XmmLogic.IssueLat = 1
XmmFloatAdd.Count = 1
XmmFloatAdd.OpLat = 3
XmmFloatAdd.IssueLat = 1
XmmFloatCompare.Count = 1
XmmFloatCompare.OpLat = 3
XmmFloatCompare.IssueLat = 1
XmmFloatMult.Count = 1
XmmFloatMult.OpLat = 5
XmmFloatMult.IssueLat = 1
XmmFloatDiv.Count = 1
XmmFloatDiv.OpLat = 12
XmmFloatDiv.IssueLat = 6
XmmFloatConv.Count = 1
XmmFloatConv.OpLat = 3
XmmFloatConv.IssueLat = 1
XmmFloatComplex.Count = 1
XmmFloatComplex.OpLat = 22
XmmFloatComplex.IssueLat = 14

[ Config.BranchPredictor ]
Kind = TwoLevel
BTB.Sets = 256
BTB.Assoc = 4
Bimod.Size = 1024
Choice.Size = 1024
RAS.Size = 32
TwoLevel.L1Size = 1
TwoLevel.L2Size = 1024
TwoLevel.L2Height = 256
TwoLevel.HistorySize = 8


;
; Simulation Statistics
;

; Global statistics
[ Global ]
Cycles = 82539
Time = 12.56
CyclesPerSecond = 6570

; Dispatch stage
Dispatch.Uop.nop = 1010
Dispatch.Uop.move = 10094
Dispatch.Uop.add = 20904
Dispatch.Uop.sub = 27623
Dispatch.Uop.mult = 243
Dispatch.Uop.div = 80
Dispatch.Uop.effaddr = 56569
Dispatch.Uop.and = 11763
Dispatch.Uop.or = 720
Dispatch.Uop.xor = 2203
Dispatch.Uop.not = 27
Dispatch.Uop.shift = 1325
Dispatch.Uop.sign = 219
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 32773
Dispatch.Uop.store = 21556
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 2334
Dispatch.Uop.ret = 1806
Dispatch.Uop.jump = 1789
Dispatch.Uop.branch = 22694
Dispatch.Uop.ibranch = 1512
Dispatch.Uop.syscall = 162
Dispatch.Integer = 115513
Dispatch.Logic = 16257
Dispatch.FloatingPoint = 0
Dispatch.Memory = 54329
Dispatch.Ctrl = 30135
Dispatch.WndSwitch = 4140
Dispatch.Total = 217406
Dispatch.IPC = 2.634
Dispatch.DutyCycle = 0.6585

; Issue stage
Issue.Uop.nop = 675
Issue.Uop.move = 6971
Issue.Uop.add = 18299
Issue.Uop.sub = 21699
Issue.Uop.mult = 184
Issue.Uop.div = 48
Issue.Uop.effaddr = 46115
Issue.Uop.and = 9380
Issue.Uop.or = 440
Issue.Uop.xor = 1684
Issue.Uop.not = 8
Issue.Uop.shift = 883
Issue.Uop.sign = 80
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 24616
Issue.Uop.store = 13768
Issue.Uop.prefetch = 0
Issue.Uop.call = 1921
Issue.Uop.ret = 1354
Issue.Uop.jump = 1454
Issue.Uop.branch = 17628
Issue.Uop.ibranch = 1444
Issue.Uop.syscall = 149
Issue.Integer = 93316
Issue.Logic = 12475
Issue.FloatingPoint = 0
Issue.Memory = 38384
Issue.Ctrl = 23801
Issue.WndSwitch = 3275
Issue.Total = 168800
Issue.IPC = 2.045
Issue.DutyCycle = 0.5113

; Commit stage
Commit.Uop.nop = 104
Commit.Uop.move = 4624
Commit.Uop.add = 14688
Commit.Uop.sub = 17584
Commit.Uop.mult = 176
Commit.Uop.div = 40
Commit.Uop.effaddr = 35936
Commit.Uop.and = 8656
Commit.Uop.or = 392
Commit.Uop.xor = 1280
Commit.Uop.not = 8
Commit.Uop.shift = 784
Commit.Uop.sign = 80
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 22472
Commit.Uop.store = 13768
Commit.Uop.prefetch = 0
Commit.Uop.call = 1376
Commit.Uop.ret = 1320
Commit.Uop.jump = 816
Commit.Uop.branch = 17128
Commit.Uop.ibranch = 872
Commit.Uop.syscall = 144
Commit.Integer = 73048
Commit.Logic = 11200
Commit.FloatingPoint = 0
Commit.Memory = 36240
Commit.Ctrl = 21512
Commit.WndSwitch = 2696
Commit.Total = 142248
Commit.IPC = 1.723
Commit.DutyCycle = 0.4309

; Committed branches
;    Branches - Number of committed control uops
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Branches = 21512
Commit.Squashed = 75158
Commit.Mispred = 5740
Commit.PredAcc = 0.7332


; Statistics for core 0
[ Core 0 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 5026
fu.IntAdd.Denied = 22
fu.IntAdd.WaitingTime = 0.006964
fu.IntMult.Accesses = 23
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 6
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 5763
fu.EffAddr.Denied = 772
fu.EffAddr.WaitingTime = 0.1071
fu.Logic.Accesses = 1555
fu.Logic.Denied = 38
fu.Logic.WaitingTime = 0.07267
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatCompare.Accesses = 0
fu.FloatCompare.Denied = 0
fu.FloatCompare.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XmmIntAdd.Accesses = 0
fu.XmmIntAdd.Denied = 0
fu.XmmIntAdd.WaitingTime = 0
fu.XmmIntMult.Accesses = 0
fu.XmmIntMult.Denied = 0
fu.XmmIntMult.WaitingTime = 0
fu.XmmIntDiv.Accesses = 0
fu.XmmIntDiv.Denied = 0
fu.XmmIntDiv.WaitingTime = 0
fu.XmmLogic.Accesses = 0
fu.XmmLogic.Denied = 0
fu.XmmLogic.WaitingTime = 0
fu.XmmFloatAdd.Accesses = 0
fu.XmmFloatAdd.Denied = 0
fu.XmmFloatAdd.WaitingTime = 0
fu.XmmFloatCompare.Accesses = 0
fu.XmmFloatCompare.Denied = 0
fu.XmmFloatCompare.WaitingTime = 0
fu.XmmFloatMult.Accesses = 0
fu.XmmFloatMult.Denied = 0
fu.XmmFloatMult.WaitingTime = 0
fu.XmmFloatDiv.Accesses = 0
fu.XmmFloatDiv.Denied = 0
fu.XmmFloatDiv.WaitingTime = 0
fu.XmmFloatConv.Accesses = 0
fu.XmmFloatConv.Denied = 0
fu.XmmFloatConv.WaitingTime = 0
fu.XmmFloatComplex.Accesses = 0
fu.XmmFloatComplex.Denied = 0
fu.XmmFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 17781
Dispatch.Stall.spec = 9528
Dispatch.Stall.uop_queue = 279069
Dispatch.Stall.rob = 22086
Dispatch.Stall.iq = 490
Dispatch.Stall.lsq = 587
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 31

; Dispatch stage
Dispatch.Uop.nop = 128
Dispatch.Uop.move = 1266
Dispatch.Uop.add = 2626
Dispatch.Uop.sub = 3482
Dispatch.Uop.mult = 31
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 7097
Dispatch.Uop.and = 1474
Dispatch.Uop.or = 89
Dispatch.Uop.xor = 279
Dispatch.Uop.not = 3
Dispatch.Uop.shift = 164
Dispatch.Uop.sign = 28
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4113
Dispatch.Uop.store = 2706
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 293
Dispatch.Uop.ret = 226
Dispatch.Uop.jump = 223
Dispatch.Uop.branch = 2858
Dispatch.Uop.ibranch = 193
Dispatch.Uop.syscall = 20
Dispatch.Integer = 14512
Dispatch.Logic = 2037
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6819
Dispatch.Ctrl = 3793
Dispatch.WndSwitch = 519
Dispatch.Total = 27309
Dispatch.IPC = 0.3309
Dispatch.DutyCycle = 0.08272

; Issue stage
Issue.Uop.nop = 86
Issue.Uop.move = 868
Issue.Uop.add = 2302
Issue.Uop.sub = 2724
Issue.Uop.mult = 23
Issue.Uop.div = 6
Issue.Uop.effaddr = 5763
Issue.Uop.and = 1169
Issue.Uop.or = 55
Issue.Uop.xor = 210
Issue.Uop.not = 1
Issue.Uop.shift = 110
Issue.Uop.sign = 10
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3081
Issue.Uop.store = 1721
Issue.Uop.prefetch = 0
Issue.Uop.call = 239
Issue.Uop.ret = 169
Issue.Uop.jump = 182
Issue.Uop.branch = 2204
Issue.Uop.ibranch = 185
Issue.Uop.syscall = 19
Issue.Integer = 11686
Issue.Logic = 1555
Issue.FloatingPoint = 0
Issue.Memory = 4802
Issue.Ctrl = 2979
Issue.WndSwitch = 408
Issue.Total = 21127
Issue.IPC = 0.256
Issue.DutyCycle = 0.06399

; Commit stage
Commit.Uop.nop = 13
Commit.Uop.move = 578
Commit.Uop.add = 1836
Commit.Uop.sub = 2198
Commit.Uop.mult = 22
Commit.Uop.div = 5
Commit.Uop.effaddr = 4492
Commit.Uop.and = 1082
Commit.Uop.or = 49
Commit.Uop.xor = 160
Commit.Uop.not = 1
Commit.Uop.shift = 98
Commit.Uop.sign = 10
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2809
Commit.Uop.store = 1721
Commit.Uop.prefetch = 0
Commit.Uop.call = 172
Commit.Uop.ret = 165
Commit.Uop.jump = 102
Commit.Uop.branch = 2141
Commit.Uop.ibranch = 109
Commit.Uop.syscall = 18
Commit.Integer = 9131
Commit.Logic = 1400
Commit.FloatingPoint = 0
Commit.Memory = 4530
Commit.Ctrl = 2689
Commit.WndSwitch = 337
Commit.Total = 17781
Commit.IPC = 0.2154
Commit.DutyCycle = 0.05386

; Committed branches
Commit.Branches = 2689
Commit.Squashed = 9528
Commit.Mispred = 716
Commit.PredAcc = 0.7337

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point/XMM register file)
;    Size - Available size
;    Reads, Writes - Accesses to the structure


; Statistics for core 0 - thread 0
[ Core 0 Thread 0 ]

; Dispatch stage
Dispatch.Uop.nop = 128
Dispatch.Uop.move = 1266
Dispatch.Uop.add = 2626
Dispatch.Uop.sub = 3482
Dispatch.Uop.mult = 31
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 7097
Dispatch.Uop.and = 1474
Dispatch.Uop.or = 89
Dispatch.Uop.xor = 279
Dispatch.Uop.not = 3
Dispatch.Uop.shift = 164
Dispatch.Uop.sign = 28
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4113
Dispatch.Uop.store = 2706
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 293
Dispatch.Uop.ret = 226
Dispatch.Uop.jump = 223
Dispatch.Uop.branch = 2858
Dispatch.Uop.ibranch = 193
Dispatch.Uop.syscall = 20
Dispatch.Integer = 14512
Dispatch.Logic = 2037
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6819
Dispatch.Ctrl = 3793
Dispatch.WndSwitch = 519
Dispatch.Total = 27309
Dispatch.IPC = 0.3309
Dispatch.DutyCycle = 0.08272

; Issue stage
Issue.Uop.nop = 86
Issue.Uop.move = 868
Issue.Uop.add = 2302
Issue.Uop.sub = 2724
Issue.Uop.mult = 23
Issue.Uop.div = 6
Issue.Uop.effaddr = 5763
Issue.Uop.and = 1169
Issue.Uop.or = 55
Issue.Uop.xor = 210
Issue.Uop.not = 1
Issue.Uop.shift = 110
Issue.Uop.sign = 10
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3081
Issue.Uop.store = 1721
Issue.Uop.prefetch = 0
Issue.Uop.call = 239
Issue.Uop.ret = 169
Issue.Uop.jump = 182
Issue.Uop.branch = 2204
Issue.Uop.ibranch = 185
Issue.Uop.syscall = 19
Issue.Integer = 11686
Issue.Logic = 1555
Issue.FloatingPoint = 0
Issue.Memory = 4802
Issue.Ctrl = 2979
Issue.WndSwitch = 408
Issue.Total = 21127
Issue.IPC = 0.256
Issue.DutyCycle = 0.06399

; Commit stage
Commit.Uop.nop = 13
Commit.Uop.move = 578
Commit.Uop.add = 1836
Commit.Uop.sub = 2198
Commit.Uop.mult = 22
Commit.Uop.div = 5
Commit.Uop.effaddr = 4492
Commit.Uop.and = 1082
Commit.Uop.or = 49
Commit.Uop.xor = 160
Commit.Uop.not = 1
Commit.Uop.shift = 98
Commit.Uop.sign = 10
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2809
Commit.Uop.store = 1721
Commit.Uop.prefetch = 0
Commit.Uop.call = 172
Commit.Uop.ret = 165
Commit.Uop.jump = 102
Commit.Uop.branch = 2141
Commit.Uop.ibranch = 109
Commit.Uop.syscall = 18
Commit.Integer = 9131
Commit.Logic = 1400
Commit.FloatingPoint = 0
Commit.Memory = 4530
Commit.Ctrl = 2689
Commit.WndSwitch = 337
Commit.Total = 17781
Commit.IPC = 0.2154
Commit.DutyCycle = 0.05386

; Committed branches
Commit.Branches = 2689
Commit.Squashed = 9528
Commit.Mispred = 716
Commit.PredAcc = 0.7337

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, integer/floating-point/XMM register file,
; and renaming table)
ROB.Size = 64
ROB.Reads = 17781
ROB.Writes = 27309
IQ.Size = 40
IQ.Reads = 16325
IQ.Writes = 20490
LSQ.Size = 20
LSQ.Reads = 4802
LSQ.Writes = 6819
RF_Int.Size = 80
RF_Int.Reads = 24037
RF_Int.Writes = 15515
RF_Fp.Size = 40
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RF_Xmm.Size = 40
RF_Xmm.Reads = 0
RF_Xmm.Writes = 0
RAT.IntReads = 31503
RAT.IntWrites = 18055
RAT.FpReads = 0
RAT.FpWrites = 0
RAT.XmmReads = 0
RAT.XmmWrites = 0
BTB.Reads = 3999
BTB.Writes = 2689


; Statistics for core 1
[ Core 1 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 5007
fu.IntAdd.Denied = 18
fu.IntAdd.WaitingTime = 0.005592
fu.IntMult.Accesses = 23
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 6
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 5763
fu.EffAddr.Denied = 795
fu.EffAddr.WaitingTime = 0.1166
fu.Logic.Accesses = 1559
fu.Logic.Denied = 39
fu.Logic.WaitingTime = 0.07184
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatCompare.Accesses = 0
fu.FloatCompare.Denied = 0
fu.FloatCompare.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XmmIntAdd.Accesses = 0
fu.XmmIntAdd.Denied = 0
fu.XmmIntAdd.WaitingTime = 0
fu.XmmIntMult.Accesses = 0
fu.XmmIntMult.Denied = 0
fu.XmmIntMult.WaitingTime = 0
fu.XmmIntDiv.Accesses = 0
fu.XmmIntDiv.Denied = 0
fu.XmmIntDiv.WaitingTime = 0
fu.XmmLogic.Accesses = 0
fu.XmmLogic.Denied = 0
fu.XmmLogic.WaitingTime = 0
fu.XmmFloatAdd.Accesses = 0
fu.XmmFloatAdd.Denied = 0
fu.XmmFloatAdd.WaitingTime = 0
fu.XmmFloatCompare.Accesses = 0
fu.XmmFloatCompare.Denied = 0
fu.XmmFloatCompare.WaitingTime = 0
fu.XmmFloatMult.Accesses = 0
fu.XmmFloatMult.Denied = 0
fu.XmmFloatMult.WaitingTime = 0
fu.XmmFloatDiv.Accesses = 0
fu.XmmFloatDiv.Denied = 0
fu.XmmFloatDiv.WaitingTime = 0
fu.XmmFloatConv.Accesses = 0
fu.XmmFloatConv.Denied = 0
fu.XmmFloatConv.WaitingTime = 0
fu.XmmFloatComplex.Accesses = 0
fu.XmmFloatComplex.Denied = 0
fu.XmmFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 17781
Dispatch.Stall.spec = 9353
Dispatch.Stall.uop_queue = 275094
Dispatch.Stall.rob = 20592
Dispatch.Stall.iq = 34
Dispatch.Stall.lsq = 563
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 6155

; Dispatch stage
Dispatch.Uop.nop = 125
Dispatch.Uop.move = 1250
Dispatch.Uop.add = 2622
Dispatch.Uop.sub = 3444
Dispatch.Uop.mult = 31
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 7061
Dispatch.Uop.and = 1462
Dispatch.Uop.or = 89
Dispatch.Uop.xor = 272
Dispatch.Uop.not = 3
Dispatch.Uop.shift = 164
Dispatch.Uop.sign = 27
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4099
Dispatch.Uop.store = 2699
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 289
Dispatch.Uop.ret = 228
Dispatch.Uop.jump = 221
Dispatch.Uop.branch = 2825
Dispatch.Uop.ibranch = 193
Dispatch.Uop.syscall = 20
Dispatch.Integer = 14418
Dispatch.Logic = 2017
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6798
Dispatch.Ctrl = 3756
Dispatch.WndSwitch = 517
Dispatch.Total = 27134
Dispatch.IPC = 0.3287
Dispatch.DutyCycle = 0.08219

; Issue stage
Issue.Uop.nop = 83
Issue.Uop.move = 863
Issue.Uop.add = 2302
Issue.Uop.sub = 2705
Issue.Uop.mult = 23
Issue.Uop.div = 6
Issue.Uop.effaddr = 5763
Issue.Uop.and = 1173
Issue.Uop.or = 55
Issue.Uop.xor = 211
Issue.Uop.not = 1
Issue.Uop.shift = 109
Issue.Uop.sign = 10
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3085
Issue.Uop.store = 1721
Issue.Uop.prefetch = 0
Issue.Uop.call = 238
Issue.Uop.ret = 170
Issue.Uop.jump = 181
Issue.Uop.branch = 2206
Issue.Uop.ibranch = 185
Issue.Uop.syscall = 18
Issue.Integer = 11662
Issue.Logic = 1559
Issue.FloatingPoint = 0
Issue.Memory = 4806
Issue.Ctrl = 2980
Issue.WndSwitch = 408
Issue.Total = 21108
Issue.IPC = 0.2557
Issue.DutyCycle = 0.06393

; Commit stage
Commit.Uop.nop = 13
Commit.Uop.move = 578
Commit.Uop.add = 1836
Commit.Uop.sub = 2198
Commit.Uop.mult = 22
Commit.Uop.div = 5
Commit.Uop.effaddr = 4492
Commit.Uop.and = 1082
Commit.Uop.or = 49
Commit.Uop.xor = 160
Commit.Uop.not = 1
Commit.Uop.shift = 98
Commit.Uop.sign = 10
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2809
Commit.Uop.store = 1721
Commit.Uop.prefetch = 0
Commit.Uop.call = 172
Commit.Uop.ret = 165
Commit.Uop.jump = 102
Commit.Uop.branch = 2141
Commit.Uop.ibranch = 109
Commit.Uop.syscall = 18
Commit.Integer = 9131
Commit.Logic = 1400
Commit.FloatingPoint = 0
Commit.Memory = 4530
Commit.Ctrl = 2689
Commit.WndSwitch = 337
Commit.Total = 17781
Commit.IPC = 0.2154
Commit.DutyCycle = 0.05386

; Committed branches
Commit.Branches = 2689
Commit.Squashed = 9353
Commit.Mispred = 720
Commit.PredAcc = 0.7322

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point/XMM register file)
;    Size - Available size
;    Reads, Writes - Accesses to the structure


; Statistics for core 1 - thread 0
[ Core 1 Thread 0 ]

; Dispatch stage
Dispatch.Uop.nop = 125
Dispatch.Uop.move = 1250
Dispatch.Uop.add = 2622
Dispatch.Uop.sub = 3444
Dispatch.Uop.mult = 31
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 7061
Dispatch.Uop.and = 1462
Dispatch.Uop.or = 89
Dispatch.Uop.xor = 272
Dispatch.Uop.not = 3
Dispatch.Uop.shift = 164
Dispatch.Uop.sign = 27
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4099
Dispatch.Uop.store = 2699
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 289
Dispatch.Uop.ret = 228
Dispatch.Uop.jump = 221
Dispatch.Uop.branch = 2825
Dispatch.Uop.ibranch = 193
Dispatch.Uop.syscall = 20
Dispatch.Integer = 14418
Dispatch.Logic = 2017
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6798
Dispatch.Ctrl = 3756
Dispatch.WndSwitch = 517
Dispatch.Total = 27134
Dispatch.IPC = 0.3287
Dispatch.DutyCycle = 0.08219

; Issue stage
Issue.Uop.nop = 83
Issue.Uop.move = 863
Issue.Uop.add = 2302
Issue.Uop.sub = 2705
Issue.Uop.mult = 23
Issue.Uop.div = 6
Issue.Uop.effaddr = 5763
Issue.Uop.and = 1173
Issue.Uop.or = 55
Issue.Uop.xor = 211
Issue.Uop.not = 1
Issue.Uop.shift = 109
Issue.Uop.sign = 10
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3085
Issue.Uop.store = 1721
Issue.Uop.prefetch = 0
Issue.Uop.call = 238
Issue.Uop.ret = 170
Issue.Uop.jump = 181
Issue.Uop.branch = 2206
Issue.Uop.ibranch = 185
Issue.Uop.syscall = 18
Issue.Integer = 11662
Issue.Logic = 1559
Issue.FloatingPoint = 0
Issue.Memory = 4806
Issue.Ctrl = 2980
Issue.WndSwitch = 408
Issue.Total = 21108
Issue.IPC = 0.2557
Issue.DutyCycle = 0.06393

; Commit stage
Commit.Uop.nop = 13
Commit.Uop.move = 578
Commit.Uop.add = 1836
Commit.Uop.sub = 2198
Commit.Uop.mult = 22
Commit.Uop.div = 5
Commit.Uop.effaddr = 4492
Commit.Uop.and = 1082
Commit.Uop.or = 49
Commit.Uop.xor = 160
Commit.Uop.not = 1
Commit.Uop.shift = 98
Commit.Uop.sign = 10
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2809
Commit.Uop.store = 1721
Commit.Uop.prefetch = 0
Commit.Uop.call = 172
Commit.Uop.ret = 165
Commit.Uop.jump = 102
Commit.Uop.branch = 2141
Commit.Uop.ibranch = 109
Commit.Uop.syscall = 18
Commit.Integer = 9131
Commit.Logic = 1400
Commit.FloatingPoint = 0
Commit.Memory = 4530
Commit.Ctrl = 2689
Commit.WndSwitch = 337
Commit.Total = 17781
Commit.IPC = 0.2154
Commit.DutyCycle = 0.05386

; Committed branches
Commit.Branches = 2689
Commit.Squashed = 9353
Commit.Mispred = 720
Commit.PredAcc = 0.7322

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, integer/floating-point/XMM register file,
; and renaming table)
ROB.Size = 64
ROB.Reads = 17781
ROB.Writes = 27134
IQ.Size = 40
IQ.Reads = 16302
IQ.Writes = 20336
LSQ.Size = 20
LSQ.Reads = 4806
LSQ.Writes = 6798
RF_Int.Size = 80
RF_Int.Reads = 24030
RF_Int.Writes = 15515
RF_Fp.Size = 40
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RF_Xmm.Size = 40
RF_Xmm.Reads = 0
RF_Xmm.Writes = 0
RAT.IntReads = 31318
RAT.IntWrites = 17935
RAT.FpReads = 0
RAT.FpWrites = 0
RAT.XmmReads = 0
RAT.XmmWrites = 0
BTB.Reads = 4020
BTB.Writes = 2689


; Statistics for core 2
[ Core 2 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 4978
fu.IntAdd.Denied = 26
fu.IntAdd.WaitingTime = 0.009843
fu.IntMult.Accesses = 23
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 6
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 5749
fu.EffAddr.Denied = 805
fu.EffAddr.WaitingTime = 0.1172
fu.Logic.Accesses = 1563
fu.Logic.Denied = 38
fu.Logic.WaitingTime = 0.0723
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatCompare.Accesses = 0
fu.FloatCompare.Denied = 0
fu.FloatCompare.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XmmIntAdd.Accesses = 0
fu.XmmIntAdd.Denied = 0
fu.XmmIntAdd.WaitingTime = 0
fu.XmmIntMult.Accesses = 0
fu.XmmIntMult.Denied = 0
fu.XmmIntMult.WaitingTime = 0
fu.XmmIntDiv.Accesses = 0
fu.XmmIntDiv.Denied = 0
fu.XmmIntDiv.WaitingTime = 0
fu.XmmLogic.Accesses = 0
fu.XmmLogic.Denied = 0
fu.XmmLogic.WaitingTime = 0
fu.XmmFloatAdd.Accesses = 0
fu.XmmFloatAdd.Denied = 0
fu.XmmFloatAdd.WaitingTime = 0
fu.XmmFloatCompare.Accesses = 0
fu.XmmFloatCompare.Denied = 0
fu.XmmFloatCompare.WaitingTime = 0
fu.XmmFloatMult.Accesses = 0
fu.XmmFloatMult.Denied = 0
fu.XmmFloatMult.WaitingTime = 0
fu.XmmFloatDiv.Accesses = 0
fu.XmmFloatDiv.Denied = 0
fu.XmmFloatDiv.WaitingTime = 0
fu.XmmFloatConv.Accesses = 0
fu.XmmFloatConv.Denied = 0
fu.XmmFloatConv.WaitingTime = 0
fu.XmmFloatComplex.Accesses = 0
fu.XmmFloatComplex.Denied = 0
fu.XmmFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 17781
Dispatch.Stall.spec = 9314
Dispatch.Stall.uop_queue = 276666
Dispatch.Stall.rob = 21867
Dispatch.Stall.iq = 494
Dispatch.Stall.lsq = 587
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 2863

; Dispatch stage
Dispatch.Uop.nop = 125
Dispatch.Uop.move = 1266
Dispatch.Uop.add = 2605
Dispatch.Uop.sub = 3428
Dispatch.Uop.mult = 30
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 7049
Dispatch.Uop.and = 1476
Dispatch.Uop.or = 90
Dispatch.Uop.xor = 274
Dispatch.Uop.not = 4
Dispatch.Uop.shift = 170
Dispatch.Uop.sign = 27
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4085
Dispatch.Uop.store = 2675
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 289
Dispatch.Uop.ret = 225
Dispatch.Uop.jump = 224
Dispatch.Uop.branch = 2838
Dispatch.Uop.ibranch = 185
Dispatch.Uop.syscall = 20
Dispatch.Integer = 14388
Dispatch.Logic = 2041
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6760
Dispatch.Ctrl = 3761
Dispatch.WndSwitch = 514
Dispatch.Total = 27095
Dispatch.IPC = 0.3283
Dispatch.DutyCycle = 0.08207

; Issue stage
Issue.Uop.nop = 83
Issue.Uop.move = 872
Issue.Uop.add = 2277
Issue.Uop.sub = 2701
Issue.Uop.mult = 23
Issue.Uop.div = 6
Issue.Uop.effaddr = 5749
Issue.Uop.and = 1176
Issue.Uop.or = 54
Issue.Uop.xor = 210
Issue.Uop.not = 1
Issue.Uop.shift = 112
Issue.Uop.sign = 10
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3065
Issue.Uop.store = 1721
Issue.Uop.prefetch = 0
Issue.Uop.call = 239
Issue.Uop.ret = 168
Issue.Uop.jump = 182
Issue.Uop.branch = 2204
Issue.Uop.ibranch = 176
Issue.Uop.syscall = 19
Issue.Integer = 11628
Issue.Logic = 1563
Issue.FloatingPoint = 0
Issue.Memory = 4786
Issue.Ctrl = 2969
Issue.WndSwitch = 407
Issue.Total = 21048
Issue.IPC = 0.255
Issue.DutyCycle = 0.06375

; Commit stage
Commit.Uop.nop = 13
Commit.Uop.move = 578
Commit.Uop.add = 1836
Commit.Uop.sub = 2198
Commit.Uop.mult = 22
Commit.Uop.div = 5
Commit.Uop.effaddr = 4492
Commit.Uop.and = 1082
Commit.Uop.or = 49
Commit.Uop.xor = 160
Commit.Uop.not = 1
Commit.Uop.shift = 98
Commit.Uop.sign = 10
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2809
Commit.Uop.store = 1721
Commit.Uop.prefetch = 0
Commit.Uop.call = 172
Commit.Uop.ret = 165
Commit.Uop.jump = 102
Commit.Uop.branch = 2141
Commit.Uop.ibranch = 109
Commit.Uop.syscall = 18
Commit.Integer = 9131
Commit.Logic = 1400
Commit.FloatingPoint = 0
Commit.Memory = 4530
Commit.Ctrl = 2689
Commit.WndSwitch = 337
Commit.Total = 17781
Commit.IPC = 0.2154
Commit.DutyCycle = 0.05386

; Committed branches
Commit.Branches = 2689
Commit.Squashed = 9314
Commit.Mispred = 716
Commit.PredAcc = 0.7337

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point/XMM register file)
;    Size - Available size
;    Reads, Writes - Accesses to the structure


; Statistics for core 2 - thread 0
[ Core 2 Thread 0 ]

; Dispatch stage
Dispatch.Uop.nop = 125
Dispatch.Uop.move = 1266
Dispatch.Uop.add = 2605
Dispatch.Uop.sub = 3428
Dispatch.Uop.mult = 30
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 7049
Dispatch.Uop.and = 1476
Dispatch.Uop.or = 90
Dispatch.Uop.xor = 274
Dispatch.Uop.not = 4
Dispatch.Uop.shift = 170
Dispatch.Uop.sign = 27
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4085
Dispatch.Uop.store = 2675
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 289
Dispatch.Uop.ret = 225
Dispatch.Uop.jump = 224
Dispatch.Uop.branch = 2838
Dispatch.Uop.ibranch = 185
Dispatch.Uop.syscall = 20
Dispatch.Integer = 14388
Dispatch.Logic = 2041
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6760
Dispatch.Ctrl = 3761
Dispatch.WndSwitch = 514
Dispatch.Total = 27095
Dispatch.IPC = 0.3283
Dispatch.DutyCycle = 0.08207

; Issue stage
Issue.Uop.nop = 83
Issue.Uop.move = 872
Issue.Uop.add = 2277
Issue.Uop.sub = 2701
Issue.Uop.mult = 23
Issue.Uop.div = 6
Issue.Uop.effaddr = 5749
Issue.Uop.and = 1176
Issue.Uop.or = 54
Issue.Uop.xor = 210
Issue.Uop.not = 1
Issue.Uop.shift = 112
Issue.Uop.sign = 10
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3065
Issue.Uop.store = 1721
Issue.Uop.prefetch = 0
Issue.Uop.call = 239
Issue.Uop.ret = 168
Issue.Uop.jump = 182
Issue.Uop.branch = 2204
Issue.Uop.ibranch = 176
Issue.Uop.syscall = 19
Issue.Integer = 11628
Issue.Logic = 1563
Issue.FloatingPoint = 0
Issue.Memory = 4786
Issue.Ctrl = 2969
Issue.WndSwitch = 407
Issue.Total = 21048
Issue.IPC = 0.255
Issue.DutyCycle = 0.06375

; Commit stage
Commit.Uop.nop = 13
Commit.Uop.move = 578
Commit.Uop.add = 1836
Commit.Uop.sub = 2198
Commit.Uop.mult = 22
Commit.Uop.div = 5
Commit.Uop.effaddr = 4492
Commit.Uop.and = 1082
Commit.Uop.or = 49
Commit.Uop.xor = 160
Commit.Uop.not = 1
Commit.Uop.shift = 98
Commit.Uop.sign = 10
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2809
Commit.Uop.store = 1721
Commit.Uop.prefetch = 0
Commit.Uop.call = 172
Commit.Uop.ret = 165
Commit.Uop.jump = 102
Commit.Uop.branch = 2141
Commit.Uop.ibranch = 109
Commit.Uop.syscall = 18
Commit.Integer = 9131
Commit.Logic = 1400
Commit.FloatingPoint = 0
Commit.Memory = 4530
Commit.Ctrl = 2689
Commit.WndSwitch = 337
Commit.Total = 17781
Commit.IPC = 0.2154
Commit.DutyCycle = 0.05386

; Committed branches
Commit.Branches = 2689
Commit.Squashed = 9314
Commit.Mispred = 716
Commit.PredAcc = 0.7337

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, integer/floating-point/XMM register file,
; and renaming table)
ROB.Size = 64
ROB.Reads = 17781
ROB.Writes = 27095
IQ.Size = 40
IQ.Reads = 16262
IQ.Writes = 20335
LSQ.Size = 20
LSQ.Reads = 4786
LSQ.Writes = 6760
RF_Int.Size = 80
RF_Int.Reads = 23933
RF_Int.Writes = 15462
RF_Fp.Size = 40
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RF_Xmm.Size = 40
RF_Xmm.Reads = 0
RF_Xmm.Writes = 0
RAT.IntReads = 31231
RAT.IntWrites = 17917
RAT.FpReads = 0
RAT.FpWrites = 0
RAT.XmmReads = 0
RAT.XmmWrites = 0
BTB.Reads = 4017
BTB.Writes = 2689


; Statistics for core 3
[ Core 3 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 4997
fu.IntAdd.Denied = 21
fu.IntAdd.WaitingTime = 0.006804
fu.IntMult.Accesses = 23
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 6
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 5773
fu.EffAddr.Denied = 820
fu.EffAddr.WaitingTime = 0.1157
fu.Logic.Accesses = 1558
fu.Logic.Denied = 38
fu.Logic.WaitingTime = 0.07253
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatCompare.Accesses = 0
fu.FloatCompare.Denied = 0
fu.FloatCompare.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XmmIntAdd.Accesses = 0
fu.XmmIntAdd.Denied = 0
fu.XmmIntAdd.WaitingTime = 0
fu.XmmIntMult.Accesses = 0
fu.XmmIntMult.Denied = 0
fu.XmmIntMult.WaitingTime = 0
fu.XmmIntDiv.Accesses = 0
fu.XmmIntDiv.Denied = 0
fu.XmmIntDiv.WaitingTime = 0
fu.XmmLogic.Accesses = 0
fu.XmmLogic.Denied = 0
fu.XmmLogic.WaitingTime = 0
fu.XmmFloatAdd.Accesses = 0
fu.XmmFloatAdd.Denied = 0
fu.XmmFloatAdd.WaitingTime = 0
fu.XmmFloatCompare.Accesses = 0
fu.XmmFloatCompare.Denied = 0
fu.XmmFloatCompare.WaitingTime = 0
fu.XmmFloatMult.Accesses = 0
fu.XmmFloatMult.Denied = 0
fu.XmmFloatMult.WaitingTime = 0
fu.XmmFloatDiv.Accesses = 0
fu.XmmFloatDiv.Denied = 0
fu.XmmFloatDiv.WaitingTime = 0
fu.XmmFloatConv.Accesses = 0
fu.XmmFloatConv.Denied = 0
fu.XmmFloatConv.WaitingTime = 0
fu.XmmFloatComplex.Accesses = 0
fu.XmmFloatComplex.Denied = 0
fu.XmmFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 17781
Dispatch.Stall.spec = 9383
Dispatch.Stall.uop_queue = 277093
Dispatch.Stall.rob = 21348
Dispatch.Stall.iq = 41
Dispatch.Stall.lsq = 587
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 3339

; Dispatch stage
Dispatch.Uop.nop = 129
Dispatch.Uop.move = 1267
Dispatch.Uop.add = 2617
Dispatch.Uop.sub = 3445
Dispatch.Uop.mult = 31
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 7069
Dispatch.Uop.and = 1470
Dispatch.Uop.or = 92
Dispatch.Uop.xor = 280
Dispatch.Uop.not = 4
Dispatch.Uop.shift = 159
Dispatch.Uop.sign = 28
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4092
Dispatch.Uop.store = 2685
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 292
Dispatch.Uop.ret = 228
Dispatch.Uop.jump = 224
Dispatch.Uop.branch = 2836
Dispatch.Uop.ibranch = 185
Dispatch.Uop.syscall = 21
Dispatch.Integer = 14439
Dispatch.Logic = 2033
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6777
Dispatch.Ctrl = 3765
Dispatch.WndSwitch = 520
Dispatch.Total = 27164
Dispatch.IPC = 0.3291
Dispatch.DutyCycle = 0.08228

; Issue stage
Issue.Uop.nop = 87
Issue.Uop.move = 876
Issue.Uop.add = 2289
Issue.Uop.sub = 2708
Issue.Uop.mult = 23
Issue.Uop.div = 6
Issue.Uop.effaddr = 5773
Issue.Uop.and = 1172
Issue.Uop.or = 56
Issue.Uop.xor = 210
Issue.Uop.not = 1
Issue.Uop.shift = 109
Issue.Uop.sign = 10
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3079
Issue.Uop.store = 1721
Issue.Uop.prefetch = 0
Issue.Uop.call = 240
Issue.Uop.ret = 170
Issue.Uop.jump = 184
Issue.Uop.branch = 2205
Issue.Uop.ibranch = 176
Issue.Uop.syscall = 19
Issue.Integer = 11675
Issue.Logic = 1558
Issue.FloatingPoint = 0
Issue.Memory = 4800
Issue.Ctrl = 2975
Issue.WndSwitch = 410
Issue.Total = 21114
Issue.IPC = 0.2558
Issue.DutyCycle = 0.06395

; Commit stage
Commit.Uop.nop = 13
Commit.Uop.move = 578
Commit.Uop.add = 1836
Commit.Uop.sub = 2198
Commit.Uop.mult = 22
Commit.Uop.div = 5
Commit.Uop.effaddr = 4492
Commit.Uop.and = 1082
Commit.Uop.or = 49
Commit.Uop.xor = 160
Commit.Uop.not = 1
Commit.Uop.shift = 98
Commit.Uop.sign = 10
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2809
Commit.Uop.store = 1721
Commit.Uop.prefetch = 0
Commit.Uop.call = 172
Commit.Uop.ret = 165
Commit.Uop.jump = 102
Commit.Uop.branch = 2141
Commit.Uop.ibranch = 109
Commit.Uop.syscall = 18
Commit.Integer = 9131
Commit.Logic = 1400
Commit.FloatingPoint = 0
Commit.Memory = 4530
Commit.Ctrl = 2689
Commit.WndSwitch = 337
Commit.Total = 17781
Commit.IPC = 0.2154
Commit.DutyCycle = 0.05386

; Committed branches
Commit.Branches = 2689
Commit.Squashed = 9383
Commit.Mispred = 716
Commit.PredAcc = 0.7337

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point/XMM register file)
;    Size - Available size
;    Reads, Writes - Accesses to the structure


; Statistics for core 3 - thread 0
[ Core 3 Thread 0 ]

; Dispatch stage
Dispatch.Uop.nop = 129
Dispatch.Uop.move = 1267
Dispatch.Uop.add = 2617
Dispatch.Uop.sub = 3445
Dispatch.Uop.mult = 31
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 7069
Dispatch.Uop.and = 1470
Dispatch.Uop.or = 92
Dispatch.Uop.xor = 280
Dispatch.Uop.not = 4
Dispatch.Uop.shift = 159
Dispatch.Uop.sign = 28
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4092
Dispatch.Uop.store = 2685
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 292
Dispatch.Uop.ret = 228
Dispatch.Uop.jump = 224
Dispatch.Uop.branch = 2836
Dispatch.Uop.ibranch = 185
Dispatch.Uop.syscall = 21
Dispatch.Integer = 14439
Dispatch.Logic = 2033
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6777
Dispatch.Ctrl = 3765
Dispatch.WndSwitch = 520
Dispatch.Total = 27164
Dispatch.IPC = 0.3291
Dispatch.DutyCycle = 0.08228

; Issue stage
Issue.Uop.nop = 87
Issue.Uop.move = 876
Issue.Uop.add = 2289
Issue.Uop.sub = 2708
Issue.Uop.mult = 23
Issue.Uop.div = 6
Issue.Uop.effaddr = 5773
Issue.Uop.and = 1172
Issue.Uop.or = 56
Issue.Uop.xor = 210
Issue.Uop.not = 1
Issue.Uop.shift = 109
Issue.Uop.sign = 10
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3079
Issue.Uop.store = 1721
Issue.Uop.prefetch = 0
Issue.Uop.call = 240
Issue.Uop.ret = 170
Issue.Uop.jump = 184
Issue.Uop.branch = 2205
Issue.Uop.ibranch = 176
Issue.Uop.syscall = 19
Issue.Integer = 11675
Issue.Logic = 1558
Issue.FloatingPoint = 0
Issue.Memory = 4800
Issue.Ctrl = 2975
Issue.WndSwitch = 410
Issue.Total = 21114
Issue.IPC = 0.2558
Issue.DutyCycle = 0.06395

; Commit stage
Commit.Uop.nop = 13
Commit.Uop.move = 578
Commit.Uop.add = 1836
Commit.Uop.sub = 2198
Commit.Uop.mult = 22
Commit.Uop.div = 5
Commit.Uop.effaddr = 4492
Commit.Uop.and = 1082
Commit.Uop.or = 49
Commit.Uop.xor = 160
Commit.Uop.not = 1
Commit.Uop.shift = 98
Commit.Uop.sign = 10
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2809
Commit.Uop.store = 1721
Commit.Uop.prefetch = 0
Commit.Uop.call = 172
Commit.Uop.ret = 165
Commit.Uop.jump = 102
Commit.Uop.branch = 2141
Commit.Uop.ibranch = 109
Commit.Uop.syscall = 18
Commit.Integer = 9131
Commit.Logic = 1400
Commit.FloatingPoint = 0
Commit.Memory = 4530
Commit.Ctrl = 2689
Commit.WndSwitch = 337
Commit.Total = 17781
Commit.IPC = 0.2154
Commit.DutyCycle = 0.05386

; Committed branches
Commit.Branches = 2689
Commit.Squashed = 9383
Commit.Mispred = 716
Commit.PredAcc = 0.7337

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, integer/floating-point/XMM register file,
; and renaming table)
ROB.Size = 64
ROB.Reads = 17781
ROB.Writes = 27164
IQ.Size = 40
IQ.Reads = 16314
IQ.Writes = 20387
LSQ.Size = 20
LSQ.Reads = 4800
LSQ.Writes = 6777
RF_Int.Size = 80
RF_Int.Reads = 23992
RF_Int.Writes = 15513
RF_Fp.Size = 40
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RF_Xmm.Size = 40
RF_Xmm.Reads = 0
RF_Xmm.Writes = 0
RAT.IntReads = 31297
RAT.IntWrites = 17973
RAT.FpReads = 0
RAT.FpWrites = 0
RAT.XmmReads = 0
RAT.XmmWrites = 0
BTB.Reads = 4020
BTB.Writes = 2689


; Statistics for core 4
[ Core 4 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 5010
fu.IntAdd.Denied = 13
fu.IntAdd.WaitingTime = 0.003992
fu.IntMult.Accesses = 23
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 6
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 5769
fu.EffAddr.Denied = 791
fu.EffAddr.WaitingTime = 0.1149
fu.Logic.Accesses = 1563
fu.Logic.Denied = 39
fu.Logic.WaitingTime = 0.07678
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatCompare.Accesses = 0
fu.FloatCompare.Denied = 0
fu.FloatCompare.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XmmIntAdd.Accesses = 0
fu.XmmIntAdd.Denied = 0
fu.XmmIntAdd.WaitingTime = 0
fu.XmmIntMult.Accesses = 0
fu.XmmIntMult.Denied = 0
fu.XmmIntMult.WaitingTime = 0
fu.XmmIntDiv.Accesses = 0
fu.XmmIntDiv.Denied = 0
fu.XmmIntDiv.WaitingTime = 0
fu.XmmLogic.Accesses = 0
fu.XmmLogic.Denied = 0
fu.XmmLogic.WaitingTime = 0
fu.XmmFloatAdd.Accesses = 0
fu.XmmFloatAdd.Denied = 0
fu.XmmFloatAdd.WaitingTime = 0
fu.XmmFloatCompare.Accesses = 0
fu.XmmFloatCompare.Denied = 0
fu.XmmFloatCompare.WaitingTime = 0
fu.XmmFloatMult.Accesses = 0
fu.XmmFloatMult.Denied = 0
fu.XmmFloatMult.WaitingTime = 0
fu.XmmFloatDiv.Accesses = 0
fu.XmmFloatDiv.Denied = 0
fu.XmmFloatDiv.WaitingTime = 0
fu.XmmFloatConv.Accesses = 0
fu.XmmFloatConv.Denied = 0
fu.XmmFloatConv.WaitingTime = 0
fu.XmmFloatComplex.Accesses = 0
fu.XmmFloatComplex.Denied = 0
fu.XmmFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 17781
Dispatch.Stall.spec = 9387
Dispatch.Stall.uop_queue = 272184
Dispatch.Stall.rob = 19734
Dispatch.Stall.iq = 28
Dispatch.Stall.lsq = 563
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 9895

; Dispatch stage
Dispatch.Uop.nop = 124
Dispatch.Uop.move = 1262
Dispatch.Uop.add = 2626
Dispatch.Uop.sub = 3445
Dispatch.Uop.mult = 30
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 7064
Dispatch.Uop.and = 1471
Dispatch.Uop.or = 89
Dispatch.Uop.xor = 275
Dispatch.Uop.not = 3
Dispatch.Uop.shift = 167
Dispatch.Uop.sign = 27
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4095
Dispatch.Uop.store = 2699
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 290
Dispatch.Uop.ret = 225
Dispatch.Uop.jump = 224
Dispatch.Uop.branch = 2829
Dispatch.Uop.ibranch = 193
Dispatch.Uop.syscall = 20
Dispatch.Integer = 14437
Dispatch.Logic = 2032
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6794
Dispatch.Ctrl = 3761
Dispatch.WndSwitch = 515
Dispatch.Total = 27168
Dispatch.IPC = 0.3292
Dispatch.DutyCycle = 0.08229

; Issue stage
Issue.Uop.nop = 82
Issue.Uop.move = 875
Issue.Uop.add = 2299
Issue.Uop.sub = 2711
Issue.Uop.mult = 23
Issue.Uop.div = 6
Issue.Uop.effaddr = 5769
Issue.Uop.and = 1174
Issue.Uop.or = 55
Issue.Uop.xor = 211
Issue.Uop.not = 1
Issue.Uop.shift = 112
Issue.Uop.sign = 10
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3088
Issue.Uop.store = 1721
Issue.Uop.prefetch = 0
Issue.Uop.call = 239
Issue.Uop.ret = 171
Issue.Uop.jump = 180
Issue.Uop.branch = 2202
Issue.Uop.ibranch = 185
Issue.Uop.syscall = 18
Issue.Integer = 11683
Issue.Logic = 1563
Issue.FloatingPoint = 0
Issue.Memory = 4809
Issue.Ctrl = 2977
Issue.WndSwitch = 410
Issue.Total = 21132
Issue.IPC = 0.256
Issue.DutyCycle = 0.06401

; Commit stage
Commit.Uop.nop = 13
Commit.Uop.move = 578
Commit.Uop.add = 1836
Commit.Uop.sub = 2198
Commit.Uop.mult = 22
Commit.Uop.div = 5
Commit.Uop.effaddr = 4492
Commit.Uop.and = 1082
Commit.Uop.or = 49
Commit.Uop.xor = 160
Commit.Uop.not = 1
Commit.Uop.shift = 98
Commit.Uop.sign = 10
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2809
Commit.Uop.store = 1721
Commit.Uop.prefetch = 0
Commit.Uop.call = 172
Commit.Uop.ret = 165
Commit.Uop.jump = 102
Commit.Uop.branch = 2141
Commit.Uop.ibranch = 109
Commit.Uop.syscall = 18
Commit.Integer = 9131
Commit.Logic = 1400
Commit.FloatingPoint = 0
Commit.Memory = 4530
Commit.Ctrl = 2689
Commit.WndSwitch = 337
Commit.Total = 17781
Commit.IPC = 0.2154
Commit.DutyCycle = 0.05386

; Committed branches
Commit.Branches = 2689
Commit.Squashed = 9387
Commit.Mispred = 722
Commit.PredAcc = 0.7315

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point/XMM register file)
;    Size - Available size
;    Reads, Writes - Accesses to the structure


; Statistics for core 4 - thread 0
[ Core 4 Thread 0 ]

; Dispatch stage
Dispatch.Uop.nop = 124
Dispatch.Uop.move = 1262
Dispatch.Uop.add = 2626
Dispatch.Uop.sub = 3445
Dispatch.Uop.mult = 30
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 7064
Dispatch.Uop.and = 1471
Dispatch.Uop.or = 89
Dispatch.Uop.xor = 275
Dispatch.Uop.not = 3
Dispatch.Uop.shift = 167
Dispatch.Uop.sign = 27
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4095
Dispatch.Uop.store = 2699
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 290
Dispatch.Uop.ret = 225
Dispatch.Uop.jump = 224
Dispatch.Uop.branch = 2829
Dispatch.Uop.ibranch = 193
Dispatch.Uop.syscall = 20
Dispatch.Integer = 14437
Dispatch.Logic = 2032
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6794
Dispatch.Ctrl = 3761
Dispatch.WndSwitch = 515
Dispatch.Total = 27168
Dispatch.IPC = 0.3292
Dispatch.DutyCycle = 0.08229

; Issue stage
Issue.Uop.nop = 82
Issue.Uop.move = 875
Issue.Uop.add = 2299
Issue.Uop.sub = 2711
Issue.Uop.mult = 23
Issue.Uop.div = 6
Issue.Uop.effaddr = 5769
Issue.Uop.and = 1174
Issue.Uop.or = 55
Issue.Uop.xor = 211
Issue.Uop.not = 1
Issue.Uop.shift = 112
Issue.Uop.sign = 10
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3088
Issue.Uop.store = 1721
Issue.Uop.prefetch = 0
Issue.Uop.call = 239
Issue.Uop.ret = 171
Issue.Uop.jump = 180
Issue.Uop.branch = 2202
Issue.Uop.ibranch = 185
Issue.Uop.syscall = 18
Issue.Integer = 11683
Issue.Logic = 1563
Issue.FloatingPoint = 0
Issue.Memory = 4809
Issue.Ctrl = 2977
Issue.WndSwitch = 410
Issue.Total = 21132
Issue.IPC = 0.256
Issue.DutyCycle = 0.06401

; Commit stage
Commit.Uop.nop = 13
Commit.Uop.move = 578
Commit.Uop.add = 1836
Commit.Uop.sub = 2198
Commit.Uop.mult = 22
Commit.Uop.div = 5
Commit.Uop.effaddr = 4492
Commit.Uop.and = 1082
Commit.Uop.or = 49
Commit.Uop.xor = 160
Commit.Uop.not = 1
Commit.Uop.shift = 98
Commit.Uop.sign = 10
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2809
Commit.Uop.store = 1721
Commit.Uop.prefetch = 0
Commit.Uop.call = 172
Commit.Uop.ret = 165
Commit.Uop.jump = 102
Commit.Uop.branch = 2141
Commit.Uop.ibranch = 109
Commit.Uop.syscall = 18
Commit.Integer = 9131
Commit.Logic = 1400
Commit.FloatingPoint = 0
Commit.Memory = 4530
Commit.Ctrl = 2689
Commit.WndSwitch = 337
Commit.Total = 17781
Commit.IPC = 0.2154
Commit.DutyCycle = 0.05386

; Committed branches
Commit.Branches = 2689
Commit.Squashed = 9387
Commit.Mispred = 722
Commit.PredAcc = 0.7315

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, integer/floating-point/XMM register file,
; and renaming table)
ROB.Size = 64
ROB.Reads = 17781
ROB.Writes = 27168
IQ.Size = 40
IQ.Reads = 16323
IQ.Writes = 20374
LSQ.Size = 20
LSQ.Reads = 4809
LSQ.Writes = 6794
RF_Int.Size = 80
RF_Int.Reads = 24045
RF_Int.Writes = 15544
RF_Fp.Size = 40
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RF_Xmm.Size = 40
RF_Xmm.Reads = 0
RF_Xmm.Writes = 0
RAT.IntReads = 31362
RAT.IntWrites = 17959
RAT.FpReads = 0
RAT.FpWrites = 0
RAT.XmmReads = 0
RAT.XmmWrites = 0
BTB.Reads = 4010
BTB.Writes = 2689


; Statistics for core 5
[ Core 5 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 5015
fu.IntAdd.Denied = 21
fu.IntAdd.WaitingTime = 0.007178
fu.IntMult.Accesses = 23
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 6
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 5771
fu.EffAddr.Denied = 824
fu.EffAddr.WaitingTime = 0.1177
fu.Logic.Accesses = 1562
fu.Logic.Denied = 38
fu.Logic.WaitingTime = 0.07234
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatCompare.Accesses = 0
fu.FloatCompare.Denied = 0
fu.FloatCompare.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XmmIntAdd.Accesses = 0
fu.XmmIntAdd.Denied = 0
fu.XmmIntAdd.WaitingTime = 0
fu.XmmIntMult.Accesses = 0
fu.XmmIntMult.Denied = 0
fu.XmmIntMult.WaitingTime = 0
fu.XmmIntDiv.Accesses = 0
fu.XmmIntDiv.Denied = 0
fu.XmmIntDiv.WaitingTime = 0
fu.XmmLogic.Accesses = 0
fu.XmmLogic.Denied = 0
fu.XmmLogic.WaitingTime = 0
fu.XmmFloatAdd.Accesses = 0
fu.XmmFloatAdd.Denied = 0
fu.XmmFloatAdd.WaitingTime = 0
fu.XmmFloatCompare.Accesses = 0
fu.XmmFloatCompare.Denied = 0
fu.XmmFloatCompare.WaitingTime = 0
fu.XmmFloatMult.Accesses = 0
fu.XmmFloatMult.Denied = 0
fu.XmmFloatMult.WaitingTime = 0
fu.XmmFloatDiv.Accesses = 0
fu.XmmFloatDiv.Denied = 0
fu.XmmFloatDiv.WaitingTime = 0
fu.XmmFloatConv.Accesses = 0
fu.XmmFloatConv.Denied = 0
fu.XmmFloatConv.WaitingTime = 0
fu.XmmFloatComplex.Accesses = 0
fu.XmmFloatComplex.Denied = 0
fu.XmmFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 17781
Dispatch.Stall.spec = 9500
Dispatch.Stall.uop_queue = 279453
Dispatch.Stall.rob = 21200
Dispatch.Stall.iq = 488
Dispatch.Stall.lsq = 587
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 563

; Dispatch stage
Dispatch.Uop.nop = 127
Dispatch.Uop.move = 1264
Dispatch.Uop.add = 2614
Dispatch.Uop.sub = 3478
Dispatch.Uop.mult = 30
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 7095
Dispatch.Uop.and = 1474
Dispatch.Uop.or = 90
Dispatch.Uop.xor = 277
Dispatch.Uop.not = 3
Dispatch.Uop.shift = 172
Dispatch.Uop.sign = 28
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4105
Dispatch.Uop.store = 2709
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 296
Dispatch.Uop.ret = 224
Dispatch.Uop.jump = 224
Dispatch.Uop.branch = 2848
Dispatch.Uop.ibranch = 193
Dispatch.Uop.syscall = 20
Dispatch.Integer = 14491
Dispatch.Logic = 2044
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6814
Dispatch.Ctrl = 3785
Dispatch.WndSwitch = 520
Dispatch.Total = 27281
Dispatch.IPC = 0.3305
Dispatch.DutyCycle = 0.08263

; Issue stage
Issue.Uop.nop = 85
Issue.Uop.move = 877
Issue.Uop.add = 2286
Issue.Uop.sub = 2729
Issue.Uop.mult = 23
Issue.Uop.div = 6
Issue.Uop.effaddr = 5771
Issue.Uop.and = 1174
Issue.Uop.or = 54
Issue.Uop.xor = 210
Issue.Uop.not = 1
Issue.Uop.shift = 113
Issue.Uop.sign = 10
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3079
Issue.Uop.store = 1721
Issue.Uop.prefetch = 0
Issue.Uop.call = 243
Issue.Uop.ret = 167
Issue.Uop.jump = 182
Issue.Uop.branch = 2204
Issue.Uop.ibranch = 185
Issue.Uop.syscall = 19
Issue.Integer = 11692
Issue.Logic = 1562
Issue.FloatingPoint = 0
Issue.Memory = 4800
Issue.Ctrl = 2981
Issue.WndSwitch = 410
Issue.Total = 21139
Issue.IPC = 0.2561
Issue.DutyCycle = 0.06403

; Commit stage
Commit.Uop.nop = 13
Commit.Uop.move = 578
Commit.Uop.add = 1836
Commit.Uop.sub = 2198
Commit.Uop.mult = 22
Commit.Uop.div = 5
Commit.Uop.effaddr = 4492
Commit.Uop.and = 1082
Commit.Uop.or = 49
Commit.Uop.xor = 160
Commit.Uop.not = 1
Commit.Uop.shift = 98
Commit.Uop.sign = 10
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2809
Commit.Uop.store = 1721
Commit.Uop.prefetch = 0
Commit.Uop.call = 172
Commit.Uop.ret = 165
Commit.Uop.jump = 102
Commit.Uop.branch = 2141
Commit.Uop.ibranch = 109
Commit.Uop.syscall = 18
Commit.Integer = 9131
Commit.Logic = 1400
Commit.FloatingPoint = 0
Commit.Memory = 4530
Commit.Ctrl = 2689
Commit.WndSwitch = 337
Commit.Total = 17781
Commit.IPC = 0.2154
Commit.DutyCycle = 0.05386

; Committed branches
Commit.Branches = 2689
Commit.Squashed = 9500
Commit.Mispred = 718
Commit.PredAcc = 0.733

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point/XMM register file)
;    Size - Available size
;    Reads, Writes - Accesses to the structure


; Statistics for core 5 - thread 0
[ Core 5 Thread 0 ]

; Dispatch stage
Dispatch.Uop.nop = 127
Dispatch.Uop.move = 1264
Dispatch.Uop.add = 2614
Dispatch.Uop.sub = 3478
Dispatch.Uop.mult = 30
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 7095
Dispatch.Uop.and = 1474
Dispatch.Uop.or = 90
Dispatch.Uop.xor = 277
Dispatch.Uop.not = 3
Dispatch.Uop.shift = 172
Dispatch.Uop.sign = 28
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4105
Dispatch.Uop.store = 2709
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 296
Dispatch.Uop.ret = 224
Dispatch.Uop.jump = 224
Dispatch.Uop.branch = 2848
Dispatch.Uop.ibranch = 193
Dispatch.Uop.syscall = 20
Dispatch.Integer = 14491
Dispatch.Logic = 2044
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6814
Dispatch.Ctrl = 3785
Dispatch.WndSwitch = 520
Dispatch.Total = 27281
Dispatch.IPC = 0.3305
Dispatch.DutyCycle = 0.08263

; Issue stage
Issue.Uop.nop = 85
Issue.Uop.move = 877
Issue.Uop.add = 2286
Issue.Uop.sub = 2729
Issue.Uop.mult = 23
Issue.Uop.div = 6
Issue.Uop.effaddr = 5771
Issue.Uop.and = 1174
Issue.Uop.or = 54
Issue.Uop.xor = 210
Issue.Uop.not = 1
Issue.Uop.shift = 113
Issue.Uop.sign = 10
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3079
Issue.Uop.store = 1721
Issue.Uop.prefetch = 0
Issue.Uop.call = 243
Issue.Uop.ret = 167
Issue.Uop.jump = 182
Issue.Uop.branch = 2204
Issue.Uop.ibranch = 185
Issue.Uop.syscall = 19
Issue.Integer = 11692
Issue.Logic = 1562
Issue.FloatingPoint = 0
Issue.Memory = 4800
Issue.Ctrl = 2981
Issue.WndSwitch = 410
Issue.Total = 21139
Issue.IPC = 0.2561
Issue.DutyCycle = 0.06403

; Commit stage
Commit.Uop.nop = 13
Commit.Uop.move = 578
Commit.Uop.add = 1836
Commit.Uop.sub = 2198
Commit.Uop.mult = 22
Commit.Uop.div = 5
Commit.Uop.effaddr = 4492
Commit.Uop.and = 1082
Commit.Uop.or = 49
Commit.Uop.xor = 160
Commit.Uop.not = 1
Commit.Uop.shift = 98
Commit.Uop.sign = 10
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2809
Commit.Uop.store = 1721
Commit.Uop.prefetch = 0
Commit.Uop.call = 172
Commit.Uop.ret = 165
Commit.Uop.jump = 102
Commit.Uop.branch = 2141
Commit.Uop.ibranch = 109
Commit.Uop.syscall = 18
Commit.Integer = 9131
Commit.Logic = 1400
Commit.FloatingPoint = 0
Commit.Memory = 4530
Commit.Ctrl = 2689
Commit.WndSwitch = 337
Commit.Total = 17781
Commit.IPC = 0.2154
Commit.DutyCycle = 0.05386

; Committed branches
Commit.Branches = 2689
Commit.Squashed = 9500
Commit.Mispred = 718
Commit.PredAcc = 0.733

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, integer/floating-point/XMM register file,
; and renaming table)
ROB.Size = 64
ROB.Reads = 17781
ROB.Writes = 27281
IQ.Size = 40
IQ.Reads = 16339
IQ.Writes = 20467
LSQ.Size = 20
LSQ.Reads = 4800
LSQ.Writes = 6814
RF_Int.Size = 80
RF_Int.Reads = 24032
RF_Int.Writes = 15526
RF_Fp.Size = 40
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RF_Xmm.Size = 40
RF_Xmm.Reads = 0
RF_Xmm.Writes = 0
RAT.IntReads = 31456
RAT.IntWrites = 18034
RAT.FpReads = 0
RAT.FpWrites = 0
RAT.XmmReads = 0
RAT.XmmWrites = 0
BTB.Reads = 4023
BTB.Writes = 2689


; Statistics for core 6
[ Core 6 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 4984
fu.IntAdd.Denied = 21
fu.IntAdd.WaitingTime = 0.007624
fu.IntMult.Accesses = 23
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 6
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 5759
fu.EffAddr.Denied = 803
fu.EffAddr.WaitingTime = 0.1146
fu.Logic.Accesses = 1557
fu.Logic.Denied = 39
fu.Logic.WaitingTime = 0.07707
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatCompare.Accesses = 0
fu.FloatCompare.Denied = 0
fu.FloatCompare.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XmmIntAdd.Accesses = 0
fu.XmmIntAdd.Denied = 0
fu.XmmIntAdd.WaitingTime = 0
fu.XmmIntMult.Accesses = 0
fu.XmmIntMult.Denied = 0
fu.XmmIntMult.WaitingTime = 0
fu.XmmIntDiv.Accesses = 0
fu.XmmIntDiv.Denied = 0
fu.XmmIntDiv.WaitingTime = 0
fu.XmmLogic.Accesses = 0
fu.XmmLogic.Denied = 0
fu.XmmLogic.WaitingTime = 0
fu.XmmFloatAdd.Accesses = 0
fu.XmmFloatAdd.Denied = 0
fu.XmmFloatAdd.WaitingTime = 0
fu.XmmFloatCompare.Accesses = 0
fu.XmmFloatCompare.Denied = 0
fu.XmmFloatCompare.WaitingTime = 0
fu.XmmFloatMult.Accesses = 0
fu.XmmFloatMult.Denied = 0
fu.XmmFloatMult.WaitingTime = 0
fu.XmmFloatDiv.Accesses = 0
fu.XmmFloatDiv.Denied = 0
fu.XmmFloatDiv.WaitingTime = 0
fu.XmmFloatConv.Accesses = 0
fu.XmmFloatConv.Denied = 0
fu.XmmFloatConv.WaitingTime = 0
fu.XmmFloatComplex.Accesses = 0
fu.XmmFloatComplex.Denied = 0
fu.XmmFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 17781
Dispatch.Stall.spec = 9385
Dispatch.Stall.uop_queue = 274256
Dispatch.Stall.rob = 19410
Dispatch.Stall.iq = 478
Dispatch.Stall.lsq = 563
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 7699

; Dispatch stage
Dispatch.Uop.nop = 125
Dispatch.Uop.move = 1261
Dispatch.Uop.add = 2595
Dispatch.Uop.sub = 3459
Dispatch.Uop.mult = 30
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 7070
Dispatch.Uop.and = 1474
Dispatch.Uop.or = 90
Dispatch.Uop.xor = 273
Dispatch.Uop.not = 4
Dispatch.Uop.shift = 166
Dispatch.Uop.sign = 27
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4098
Dispatch.Uop.store = 2694
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 294
Dispatch.Uop.ret = 224
Dispatch.Uop.jump = 226
Dispatch.Uop.branch = 2841
Dispatch.Uop.ibranch = 185
Dispatch.Uop.syscall = 20
Dispatch.Integer = 14425
Dispatch.Logic = 2034
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6792
Dispatch.Ctrl = 3770
Dispatch.WndSwitch = 518
Dispatch.Total = 27166
Dispatch.IPC = 0.3291
Dispatch.DutyCycle = 0.08228

; Issue stage
Issue.Uop.nop = 84
Issue.Uop.move = 872
Issue.Uop.add = 2270
Issue.Uop.sub = 2714
Issue.Uop.mult = 23
Issue.Uop.div = 6
Issue.Uop.effaddr = 5759
Issue.Uop.and = 1171
Issue.Uop.or = 55
Issue.Uop.xor = 211
Issue.Uop.not = 1
Issue.Uop.shift = 109
Issue.Uop.sign = 10
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3068
Issue.Uop.store = 1721
Issue.Uop.prefetch = 0
Issue.Uop.call = 242
Issue.Uop.ret = 169
Issue.Uop.jump = 182
Issue.Uop.branch = 2202
Issue.Uop.ibranch = 176
Issue.Uop.syscall = 18
Issue.Integer = 11644
Issue.Logic = 1557
Issue.FloatingPoint = 0
Issue.Memory = 4789
Issue.Ctrl = 2971
Issue.WndSwitch = 411
Issue.Total = 21063
Issue.IPC = 0.2552
Issue.DutyCycle = 0.0638

; Commit stage
Commit.Uop.nop = 13
Commit.Uop.move = 578
Commit.Uop.add = 1836
Commit.Uop.sub = 2198
Commit.Uop.mult = 22
Commit.Uop.div = 5
Commit.Uop.effaddr = 4492
Commit.Uop.and = 1082
Commit.Uop.or = 49
Commit.Uop.xor = 160
Commit.Uop.not = 1
Commit.Uop.shift = 98
Commit.Uop.sign = 10
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2809
Commit.Uop.store = 1721
Commit.Uop.prefetch = 0
Commit.Uop.call = 172
Commit.Uop.ret = 165
Commit.Uop.jump = 102
Commit.Uop.branch = 2141
Commit.Uop.ibranch = 109
Commit.Uop.syscall = 18
Commit.Integer = 9131
Commit.Logic = 1400
Commit.FloatingPoint = 0
Commit.Memory = 4530
Commit.Ctrl = 2689
Commit.WndSwitch = 337
Commit.Total = 17781
Commit.IPC = 0.2154
Commit.DutyCycle = 0.05386

; Committed branches
Commit.Branches = 2689
Commit.Squashed = 9385
Commit.Mispred = 716
Commit.PredAcc = 0.7337

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point/XMM register file)
;    Size - Available size
;    Reads, Writes - Accesses to the structure


; Statistics for core 6 - thread 0
[ Core 6 Thread 0 ]

; Dispatch stage
Dispatch.Uop.nop = 125
Dispatch.Uop.move = 1261
Dispatch.Uop.add = 2595
Dispatch.Uop.sub = 3459
Dispatch.Uop.mult = 30
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 7070
Dispatch.Uop.and = 1474
Dispatch.Uop.or = 90
Dispatch.Uop.xor = 273
Dispatch.Uop.not = 4
Dispatch.Uop.shift = 166
Dispatch.Uop.sign = 27
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4098
Dispatch.Uop.store = 2694
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 294
Dispatch.Uop.ret = 224
Dispatch.Uop.jump = 226
Dispatch.Uop.branch = 2841
Dispatch.Uop.ibranch = 185
Dispatch.Uop.syscall = 20
Dispatch.Integer = 14425
Dispatch.Logic = 2034
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6792
Dispatch.Ctrl = 3770
Dispatch.WndSwitch = 518
Dispatch.Total = 27166
Dispatch.IPC = 0.3291
Dispatch.DutyCycle = 0.08228

; Issue stage
Issue.Uop.nop = 84
Issue.Uop.move = 872
Issue.Uop.add = 2270
Issue.Uop.sub = 2714
Issue.Uop.mult = 23
Issue.Uop.div = 6
Issue.Uop.effaddr = 5759
Issue.Uop.and = 1171
Issue.Uop.or = 55
Issue.Uop.xor = 211
Issue.Uop.not = 1
Issue.Uop.shift = 109
Issue.Uop.sign = 10
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3068
Issue.Uop.store = 1721
Issue.Uop.prefetch = 0
Issue.Uop.call = 242
Issue.Uop.ret = 169
Issue.Uop.jump = 182
Issue.Uop.branch = 2202
Issue.Uop.ibranch = 176
Issue.Uop.syscall = 18
Issue.Integer = 11644
Issue.Logic = 1557
Issue.FloatingPoint = 0
Issue.Memory = 4789
Issue.Ctrl = 2971
Issue.WndSwitch = 411
Issue.Total = 21063
Issue.IPC = 0.2552
Issue.DutyCycle = 0.0638

; Commit stage
Commit.Uop.nop = 13
Commit.Uop.move = 578
Commit.Uop.add = 1836
Commit.Uop.sub = 2198
Commit.Uop.mult = 22
Commit.Uop.div = 5
Commit.Uop.effaddr = 4492
Commit.Uop.and = 1082
Commit.Uop.or = 49
Commit.Uop.xor = 160
Commit.Uop.not = 1
Commit.Uop.shift = 98
Commit.Uop.sign = 10
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2809
Commit.Uop.store = 1721
Commit.Uop.prefetch = 0
Commit.Uop.call = 172
Commit.Uop.ret = 165
Commit.Uop.jump = 102
Commit.Uop.branch = 2141
Commit.Uop.ibranch = 109
Commit.Uop.syscall = 18
Commit.Integer = 9131
Commit.Logic = 1400
Commit.FloatingPoint = 0
Commit.Memory = 4530
Commit.Ctrl = 2689
Commit.WndSwitch = 337
Commit.Total = 17781
Commit.IPC = 0.2154
Commit.DutyCycle = 0.05386

; Committed branches
Commit.Branches = 2689
Commit.Squashed = 9385
Commit.Mispred = 716
Commit.PredAcc = 0.7337

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, integer/floating-point/XMM register file,
; and renaming table)
ROB.Size = 64
ROB.Reads = 17781
ROB.Writes = 27166
IQ.Size = 40
IQ.Reads = 16274
IQ.Writes = 20374
LSQ.Size = 20
LSQ.Reads = 4789
LSQ.Writes = 6792
RF_Int.Size = 80
RF_Int.Reads = 23949
RF_Int.Writes = 15478
RF_Fp.Size = 40
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RF_Xmm.Size = 40
RF_Xmm.Reads = 0
RF_Xmm.Writes = 0
RAT.IntReads = 31306
RAT.IntWrites = 17945
RAT.FpReads = 0
RAT.FpWrites = 0
RAT.XmmReads = 0
RAT.XmmWrites = 0
BTB.Reads = 4017
BTB.Writes = 2689


; Statistics for core 7
[ Core 7 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 4981
fu.IntAdd.Denied = 12
fu.IntAdd.WaitingTime = 0.003212
fu.IntMult.Accesses = 23
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 6
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 5768
fu.EffAddr.Denied = 797
fu.EffAddr.WaitingTime = 0.1115
fu.Logic.Accesses = 1558
fu.Logic.Denied = 39
fu.Logic.WaitingTime = 0.07702
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatCompare.Accesses = 0
fu.FloatCompare.Denied = 0
fu.FloatCompare.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XmmIntAdd.Accesses = 0
fu.XmmIntAdd.Denied = 0
fu.XmmIntAdd.WaitingTime = 0
fu.XmmIntMult.Accesses = 0
fu.XmmIntMult.Denied = 0
fu.XmmIntMult.WaitingTime = 0
fu.XmmIntDiv.Accesses = 0
fu.XmmIntDiv.Denied = 0
fu.XmmIntDiv.WaitingTime = 0
fu.XmmLogic.Accesses = 0
fu.XmmLogic.Denied = 0
fu.XmmLogic.WaitingTime = 0
fu.XmmFloatAdd.Accesses = 0
fu.XmmFloatAdd.Denied = 0
fu.XmmFloatAdd.WaitingTime = 0
fu.XmmFloatCompare.Accesses = 0
fu.XmmFloatCompare.Denied = 0
fu.XmmFloatCompare.WaitingTime = 0
fu.XmmFloatMult.Accesses = 0
fu.XmmFloatMult.Denied = 0
fu.XmmFloatMult.WaitingTime = 0
fu.XmmFloatDiv.Accesses = 0
fu.XmmFloatDiv.Denied = 0
fu.XmmFloatDiv.WaitingTime = 0
fu.XmmFloatConv.Accesses = 0
fu.XmmFloatConv.Denied = 0
fu.XmmFloatConv.WaitingTime = 0
fu.XmmFloatComplex.Accesses = 0
fu.XmmFloatComplex.Denied = 0
fu.XmmFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 17781
Dispatch.Stall.spec = 9308
Dispatch.Stall.uop_queue = 269503
Dispatch.Stall.rob = 20950
Dispatch.Stall.iq = 28
Dispatch.Stall.lsq = 563
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 11439

; Dispatch stage
Dispatch.Uop.nop = 127
Dispatch.Uop.move = 1258
Dispatch.Uop.add = 2599
Dispatch.Uop.sub = 3442
Dispatch.Uop.mult = 30
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 7064
Dispatch.Uop.and = 1462
Dispatch.Uop.or = 91
Dispatch.Uop.xor = 273
Dispatch.Uop.not = 3
Dispatch.Uop.shift = 163
Dispatch.Uop.sign = 27
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4086
Dispatch.Uop.store = 2689
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 291
Dispatch.Uop.ret = 226
Dispatch.Uop.jump = 223
Dispatch.Uop.branch = 2819
Dispatch.Uop.ibranch = 185
Dispatch.Uop.syscall = 21
Dispatch.Integer = 14403
Dispatch.Logic = 2019
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6775
Dispatch.Ctrl = 3744
Dispatch.WndSwitch = 517
Dispatch.Total = 27089
Dispatch.IPC = 0.3282
Dispatch.DutyCycle = 0.08205

; Issue stage
Issue.Uop.nop = 85
Issue.Uop.move = 868
Issue.Uop.add = 2274
Issue.Uop.sub = 2707
Issue.Uop.mult = 23
Issue.Uop.div = 6
Issue.Uop.effaddr = 5768
Issue.Uop.and = 1171
Issue.Uop.or = 56
Issue.Uop.xor = 211
Issue.Uop.not = 1
Issue.Uop.shift = 109
Issue.Uop.sign = 10
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3071
Issue.Uop.store = 1721
Issue.Uop.prefetch = 0
Issue.Uop.call = 241
Issue.Uop.ret = 170
Issue.Uop.jump = 181
Issue.Uop.branch = 2201
Issue.Uop.ibranch = 176
Issue.Uop.syscall = 19
Issue.Integer = 11646
Issue.Logic = 1558
Issue.FloatingPoint = 0
Issue.Memory = 4792
Issue.Ctrl = 2969
Issue.WndSwitch = 411
Issue.Total = 21069
Issue.IPC = 0.2553
Issue.DutyCycle = 0.06382

; Commit stage
Commit.Uop.nop = 13
Commit.Uop.move = 578
Commit.Uop.add = 1836
Commit.Uop.sub = 2198
Commit.Uop.mult = 22
Commit.Uop.div = 5
Commit.Uop.effaddr = 4492
Commit.Uop.and = 1082
Commit.Uop.or = 49
Commit.Uop.xor = 160
Commit.Uop.not = 1
Commit.Uop.shift = 98
Commit.Uop.sign = 10
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2809
Commit.Uop.store = 1721
Commit.Uop.prefetch = 0
Commit.Uop.call = 172
Commit.Uop.ret = 165
Commit.Uop.jump = 102
Commit.Uop.branch = 2141
Commit.Uop.ibranch = 109
Commit.Uop.syscall = 18
Commit.Integer = 9131
Commit.Logic = 1400
Commit.FloatingPoint = 0
Commit.Memory = 4530
Commit.Ctrl = 2689
Commit.WndSwitch = 337
Commit.Total = 17781
Commit.IPC = 0.2154
Commit.DutyCycle = 0.05386

; Committed branches
Commit.Branches = 2689
Commit.Squashed = 9308
Commit.Mispred = 716
Commit.PredAcc = 0.7337

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point/XMM register file)
;    Size - Available size
;    Reads, Writes - Accesses to the structure


; Statistics for core 7 - thread 0
[ Core 7 Thread 0 ]

; Dispatch stage
Dispatch.Uop.nop = 127
Dispatch.Uop.move = 1258
Dispatch.Uop.add = 2599
Dispatch.Uop.sub = 3442
Dispatch.Uop.mult = 30
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 7064
Dispatch.Uop.and = 1462
Dispatch.Uop.or = 91
Dispatch.Uop.xor = 273
Dispatch.Uop.not = 3
Dispatch.Uop.shift = 163
Dispatch.Uop.sign = 27
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4086
Dispatch.Uop.store = 2689
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 291
Dispatch.Uop.ret = 226
Dispatch.Uop.jump = 223
Dispatch.Uop.branch = 2819
Dispatch.Uop.ibranch = 185
Dispatch.Uop.syscall = 21
Dispatch.Integer = 14403
Dispatch.Logic = 2019
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6775
Dispatch.Ctrl = 3744
Dispatch.WndSwitch = 517
Dispatch.Total = 27089
Dispatch.IPC = 0.3282
Dispatch.DutyCycle = 0.08205

; Issue stage
Issue.Uop.nop = 85
Issue.Uop.move = 868
Issue.Uop.add = 2274
Issue.Uop.sub = 2707
Issue.Uop.mult = 23
Issue.Uop.div = 6
Issue.Uop.effaddr = 5768
Issue.Uop.and = 1171
Issue.Uop.or = 56
Issue.Uop.xor = 211
Issue.Uop.not = 1
Issue.Uop.shift = 109
Issue.Uop.sign = 10
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3071
Issue.Uop.store = 1721
Issue.Uop.prefetch = 0
Issue.Uop.call = 241
Issue.Uop.ret = 170
Issue.Uop.jump = 181
Issue.Uop.branch = 2201
Issue.Uop.ibranch = 176
Issue.Uop.syscall = 19
Issue.Integer = 11646
Issue.Logic = 1558
Issue.FloatingPoint = 0
Issue.Memory = 4792
Issue.Ctrl = 2969
Issue.WndSwitch = 411
Issue.Total = 21069
Issue.IPC = 0.2553
Issue.DutyCycle = 0.06382

; Commit stage
Commit.Uop.nop = 13
Commit.Uop.move = 578
Commit.Uop.add = 1836
Commit.Uop.sub = 2198
Commit.Uop.mult = 22
Commit.Uop.div = 5
Commit.Uop.effaddr = 4492
Commit.Uop.and = 1082
Commit.Uop.or = 49
Commit.Uop.xor = 160
Commit.Uop.not = 1
Commit.Uop.shift = 98
Commit.Uop.sign = 10
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2809
Commit.Uop.store = 1721
Commit.Uop.prefetch = 0
Commit.Uop.call = 172
Commit.Uop.ret = 165
Commit.Uop.jump = 102
Commit.Uop.branch = 2141
Commit.Uop.ibranch = 109
Commit.Uop.syscall = 18
Commit.Integer = 9131
Commit.Logic = 1400
Commit.FloatingPoint = 0
Commit.Memory = 4530
Commit.Ctrl = 2689
Commit.WndSwitch = 337
Commit.Total = 17781
Commit.IPC = 0.2154
Commit.DutyCycle = 0.05386

; Committed branches
Commit.Branches = 2689
Commit.Squashed = 9308
Commit.Mispred = 716
Commit.PredAcc = 0.7337

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, integer/floating-point/XMM register file,
; and renaming table)
ROB.Size = 64
ROB.Reads = 17781
ROB.Writes = 27089
IQ.Size = 40
IQ.Reads = 16277
IQ.Writes = 20314
LSQ.Size = 20
LSQ.Reads = 4792
LSQ.Writes = 6775
RF_Int.Size = 80
RF_Int.Reads = 23958
RF_Int.Writes = 15485
RF_Fp.Size = 40
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RF_Xmm.Size = 40
RF_Xmm.Reads = 0
RF_Xmm.Writes = 0
RAT.IntReads = 31219
RAT.IntWrites = 17925
RAT.FpReads = 0
RAT.FpWrites = 0
RAT.XmmReads = 0
RAT.XmmWrites = 0
BTB.Reads = 4004
BTB.Writes = 2689

