#Start recording tcl command: 5/7/2025 00:26:44
#Project Location: E:/repositories/RTL_FPGA/VERILOG/aula19_clah; Project name: bit4_carry_look_ahead_adder
prj_project open "E:/repositories/RTL_FPGA/VERILOG/aula19_clah/bit4_carry_look_ahead_adder.ldf"
#Stop recording: 5/7/2025 00:27:09
