/*Device: MKM33Z5
 Version: 1.6
 Description: MKM33Z5 Freescale Microcontroller
*/


#include "../chip/chip.h"
#include "../inc/logic.h"


struct DATA ADC_REG_DATA[] = {
	{"OFFSET(MPU_MemMap, CESR)", OFFSET(MPU_MemMap,CESR), 0},
	{"OFFSET(MPU_MemMap, WORD)", OFFSET(MPU_MemMap,WORD[0]), 1036},
	{"OFFSET(MPU_MemMap, EAR)", OFFSET(MPU_MemMap,EAR[0]), 16},
	{"OFFSET(MPU_MemMap, EDR)", OFFSET(MPU_MemMap,EDR[0]), 20},
	{"OFFSET(MPU_MemMap, RGDAAC)", OFFSET(MPU_MemMap,RGDAAC[0]), 2048},
	{"sizeof(MPU_MemMap)", sizeof(struct MPU_MemMap), 2080}
};

struct DATA ADC_BITFIELD_DATA[] = {
	{"MPU_CESR_VLD_MASK", MPU_CESR_VLD_MASK, MASK(0,1)},
	{"MPU_CESR_VLD_SHIFT", MPU_CESR_VLD_SHIFT, SHIFT(0)},
	{"MPU_WORD_VLD_MASK", MPU_WORD_VLD_MASK, MASK(0,1)},
	{"MPU_WORD_VLD_SHIFT", MPU_WORD_VLD_SHIFT, SHIFT(0)},
	{"MPU_CESR_NRGD_MASK", MPU_CESR_NRGD_MASK, MASK(8,4)},
	{"MPU_CESR_NRGD_SHIFT", MPU_CESR_NRGD_SHIFT, SHIFT(8)},
	{"MPU_CESR_NRGD_VALUE", MPU_CESR_NRGD(1), SHIFT_VALUE(8)},
	{"MPU_CESR_NSP_MASK", MPU_CESR_NSP_MASK, MASK(12,4)},
	{"MPU_CESR_NSP_SHIFT", MPU_CESR_NSP_SHIFT, SHIFT(12)},
	{"MPU_CESR_NSP_VALUE", MPU_CESR_NSP(1), SHIFT_VALUE(12)},
	{"MPU_CESR_HRL_MASK", MPU_CESR_HRL_MASK, MASK(16,4)},
	{"MPU_CESR_HRL_SHIFT", MPU_CESR_HRL_SHIFT, SHIFT(16)},
	{"MPU_CESR_HRL_VALUE", MPU_CESR_HRL(1), SHIFT_VALUE(16)},
	{"MPU_CESR_SPERR_MASK", MPU_CESR_SPERR_MASK, MASK(30,2)},
	{"MPU_CESR_SPERR_SHIFT", MPU_CESR_SPERR_SHIFT, SHIFT(30)},
	{"MPU_CESR_SPERR_VALUE", MPU_CESR_SPERR(1), SHIFT_VALUE(30)},
	{"MPU_EAR_EADDR_MASK", MPU_EAR_EADDR_MASK, MASK(0,32)},
	{"MPU_EAR_EADDR_SHIFT", MPU_EAR_EADDR_SHIFT, SHIFT(0)},
	{"MPU_EAR_EADDR_VALUE", MPU_EAR_EADDR(1), SHIFT_VALUE(0)},
	{"MPU_EDR_ERW_MASK", MPU_EDR_ERW_MASK, MASK(0,1)},
	{"MPU_EDR_ERW_SHIFT", MPU_EDR_ERW_SHIFT, SHIFT(0)},
	{"MPU_EDR_EATTR_MASK", MPU_EDR_EATTR_MASK, MASK(1,3)},
	{"MPU_EDR_EATTR_SHIFT", MPU_EDR_EATTR_SHIFT, SHIFT(1)},
	{"MPU_EDR_EATTR_VALUE", MPU_EDR_EATTR(1), SHIFT_VALUE(1)},
	{"MPU_EDR_EMN_MASK", MPU_EDR_EMN_MASK, MASK(4,4)},
	{"MPU_EDR_EMN_SHIFT", MPU_EDR_EMN_SHIFT, SHIFT(4)},
	{"MPU_EDR_EMN_VALUE", MPU_EDR_EMN(1), SHIFT_VALUE(4)},
	{"MPU_EDR_EPID_MASK", MPU_EDR_EPID_MASK, MASK(8,8)},
	{"MPU_EDR_EPID_SHIFT", MPU_EDR_EPID_SHIFT, SHIFT(8)},
	{"MPU_EDR_EPID_VALUE", MPU_EDR_EPID(1), SHIFT_VALUE(8)},
	{"MPU_EDR_EACD_MASK", MPU_EDR_EACD_MASK, MASK(16,16)},
	{"MPU_EDR_EACD_SHIFT", MPU_EDR_EACD_SHIFT, SHIFT(16)},
	{"MPU_EDR_EACD_VALUE", MPU_EDR_EACD(1), SHIFT_VALUE(16)},
	{"MPU_WORD_SRTADDR_MASK", MPU_WORD_SRTADDR_MASK, MASK(5,27)},
	{"MPU_WORD_SRTADDR_SHIFT", MPU_WORD_SRTADDR_SHIFT, SHIFT(5)},
	{"MPU_WORD_SRTADDR_VALUE", MPU_WORD_SRTADDR(1), SHIFT_VALUE(5)},
	{"MPU_WORD_ENDADDR_MASK", MPU_WORD_ENDADDR_MASK, MASK(5,27)},
	{"MPU_WORD_ENDADDR_SHIFT", MPU_WORD_ENDADDR_SHIFT, SHIFT(5)},
	{"MPU_WORD_ENDADDR_VALUE", MPU_WORD_ENDADDR(1), SHIFT_VALUE(5)},
	{"MPU_WORD_M0UM_MASK", MPU_WORD_M0UM_MASK, MASK(0,3)},
	{"MPU_WORD_M0UM_SHIFT", MPU_WORD_M0UM_SHIFT, SHIFT(0)},
	{"MPU_WORD_M0UM_VALUE", MPU_WORD_M0UM(1), SHIFT_VALUE(0)},
	{"MPU_RGDAAC_M0UM_MASK", MPU_RGDAAC_M0UM_MASK, MASK(0,3)},
	{"MPU_RGDAAC_M0UM_SHIFT", MPU_RGDAAC_M0UM_SHIFT, SHIFT(0)},
	{"MPU_RGDAAC_M0UM_VALUE", MPU_RGDAAC_M0UM(1), SHIFT_VALUE(0)},
	{"MPU_WORD_M0SM_MASK", MPU_WORD_M0SM_MASK, MASK(3,2)},
	{"MPU_WORD_M0SM_SHIFT", MPU_WORD_M0SM_SHIFT, SHIFT(3)},
	{"MPU_WORD_M0SM_VALUE", MPU_WORD_M0SM(1), SHIFT_VALUE(3)},
	{"MPU_RGDAAC_M0SM_MASK", MPU_RGDAAC_M0SM_MASK, MASK(3,2)},
	{"MPU_RGDAAC_M0SM_SHIFT", MPU_RGDAAC_M0SM_SHIFT, SHIFT(3)},
	{"MPU_RGDAAC_M0SM_VALUE", MPU_RGDAAC_M0SM(1), SHIFT_VALUE(3)},
	{"MPU_WORD_M0PE_MASK", MPU_WORD_M0PE_MASK, MASK(5,1)},
	{"MPU_WORD_M0PE_SHIFT", MPU_WORD_M0PE_SHIFT, SHIFT(5)},
	{"MPU_RGDAAC_M0PE_MASK", MPU_RGDAAC_M0PE_MASK, MASK(5,1)},
	{"MPU_RGDAAC_M0PE_SHIFT", MPU_RGDAAC_M0PE_SHIFT, SHIFT(5)},
	{"MPU_WORD_M1UM_MASK", MPU_WORD_M1UM_MASK, MASK(6,3)},
	{"MPU_WORD_M1UM_SHIFT", MPU_WORD_M1UM_SHIFT, SHIFT(6)},
	{"MPU_WORD_M1UM_VALUE", MPU_WORD_M1UM(1), SHIFT_VALUE(6)},
	{"MPU_RGDAAC_M1UM_MASK", MPU_RGDAAC_M1UM_MASK, MASK(6,3)},
	{"MPU_RGDAAC_M1UM_SHIFT", MPU_RGDAAC_M1UM_SHIFT, SHIFT(6)},
	{"MPU_RGDAAC_M1UM_VALUE", MPU_RGDAAC_M1UM(1), SHIFT_VALUE(6)},
	{"MPU_WORD_M1SM_MASK", MPU_WORD_M1SM_MASK, MASK(9,2)},
	{"MPU_WORD_M1SM_SHIFT", MPU_WORD_M1SM_SHIFT, SHIFT(9)},
	{"MPU_WORD_M1SM_VALUE", MPU_WORD_M1SM(1), SHIFT_VALUE(9)},
	{"MPU_RGDAAC_M1SM_MASK", MPU_RGDAAC_M1SM_MASK, MASK(9,2)},
	{"MPU_RGDAAC_M1SM_SHIFT", MPU_RGDAAC_M1SM_SHIFT, SHIFT(9)},
	{"MPU_RGDAAC_M1SM_VALUE", MPU_RGDAAC_M1SM(1), SHIFT_VALUE(9)},
	{"MPU_WORD_M1PE_MASK", MPU_WORD_M1PE_MASK, MASK(11,1)},
	{"MPU_WORD_M1PE_SHIFT", MPU_WORD_M1PE_SHIFT, SHIFT(11)},
	{"MPU_RGDAAC_M1PE_MASK", MPU_RGDAAC_M1PE_MASK, MASK(11,1)},
	{"MPU_RGDAAC_M1PE_SHIFT", MPU_RGDAAC_M1PE_SHIFT, SHIFT(11)},
	{"MPU_WORD_M2UM_MASK", MPU_WORD_M2UM_MASK, MASK(12,3)},
	{"MPU_WORD_M2UM_SHIFT", MPU_WORD_M2UM_SHIFT, SHIFT(12)},
	{"MPU_WORD_M2UM_VALUE", MPU_WORD_M2UM(1), SHIFT_VALUE(12)},
	{"MPU_RGDAAC_M2UM_MASK", MPU_RGDAAC_M2UM_MASK, MASK(12,3)},
	{"MPU_RGDAAC_M2UM_SHIFT", MPU_RGDAAC_M2UM_SHIFT, SHIFT(12)},
	{"MPU_RGDAAC_M2UM_VALUE", MPU_RGDAAC_M2UM(1), SHIFT_VALUE(12)},
	{"MPU_WORD_M2SM_MASK", MPU_WORD_M2SM_MASK, MASK(15,2)},
	{"MPU_WORD_M2SM_SHIFT", MPU_WORD_M2SM_SHIFT, SHIFT(15)},
	{"MPU_WORD_M2SM_VALUE", MPU_WORD_M2SM(1), SHIFT_VALUE(15)},
	{"MPU_RGDAAC_M2SM_MASK", MPU_RGDAAC_M2SM_MASK, MASK(15,2)},
	{"MPU_RGDAAC_M2SM_SHIFT", MPU_RGDAAC_M2SM_SHIFT, SHIFT(15)},
	{"MPU_RGDAAC_M2SM_VALUE", MPU_RGDAAC_M2SM(1), SHIFT_VALUE(15)},
	{"MPU_WORD_M2PE_MASK", MPU_WORD_M2PE_MASK, MASK(17,1)},
	{"MPU_WORD_M2PE_SHIFT", MPU_WORD_M2PE_SHIFT, SHIFT(17)},
	{"MPU_RGDAAC_M2PE_MASK", MPU_RGDAAC_M2PE_MASK, MASK(17,1)},
	{"MPU_RGDAAC_M2PE_SHIFT", MPU_RGDAAC_M2PE_SHIFT, SHIFT(17)},
	{"MPU_WORD_M3UM_MASK", MPU_WORD_M3UM_MASK, MASK(18,3)},
	{"MPU_WORD_M3UM_SHIFT", MPU_WORD_M3UM_SHIFT, SHIFT(18)},
	{"MPU_WORD_M3UM_VALUE", MPU_WORD_M3UM(1), SHIFT_VALUE(18)},
	{"MPU_RGDAAC_M3UM_MASK", MPU_RGDAAC_M3UM_MASK, MASK(18,3)},
	{"MPU_RGDAAC_M3UM_SHIFT", MPU_RGDAAC_M3UM_SHIFT, SHIFT(18)},
	{"MPU_RGDAAC_M3UM_VALUE", MPU_RGDAAC_M3UM(1), SHIFT_VALUE(18)},
	{"MPU_WORD_M3SM_MASK", MPU_WORD_M3SM_MASK, MASK(21,2)},
	{"MPU_WORD_M3SM_SHIFT", MPU_WORD_M3SM_SHIFT, SHIFT(21)},
	{"MPU_WORD_M3SM_VALUE", MPU_WORD_M3SM(1), SHIFT_VALUE(21)},
	{"MPU_RGDAAC_M3SM_MASK", MPU_RGDAAC_M3SM_MASK, MASK(21,2)},
	{"MPU_RGDAAC_M3SM_SHIFT", MPU_RGDAAC_M3SM_SHIFT, SHIFT(21)},
	{"MPU_RGDAAC_M3SM_VALUE", MPU_RGDAAC_M3SM(1), SHIFT_VALUE(21)},
	{"MPU_WORD_M3PE_MASK", MPU_WORD_M3PE_MASK, MASK(23,1)},
	{"MPU_WORD_M3PE_SHIFT", MPU_WORD_M3PE_SHIFT, SHIFT(23)},
	{"MPU_RGDAAC_M3PE_MASK", MPU_RGDAAC_M3PE_MASK, MASK(23,1)},
	{"MPU_RGDAAC_M3PE_SHIFT", MPU_RGDAAC_M3PE_SHIFT, SHIFT(23)},
	{"MPU_WORD_M4WE_MASK", MPU_WORD_M4WE_MASK, MASK(24,1)},
	{"MPU_WORD_M4WE_SHIFT", MPU_WORD_M4WE_SHIFT, SHIFT(24)},
	{"MPU_RGDAAC_M4WE_MASK", MPU_RGDAAC_M4WE_MASK, MASK(24,1)},
	{"MPU_RGDAAC_M4WE_SHIFT", MPU_RGDAAC_M4WE_SHIFT, SHIFT(24)},
	{"MPU_WORD_M4RE_MASK", MPU_WORD_M4RE_MASK, MASK(25,1)},
	{"MPU_WORD_M4RE_SHIFT", MPU_WORD_M4RE_SHIFT, SHIFT(25)},
	{"MPU_RGDAAC_M4RE_MASK", MPU_RGDAAC_M4RE_MASK, MASK(25,1)},
	{"MPU_RGDAAC_M4RE_SHIFT", MPU_RGDAAC_M4RE_SHIFT, SHIFT(25)},
	{"MPU_WORD_M5WE_MASK", MPU_WORD_M5WE_MASK, MASK(26,1)},
	{"MPU_WORD_M5WE_SHIFT", MPU_WORD_M5WE_SHIFT, SHIFT(26)},
	{"MPU_RGDAAC_M5WE_MASK", MPU_RGDAAC_M5WE_MASK, MASK(26,1)},
	{"MPU_RGDAAC_M5WE_SHIFT", MPU_RGDAAC_M5WE_SHIFT, SHIFT(26)},
	{"MPU_WORD_M5RE_MASK", MPU_WORD_M5RE_MASK, MASK(27,1)},
	{"MPU_WORD_M5RE_SHIFT", MPU_WORD_M5RE_SHIFT, SHIFT(27)},
	{"MPU_RGDAAC_M5RE_MASK", MPU_RGDAAC_M5RE_MASK, MASK(27,1)},
	{"MPU_RGDAAC_M5RE_SHIFT", MPU_RGDAAC_M5RE_SHIFT, SHIFT(27)},
	{"MPU_WORD_M6WE_MASK", MPU_WORD_M6WE_MASK, MASK(28,1)},
	{"MPU_WORD_M6WE_SHIFT", MPU_WORD_M6WE_SHIFT, SHIFT(28)},
	{"MPU_RGDAAC_M6WE_MASK", MPU_RGDAAC_M6WE_MASK, MASK(28,1)},
	{"MPU_RGDAAC_M6WE_SHIFT", MPU_RGDAAC_M6WE_SHIFT, SHIFT(28)},
	{"MPU_WORD_M6RE_MASK", MPU_WORD_M6RE_MASK, MASK(29,1)},
	{"MPU_WORD_M6RE_SHIFT", MPU_WORD_M6RE_SHIFT, SHIFT(29)},
	{"MPU_RGDAAC_M6RE_MASK", MPU_RGDAAC_M6RE_MASK, MASK(29,1)},
	{"MPU_RGDAAC_M6RE_SHIFT", MPU_RGDAAC_M6RE_SHIFT, SHIFT(29)},
	{"MPU_WORD_M7WE_MASK", MPU_WORD_M7WE_MASK, MASK(30,1)},
	{"MPU_WORD_M7WE_SHIFT", MPU_WORD_M7WE_SHIFT, SHIFT(30)},
	{"MPU_RGDAAC_M7WE_MASK", MPU_RGDAAC_M7WE_MASK, MASK(30,1)},
	{"MPU_RGDAAC_M7WE_SHIFT", MPU_RGDAAC_M7WE_SHIFT, SHIFT(30)},
	{"MPU_WORD_M7RE_MASK", MPU_WORD_M7RE_MASK, MASK(31,1)},
	{"MPU_WORD_M7RE_SHIFT", MPU_WORD_M7RE_SHIFT, SHIFT(31)},
	{"MPU_RGDAAC_M7RE_MASK", MPU_RGDAAC_M7RE_MASK, MASK(31,1)},
	{"MPU_RGDAAC_M7RE_SHIFT", MPU_RGDAAC_M7RE_SHIFT, SHIFT(31)},
	{"MPU_WORD_PIDMASK_MASK", MPU_WORD_PIDMASK_MASK, MASK(16,8)},
	{"MPU_WORD_PIDMASK_SHIFT", MPU_WORD_PIDMASK_SHIFT, SHIFT(16)},
	{"MPU_WORD_PIDMASK_VALUE", MPU_WORD_PIDMASK(1), SHIFT_VALUE(16)},
	{"MPU_WORD_PID_MASK", MPU_WORD_PID_MASK, MASK(24,8)},
	{"MPU_WORD_PID_SHIFT", MPU_WORD_PID_SHIFT, SHIFT(24)},
	{"MPU_WORD_PID_VALUE", MPU_WORD_PID(1), SHIFT_VALUE(24)}
};