Analysis & Synthesis report for snake_top_level
Tue Aug 07 21:58:41 2018
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |snake_top_level|Controller:c0|current_state
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated
 15. Parameter Settings for User Entity Instance: vga_adapter:VGA
 16. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 17. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 18. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 20. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 21. Parameter Settings for Inferred Entity Instance: datapath:d0|game_text_setter:gametxt0|lpm_divide:Mod2
 22. Parameter Settings for Inferred Entity Instance: datapath:d0|game_text_setter:gametxt0|lpm_divide:Div2
 23. Parameter Settings for Inferred Entity Instance: datapath:d0|game_text_setter:gametxt0|lpm_divide:Mod3
 24. Parameter Settings for Inferred Entity Instance: datapath:d0|game_text_setter:gametxt0|lpm_divide:Div3
 25. Parameter Settings for Inferred Entity Instance: datapath:d0|game_text_setter:gametxt0|lpm_divide:Mod0
 26. Parameter Settings for Inferred Entity Instance: datapath:d0|game_text_setter:gametxt0|lpm_divide:Div0
 27. Parameter Settings for Inferred Entity Instance: datapath:d0|game_text_setter:gametxt0|lpm_divide:Mod1
 28. Parameter Settings for Inferred Entity Instance: datapath:d0|game_text_setter:gametxt0|lpm_divide:Div1
 29. altsyncram Parameter Settings by Entity Instance
 30. altpll Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "datapath:d0|random_choice:rand3"
 32. Port Connectivity Checks: "datapath:d0|delay_counter:dc0"
 33. Port Connectivity Checks: "datapath:d0|props_updater:upd1"
 34. Port Connectivity Checks: "datapath:d0|frame_updater:upd0"
 35. Port Connectivity Checks: "vga_adapter:VGA"
 36. Post-Synthesis Netlist Statistics for Top Partition
 37. Elapsed Time Per Partition
 38. Analysis & Synthesis Messages
 39. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Aug 07 21:58:41 2018       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; snake_top_level                             ;
; Top-level Entity Name           ; snake_top_level                             ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 2352                                        ;
; Total pins                      ; 62                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 57,600                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; snake_top_level    ; snake_top_level    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                 ;
+--------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                         ; Library ;
+--------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+
; menu_text_setter.v                   ; yes             ; User Verilog HDL File        ; D:/University/CSC258/Lab/Project_Final_Combined/menu_text_setter.v                   ;         ;
; vga_adapter/vga_pll.v                ; yes             ; User Wizard-Generated File   ; D:/University/CSC258/Lab/Project_Final_Combined/vga_adapter/vga_pll.v                ;         ;
; vga_adapter/vga_controller.v         ; yes             ; User Verilog HDL File        ; D:/University/CSC258/Lab/Project_Final_Combined/vga_adapter/vga_controller.v         ;         ;
; vga_adapter/vga_address_translator.v ; yes             ; User Verilog HDL File        ; D:/University/CSC258/Lab/Project_Final_Combined/vga_adapter/vga_address_translator.v ;         ;
; vga_adapter/vga_adapter.v            ; yes             ; User Verilog HDL File        ; D:/University/CSC258/Lab/Project_Final_Combined/vga_adapter/vga_adapter.v            ;         ;
; snake_top_level.v                    ; yes             ; User Verilog HDL File        ; D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v                    ;         ;
; result_text_setter.v                 ; yes             ; User Verilog HDL File        ; D:/University/CSC258/Lab/Project_Final_Combined/result_text_setter.v                 ;         ;
; level_text_setter.v                  ; yes             ; User Verilog HDL File        ; D:/University/CSC258/Lab/Project_Final_Combined/level_text_setter.v                  ;         ;
; game_barrier_setter.v                ; yes             ; User Verilog HDL File        ; D:/University/CSC258/Lab/Project_Final_Combined/game_barrier_setter.v                ;         ;
; logo_text_setter.v                   ; yes             ; User Verilog HDL File        ; D:/University/CSC258/Lab/Project_Final_Combined/logo_text_setter.v                   ;         ;
; altsyncram.tdf                       ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf                   ;         ;
; stratix_ram_block.inc                ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc            ;         ;
; lpm_mux.inc                          ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                      ;         ;
; lpm_decode.inc                       ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc                   ;         ;
; aglobal160.inc                       ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                   ;         ;
; a_rdenreg.inc                        ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                    ;         ;
; altrom.inc                           ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc                       ;         ;
; altram.inc                           ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc                       ;         ;
; altdpram.inc                         ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                     ;         ;
; db/altsyncram_m6m1.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/University/CSC258/Lab/Project_Final_Combined/db/altsyncram_m6m1.tdf               ;         ;
; db/decode_7la.tdf                    ; yes             ; Auto-Generated Megafunction  ; D:/University/CSC258/Lab/Project_Final_Combined/db/decode_7la.tdf                    ;         ;
; db/decode_01a.tdf                    ; yes             ; Auto-Generated Megafunction  ; D:/University/CSC258/Lab/Project_Final_Combined/db/decode_01a.tdf                    ;         ;
; db/mux_ifb.tdf                       ; yes             ; Auto-Generated Megafunction  ; D:/University/CSC258/Lab/Project_Final_Combined/db/mux_ifb.tdf                       ;         ;
; altpll.tdf                           ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf                       ;         ;
; stratix_pll.inc                      ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc                  ;         ;
; stratixii_pll.inc                    ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_pll.inc                ;         ;
; cycloneii_pll.inc                    ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc                ;         ;
; db/altpll_80u.tdf                    ; yes             ; Auto-Generated Megafunction  ; D:/University/CSC258/Lab/Project_Final_Combined/db/altpll_80u.tdf                    ;         ;
; game_text_setter.v                   ; yes             ; Auto-Found Verilog HDL File  ; D:/University/CSC258/Lab/Project_Final_Combined/game_text_setter.v                   ;         ;
; lpm_divide.tdf                       ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_divide.tdf                   ;         ;
; abs_divider.inc                      ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/abs_divider.inc                  ;         ;
; sign_div_unsign.inc                  ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sign_div_unsign.inc              ;         ;
; db/lpm_divide_k3m.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/University/CSC258/Lab/Project_Final_Combined/db/lpm_divide_k3m.tdf                ;         ;
; db/sign_div_unsign_nlh.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/University/CSC258/Lab/Project_Final_Combined/db/sign_div_unsign_nlh.tdf           ;         ;
; db/alt_u_div_kve.tdf                 ; yes             ; Auto-Generated Megafunction  ; D:/University/CSC258/Lab/Project_Final_Combined/db/alt_u_div_kve.tdf                 ;         ;
; db/lpm_divide_ibm.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/University/CSC258/Lab/Project_Final_Combined/db/lpm_divide_ibm.tdf                ;         ;
; db/sign_div_unsign_olh.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/University/CSC258/Lab/Project_Final_Combined/db/sign_div_unsign_olh.tdf           ;         ;
; db/alt_u_div_mve.tdf                 ; yes             ; Auto-Generated Megafunction  ; D:/University/CSC258/Lab/Project_Final_Combined/db/alt_u_div_mve.tdf                 ;         ;
; db/lpm_divide_l3m.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/University/CSC258/Lab/Project_Final_Combined/db/lpm_divide_l3m.tdf                ;         ;
; db/lpm_divide_kbm.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/University/CSC258/Lab/Project_Final_Combined/db/lpm_divide_kbm.tdf                ;         ;
; db/sign_div_unsign_qlh.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/University/CSC258/Lab/Project_Final_Combined/db/sign_div_unsign_qlh.tdf           ;         ;
; db/alt_u_div_qve.tdf                 ; yes             ; Auto-Generated Megafunction  ; D:/University/CSC258/Lab/Project_Final_Combined/db/alt_u_div_qve.tdf                 ;         ;
+--------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 6086           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 9814           ;
;     -- 7 input functions                    ; 61             ;
;     -- 6 input functions                    ; 2034           ;
;     -- 5 input functions                    ; 2691           ;
;     -- 4 input functions                    ; 1477           ;
;     -- <=3 input functions                  ; 3551           ;
;                                             ;                ;
; Dedicated logic registers                   ; 2352           ;
;                                             ;                ;
; I/O pins                                    ; 62             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 57600          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 2267           ;
; Total fan-out                               ; 49412          ;
; Average fan-out                             ; 4.02           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                    ; Entity Name            ; Library Name ;
+---------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |snake_top_level                                        ; 9814 (1)          ; 2352 (0)     ; 57600             ; 0          ; 62   ; 0            ; |snake_top_level                                                                                                                                       ; snake_top_level        ; work         ;
;    |Controller:c0|                                      ; 15 (15)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|Controller:c0                                                                                                                         ; Controller             ; work         ;
;    |datapath:d0|                                        ; 9655 (5044)       ; 2235 (2035)  ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|datapath:d0                                                                                                                           ; datapath               ; work         ;
;       |delay_counter:dc0|                               ; 7 (7)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|datapath:d0|delay_counter:dc0                                                                                                         ; delay_counter          ; work         ;
;       |frame_updater:upd0|                              ; 28 (28)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|datapath:d0|frame_updater:upd0                                                                                                        ; frame_updater          ; work         ;
;       |game_barrier_setter:gamebar0|                    ; 2055 (2055)       ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|datapath:d0|game_barrier_setter:gamebar0                                                                                              ; game_barrier_setter    ; work         ;
;       |game_text_setter:gametxt0|                       ; 1277 (285)        ; 25 (25)      ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|datapath:d0|game_text_setter:gametxt0                                                                                                 ; game_text_setter       ; work         ;
;          |lpm_divide:Div0|                              ; 134 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|datapath:d0|game_text_setter:gametxt0|lpm_divide:Div0                                                                                 ; lpm_divide             ; work         ;
;             |lpm_divide_ibm:auto_generated|             ; 134 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|datapath:d0|game_text_setter:gametxt0|lpm_divide:Div0|lpm_divide_ibm:auto_generated                                                   ; lpm_divide_ibm         ; work         ;
;                |sign_div_unsign_olh:divider|            ; 134 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|datapath:d0|game_text_setter:gametxt0|lpm_divide:Div0|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider                       ; sign_div_unsign_olh    ; work         ;
;                   |alt_u_div_mve:divider|               ; 134 (134)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|datapath:d0|game_text_setter:gametxt0|lpm_divide:Div0|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider ; alt_u_div_mve          ; work         ;
;          |lpm_divide:Div1|                              ; 117 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|datapath:d0|game_text_setter:gametxt0|lpm_divide:Div1                                                                                 ; lpm_divide             ; work         ;
;             |lpm_divide_kbm:auto_generated|             ; 117 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|datapath:d0|game_text_setter:gametxt0|lpm_divide:Div1|lpm_divide_kbm:auto_generated                                                   ; lpm_divide_kbm         ; work         ;
;                |sign_div_unsign_qlh:divider|            ; 117 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|datapath:d0|game_text_setter:gametxt0|lpm_divide:Div1|lpm_divide_kbm:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh    ; work         ;
;                   |alt_u_div_qve:divider|               ; 117 (117)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|datapath:d0|game_text_setter:gametxt0|lpm_divide:Div1|lpm_divide_kbm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider ; alt_u_div_qve          ; work         ;
;          |lpm_divide:Div2|                              ; 134 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|datapath:d0|game_text_setter:gametxt0|lpm_divide:Div2                                                                                 ; lpm_divide             ; work         ;
;             |lpm_divide_ibm:auto_generated|             ; 134 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|datapath:d0|game_text_setter:gametxt0|lpm_divide:Div2|lpm_divide_ibm:auto_generated                                                   ; lpm_divide_ibm         ; work         ;
;                |sign_div_unsign_olh:divider|            ; 134 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|datapath:d0|game_text_setter:gametxt0|lpm_divide:Div2|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider                       ; sign_div_unsign_olh    ; work         ;
;                   |alt_u_div_mve:divider|               ; 134 (134)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|datapath:d0|game_text_setter:gametxt0|lpm_divide:Div2|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider ; alt_u_div_mve          ; work         ;
;          |lpm_divide:Div3|                              ; 117 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|datapath:d0|game_text_setter:gametxt0|lpm_divide:Div3                                                                                 ; lpm_divide             ; work         ;
;             |lpm_divide_kbm:auto_generated|             ; 117 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|datapath:d0|game_text_setter:gametxt0|lpm_divide:Div3|lpm_divide_kbm:auto_generated                                                   ; lpm_divide_kbm         ; work         ;
;                |sign_div_unsign_qlh:divider|            ; 117 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|datapath:d0|game_text_setter:gametxt0|lpm_divide:Div3|lpm_divide_kbm:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh    ; work         ;
;                   |alt_u_div_qve:divider|               ; 117 (117)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|datapath:d0|game_text_setter:gametxt0|lpm_divide:Div3|lpm_divide_kbm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider ; alt_u_div_qve          ; work         ;
;          |lpm_divide:Mod0|                              ; 110 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|datapath:d0|game_text_setter:gametxt0|lpm_divide:Mod0                                                                                 ; lpm_divide             ; work         ;
;             |lpm_divide_k3m:auto_generated|             ; 110 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|datapath:d0|game_text_setter:gametxt0|lpm_divide:Mod0|lpm_divide_k3m:auto_generated                                                   ; lpm_divide_k3m         ; work         ;
;                |sign_div_unsign_nlh:divider|            ; 110 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|datapath:d0|game_text_setter:gametxt0|lpm_divide:Mod0|lpm_divide_k3m:auto_generated|sign_div_unsign_nlh:divider                       ; sign_div_unsign_nlh    ; work         ;
;                   |alt_u_div_kve:divider|               ; 110 (110)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|datapath:d0|game_text_setter:gametxt0|lpm_divide:Mod0|lpm_divide_k3m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider ; alt_u_div_kve          ; work         ;
;          |lpm_divide:Mod1|                              ; 135 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|datapath:d0|game_text_setter:gametxt0|lpm_divide:Mod1                                                                                 ; lpm_divide             ; work         ;
;             |lpm_divide_l3m:auto_generated|             ; 135 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|datapath:d0|game_text_setter:gametxt0|lpm_divide:Mod1|lpm_divide_l3m:auto_generated                                                   ; lpm_divide_l3m         ; work         ;
;                |sign_div_unsign_olh:divider|            ; 135 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|datapath:d0|game_text_setter:gametxt0|lpm_divide:Mod1|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                       ; sign_div_unsign_olh    ; work         ;
;                   |alt_u_div_mve:divider|               ; 135 (135)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|datapath:d0|game_text_setter:gametxt0|lpm_divide:Mod1|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider ; alt_u_div_mve          ; work         ;
;          |lpm_divide:Mod2|                              ; 110 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|datapath:d0|game_text_setter:gametxt0|lpm_divide:Mod2                                                                                 ; lpm_divide             ; work         ;
;             |lpm_divide_k3m:auto_generated|             ; 110 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|datapath:d0|game_text_setter:gametxt0|lpm_divide:Mod2|lpm_divide_k3m:auto_generated                                                   ; lpm_divide_k3m         ; work         ;
;                |sign_div_unsign_nlh:divider|            ; 110 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|datapath:d0|game_text_setter:gametxt0|lpm_divide:Mod2|lpm_divide_k3m:auto_generated|sign_div_unsign_nlh:divider                       ; sign_div_unsign_nlh    ; work         ;
;                   |alt_u_div_kve:divider|               ; 110 (110)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|datapath:d0|game_text_setter:gametxt0|lpm_divide:Mod2|lpm_divide_k3m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider ; alt_u_div_kve          ; work         ;
;          |lpm_divide:Mod3|                              ; 135 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|datapath:d0|game_text_setter:gametxt0|lpm_divide:Mod3                                                                                 ; lpm_divide             ; work         ;
;             |lpm_divide_l3m:auto_generated|             ; 135 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|datapath:d0|game_text_setter:gametxt0|lpm_divide:Mod3|lpm_divide_l3m:auto_generated                                                   ; lpm_divide_l3m         ; work         ;
;                |sign_div_unsign_olh:divider|            ; 135 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|datapath:d0|game_text_setter:gametxt0|lpm_divide:Mod3|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                       ; sign_div_unsign_olh    ; work         ;
;                   |alt_u_div_mve:divider|               ; 135 (135)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|datapath:d0|game_text_setter:gametxt0|lpm_divide:Mod3|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider ; alt_u_div_mve          ; work         ;
;       |level_text_setter:lvltxt0|                       ; 235 (235)         ; 34 (34)      ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|datapath:d0|level_text_setter:lvltxt0                                                                                                 ; level_text_setter      ; work         ;
;       |logo_text_setter:logo0|                          ; 279 (279)         ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|datapath:d0|logo_text_setter:logo0                                                                                                    ; logo_text_setter       ; work         ;
;       |menu_text_setter:menu0|                          ; 376 (376)         ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|datapath:d0|menu_text_setter:menu0                                                                                                    ; menu_text_setter       ; work         ;
;       |props_updater:upd1|                              ; 60 (60)           ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|datapath:d0|props_updater:upd1                                                                                                        ; props_updater          ; work         ;
;       |random_apple:rand1|                              ; 36 (36)           ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|datapath:d0|random_apple:rand1                                                                                                        ; random_apple           ; work         ;
;       |random_choice:rand3|                             ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|datapath:d0|random_choice:rand3                                                                                                       ; random_choice          ; work         ;
;       |random_props:rand2|                              ; 27 (27)           ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|datapath:d0|random_props:rand2                                                                                                        ; random_props           ; work         ;
;       |refresher:ref0|                                  ; 20 (20)           ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|datapath:d0|refresher:ref0                                                                                                            ; refresher              ; work         ;
;       |result_text_setter:restxt0|                      ; 207 (207)         ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|datapath:d0|result_text_setter:restxt0                                                                                                ; result_text_setter     ; work         ;
;    |kbInput:kbIn|                                       ; 81 (81)           ; 74 (74)      ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|kbInput:kbIn                                                                                                                          ; kbInput                ; work         ;
;    |vga_adapter:VGA|                                    ; 62 (1)            ; 30 (0)       ; 57600             ; 0          ; 0    ; 0            ; |snake_top_level|vga_adapter:VGA                                                                                                                       ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemory|                          ; 9 (0)             ; 4 (0)        ; 57600             ; 0          ; 0    ; 0            ; |snake_top_level|vga_adapter:VGA|altsyncram:VideoMemory                                                                                                ; altsyncram             ; work         ;
;          |altsyncram_m6m1:auto_generated|               ; 9 (0)             ; 4 (4)        ; 57600             ; 0          ; 0    ; 0            ; |snake_top_level|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated                                                                 ; altsyncram_m6m1        ; work         ;
;             |decode_01a:rden_decode_b|                  ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_01a:rden_decode_b                                        ; decode_01a             ; work         ;
;             |decode_7la:decode2|                        ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:decode2                                              ; decode_7la             ; work         ;
;             |mux_ifb:mux3|                              ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3                                                    ; mux_ifb                ; work         ;
;       |vga_address_translator:user_input_translator|    ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|vga_adapter:VGA|vga_address_translator:user_input_translator                                                                          ; vga_address_translator ; work         ;
;       |vga_controller:controller|                       ; 42 (32)           ; 26 (26)      ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|vga_adapter:VGA|vga_controller:controller                                                                                             ; vga_controller         ; work         ;
;          |vga_address_translator:controller_translator| ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                                ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|vga_adapter:VGA|vga_pll:mypll                                                                                                         ; vga_pll                ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                                 ; altpll                 ; work         ;
;             |altpll_80u:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |snake_top_level|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                                       ; altpll_80u             ; work         ;
+---------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                      ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 19200        ; 3            ; 19200        ; 3            ; 57600 ; None ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |snake_top_level|Controller:c0|current_state                                                                                                                                                                                              ;
+-----------------------------+----------------------+-------------------------+-------------------------+-----------------------------+--------------------+--------------------+--------------------+---------------------------+-------------------------+
; Name                        ; current_state.INGAME ; current_state.GAME_WAIT ; current_state.GAME_INIT ; current_state.LEVEL_DISPLAY ; current_state.MENU ; current_state.INIT ; current_state.LOGO ; current_state.GLOBAL_WAIT ; current_state.GAME_OVER ;
+-----------------------------+----------------------+-------------------------+-------------------------+-----------------------------+--------------------+--------------------+--------------------+---------------------------+-------------------------+
; current_state.GLOBAL_WAIT   ; 0                    ; 0                       ; 0                       ; 0                           ; 0                  ; 0                  ; 0                  ; 0                         ; 0                       ;
; current_state.LOGO          ; 0                    ; 0                       ; 0                       ; 0                           ; 0                  ; 0                  ; 1                  ; 1                         ; 0                       ;
; current_state.INIT          ; 0                    ; 0                       ; 0                       ; 0                           ; 0                  ; 1                  ; 0                  ; 1                         ; 0                       ;
; current_state.MENU          ; 0                    ; 0                       ; 0                       ; 0                           ; 1                  ; 0                  ; 0                  ; 1                         ; 0                       ;
; current_state.LEVEL_DISPLAY ; 0                    ; 0                       ; 0                       ; 1                           ; 0                  ; 0                  ; 0                  ; 1                         ; 0                       ;
; current_state.GAME_INIT     ; 0                    ; 0                       ; 1                       ; 0                           ; 0                  ; 0                  ; 0                  ; 1                         ; 0                       ;
; current_state.GAME_WAIT     ; 0                    ; 1                       ; 0                       ; 0                           ; 0                  ; 0                  ; 0                  ; 1                         ; 0                       ;
; current_state.INGAME        ; 1                    ; 0                       ; 0                       ; 0                           ; 0                  ; 0                  ; 0                  ; 1                         ; 0                       ;
; current_state.GAME_OVER     ; 0                    ; 0                       ; 0                       ; 0                           ; 0                  ; 0                  ; 0                  ; 1                         ; 1                       ;
+-----------------------------+----------------------+-------------------------+-------------------------+-----------------------------+--------------------+--------------------+--------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                         ;
+----------------------------------------------------------------+---------------------------------------------------------------------------+
; Register name                                                  ; Reason for Removal                                                        ;
+----------------------------------------------------------------+---------------------------------------------------------------------------+
; Controller:c0|main_difficulty[3]                               ; Stuck at GND due to stuck port data_in                                    ;
; kbInput:kbIn|previousCode[8..10]                               ; Stuck at GND due to stuck port data_in                                    ;
; kbInput:kbIn|number[0,4]                                       ; Stuck at GND due to stuck port data_in                                    ;
; datapath:d0|menu_text_setter:menu0|flash_counter[31]           ; Merged with datapath:d0|logo_text_setter:logo0|flash_counter[31]          ;
; datapath:d0|menu_text_setter:menu0|flash_counter[30]           ; Merged with datapath:d0|logo_text_setter:logo0|flash_counter[30]          ;
; datapath:d0|menu_text_setter:menu0|flash_counter[29]           ; Merged with datapath:d0|logo_text_setter:logo0|flash_counter[29]          ;
; datapath:d0|menu_text_setter:menu0|flash_counter[28]           ; Merged with datapath:d0|logo_text_setter:logo0|flash_counter[28]          ;
; datapath:d0|menu_text_setter:menu0|flash_counter[27]           ; Merged with datapath:d0|logo_text_setter:logo0|flash_counter[27]          ;
; datapath:d0|menu_text_setter:menu0|flash_counter[26]           ; Merged with datapath:d0|logo_text_setter:logo0|flash_counter[26]          ;
; datapath:d0|menu_text_setter:menu0|flash_counter[25]           ; Merged with datapath:d0|logo_text_setter:logo0|flash_counter[25]          ;
; datapath:d0|menu_text_setter:menu0|flash_counter[24]           ; Merged with datapath:d0|logo_text_setter:logo0|flash_counter[24]          ;
; datapath:d0|menu_text_setter:menu0|flash_counter[23]           ; Merged with datapath:d0|logo_text_setter:logo0|flash_counter[23]          ;
; datapath:d0|menu_text_setter:menu0|flash_counter[22]           ; Merged with datapath:d0|logo_text_setter:logo0|flash_counter[22]          ;
; datapath:d0|menu_text_setter:menu0|flash_counter[21]           ; Merged with datapath:d0|logo_text_setter:logo0|flash_counter[21]          ;
; datapath:d0|menu_text_setter:menu0|flash_counter[20]           ; Merged with datapath:d0|logo_text_setter:logo0|flash_counter[20]          ;
; datapath:d0|menu_text_setter:menu0|flash_counter[19]           ; Merged with datapath:d0|logo_text_setter:logo0|flash_counter[19]          ;
; datapath:d0|menu_text_setter:menu0|flash_counter[18]           ; Merged with datapath:d0|logo_text_setter:logo0|flash_counter[18]          ;
; datapath:d0|menu_text_setter:menu0|flash_counter[17]           ; Merged with datapath:d0|logo_text_setter:logo0|flash_counter[17]          ;
; datapath:d0|menu_text_setter:menu0|flash_counter[16]           ; Merged with datapath:d0|logo_text_setter:logo0|flash_counter[16]          ;
; datapath:d0|menu_text_setter:menu0|flash_counter[15]           ; Merged with datapath:d0|logo_text_setter:logo0|flash_counter[15]          ;
; datapath:d0|menu_text_setter:menu0|flash_counter[14]           ; Merged with datapath:d0|logo_text_setter:logo0|flash_counter[14]          ;
; datapath:d0|menu_text_setter:menu0|flash_counter[13]           ; Merged with datapath:d0|logo_text_setter:logo0|flash_counter[13]          ;
; datapath:d0|menu_text_setter:menu0|flash_counter[12]           ; Merged with datapath:d0|logo_text_setter:logo0|flash_counter[12]          ;
; datapath:d0|menu_text_setter:menu0|flash_counter[11]           ; Merged with datapath:d0|logo_text_setter:logo0|flash_counter[11]          ;
; datapath:d0|menu_text_setter:menu0|flash_counter[10]           ; Merged with datapath:d0|logo_text_setter:logo0|flash_counter[10]          ;
; datapath:d0|menu_text_setter:menu0|flash_counter[9]            ; Merged with datapath:d0|logo_text_setter:logo0|flash_counter[9]           ;
; datapath:d0|menu_text_setter:menu0|flash_counter[8]            ; Merged with datapath:d0|logo_text_setter:logo0|flash_counter[8]           ;
; datapath:d0|menu_text_setter:menu0|flash_counter[7]            ; Merged with datapath:d0|logo_text_setter:logo0|flash_counter[7]           ;
; datapath:d0|menu_text_setter:menu0|flash_counter[6]            ; Merged with datapath:d0|logo_text_setter:logo0|flash_counter[6]           ;
; datapath:d0|menu_text_setter:menu0|flash_counter[5]            ; Merged with datapath:d0|logo_text_setter:logo0|flash_counter[5]           ;
; datapath:d0|menu_text_setter:menu0|flash_counter[4]            ; Merged with datapath:d0|logo_text_setter:logo0|flash_counter[4]           ;
; datapath:d0|menu_text_setter:menu0|flash_counter[3]            ; Merged with datapath:d0|logo_text_setter:logo0|flash_counter[3]           ;
; datapath:d0|menu_text_setter:menu0|flash_counter[2]            ; Merged with datapath:d0|logo_text_setter:logo0|flash_counter[2]           ;
; datapath:d0|menu_text_setter:menu0|flash_counter[1]            ; Merged with datapath:d0|logo_text_setter:logo0|flash_counter[1]           ;
; datapath:d0|menu_text_setter:menu0|flash_counter[0]            ; Merged with datapath:d0|logo_text_setter:logo0|flash_counter[0]           ;
; datapath:d0|result_text_setter:restxt0|units_digit_score[3]    ; Merged with datapath:d0|game_text_setter:gametxt0|units_digit_score[3]    ;
; datapath:d0|result_text_setter:restxt0|units_digit_score[2]    ; Merged with datapath:d0|game_text_setter:gametxt0|units_digit_score[2]    ;
; datapath:d0|result_text_setter:restxt0|units_digit_score[1]    ; Merged with datapath:d0|game_text_setter:gametxt0|units_digit_score[1]    ;
; datapath:d0|result_text_setter:restxt0|units_digit_score[0]    ; Merged with datapath:d0|game_text_setter:gametxt0|units_digit_score[0]    ;
; datapath:d0|result_text_setter:restxt0|tens_digit_score[3]     ; Merged with datapath:d0|game_text_setter:gametxt0|tens_digit_score[3]     ;
; datapath:d0|result_text_setter:restxt0|tens_digit_score[2]     ; Merged with datapath:d0|game_text_setter:gametxt0|tens_digit_score[2]     ;
; datapath:d0|result_text_setter:restxt0|tens_digit_score[1]     ; Merged with datapath:d0|game_text_setter:gametxt0|tens_digit_score[1]     ;
; datapath:d0|result_text_setter:restxt0|tens_digit_score[0]     ; Merged with datapath:d0|game_text_setter:gametxt0|tens_digit_score[0]     ;
; datapath:d0|result_text_setter:restxt0|hundreds_digit_score[3] ; Merged with datapath:d0|game_text_setter:gametxt0|hundreds_digit_score[3] ;
; datapath:d0|result_text_setter:restxt0|hundreds_digit_score[2] ; Merged with datapath:d0|game_text_setter:gametxt0|hundreds_digit_score[2] ;
; datapath:d0|result_text_setter:restxt0|hundreds_digit_score[1] ; Merged with datapath:d0|game_text_setter:gametxt0|hundreds_digit_score[1] ;
; datapath:d0|result_text_setter:restxt0|hundreds_digit_score[0] ; Merged with datapath:d0|game_text_setter:gametxt0|hundreds_digit_score[0] ;
; kbInput:kbIn|direction[0]                                      ; Stuck at GND due to stuck port data_in                                    ;
; Controller:c0|current_state~2                                  ; Lost fanout                                                               ;
; Controller:c0|current_state~3                                  ; Lost fanout                                                               ;
; Controller:c0|current_state~4                                  ; Lost fanout                                                               ;
; Total Number of Removed Registers = 54                         ;                                                                           ;
+----------------------------------------------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2352  ;
; Number of registers using Synchronous Clear  ; 2063  ;
; Number of registers using Synchronous Load   ; 87    ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2084  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------+
; Inverted Register Statistics                       ;
+------------------------------------------+---------+
; Inverted Register                        ; Fan out ;
+------------------------------------------+---------+
; datapath:d0|random_apple:rand1|rand_X[1] ; 3       ;
; datapath:d0|random_apple:rand1|rand_X[0] ; 3       ;
; datapath:d0|random_apple:rand1|rand_X[2] ; 3       ;
; datapath:d0|random_apple:rand1|rand_Y[2] ; 3       ;
; datapath:d0|random_apple:rand1|rand_Y[0] ; 3       ;
; Total number of inverted registers = 5   ;         ;
+------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |snake_top_level|datapath:d0|score[2]                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |snake_top_level|datapath:d0|size[6]                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |snake_top_level|datapath:d0|appleX[4]                                                                             ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |snake_top_level|datapath:d0|appleX[7]                                                                             ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[127][1]                                                                       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[126][6]                                                                       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[125][0]                                                                       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[124][6]                                                                       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[123][6]                                                                       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[122][0]                                                                       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_X[121][1]                                                                       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[120][0]                                                                       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_X[119][7]                                                                       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_X[118][0]                                                                       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[117][0]                                                                       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_X[116][0]                                                                       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[115][6]                                                                       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[114][5]                                                                       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[113][0]                                                                       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[112][6]                                                                       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_X[111][6]                                                                       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_X[110][0]                                                                       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_X[109][7]                                                                       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[108][0]                                                                       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[107][6]                                                                       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[106][4]                                                                       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[105][6]                                                                       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_X[104][6]                                                                       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[103][0]                                                                       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_X[102][2]                                                                       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_X[101][7]                                                                       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_X[100][1]                                                                       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[99][0]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[98][4]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[97][6]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[96][6]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[95][6]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_X[94][6]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_X[93][0]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_X[92][7]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[91][1]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[90][6]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[89][4]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[88][6]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_X[87][6]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[86][0]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_X[85][2]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_X[84][7]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_X[83][1]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[82][1]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[81][5]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[80][6]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[79][3]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[78][0]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[77][6]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_X[76][6]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_X[75][0]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_X[74][7]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[73][0]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[72][6]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[71][0]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[70][0]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[69][6]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[68][0]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[67][1]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_X[66][7]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_X[65][7]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_X[64][3]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[63][6]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[62][0]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[61][6]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_X[60][1]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[59][6]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_X[58][6]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_X[57][0]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_X[56][7]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_X[55][4]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[54][6]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[53][6]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[52][0]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_X[51][1]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[50][0]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_X[49][7]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_X[48][0]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[47][0]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_X[46][1]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[45][6]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[44][3]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_X[43][6]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[42][6]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_X[41][1]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[40][5]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[39][0]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[38][2]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[37][6]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[36][0]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[35][0]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[34][6]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[33][0]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[32][1]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_X[31][7]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_X[30][7]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_X[29][3]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[28][5]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[27][0]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[26][6]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[25][6]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[24][6]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_X[23][6]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_X[22][7]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_X[21][7]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[20][1]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[19][6]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[18][4]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[17][6]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_X[16][6]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[15][0]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_X[14][2]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_X[13][7]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_X[12][1]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[11][1]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[10][5]                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[9][6]                                                                         ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[8][1]                                                                         ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[7][0]                                                                         ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[6][6]                                                                         ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_X[5][0]                                                                         ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|bonus_score_Y[1]                                                                      ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|toxicY[1]                                                                             ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|negative_score_X[1]                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |snake_top_level|datapath:d0|delay_counter:dc0|delay[2]                                                            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[4][6]                                                                         ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[3][6]                                                                         ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_X[2][4]                                                                         ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |snake_top_level|datapath:d0|snake_Y[1][2]                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |snake_top_level|datapath:d0|snake_Y[0][0]                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |snake_top_level|datapath:d0|snake_X[0][7]                                                                         ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |snake_top_level|datapath:d0|left                                                                                  ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |snake_top_level|datapath:d0|score                                                                                 ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |snake_top_level|datapath:d0|toxicY                                                                                ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |snake_top_level|datapath:d0|score                                                                                 ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |snake_top_level|datapath:d0|bonus_score_Y                                                                         ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; No         ; |snake_top_level|datapath:d0|negative_score_Y                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |snake_top_level|vga_adapter:VGA|vga_controller:controller|yCounter[6]                                             ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |snake_top_level|kbInput:kbIn|direction[2]                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |snake_top_level|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3|result_node[2] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+-----------+------------------------+
; Parameter Name          ; Value     ; Type                   ;
+-------------------------+-----------+------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1         ; Signed Integer         ;
; MONOCHROME              ; FALSE     ; String                 ;
; RESOLUTION              ; 160x120   ; String                 ;
; BACKGROUND_IMAGE        ; black.mif ; String                 ;
+-------------------------+-----------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; black.mif            ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_m6m1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:d0|game_text_setter:gametxt0|lpm_divide:Mod2 ;
+------------------------+----------------+--------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                         ;
+------------------------+----------------+--------------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                                      ;
; LPM_WIDTHD             ; 4              ; Untyped                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                      ;
; CBXI_PARAMETER         ; lpm_divide_k3m ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                               ;
+------------------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:d0|game_text_setter:gametxt0|lpm_divide:Div2 ;
+------------------------+----------------+--------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                         ;
+------------------------+----------------+--------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                      ;
; LPM_WIDTHD             ; 4              ; Untyped                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                      ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                               ;
+------------------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:d0|game_text_setter:gametxt0|lpm_divide:Mod3 ;
+------------------------+----------------+--------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                         ;
+------------------------+----------------+--------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                      ;
; LPM_WIDTHD             ; 4              ; Untyped                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                      ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                               ;
+------------------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:d0|game_text_setter:gametxt0|lpm_divide:Div3 ;
+------------------------+----------------+--------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                         ;
+------------------------+----------------+--------------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                                      ;
; LPM_WIDTHD             ; 7              ; Untyped                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                      ;
; CBXI_PARAMETER         ; lpm_divide_kbm ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                               ;
+------------------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:d0|game_text_setter:gametxt0|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                         ;
+------------------------+----------------+--------------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                                      ;
; LPM_WIDTHD             ; 4              ; Untyped                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                      ;
; CBXI_PARAMETER         ; lpm_divide_k3m ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                               ;
+------------------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:d0|game_text_setter:gametxt0|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                         ;
+------------------------+----------------+--------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                      ;
; LPM_WIDTHD             ; 4              ; Untyped                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                      ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                               ;
+------------------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:d0|game_text_setter:gametxt0|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                         ;
+------------------------+----------------+--------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                      ;
; LPM_WIDTHD             ; 4              ; Untyped                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                      ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                               ;
+------------------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:d0|game_text_setter:gametxt0|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                         ;
+------------------------+----------------+--------------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                                      ;
; LPM_WIDTHD             ; 7              ; Untyped                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                      ;
; CBXI_PARAMETER         ; lpm_divide_kbm ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                               ;
+------------------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 1                                      ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory ;
;     -- OPERATION_MODE                     ; DUAL_PORT                              ;
;     -- WIDTH_A                            ; 3                                      ;
;     -- NUMWORDS_A                         ; 19200                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 3                                      ;
;     -- NUMWORDS_B                         ; 19200                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|random_choice:rand3"                                                                                                                                                           ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; maximum       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; maximum[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; maximum[1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; maximum[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|delay_counter:dc0" ;
+---------+-------+----------+------------------------------+
; Port    ; Type  ; Severity ; Details                      ;
+---------+-------+----------+------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                 ;
+---------+-------+----------+------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|props_updater:upd1" ;
+---------+-------+----------+-------------------------------+
; Port    ; Type  ; Severity ; Details                       ;
+---------+-------+----------+-------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                  ;
+---------+-------+----------+-------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|frame_updater:upd0" ;
+---------+-------+----------+-------------------------------+
; Port    ; Type  ; Severity ; Details                       ;
+---------+-------+----------+-------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                  ;
+---------+-------+----------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA"                                                                                                                                                                      ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; plot     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; plot[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2352                        ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 103                         ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 1917                        ;
;     ENA SCLR SLD      ; 45                          ;
;     ENA SLD           ; 9                           ;
;     SCLR              ; 81                          ;
;     SLD               ; 33                          ;
;     plain             ; 144                         ;
; arriav_lcell_comb     ; 9815                        ;
;     arith             ; 1804                        ;
;         0 data inputs ; 289                         ;
;         1 data inputs ; 962                         ;
;         2 data inputs ; 162                         ;
;         3 data inputs ; 268                         ;
;         4 data inputs ; 120                         ;
;         5 data inputs ; 3                           ;
;     extend            ; 61                          ;
;         7 data inputs ; 61                          ;
;     normal            ; 7854                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 15                          ;
;         2 data inputs ; 1137                        ;
;         3 data inputs ; 625                         ;
;         4 data inputs ; 1353                        ;
;         5 data inputs ; 2688                        ;
;         6 data inputs ; 2034                        ;
;     shared            ; 96                          ;
;         0 data inputs ; 18                          ;
;         1 data inputs ; 56                          ;
;         2 data inputs ; 14                          ;
;         3 data inputs ; 4                           ;
;         4 data inputs ; 4                           ;
; boundary_port         ; 62                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 9                           ;
;                       ;                             ;
; Max LUT depth         ; 39.40                       ;
; Average LUT depth     ; 15.28                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:45     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Tue Aug 07 21:56:30 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off snake_top_level -c snake_top_level
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file menu_text_setter.v
    Info (12023): Found entity 1: menu_text_setter File: D:/University/CSC258/Lab/Project_Final_Combined/menu_text_setter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: D:/University/CSC258/Lab/Project_Final_Combined/vga_adapter/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: D:/University/CSC258/Lab/Project_Final_Combined/vga_adapter/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: D:/University/CSC258/Lab/Project_Final_Combined/vga_adapter/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: D:/University/CSC258/Lab/Project_Final_Combined/vga_adapter/vga_adapter.v Line: 78
Info (12021): Found 11 design units, including 11 entities, in source file snake_top_level.v
    Info (12023): Found entity 1: snake_top_level File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 1
    Info (12023): Found entity 2: datapath File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 142
    Info (12023): Found entity 3: random_apple File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 588
    Info (12023): Found entity 4: random_props File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 619
    Info (12023): Found entity 5: random_choice File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 649
    Info (12023): Found entity 6: kbInput File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 675
    Info (12023): Found entity 7: refresher File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 757
    Info (12023): Found entity 8: frame_updater File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 788
    Info (12023): Found entity 9: props_updater File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 811
    Info (12023): Found entity 10: delay_counter File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 834
    Info (12023): Found entity 11: Controller File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 858
Info (12021): Found 1 design units, including 1 entities, in source file result_text_setter.v
    Info (12023): Found entity 1: result_text_setter File: D:/University/CSC258/Lab/Project_Final_Combined/result_text_setter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file level_text_setter.v
    Info (12023): Found entity 1: level_text_setter File: D:/University/CSC258/Lab/Project_Final_Combined/level_text_setter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file game_barrier_setter.v
    Info (12023): Found entity 1: game_barrier_setter File: D:/University/CSC258/Lab/Project_Final_Combined/game_barrier_setter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file logo_text_setter.v
    Info (12023): Found entity 1: logo_text_setter File: D:/University/CSC258/Lab/Project_Final_Combined/logo_text_setter.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at snake_top_level.v(91): created implicit net for "game_reset" File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 91
Warning (10236): Verilog HDL Implicit Net warning at snake_top_level.v(96): created implicit net for "inlevelDisplay" File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 96
Warning (10236): Verilog HDL Implicit Net warning at snake_top_level.v(104): created implicit net for "initial_head" File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 104
Warning (10236): Verilog HDL Implicit Net warning at snake_top_level.v(106): created implicit net for "finished_displaying_level" File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 106
Warning (10236): Verilog HDL Implicit Net warning at snake_top_level.v(107): created implicit net for "continue_reset" File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 107
Warning (10236): Verilog HDL Implicit Net warning at snake_top_level.v(108): created implicit net for "next_level" File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 108
Info (12127): Elaborating entity "snake_top_level" for the top level hierarchy
Warning (10034): Output port "LEDR[9..1]" at snake_top_level.v(39) has no driver File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 39
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 68
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: D:/University/CSC258/Lab/Project_Final_Combined/vga_adapter/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: D:/University/CSC258/Lab/Project_Final_Combined/vga_adapter/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: D:/University/CSC258/Lab/Project_Final_Combined/vga_adapter/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: D:/University/CSC258/Lab/Project_Final_Combined/vga_adapter/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "black.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m6m1.tdf
    Info (12023): Found entity 1: altsyncram_m6m1 File: D:/University/CSC258/Lab/Project_Final_Combined/db/altsyncram_m6m1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_m6m1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: D:/University/CSC258/Lab/Project_Final_Combined/db/decode_7la.tdf Line: 23
Info (12128): Elaborating entity "decode_7la" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:decode2" File: D:/University/CSC258/Lab/Project_Final_Combined/db/altsyncram_m6m1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: D:/University/CSC258/Lab/Project_Final_Combined/db/decode_01a.tdf Line: 23
Info (12128): Elaborating entity "decode_01a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_01a:rden_decode_b" File: D:/University/CSC258/Lab/Project_Final_Combined/db/altsyncram_m6m1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf
    Info (12023): Found entity 1: mux_ifb File: D:/University/CSC258/Lab/Project_Final_Combined/db/mux_ifb.tdf Line: 23
Info (12128): Elaborating entity "mux_ifb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3" File: D:/University/CSC258/Lab/Project_Final_Combined/db/altsyncram_m6m1.tdf Line: 50
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: D:/University/CSC258/Lab/Project_Final_Combined/vga_adapter/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: D:/University/CSC258/Lab/Project_Final_Combined/vga_adapter/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: D:/University/CSC258/Lab/Project_Final_Combined/vga_adapter/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: D:/University/CSC258/Lab/Project_Final_Combined/vga_adapter/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: D:/University/CSC258/Lab/Project_Final_Combined/db/altpll_80u.tdf Line: 26
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: D:/University/CSC258/Lab/Project_Final_Combined/vga_adapter/vga_adapter.v Line: 252
Info (12128): Elaborating entity "kbInput" for hierarchy "kbInput:kbIn" File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 79
Warning (10036): Verilog HDL or VHDL warning at snake_top_level.v(685): object "recordNext" assigned a value but never read File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 685
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:d0" File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 110
Info (10264): Verilog HDL Case Statement information at snake_top_level.v(366): all case item expressions in this case statement are onehot File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 366
Warning (10230): Verilog HDL assignment warning at snake_top_level.v(405): truncated value with size 32 to match size of target (7) File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 405
Warning (10230): Verilog HDL assignment warning at snake_top_level.v(407): truncated value with size 32 to match size of target (8) File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 407
Warning (10230): Verilog HDL assignment warning at snake_top_level.v(409): truncated value with size 32 to match size of target (7) File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 409
Warning (10230): Verilog HDL assignment warning at snake_top_level.v(411): truncated value with size 32 to match size of target (8) File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 411
Warning (10230): Verilog HDL assignment warning at snake_top_level.v(495): truncated value with size 32 to match size of target (13) File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 495
Warning (10230): Verilog HDL assignment warning at snake_top_level.v(504): truncated value with size 32 to match size of target (13) File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 504
Warning (10230): Verilog HDL assignment warning at snake_top_level.v(508): truncated value with size 32 to match size of target (13) File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 508
Warning (10230): Verilog HDL assignment warning at snake_top_level.v(517): truncated value with size 32 to match size of target (7) File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 517
Warning (10230): Verilog HDL assignment warning at snake_top_level.v(519): truncated value with size 32 to match size of target (13) File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 519
Warning (10230): Verilog HDL assignment warning at snake_top_level.v(525): truncated value with size 32 to match size of target (4) File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 525
Info (12128): Elaborating entity "refresher" for hierarchy "datapath:d0|refresher:ref0" File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 241
Warning (10230): Verilog HDL assignment warning at snake_top_level.v(773): truncated value with size 32 to match size of target (8) File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 773
Warning (10230): Verilog HDL assignment warning at snake_top_level.v(783): truncated value with size 32 to match size of target (7) File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 783
Info (12128): Elaborating entity "frame_updater" for hierarchy "datapath:d0|frame_updater:upd0" File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 242
Warning (10230): Verilog HDL assignment warning at snake_top_level.v(807): truncated value with size 32 to match size of target (1) File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 807
Info (12128): Elaborating entity "props_updater" for hierarchy "datapath:d0|props_updater:upd1" File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 243
Warning (10230): Verilog HDL assignment warning at snake_top_level.v(830): truncated value with size 32 to match size of target (1) File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 830
Info (12128): Elaborating entity "delay_counter" for hierarchy "datapath:d0|delay_counter:dc0" File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 244
Warning (10230): Verilog HDL assignment warning at snake_top_level.v(854): truncated value with size 32 to match size of target (1) File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 854
Info (12128): Elaborating entity "random_apple" for hierarchy "datapath:d0|random_apple:rand1" File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 245
Warning (10230): Verilog HDL assignment warning at snake_top_level.v(603): truncated value with size 32 to match size of target (8) File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 603
Warning (10230): Verilog HDL assignment warning at snake_top_level.v(613): truncated value with size 32 to match size of target (7) File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 613
Info (12128): Elaborating entity "random_props" for hierarchy "datapath:d0|random_props:rand2" File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 246
Warning (10230): Verilog HDL assignment warning at snake_top_level.v(634): truncated value with size 32 to match size of target (8) File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 634
Warning (10230): Verilog HDL assignment warning at snake_top_level.v(644): truncated value with size 32 to match size of target (7) File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 644
Info (12128): Elaborating entity "random_choice" for hierarchy "datapath:d0|random_choice:rand3" File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 247
Info (12128): Elaborating entity "logo_text_setter" for hierarchy "datapath:d0|logo_text_setter:logo0" File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 248
Warning (10230): Verilog HDL assignment warning at logo_text_setter.v(18): truncated value with size 32 to match size of target (1) File: D:/University/CSC258/Lab/Project_Final_Combined/logo_text_setter.v Line: 18
Warning (10230): Verilog HDL assignment warning at logo_text_setter.v(29): truncated value with size 32 to match size of target (1) File: D:/University/CSC258/Lab/Project_Final_Combined/logo_text_setter.v Line: 29
Info (12128): Elaborating entity "menu_text_setter" for hierarchy "datapath:d0|menu_text_setter:menu0" File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 249
Warning (10230): Verilog HDL assignment warning at menu_text_setter.v(18): truncated value with size 32 to match size of target (1) File: D:/University/CSC258/Lab/Project_Final_Combined/menu_text_setter.v Line: 18
Warning (10230): Verilog HDL assignment warning at menu_text_setter.v(234): truncated value with size 32 to match size of target (1) File: D:/University/CSC258/Lab/Project_Final_Combined/menu_text_setter.v Line: 234
Warning (12125): Using design file game_text_setter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: game_text_setter File: D:/University/CSC258/Lab/Project_Final_Combined/game_text_setter.v Line: 1
Info (12128): Elaborating entity "game_text_setter" for hierarchy "datapath:d0|game_text_setter:gametxt0" File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 250
Warning (10230): Verilog HDL assignment warning at game_text_setter.v(21): truncated value with size 32 to match size of target (4) File: D:/University/CSC258/Lab/Project_Final_Combined/game_text_setter.v Line: 21
Warning (10230): Verilog HDL assignment warning at game_text_setter.v(22): truncated value with size 32 to match size of target (4) File: D:/University/CSC258/Lab/Project_Final_Combined/game_text_setter.v Line: 22
Warning (10230): Verilog HDL assignment warning at game_text_setter.v(23): truncated value with size 32 to match size of target (4) File: D:/University/CSC258/Lab/Project_Final_Combined/game_text_setter.v Line: 23
Warning (10230): Verilog HDL assignment warning at game_text_setter.v(25): truncated value with size 32 to match size of target (4) File: D:/University/CSC258/Lab/Project_Final_Combined/game_text_setter.v Line: 25
Warning (10230): Verilog HDL assignment warning at game_text_setter.v(26): truncated value with size 32 to match size of target (4) File: D:/University/CSC258/Lab/Project_Final_Combined/game_text_setter.v Line: 26
Warning (10230): Verilog HDL assignment warning at game_text_setter.v(27): truncated value with size 32 to match size of target (4) File: D:/University/CSC258/Lab/Project_Final_Combined/game_text_setter.v Line: 27
Info (12128): Elaborating entity "result_text_setter" for hierarchy "datapath:d0|result_text_setter:restxt0" File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 251
Warning (10230): Verilog HDL assignment warning at result_text_setter.v(15): truncated value with size 32 to match size of target (4) File: D:/University/CSC258/Lab/Project_Final_Combined/result_text_setter.v Line: 15
Warning (10230): Verilog HDL assignment warning at result_text_setter.v(16): truncated value with size 32 to match size of target (4) File: D:/University/CSC258/Lab/Project_Final_Combined/result_text_setter.v Line: 16
Warning (10230): Verilog HDL assignment warning at result_text_setter.v(17): truncated value with size 32 to match size of target (4) File: D:/University/CSC258/Lab/Project_Final_Combined/result_text_setter.v Line: 17
Info (12128): Elaborating entity "level_text_setter" for hierarchy "datapath:d0|level_text_setter:lvltxt0" File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 252
Warning (10230): Verilog HDL assignment warning at level_text_setter.v(24): truncated value with size 32 to match size of target (1) File: D:/University/CSC258/Lab/Project_Final_Combined/level_text_setter.v Line: 24
Info (12128): Elaborating entity "game_barrier_setter" for hierarchy "datapath:d0|game_barrier_setter:gamebar0" File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 253
Info (12128): Elaborating entity "Controller" for hierarchy "Controller:c0" File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 136
Warning (10270): Verilog HDL Case Statement warning at snake_top_level.v(983): incomplete case statement has no default case item File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 983
Info (10264): Verilog HDL Case Statement information at snake_top_level.v(983): all case item expressions in this case statement are onehot File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 983
Info (278001): Inferred 8 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "datapath:d0|game_text_setter:gametxt0|Mod2" File: D:/University/CSC258/Lab/Project_Final_Combined/game_text_setter.v Line: 25
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "datapath:d0|game_text_setter:gametxt0|Div2" File: D:/University/CSC258/Lab/Project_Final_Combined/game_text_setter.v Line: 26
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "datapath:d0|game_text_setter:gametxt0|Mod3" File: D:/University/CSC258/Lab/Project_Final_Combined/game_text_setter.v Line: 26
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "datapath:d0|game_text_setter:gametxt0|Div3" File: D:/University/CSC258/Lab/Project_Final_Combined/game_text_setter.v Line: 27
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "datapath:d0|game_text_setter:gametxt0|Mod0" File: D:/University/CSC258/Lab/Project_Final_Combined/game_text_setter.v Line: 21
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "datapath:d0|game_text_setter:gametxt0|Div0" File: D:/University/CSC258/Lab/Project_Final_Combined/game_text_setter.v Line: 22
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "datapath:d0|game_text_setter:gametxt0|Mod1" File: D:/University/CSC258/Lab/Project_Final_Combined/game_text_setter.v Line: 22
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "datapath:d0|game_text_setter:gametxt0|Div1" File: D:/University/CSC258/Lab/Project_Final_Combined/game_text_setter.v Line: 23
Info (12130): Elaborated megafunction instantiation "datapath:d0|game_text_setter:gametxt0|lpm_divide:Mod2" File: D:/University/CSC258/Lab/Project_Final_Combined/game_text_setter.v Line: 25
Info (12133): Instantiated megafunction "datapath:d0|game_text_setter:gametxt0|lpm_divide:Mod2" with the following parameter: File: D:/University/CSC258/Lab/Project_Final_Combined/game_text_setter.v Line: 25
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_k3m.tdf
    Info (12023): Found entity 1: lpm_divide_k3m File: D:/University/CSC258/Lab/Project_Final_Combined/db/lpm_divide_k3m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: D:/University/CSC258/Lab/Project_Final_Combined/db/sign_div_unsign_nlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf
    Info (12023): Found entity 1: alt_u_div_kve File: D:/University/CSC258/Lab/Project_Final_Combined/db/alt_u_div_kve.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "datapath:d0|game_text_setter:gametxt0|lpm_divide:Div2" File: D:/University/CSC258/Lab/Project_Final_Combined/game_text_setter.v Line: 26
Info (12133): Instantiated megafunction "datapath:d0|game_text_setter:gametxt0|lpm_divide:Div2" with the following parameter: File: D:/University/CSC258/Lab/Project_Final_Combined/game_text_setter.v Line: 26
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf
    Info (12023): Found entity 1: lpm_divide_ibm File: D:/University/CSC258/Lab/Project_Final_Combined/db/lpm_divide_ibm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: D:/University/CSC258/Lab/Project_Final_Combined/db/sign_div_unsign_olh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf
    Info (12023): Found entity 1: alt_u_div_mve File: D:/University/CSC258/Lab/Project_Final_Combined/db/alt_u_div_mve.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "datapath:d0|game_text_setter:gametxt0|lpm_divide:Mod3" File: D:/University/CSC258/Lab/Project_Final_Combined/game_text_setter.v Line: 26
Info (12133): Instantiated megafunction "datapath:d0|game_text_setter:gametxt0|lpm_divide:Mod3" with the following parameter: File: D:/University/CSC258/Lab/Project_Final_Combined/game_text_setter.v Line: 26
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf
    Info (12023): Found entity 1: lpm_divide_l3m File: D:/University/CSC258/Lab/Project_Final_Combined/db/lpm_divide_l3m.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "datapath:d0|game_text_setter:gametxt0|lpm_divide:Div3" File: D:/University/CSC258/Lab/Project_Final_Combined/game_text_setter.v Line: 27
Info (12133): Instantiated megafunction "datapath:d0|game_text_setter:gametxt0|lpm_divide:Div3" with the following parameter: File: D:/University/CSC258/Lab/Project_Final_Combined/game_text_setter.v Line: 27
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_kbm.tdf
    Info (12023): Found entity 1: lpm_divide_kbm File: D:/University/CSC258/Lab/Project_Final_Combined/db/lpm_divide_kbm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh File: D:/University/CSC258/Lab/Project_Final_Combined/db/sign_div_unsign_qlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf
    Info (12023): Found entity 1: alt_u_div_qve File: D:/University/CSC258/Lab/Project_Final_Combined/db/alt_u_div_qve.tdf Line: 23
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 39
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 39
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 39
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 39
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 39
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 39
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 39
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 39
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 39
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 35
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/University/CSC258/Lab/Project_Final_Combined/output_files/snake_top_level.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: D:/University/CSC258/Lab/Project_Final_Combined/db/altpll_80u.tdf Line: 34
    Info: Must be connected
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 25
    Warning (15610): No output dependent on input pin "KEY[1]" File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 25
    Warning (15610): No output dependent on input pin "KEY[2]" File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 25
    Warning (15610): No output dependent on input pin "KEY[3]" File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 25
    Warning (15610): No output dependent on input pin "SW[0]" File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 24
    Warning (15610): No output dependent on input pin "SW[1]" File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 24
    Warning (15610): No output dependent on input pin "SW[2]" File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 24
    Warning (15610): No output dependent on input pin "SW[3]" File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 24
    Warning (15610): No output dependent on input pin "SW[5]" File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 24
    Warning (15610): No output dependent on input pin "SW[6]" File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 24
    Warning (15610): No output dependent on input pin "SW[7]" File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 24
    Warning (15610): No output dependent on input pin "SW[8]" File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 24
    Warning (15610): No output dependent on input pin "SW[9]" File: D:/University/CSC258/Lab/Project_Final_Combined/snake_top_level.v Line: 24
Info (21057): Implemented 11979 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 45 output pins
    Info (21061): Implemented 11907 logic cells
    Info (21064): Implemented 9 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings
    Info: Peak virtual memory: 5203 megabytes
    Info: Processing ended: Tue Aug 07 21:58:41 2018
    Info: Elapsed time: 00:02:11
    Info: Total CPU time (on all processors): 00:02:28


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/University/CSC258/Lab/Project_Final_Combined/output_files/snake_top_level.map.smsg.


