

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Thu Oct 20 00:13:03 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        baseline
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|       45| 0.230 us | 0.450 us |   23|   45|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |       22|       44|   2 ~ 4  |          -|          -|    11|    no    |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.51>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %y) nounwind, !map !7"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !13"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind"   --->   Operation 8 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind" [fir.cpp:16]   --->   Operation 9 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (8.51ns)   --->   "%mul_ln31 = mul nsw i32 %x_read, 53" [fir.cpp:31]   --->   Operation 10 'mul' 'mul_ln31' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %1" [fir.cpp:29]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.10>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%acc_0 = phi i32 [ 0, %0 ], [ %acc, %5 ]"   --->   Operation 12 'phi' 'acc_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 10, %0 ], [ %i, %5 ]"   --->   Operation 13 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i5 %i_0 to i32" [fir.cpp:29]   --->   Operation 14 'sext' 'sext_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %i_0, i32 4)" [fir.cpp:29]   --->   Operation 15 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %tmp, label %6, label %2" [fir.cpp:29]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str) nounwind" [fir.cpp:29]   --->   Operation 18 'specloopname' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.36ns)   --->   "%icmp_ln30 = icmp eq i5 %i_0, 0" [fir.cpp:30]   --->   Operation 19 'icmp' 'icmp_ln30' <Predicate = (!tmp)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %3, label %4" [fir.cpp:30]   --->   Operation 20 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.78ns)   --->   "%add_ln34 = add i5 %i_0, -1" [fir.cpp:34]   --->   Operation 21 'add' 'add_ln34' <Predicate = (!tmp & !icmp_ln30)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i5 %add_ln34 to i64" [fir.cpp:34]   --->   Operation 22 'zext' 'zext_ln34' <Predicate = (!tmp & !icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%shift_reg_addr = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln34" [fir.cpp:34]   --->   Operation 23 'getelementptr' 'shift_reg_addr' <Predicate = (!tmp & !icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (2.32ns)   --->   "%shift_reg_load = load i32* %shift_reg_addr, align 4" [fir.cpp:34]   --->   Operation 24 'load' 'shift_reg_load' <Predicate = (!tmp & !icmp_ln30)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i32 %sext_ln29 to i64" [fir.cpp:34]   --->   Operation 25 'zext' 'zext_ln34_1' <Predicate = (!tmp & !icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%c1_addr = getelementptr [11 x i10]* @c1, i64 0, i64 %zext_ln34_1" [fir.cpp:35]   --->   Operation 26 'getelementptr' 'c1_addr' <Predicate = (!tmp & !icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (3.25ns)   --->   "%c1_load = load i10* %c1_addr, align 2" [fir.cpp:35]   --->   Operation 27 'load' 'c1_load' <Predicate = (!tmp & !icmp_ln30)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 11> <ROM>
ST_2 : Operation 28 [1/1] (2.32ns)   --->   "store i32 %x_read, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 0), align 16" [fir.cpp:32]   --->   Operation 28 'store' <Predicate = (!tmp & icmp_ln30)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 29 [1/1] (1.76ns)   --->   "br label %5" [fir.cpp:33]   --->   Operation 29 'br' <Predicate = (!tmp & icmp_ln30)> <Delay = 1.76>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %y, i32 %acc_0) nounwind" [fir.cpp:38]   --->   Operation 30 'write' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "ret void" [fir.cpp:39]   --->   Operation 31 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.64>
ST_3 : Operation 32 [1/2] (2.32ns)   --->   "%shift_reg_load = load i32* %shift_reg_addr, align 4" [fir.cpp:34]   --->   Operation 32 'load' 'shift_reg_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%shift_reg_addr_1 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln34_1" [fir.cpp:34]   --->   Operation 33 'getelementptr' 'shift_reg_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (2.32ns)   --->   "store i32 %shift_reg_load, i32* %shift_reg_addr_1, align 4" [fir.cpp:34]   --->   Operation 34 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 35 [1/2] (3.25ns)   --->   "%c1_load = load i10* %c1_addr, align 2" [fir.cpp:35]   --->   Operation 35 'load' 'c1_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 11> <ROM>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i10 %c1_load to i32" [fir.cpp:35]   --->   Operation 36 'sext' 'sext_ln35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (8.51ns)   --->   "%mul_ln35 = mul nsw i32 %shift_reg_load, %sext_ln35" [fir.cpp:35]   --->   Operation 37 'mul' 'mul_ln35' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.32>
ST_5 : Operation 38 [1/1] (1.76ns)   --->   "br label %5"   --->   Operation 38 'br' <Predicate = (!icmp_ln30)> <Delay = 1.76>
ST_5 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node acc)   --->   "%p_pn = phi i32 [ %mul_ln31, %3 ], [ %mul_ln35, %4 ]" [fir.cpp:31]   --->   Operation 39 'phi' 'p_pn' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (2.55ns) (out node of the LUT)   --->   "%acc = add nsw i32 %p_pn, %acc_0" [fir.cpp:31]   --->   Operation 40 'add' 'acc' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, -1" [fir.cpp:29]   --->   Operation 41 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "br label %1" [fir.cpp:29]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.51ns
The critical path consists of the following:
	wire read on port 'x' (fir.cpp:16) [10]  (0 ns)
	'mul' operation ('mul_ln31', fir.cpp:31) [11]  (8.51 ns)

 <State 2>: 4.1ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fir.cpp:29) [15]  (0 ns)
	'add' operation ('add_ln34', fir.cpp:34) [25]  (1.78 ns)
	'getelementptr' operation ('shift_reg_addr', fir.cpp:34) [27]  (0 ns)
	'load' operation ('shift_reg_load', fir.cpp:34) on array 'shift_reg' [28]  (2.32 ns)

 <State 3>: 4.64ns
The critical path consists of the following:
	'load' operation ('shift_reg_load', fir.cpp:34) on array 'shift_reg' [28]  (2.32 ns)
	'store' operation ('store_ln34', fir.cpp:34) of variable 'shift_reg_load', fir.cpp:34 on array 'shift_reg' [31]  (2.32 ns)

 <State 4>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln35', fir.cpp:35) [35]  (8.51 ns)

 <State 5>: 4.32ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('p_pn', fir.cpp:31) with incoming values : ('mul_ln31', fir.cpp:31) ('mul_ln35', fir.cpp:35) [41]  (1.77 ns)
	'phi' operation ('p_pn', fir.cpp:31) with incoming values : ('mul_ln31', fir.cpp:31) ('mul_ln35', fir.cpp:35) [41]  (0 ns)
	'add' operation ('acc', fir.cpp:31) [42]  (2.55 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
