git clone --depth 1 --no-tags https://github.com/oleg1322/SystemVerilog-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749750301
git clone --depth 1 --no-tags https://github.com/hec-esweek/Cores-VeeR-EH1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751350986
git clone --depth 1 --no-tags https://github.com/vladb9715/afvip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751328910
git clone --depth 1 --no-tags https://github.com/iworkfree/freeworld.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750051284
git clone --depth 1 --no-tags https://github.com/homerovz/coding-challenge-cvw-risc-v-mentroship.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753802310
git clone --depth 1 --no-tags https://github.com/MYarosLove/fpga_timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754204434
git clone --depth 1 --no-tags https://github.com/Justsomebody1234/Uart-Protocol-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754678539
git clone --depth 1 --no-tags https://github.com/HarishGoupale/bb_ibex_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753451117
git clone --depth 1 --no-tags https://github.com/Ans-Qasim123/Lab_DSD_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756467636
git clone --depth 1 --no-tags https://github.com/Shreyas-s-r/NoC-Router-Synchronous.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756398847
git clone --depth 1 --no-tags https://github.com/Matteo019/Progetto.SIS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748539419
git clone --depth 1 --no-tags https://github.com/rubenvalenzuelay/cs141lab2new.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757248892
git clone --depth 1 --no-tags https://github.com/dhanasekarp03/SR_latch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757278218
git clone --depth 1 --no-tags https://github.com/bhargav1236/uvm_reg_handson.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749054767
git clone --depth 1 --no-tags https://github.com/abdullahrasheed126/dsd-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756461272
git clone --depth 1 --no-tags https://github.com/aaayann/lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760100810
git clone --depth 1 --no-tags https://github.com/waleedkharal/DSD-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751312356
git clone --depth 1 --no-tags https://github.com/AhmedibnaNaveed/Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760323774
git clone --depth 1 --no-tags https://github.com/griffinross2/Verilog-CPU-Testing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758790600
git clone --depth 1 --no-tags https://github.com/ejchao/ECE748.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759659119
git clone --depth 1 --no-tags https://github.com/Asadd1503/DSD_lab_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759953986
git clone --depth 1 --no-tags https://github.com/DenizzG/RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759870328
git clone --depth 1 --no-tags https://github.com/SorrentinoPablo/FPGA_ADC_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762399008
git clone --depth 1 --no-tags https://github.com/mahamdeh0/ALU_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762429663
git clone --depth 1 --no-tags https://github.com/parvathy10/systemverilog-interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760063928
git clone --depth 1 --no-tags https://github.com/mmizumoto1213/cse140-Components-and-Design-Techniques-for-Digital-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764918664
git clone --depth 1 --no-tags https://github.com/Mekky7/fifo-verfication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764747977
git clone --depth 1 --no-tags https://github.com/hess105/Verilog-Depot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757759618
git clone --depth 1 --no-tags https://github.com/Adarshthakur01/AXI4-stream-protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758402881
git clone --depth 1 --no-tags https://github.com/Susheelaaa/Verilog_codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767665580
git clone --depth 1 --no-tags https://github.com/sumanthmortha/module-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763457978
git clone --depth 1 --no-tags https://github.com/robotman2412/sapphire-gpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749119852
git clone --depth 1 --no-tags https://github.com/AdamGetBackToWork/Computer_Systems_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766109667
git clone --depth 1 --no-tags https://github.com/venkatesh-mukkapati/Floating-Point-Multiplication-and-Verification-Using-SV-testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765411309
git clone --depth 1 --no-tags https://github.com/QamarRaja/lab-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767144241
git clone --depth 1 --no-tags https://github.com/TayybaShafiq/Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767084149
git clone --depth 1 --no-tags https://github.com/Aqib-Wazir101/mylab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767102741
git clone --depth 1 --no-tags https://github.com/HeracrossTheGreek/eek_gost_Marios_Karagiannis_02976.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764539484
git clone --depth 1 --no-tags https://github.com/HiagoMacedo/projeto-ULA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767168208
git clone --depth 1 --no-tags https://github.com/mkravch/fpga_lessons.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748960375
git clone --depth 1 --no-tags https://github.com/j0106223/rv32i.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764501917
git clone --depth 1 --no-tags https://github.com/HanaYuki399/Optimized_BF16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750315347
git clone --depth 1 --no-tags https://github.com/suriyasaiyan/Multi-level-Cache-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757550400
git clone --depth 1 --no-tags https://github.com/scapekambing/mash-1-1-dac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756240294
git clone --depth 1 --no-tags https://github.com/shyeonn/Pipeline_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765115250
git clone --depth 1 --no-tags https://github.com/secureshellprotocol/ece251.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753282291
git clone --depth 1 --no-tags https://github.com/Shuregg/ialu-verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751502271
git clone --depth 1 --no-tags https://github.com/CarlosHuu/Digital_Circuits_and_Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765806026
git clone --depth 1 --no-tags https://github.com/bhavyareddygandeti/I2C-Based-Memory-Substem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767282400
git clone --depth 1 --no-tags https://github.com/bhavyareddygandeti/ASYNCHRONOUS-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767259452
git clone --depth 1 --no-tags https://github.com/jusanchez6/Digitales_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758240316
git clone --depth 1 --no-tags https://github.com/nickorlow/yayacemu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750626559
git clone --depth 1 --no-tags https://github.com/mole99/tt06-tiny-shader.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759004998
git clone --depth 1 --no-tags https://github.com/Vishal2020Raja/KSAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750310175
git clone --depth 1 --no-tags https://github.com/ogoldste/OpenTitan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752601381
git clone --depth 1 --no-tags https://github.com/rgantonio/vsim-template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753479170
git clone --depth 1 --no-tags https://github.com/kanade-k-1228/vmods.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753940419
git clone --depth 1 --no-tags https://github.com/mkkassem/tt-fpga-hdl-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754228894
git clone --depth 1 --no-tags https://github.com/sudohdl/uvm_1.2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749357724
git clone --depth 1 --no-tags https://github.com/Venkata2001/master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750410703
git clone --depth 1 --no-tags https://github.com/sushanTamu/lab-10-sushanTamu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751126211
git clone --depth 1 --no-tags https://github.com/sushanTamu/lab-6-sushanTamu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751126744
git clone --depth 1 --no-tags https://github.com/Nisitha529/UVM_AXI_Verification_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751219783
git clone --depth 1 --no-tags https://github.com/srikala-reddi/d_ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757843313
git clone --depth 1 --no-tags https://github.com/ajay-walia/32-bit-RISC-V-Processor-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757967811
git clone --depth 1 --no-tags https://github.com/hemanth-VP/DRAM_uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757944403
git clone --depth 1 --no-tags https://github.com/KrystalDelusion/sby-bigexample.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756413486
git clone --depth 1 --no-tags https://github.com/Sproropo/Simplified-RC4-SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758548353
git clone --depth 1 --no-tags https://github.com/akshay7895/Assertions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760024432
git clone --depth 1 --no-tags https://github.com/segevbr/EEELab1A_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760673895
git clone --depth 1 --no-tags https://github.com/BASAVA868/DESIGN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762269231
git clone --depth 1 --no-tags https://github.com/2022-EE-183/DSD_L.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760086274
git clone --depth 1 --no-tags https://github.com/Nikolai489/tests.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763858059
git clone --depth 1 --no-tags https://github.com/newfrogg/lstm_accel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761089242
git clone --depth 1 --no-tags https://github.com/liamherlihy/rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751796332
git clone --depth 1 --no-tags https://github.com/SoftGoat/Digital-systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764830254
git clone --depth 1 --no-tags https://github.com/yoonbenjamin/CIS-4710.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749889466
git clone --depth 1 --no-tags https://github.com/javierespinoza09/RAL_Test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762818596
git clone --depth 1 --no-tags https://github.com/aditya-charan/practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763441658
git clone --depth 1 --no-tags https://github.com/KarthikReddy1911/Assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763478759
git clone --depth 1 --no-tags https://github.com/KaiRoy/risc-v-sv-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749194257
git clone --depth 1 --no-tags https://github.com/Shiofi/TALLER-DIGITALES-2024.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754798876
git clone --depth 1 --no-tags https://github.com/hafizmuhammadahmad01/dsdlab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767105046
git clone --depth 1 --no-tags https://github.com/enieman/tt06-verilog-template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754226794
git clone --depth 1 --no-tags https://github.com/gabejessil/tt-fpga-hdl-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767149350
git clone --depth 1 --no-tags https://github.com/CHEN-Xinsheng/cod23-grp19.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766996403
git clone --depth 1 --no-tags https://github.com/CarsonKring/Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763297977
git clone --depth 1 --no-tags https://github.com/xver/icecream_sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762715377
git clone --depth 1 --no-tags https://github.com/DashLHall/Dashiell-Hall-Professional.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748858094
git clone --depth 1 --no-tags https://github.com/Mihaidono/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759684854
git clone --depth 1 --no-tags https://github.com/hant225/UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749718871
git clone --depth 1 --no-tags https://github.com/10nutz/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761051254
git clone --depth 1 --no-tags https://github.com/marius021/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761053645
git clone --depth 1 --no-tags https://github.com/zeroasiccorp/ebrick-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774216308
git clone --depth 1 --no-tags https://github.com/cmu-snap/BBQ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781315728
git clone --depth 1 --no-tags https://github.com/junjie-meng/MCU-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770675098
git clone --depth 1 --no-tags https://github.com/pulp-platform/dram_rtl_sim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774413327
git clone --depth 1 --no-tags https://github.com/cp024s/APB-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775499561
git clone --depth 1 --no-tags https://github.com/dsheffie/wasmcore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779360558
