Analysis & Synthesis Status : Successful - Sat Oct 26 02:27:18 2019
Quartus II Version : 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition
Revision Name : Timer
Top-level Entity Name : T18_Timer
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 81
    Dedicated logic registers : 64
Total registers : 64
Total pins : 66
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
