
Patient Monitoring System.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000720c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000180  080073dc  080073dc  000083dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800755c  0800755c  00009084  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800755c  0800755c  0000855c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007564  08007564  00009084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007564  08007564  00008564  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007568  08007568  00008568  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000084  20000000  0800756c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004b90  20000084  080075f0  00009084  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004c14  080075f0  00009c14  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009084  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018515  00000000  00000000  000090b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a2a  00000000  00000000  000215c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001620  00000000  00000000  00024ff8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001115  00000000  00000000  00026618  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025389  00000000  00000000  0002772d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a692  00000000  00000000  0004cab6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ddffb  00000000  00000000  00067148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00145143  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000649c  00000000  00000000  00145188  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  0014b624  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000084 	.word	0x20000084
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080073c4 	.word	0x080073c4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000088 	.word	0x20000088
 800020c:	080073c4 	.word	0x080073c4

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_dmul>:
 80002b0:	b570      	push	{r4, r5, r6, lr}
 80002b2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80002b6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80002ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80002be:	bf1d      	ittte	ne
 80002c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002c4:	ea94 0f0c 	teqne	r4, ip
 80002c8:	ea95 0f0c 	teqne	r5, ip
 80002cc:	f000 f8de 	bleq	800048c <__aeabi_dmul+0x1dc>
 80002d0:	442c      	add	r4, r5
 80002d2:	ea81 0603 	eor.w	r6, r1, r3
 80002d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002e2:	bf18      	it	ne
 80002e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002ec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80002f0:	d038      	beq.n	8000364 <__aeabi_dmul+0xb4>
 80002f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002f6:	f04f 0500 	mov.w	r5, #0
 80002fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002fe:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000302:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000306:	f04f 0600 	mov.w	r6, #0
 800030a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800030e:	f09c 0f00 	teq	ip, #0
 8000312:	bf18      	it	ne
 8000314:	f04e 0e01 	orrne.w	lr, lr, #1
 8000318:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800031c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000320:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000324:	d204      	bcs.n	8000330 <__aeabi_dmul+0x80>
 8000326:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800032a:	416d      	adcs	r5, r5
 800032c:	eb46 0606 	adc.w	r6, r6, r6
 8000330:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000334:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000338:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800033c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000340:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000344:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000348:	bf88      	it	hi
 800034a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800034e:	d81e      	bhi.n	800038e <__aeabi_dmul+0xde>
 8000350:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	bd70      	pop	{r4, r5, r6, pc}
 8000364:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000368:	ea46 0101 	orr.w	r1, r6, r1
 800036c:	ea40 0002 	orr.w	r0, r0, r2
 8000370:	ea81 0103 	eor.w	r1, r1, r3
 8000374:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000378:	bfc2      	ittt	gt
 800037a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800037e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000382:	bd70      	popgt	{r4, r5, r6, pc}
 8000384:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000388:	f04f 0e00 	mov.w	lr, #0
 800038c:	3c01      	subs	r4, #1
 800038e:	f300 80ab 	bgt.w	80004e8 <__aeabi_dmul+0x238>
 8000392:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000396:	bfde      	ittt	le
 8000398:	2000      	movle	r0, #0
 800039a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800039e:	bd70      	pople	{r4, r5, r6, pc}
 80003a0:	f1c4 0400 	rsb	r4, r4, #0
 80003a4:	3c20      	subs	r4, #32
 80003a6:	da35      	bge.n	8000414 <__aeabi_dmul+0x164>
 80003a8:	340c      	adds	r4, #12
 80003aa:	dc1b      	bgt.n	80003e4 <__aeabi_dmul+0x134>
 80003ac:	f104 0414 	add.w	r4, r4, #20
 80003b0:	f1c4 0520 	rsb	r5, r4, #32
 80003b4:	fa00 f305 	lsl.w	r3, r0, r5
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f205 	lsl.w	r2, r1, r5
 80003c0:	ea40 0002 	orr.w	r0, r0, r2
 80003c4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80003c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80003cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003d0:	fa21 f604 	lsr.w	r6, r1, r4
 80003d4:	eb42 0106 	adc.w	r1, r2, r6
 80003d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003dc:	bf08      	it	eq
 80003de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003e2:	bd70      	pop	{r4, r5, r6, pc}
 80003e4:	f1c4 040c 	rsb	r4, r4, #12
 80003e8:	f1c4 0520 	rsb	r5, r4, #32
 80003ec:	fa00 f304 	lsl.w	r3, r0, r4
 80003f0:	fa20 f005 	lsr.w	r0, r0, r5
 80003f4:	fa01 f204 	lsl.w	r2, r1, r4
 80003f8:	ea40 0002 	orr.w	r0, r0, r2
 80003fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000400:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000404:	f141 0100 	adc.w	r1, r1, #0
 8000408:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800040c:	bf08      	it	eq
 800040e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000412:	bd70      	pop	{r4, r5, r6, pc}
 8000414:	f1c4 0520 	rsb	r5, r4, #32
 8000418:	fa00 f205 	lsl.w	r2, r0, r5
 800041c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000420:	fa20 f304 	lsr.w	r3, r0, r4
 8000424:	fa01 f205 	lsl.w	r2, r1, r5
 8000428:	ea43 0302 	orr.w	r3, r3, r2
 800042c:	fa21 f004 	lsr.w	r0, r1, r4
 8000430:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000434:	fa21 f204 	lsr.w	r2, r1, r4
 8000438:	ea20 0002 	bic.w	r0, r0, r2
 800043c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000440:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000444:	bf08      	it	eq
 8000446:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800044a:	bd70      	pop	{r4, r5, r6, pc}
 800044c:	f094 0f00 	teq	r4, #0
 8000450:	d10f      	bne.n	8000472 <__aeabi_dmul+0x1c2>
 8000452:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000456:	0040      	lsls	r0, r0, #1
 8000458:	eb41 0101 	adc.w	r1, r1, r1
 800045c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000460:	bf08      	it	eq
 8000462:	3c01      	subeq	r4, #1
 8000464:	d0f7      	beq.n	8000456 <__aeabi_dmul+0x1a6>
 8000466:	ea41 0106 	orr.w	r1, r1, r6
 800046a:	f095 0f00 	teq	r5, #0
 800046e:	bf18      	it	ne
 8000470:	4770      	bxne	lr
 8000472:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000476:	0052      	lsls	r2, r2, #1
 8000478:	eb43 0303 	adc.w	r3, r3, r3
 800047c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000480:	bf08      	it	eq
 8000482:	3d01      	subeq	r5, #1
 8000484:	d0f7      	beq.n	8000476 <__aeabi_dmul+0x1c6>
 8000486:	ea43 0306 	orr.w	r3, r3, r6
 800048a:	4770      	bx	lr
 800048c:	ea94 0f0c 	teq	r4, ip
 8000490:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000494:	bf18      	it	ne
 8000496:	ea95 0f0c 	teqne	r5, ip
 800049a:	d00c      	beq.n	80004b6 <__aeabi_dmul+0x206>
 800049c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004a0:	bf18      	it	ne
 80004a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004a6:	d1d1      	bne.n	800044c <__aeabi_dmul+0x19c>
 80004a8:	ea81 0103 	eor.w	r1, r1, r3
 80004ac:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004b0:	f04f 0000 	mov.w	r0, #0
 80004b4:	bd70      	pop	{r4, r5, r6, pc}
 80004b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004ba:	bf06      	itte	eq
 80004bc:	4610      	moveq	r0, r2
 80004be:	4619      	moveq	r1, r3
 80004c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004c4:	d019      	beq.n	80004fa <__aeabi_dmul+0x24a>
 80004c6:	ea94 0f0c 	teq	r4, ip
 80004ca:	d102      	bne.n	80004d2 <__aeabi_dmul+0x222>
 80004cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004d0:	d113      	bne.n	80004fa <__aeabi_dmul+0x24a>
 80004d2:	ea95 0f0c 	teq	r5, ip
 80004d6:	d105      	bne.n	80004e4 <__aeabi_dmul+0x234>
 80004d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004dc:	bf1c      	itt	ne
 80004de:	4610      	movne	r0, r2
 80004e0:	4619      	movne	r1, r3
 80004e2:	d10a      	bne.n	80004fa <__aeabi_dmul+0x24a>
 80004e4:	ea81 0103 	eor.w	r1, r1, r3
 80004e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004ec:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd70      	pop	{r4, r5, r6, pc}
 80004fa:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004fe:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000502:	bd70      	pop	{r4, r5, r6, pc}

08000504 <__aeabi_drsub>:
 8000504:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000508:	e002      	b.n	8000510 <__adddf3>
 800050a:	bf00      	nop

0800050c <__aeabi_dsub>:
 800050c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000510 <__adddf3>:
 8000510:	b530      	push	{r4, r5, lr}
 8000512:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000516:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800051a:	ea94 0f05 	teq	r4, r5
 800051e:	bf08      	it	eq
 8000520:	ea90 0f02 	teqeq	r0, r2
 8000524:	bf1f      	itttt	ne
 8000526:	ea54 0c00 	orrsne.w	ip, r4, r0
 800052a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800052e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000532:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000536:	f000 80e2 	beq.w	80006fe <__adddf3+0x1ee>
 800053a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800053e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000542:	bfb8      	it	lt
 8000544:	426d      	neglt	r5, r5
 8000546:	dd0c      	ble.n	8000562 <__adddf3+0x52>
 8000548:	442c      	add	r4, r5
 800054a:	ea80 0202 	eor.w	r2, r0, r2
 800054e:	ea81 0303 	eor.w	r3, r1, r3
 8000552:	ea82 0000 	eor.w	r0, r2, r0
 8000556:	ea83 0101 	eor.w	r1, r3, r1
 800055a:	ea80 0202 	eor.w	r2, r0, r2
 800055e:	ea81 0303 	eor.w	r3, r1, r3
 8000562:	2d36      	cmp	r5, #54	@ 0x36
 8000564:	bf88      	it	hi
 8000566:	bd30      	pophi	{r4, r5, pc}
 8000568:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800056c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000570:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000574:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000578:	d002      	beq.n	8000580 <__adddf3+0x70>
 800057a:	4240      	negs	r0, r0
 800057c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000580:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000584:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000588:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800058c:	d002      	beq.n	8000594 <__adddf3+0x84>
 800058e:	4252      	negs	r2, r2
 8000590:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000594:	ea94 0f05 	teq	r4, r5
 8000598:	f000 80a7 	beq.w	80006ea <__adddf3+0x1da>
 800059c:	f1a4 0401 	sub.w	r4, r4, #1
 80005a0:	f1d5 0e20 	rsbs	lr, r5, #32
 80005a4:	db0d      	blt.n	80005c2 <__adddf3+0xb2>
 80005a6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80005aa:	fa22 f205 	lsr.w	r2, r2, r5
 80005ae:	1880      	adds	r0, r0, r2
 80005b0:	f141 0100 	adc.w	r1, r1, #0
 80005b4:	fa03 f20e 	lsl.w	r2, r3, lr
 80005b8:	1880      	adds	r0, r0, r2
 80005ba:	fa43 f305 	asr.w	r3, r3, r5
 80005be:	4159      	adcs	r1, r3
 80005c0:	e00e      	b.n	80005e0 <__adddf3+0xd0>
 80005c2:	f1a5 0520 	sub.w	r5, r5, #32
 80005c6:	f10e 0e20 	add.w	lr, lr, #32
 80005ca:	2a01      	cmp	r2, #1
 80005cc:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005d0:	bf28      	it	cs
 80005d2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005d6:	fa43 f305 	asr.w	r3, r3, r5
 80005da:	18c0      	adds	r0, r0, r3
 80005dc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e4:	d507      	bpl.n	80005f6 <__adddf3+0xe6>
 80005e6:	f04f 0e00 	mov.w	lr, #0
 80005ea:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ee:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005f2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005f6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80005fa:	d31b      	bcc.n	8000634 <__adddf3+0x124>
 80005fc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000600:	d30c      	bcc.n	800061c <__adddf3+0x10c>
 8000602:	0849      	lsrs	r1, r1, #1
 8000604:	ea5f 0030 	movs.w	r0, r0, rrx
 8000608:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800060c:	f104 0401 	add.w	r4, r4, #1
 8000610:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000614:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000618:	f080 809a 	bcs.w	8000750 <__adddf3+0x240>
 800061c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000620:	bf08      	it	eq
 8000622:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000626:	f150 0000 	adcs.w	r0, r0, #0
 800062a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800062e:	ea41 0105 	orr.w	r1, r1, r5
 8000632:	bd30      	pop	{r4, r5, pc}
 8000634:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000638:	4140      	adcs	r0, r0
 800063a:	eb41 0101 	adc.w	r1, r1, r1
 800063e:	3c01      	subs	r4, #1
 8000640:	bf28      	it	cs
 8000642:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000646:	d2e9      	bcs.n	800061c <__adddf3+0x10c>
 8000648:	f091 0f00 	teq	r1, #0
 800064c:	bf04      	itt	eq
 800064e:	4601      	moveq	r1, r0
 8000650:	2000      	moveq	r0, #0
 8000652:	fab1 f381 	clz	r3, r1
 8000656:	bf08      	it	eq
 8000658:	3320      	addeq	r3, #32
 800065a:	f1a3 030b 	sub.w	r3, r3, #11
 800065e:	f1b3 0220 	subs.w	r2, r3, #32
 8000662:	da0c      	bge.n	800067e <__adddf3+0x16e>
 8000664:	320c      	adds	r2, #12
 8000666:	dd08      	ble.n	800067a <__adddf3+0x16a>
 8000668:	f102 0c14 	add.w	ip, r2, #20
 800066c:	f1c2 020c 	rsb	r2, r2, #12
 8000670:	fa01 f00c 	lsl.w	r0, r1, ip
 8000674:	fa21 f102 	lsr.w	r1, r1, r2
 8000678:	e00c      	b.n	8000694 <__adddf3+0x184>
 800067a:	f102 0214 	add.w	r2, r2, #20
 800067e:	bfd8      	it	le
 8000680:	f1c2 0c20 	rsble	ip, r2, #32
 8000684:	fa01 f102 	lsl.w	r1, r1, r2
 8000688:	fa20 fc0c 	lsr.w	ip, r0, ip
 800068c:	bfdc      	itt	le
 800068e:	ea41 010c 	orrle.w	r1, r1, ip
 8000692:	4090      	lslle	r0, r2
 8000694:	1ae4      	subs	r4, r4, r3
 8000696:	bfa2      	ittt	ge
 8000698:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800069c:	4329      	orrge	r1, r5
 800069e:	bd30      	popge	{r4, r5, pc}
 80006a0:	ea6f 0404 	mvn.w	r4, r4
 80006a4:	3c1f      	subs	r4, #31
 80006a6:	da1c      	bge.n	80006e2 <__adddf3+0x1d2>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc0e      	bgt.n	80006ca <__adddf3+0x1ba>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0220 	rsb	r2, r4, #32
 80006b4:	fa20 f004 	lsr.w	r0, r0, r4
 80006b8:	fa01 f302 	lsl.w	r3, r1, r2
 80006bc:	ea40 0003 	orr.w	r0, r0, r3
 80006c0:	fa21 f304 	lsr.w	r3, r1, r4
 80006c4:	ea45 0103 	orr.w	r1, r5, r3
 80006c8:	bd30      	pop	{r4, r5, pc}
 80006ca:	f1c4 040c 	rsb	r4, r4, #12
 80006ce:	f1c4 0220 	rsb	r2, r4, #32
 80006d2:	fa20 f002 	lsr.w	r0, r0, r2
 80006d6:	fa01 f304 	lsl.w	r3, r1, r4
 80006da:	ea40 0003 	orr.w	r0, r0, r3
 80006de:	4629      	mov	r1, r5
 80006e0:	bd30      	pop	{r4, r5, pc}
 80006e2:	fa21 f004 	lsr.w	r0, r1, r4
 80006e6:	4629      	mov	r1, r5
 80006e8:	bd30      	pop	{r4, r5, pc}
 80006ea:	f094 0f00 	teq	r4, #0
 80006ee:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80006f2:	bf06      	itte	eq
 80006f4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80006f8:	3401      	addeq	r4, #1
 80006fa:	3d01      	subne	r5, #1
 80006fc:	e74e      	b.n	800059c <__adddf3+0x8c>
 80006fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000702:	bf18      	it	ne
 8000704:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000708:	d029      	beq.n	800075e <__adddf3+0x24e>
 800070a:	ea94 0f05 	teq	r4, r5
 800070e:	bf08      	it	eq
 8000710:	ea90 0f02 	teqeq	r0, r2
 8000714:	d005      	beq.n	8000722 <__adddf3+0x212>
 8000716:	ea54 0c00 	orrs.w	ip, r4, r0
 800071a:	bf04      	itt	eq
 800071c:	4619      	moveq	r1, r3
 800071e:	4610      	moveq	r0, r2
 8000720:	bd30      	pop	{r4, r5, pc}
 8000722:	ea91 0f03 	teq	r1, r3
 8000726:	bf1e      	ittt	ne
 8000728:	2100      	movne	r1, #0
 800072a:	2000      	movne	r0, #0
 800072c:	bd30      	popne	{r4, r5, pc}
 800072e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000732:	d105      	bne.n	8000740 <__adddf3+0x230>
 8000734:	0040      	lsls	r0, r0, #1
 8000736:	4149      	adcs	r1, r1
 8000738:	bf28      	it	cs
 800073a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800073e:	bd30      	pop	{r4, r5, pc}
 8000740:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000744:	bf3c      	itt	cc
 8000746:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800074a:	bd30      	popcc	{r4, r5, pc}
 800074c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000750:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000754:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000758:	f04f 0000 	mov.w	r0, #0
 800075c:	bd30      	pop	{r4, r5, pc}
 800075e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000762:	bf1a      	itte	ne
 8000764:	4619      	movne	r1, r3
 8000766:	4610      	movne	r0, r2
 8000768:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800076c:	bf1c      	itt	ne
 800076e:	460b      	movne	r3, r1
 8000770:	4602      	movne	r2, r0
 8000772:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000776:	bf06      	itte	eq
 8000778:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800077c:	ea91 0f03 	teqeq	r1, r3
 8000780:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000784:	bd30      	pop	{r4, r5, pc}
 8000786:	bf00      	nop

08000788 <__aeabi_ui2d>:
 8000788:	f090 0f00 	teq	r0, #0
 800078c:	bf04      	itt	eq
 800078e:	2100      	moveq	r1, #0
 8000790:	4770      	bxeq	lr
 8000792:	b530      	push	{r4, r5, lr}
 8000794:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000798:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800079c:	f04f 0500 	mov.w	r5, #0
 80007a0:	f04f 0100 	mov.w	r1, #0
 80007a4:	e750      	b.n	8000648 <__adddf3+0x138>
 80007a6:	bf00      	nop

080007a8 <__aeabi_i2d>:
 80007a8:	f090 0f00 	teq	r0, #0
 80007ac:	bf04      	itt	eq
 80007ae:	2100      	moveq	r1, #0
 80007b0:	4770      	bxeq	lr
 80007b2:	b530      	push	{r4, r5, lr}
 80007b4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007b8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007bc:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80007c0:	bf48      	it	mi
 80007c2:	4240      	negmi	r0, r0
 80007c4:	f04f 0100 	mov.w	r1, #0
 80007c8:	e73e      	b.n	8000648 <__adddf3+0x138>
 80007ca:	bf00      	nop

080007cc <__aeabi_f2d>:
 80007cc:	0042      	lsls	r2, r0, #1
 80007ce:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007d2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007d6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007da:	bf1f      	itttt	ne
 80007dc:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007e0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007e4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007e8:	4770      	bxne	lr
 80007ea:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007ee:	bf08      	it	eq
 80007f0:	4770      	bxeq	lr
 80007f2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80007f6:	bf04      	itt	eq
 80007f8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80007fc:	4770      	bxeq	lr
 80007fe:	b530      	push	{r4, r5, lr}
 8000800:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000804:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000808:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800080c:	e71c      	b.n	8000648 <__adddf3+0x138>
 800080e:	bf00      	nop

08000810 <__aeabi_ul2d>:
 8000810:	ea50 0201 	orrs.w	r2, r0, r1
 8000814:	bf08      	it	eq
 8000816:	4770      	bxeq	lr
 8000818:	b530      	push	{r4, r5, lr}
 800081a:	f04f 0500 	mov.w	r5, #0
 800081e:	e00a      	b.n	8000836 <__aeabi_l2d+0x16>

08000820 <__aeabi_l2d>:
 8000820:	ea50 0201 	orrs.w	r2, r0, r1
 8000824:	bf08      	it	eq
 8000826:	4770      	bxeq	lr
 8000828:	b530      	push	{r4, r5, lr}
 800082a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800082e:	d502      	bpl.n	8000836 <__aeabi_l2d+0x16>
 8000830:	4240      	negs	r0, r0
 8000832:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000836:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800083a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800083e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000842:	f43f aed8 	beq.w	80005f6 <__adddf3+0xe6>
 8000846:	f04f 0203 	mov.w	r2, #3
 800084a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800084e:	bf18      	it	ne
 8000850:	3203      	addne	r2, #3
 8000852:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000856:	bf18      	it	ne
 8000858:	3203      	addne	r2, #3
 800085a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800085e:	f1c2 0320 	rsb	r3, r2, #32
 8000862:	fa00 fc03 	lsl.w	ip, r0, r3
 8000866:	fa20 f002 	lsr.w	r0, r0, r2
 800086a:	fa01 fe03 	lsl.w	lr, r1, r3
 800086e:	ea40 000e 	orr.w	r0, r0, lr
 8000872:	fa21 f102 	lsr.w	r1, r1, r2
 8000876:	4414      	add	r4, r2
 8000878:	e6bd      	b.n	80005f6 <__adddf3+0xe6>
 800087a:	bf00      	nop

0800087c <__aeabi_d2f>:
 800087c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000880:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000884:	bf24      	itt	cs
 8000886:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800088a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800088e:	d90d      	bls.n	80008ac <__aeabi_d2f+0x30>
 8000890:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000894:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000898:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800089c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80008a0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80008a4:	bf08      	it	eq
 80008a6:	f020 0001 	biceq.w	r0, r0, #1
 80008aa:	4770      	bx	lr
 80008ac:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80008b0:	d121      	bne.n	80008f6 <__aeabi_d2f+0x7a>
 80008b2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80008b6:	bfbc      	itt	lt
 80008b8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80008bc:	4770      	bxlt	lr
 80008be:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008c2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80008c6:	f1c2 0218 	rsb	r2, r2, #24
 80008ca:	f1c2 0c20 	rsb	ip, r2, #32
 80008ce:	fa10 f30c 	lsls.w	r3, r0, ip
 80008d2:	fa20 f002 	lsr.w	r0, r0, r2
 80008d6:	bf18      	it	ne
 80008d8:	f040 0001 	orrne.w	r0, r0, #1
 80008dc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008e0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80008e4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80008e8:	ea40 000c 	orr.w	r0, r0, ip
 80008ec:	fa23 f302 	lsr.w	r3, r3, r2
 80008f0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80008f4:	e7cc      	b.n	8000890 <__aeabi_d2f+0x14>
 80008f6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80008fa:	d107      	bne.n	800090c <__aeabi_d2f+0x90>
 80008fc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000900:	bf1e      	ittt	ne
 8000902:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000906:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 800090a:	4770      	bxne	lr
 800090c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000910:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000914:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000918:	4770      	bx	lr
 800091a:	bf00      	nop

0800091c <__aeabi_uldivmod>:
 800091c:	b953      	cbnz	r3, 8000934 <__aeabi_uldivmod+0x18>
 800091e:	b94a      	cbnz	r2, 8000934 <__aeabi_uldivmod+0x18>
 8000920:	2900      	cmp	r1, #0
 8000922:	bf08      	it	eq
 8000924:	2800      	cmpeq	r0, #0
 8000926:	bf1c      	itt	ne
 8000928:	f04f 31ff 	movne.w	r1, #4294967295
 800092c:	f04f 30ff 	movne.w	r0, #4294967295
 8000930:	f000 b988 	b.w	8000c44 <__aeabi_idiv0>
 8000934:	f1ad 0c08 	sub.w	ip, sp, #8
 8000938:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800093c:	f000 f806 	bl	800094c <__udivmoddi4>
 8000940:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000944:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000948:	b004      	add	sp, #16
 800094a:	4770      	bx	lr

0800094c <__udivmoddi4>:
 800094c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000950:	9d08      	ldr	r5, [sp, #32]
 8000952:	468e      	mov	lr, r1
 8000954:	4604      	mov	r4, r0
 8000956:	4688      	mov	r8, r1
 8000958:	2b00      	cmp	r3, #0
 800095a:	d14a      	bne.n	80009f2 <__udivmoddi4+0xa6>
 800095c:	428a      	cmp	r2, r1
 800095e:	4617      	mov	r7, r2
 8000960:	d962      	bls.n	8000a28 <__udivmoddi4+0xdc>
 8000962:	fab2 f682 	clz	r6, r2
 8000966:	b14e      	cbz	r6, 800097c <__udivmoddi4+0x30>
 8000968:	f1c6 0320 	rsb	r3, r6, #32
 800096c:	fa01 f806 	lsl.w	r8, r1, r6
 8000970:	fa20 f303 	lsr.w	r3, r0, r3
 8000974:	40b7      	lsls	r7, r6
 8000976:	ea43 0808 	orr.w	r8, r3, r8
 800097a:	40b4      	lsls	r4, r6
 800097c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000980:	fa1f fc87 	uxth.w	ip, r7
 8000984:	fbb8 f1fe 	udiv	r1, r8, lr
 8000988:	0c23      	lsrs	r3, r4, #16
 800098a:	fb0e 8811 	mls	r8, lr, r1, r8
 800098e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000992:	fb01 f20c 	mul.w	r2, r1, ip
 8000996:	429a      	cmp	r2, r3
 8000998:	d909      	bls.n	80009ae <__udivmoddi4+0x62>
 800099a:	18fb      	adds	r3, r7, r3
 800099c:	f101 30ff 	add.w	r0, r1, #4294967295
 80009a0:	f080 80ea 	bcs.w	8000b78 <__udivmoddi4+0x22c>
 80009a4:	429a      	cmp	r2, r3
 80009a6:	f240 80e7 	bls.w	8000b78 <__udivmoddi4+0x22c>
 80009aa:	3902      	subs	r1, #2
 80009ac:	443b      	add	r3, r7
 80009ae:	1a9a      	subs	r2, r3, r2
 80009b0:	b2a3      	uxth	r3, r4
 80009b2:	fbb2 f0fe 	udiv	r0, r2, lr
 80009b6:	fb0e 2210 	mls	r2, lr, r0, r2
 80009ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80009be:	fb00 fc0c 	mul.w	ip, r0, ip
 80009c2:	459c      	cmp	ip, r3
 80009c4:	d909      	bls.n	80009da <__udivmoddi4+0x8e>
 80009c6:	18fb      	adds	r3, r7, r3
 80009c8:	f100 32ff 	add.w	r2, r0, #4294967295
 80009cc:	f080 80d6 	bcs.w	8000b7c <__udivmoddi4+0x230>
 80009d0:	459c      	cmp	ip, r3
 80009d2:	f240 80d3 	bls.w	8000b7c <__udivmoddi4+0x230>
 80009d6:	443b      	add	r3, r7
 80009d8:	3802      	subs	r0, #2
 80009da:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80009de:	eba3 030c 	sub.w	r3, r3, ip
 80009e2:	2100      	movs	r1, #0
 80009e4:	b11d      	cbz	r5, 80009ee <__udivmoddi4+0xa2>
 80009e6:	40f3      	lsrs	r3, r6
 80009e8:	2200      	movs	r2, #0
 80009ea:	e9c5 3200 	strd	r3, r2, [r5]
 80009ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009f2:	428b      	cmp	r3, r1
 80009f4:	d905      	bls.n	8000a02 <__udivmoddi4+0xb6>
 80009f6:	b10d      	cbz	r5, 80009fc <__udivmoddi4+0xb0>
 80009f8:	e9c5 0100 	strd	r0, r1, [r5]
 80009fc:	2100      	movs	r1, #0
 80009fe:	4608      	mov	r0, r1
 8000a00:	e7f5      	b.n	80009ee <__udivmoddi4+0xa2>
 8000a02:	fab3 f183 	clz	r1, r3
 8000a06:	2900      	cmp	r1, #0
 8000a08:	d146      	bne.n	8000a98 <__udivmoddi4+0x14c>
 8000a0a:	4573      	cmp	r3, lr
 8000a0c:	d302      	bcc.n	8000a14 <__udivmoddi4+0xc8>
 8000a0e:	4282      	cmp	r2, r0
 8000a10:	f200 8105 	bhi.w	8000c1e <__udivmoddi4+0x2d2>
 8000a14:	1a84      	subs	r4, r0, r2
 8000a16:	eb6e 0203 	sbc.w	r2, lr, r3
 8000a1a:	2001      	movs	r0, #1
 8000a1c:	4690      	mov	r8, r2
 8000a1e:	2d00      	cmp	r5, #0
 8000a20:	d0e5      	beq.n	80009ee <__udivmoddi4+0xa2>
 8000a22:	e9c5 4800 	strd	r4, r8, [r5]
 8000a26:	e7e2      	b.n	80009ee <__udivmoddi4+0xa2>
 8000a28:	2a00      	cmp	r2, #0
 8000a2a:	f000 8090 	beq.w	8000b4e <__udivmoddi4+0x202>
 8000a2e:	fab2 f682 	clz	r6, r2
 8000a32:	2e00      	cmp	r6, #0
 8000a34:	f040 80a4 	bne.w	8000b80 <__udivmoddi4+0x234>
 8000a38:	1a8a      	subs	r2, r1, r2
 8000a3a:	0c03      	lsrs	r3, r0, #16
 8000a3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a40:	b280      	uxth	r0, r0
 8000a42:	b2bc      	uxth	r4, r7
 8000a44:	2101      	movs	r1, #1
 8000a46:	fbb2 fcfe 	udiv	ip, r2, lr
 8000a4a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000a4e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000a52:	fb04 f20c 	mul.w	r2, r4, ip
 8000a56:	429a      	cmp	r2, r3
 8000a58:	d907      	bls.n	8000a6a <__udivmoddi4+0x11e>
 8000a5a:	18fb      	adds	r3, r7, r3
 8000a5c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000a60:	d202      	bcs.n	8000a68 <__udivmoddi4+0x11c>
 8000a62:	429a      	cmp	r2, r3
 8000a64:	f200 80e0 	bhi.w	8000c28 <__udivmoddi4+0x2dc>
 8000a68:	46c4      	mov	ip, r8
 8000a6a:	1a9b      	subs	r3, r3, r2
 8000a6c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000a70:	fb0e 3312 	mls	r3, lr, r2, r3
 8000a74:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000a78:	fb02 f404 	mul.w	r4, r2, r4
 8000a7c:	429c      	cmp	r4, r3
 8000a7e:	d907      	bls.n	8000a90 <__udivmoddi4+0x144>
 8000a80:	18fb      	adds	r3, r7, r3
 8000a82:	f102 30ff 	add.w	r0, r2, #4294967295
 8000a86:	d202      	bcs.n	8000a8e <__udivmoddi4+0x142>
 8000a88:	429c      	cmp	r4, r3
 8000a8a:	f200 80ca 	bhi.w	8000c22 <__udivmoddi4+0x2d6>
 8000a8e:	4602      	mov	r2, r0
 8000a90:	1b1b      	subs	r3, r3, r4
 8000a92:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000a96:	e7a5      	b.n	80009e4 <__udivmoddi4+0x98>
 8000a98:	f1c1 0620 	rsb	r6, r1, #32
 8000a9c:	408b      	lsls	r3, r1
 8000a9e:	fa22 f706 	lsr.w	r7, r2, r6
 8000aa2:	431f      	orrs	r7, r3
 8000aa4:	fa0e f401 	lsl.w	r4, lr, r1
 8000aa8:	fa20 f306 	lsr.w	r3, r0, r6
 8000aac:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ab0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ab4:	4323      	orrs	r3, r4
 8000ab6:	fa00 f801 	lsl.w	r8, r0, r1
 8000aba:	fa1f fc87 	uxth.w	ip, r7
 8000abe:	fbbe f0f9 	udiv	r0, lr, r9
 8000ac2:	0c1c      	lsrs	r4, r3, #16
 8000ac4:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ac8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000acc:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ad0:	45a6      	cmp	lr, r4
 8000ad2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ad6:	d909      	bls.n	8000aec <__udivmoddi4+0x1a0>
 8000ad8:	193c      	adds	r4, r7, r4
 8000ada:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ade:	f080 809c 	bcs.w	8000c1a <__udivmoddi4+0x2ce>
 8000ae2:	45a6      	cmp	lr, r4
 8000ae4:	f240 8099 	bls.w	8000c1a <__udivmoddi4+0x2ce>
 8000ae8:	3802      	subs	r0, #2
 8000aea:	443c      	add	r4, r7
 8000aec:	eba4 040e 	sub.w	r4, r4, lr
 8000af0:	fa1f fe83 	uxth.w	lr, r3
 8000af4:	fbb4 f3f9 	udiv	r3, r4, r9
 8000af8:	fb09 4413 	mls	r4, r9, r3, r4
 8000afc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000b00:	fb03 fc0c 	mul.w	ip, r3, ip
 8000b04:	45a4      	cmp	ip, r4
 8000b06:	d908      	bls.n	8000b1a <__udivmoddi4+0x1ce>
 8000b08:	193c      	adds	r4, r7, r4
 8000b0a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000b0e:	f080 8082 	bcs.w	8000c16 <__udivmoddi4+0x2ca>
 8000b12:	45a4      	cmp	ip, r4
 8000b14:	d97f      	bls.n	8000c16 <__udivmoddi4+0x2ca>
 8000b16:	3b02      	subs	r3, #2
 8000b18:	443c      	add	r4, r7
 8000b1a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000b1e:	eba4 040c 	sub.w	r4, r4, ip
 8000b22:	fba0 ec02 	umull	lr, ip, r0, r2
 8000b26:	4564      	cmp	r4, ip
 8000b28:	4673      	mov	r3, lr
 8000b2a:	46e1      	mov	r9, ip
 8000b2c:	d362      	bcc.n	8000bf4 <__udivmoddi4+0x2a8>
 8000b2e:	d05f      	beq.n	8000bf0 <__udivmoddi4+0x2a4>
 8000b30:	b15d      	cbz	r5, 8000b4a <__udivmoddi4+0x1fe>
 8000b32:	ebb8 0203 	subs.w	r2, r8, r3
 8000b36:	eb64 0409 	sbc.w	r4, r4, r9
 8000b3a:	fa04 f606 	lsl.w	r6, r4, r6
 8000b3e:	fa22 f301 	lsr.w	r3, r2, r1
 8000b42:	431e      	orrs	r6, r3
 8000b44:	40cc      	lsrs	r4, r1
 8000b46:	e9c5 6400 	strd	r6, r4, [r5]
 8000b4a:	2100      	movs	r1, #0
 8000b4c:	e74f      	b.n	80009ee <__udivmoddi4+0xa2>
 8000b4e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000b52:	0c01      	lsrs	r1, r0, #16
 8000b54:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000b58:	b280      	uxth	r0, r0
 8000b5a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000b5e:	463b      	mov	r3, r7
 8000b60:	4638      	mov	r0, r7
 8000b62:	463c      	mov	r4, r7
 8000b64:	46b8      	mov	r8, r7
 8000b66:	46be      	mov	lr, r7
 8000b68:	2620      	movs	r6, #32
 8000b6a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000b6e:	eba2 0208 	sub.w	r2, r2, r8
 8000b72:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000b76:	e766      	b.n	8000a46 <__udivmoddi4+0xfa>
 8000b78:	4601      	mov	r1, r0
 8000b7a:	e718      	b.n	80009ae <__udivmoddi4+0x62>
 8000b7c:	4610      	mov	r0, r2
 8000b7e:	e72c      	b.n	80009da <__udivmoddi4+0x8e>
 8000b80:	f1c6 0220 	rsb	r2, r6, #32
 8000b84:	fa2e f302 	lsr.w	r3, lr, r2
 8000b88:	40b7      	lsls	r7, r6
 8000b8a:	40b1      	lsls	r1, r6
 8000b8c:	fa20 f202 	lsr.w	r2, r0, r2
 8000b90:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b94:	430a      	orrs	r2, r1
 8000b96:	fbb3 f8fe 	udiv	r8, r3, lr
 8000b9a:	b2bc      	uxth	r4, r7
 8000b9c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ba0:	0c11      	lsrs	r1, r2, #16
 8000ba2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ba6:	fb08 f904 	mul.w	r9, r8, r4
 8000baa:	40b0      	lsls	r0, r6
 8000bac:	4589      	cmp	r9, r1
 8000bae:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000bb2:	b280      	uxth	r0, r0
 8000bb4:	d93e      	bls.n	8000c34 <__udivmoddi4+0x2e8>
 8000bb6:	1879      	adds	r1, r7, r1
 8000bb8:	f108 3cff 	add.w	ip, r8, #4294967295
 8000bbc:	d201      	bcs.n	8000bc2 <__udivmoddi4+0x276>
 8000bbe:	4589      	cmp	r9, r1
 8000bc0:	d81f      	bhi.n	8000c02 <__udivmoddi4+0x2b6>
 8000bc2:	eba1 0109 	sub.w	r1, r1, r9
 8000bc6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000bca:	fb09 f804 	mul.w	r8, r9, r4
 8000bce:	fb0e 1119 	mls	r1, lr, r9, r1
 8000bd2:	b292      	uxth	r2, r2
 8000bd4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000bd8:	4542      	cmp	r2, r8
 8000bda:	d229      	bcs.n	8000c30 <__udivmoddi4+0x2e4>
 8000bdc:	18ba      	adds	r2, r7, r2
 8000bde:	f109 31ff 	add.w	r1, r9, #4294967295
 8000be2:	d2c4      	bcs.n	8000b6e <__udivmoddi4+0x222>
 8000be4:	4542      	cmp	r2, r8
 8000be6:	d2c2      	bcs.n	8000b6e <__udivmoddi4+0x222>
 8000be8:	f1a9 0102 	sub.w	r1, r9, #2
 8000bec:	443a      	add	r2, r7
 8000bee:	e7be      	b.n	8000b6e <__udivmoddi4+0x222>
 8000bf0:	45f0      	cmp	r8, lr
 8000bf2:	d29d      	bcs.n	8000b30 <__udivmoddi4+0x1e4>
 8000bf4:	ebbe 0302 	subs.w	r3, lr, r2
 8000bf8:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000bfc:	3801      	subs	r0, #1
 8000bfe:	46e1      	mov	r9, ip
 8000c00:	e796      	b.n	8000b30 <__udivmoddi4+0x1e4>
 8000c02:	eba7 0909 	sub.w	r9, r7, r9
 8000c06:	4449      	add	r1, r9
 8000c08:	f1a8 0c02 	sub.w	ip, r8, #2
 8000c0c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c10:	fb09 f804 	mul.w	r8, r9, r4
 8000c14:	e7db      	b.n	8000bce <__udivmoddi4+0x282>
 8000c16:	4673      	mov	r3, lr
 8000c18:	e77f      	b.n	8000b1a <__udivmoddi4+0x1ce>
 8000c1a:	4650      	mov	r0, sl
 8000c1c:	e766      	b.n	8000aec <__udivmoddi4+0x1a0>
 8000c1e:	4608      	mov	r0, r1
 8000c20:	e6fd      	b.n	8000a1e <__udivmoddi4+0xd2>
 8000c22:	443b      	add	r3, r7
 8000c24:	3a02      	subs	r2, #2
 8000c26:	e733      	b.n	8000a90 <__udivmoddi4+0x144>
 8000c28:	f1ac 0c02 	sub.w	ip, ip, #2
 8000c2c:	443b      	add	r3, r7
 8000c2e:	e71c      	b.n	8000a6a <__udivmoddi4+0x11e>
 8000c30:	4649      	mov	r1, r9
 8000c32:	e79c      	b.n	8000b6e <__udivmoddi4+0x222>
 8000c34:	eba1 0109 	sub.w	r1, r1, r9
 8000c38:	46c4      	mov	ip, r8
 8000c3a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c3e:	fb09 f804 	mul.w	r8, r9, r4
 8000c42:	e7c4      	b.n	8000bce <__udivmoddi4+0x282>

08000c44 <__aeabi_idiv0>:
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <ADC1_DMA2_init>:
#include "adc.h"

uint16_t adc_data[2]; // DMA buffer

void ADC1_DMA2_init(void)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0
    // 1. Enable clock access to GPIOA, DMA2, ADC1
    RCC->AHB1ENR |= GPIOAEN | DMA2EN;
 8000c4c:	4b37      	ldr	r3, [pc, #220]	@ (8000d2c <ADC1_DMA2_init+0xe4>)
 8000c4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c50:	4a36      	ldr	r2, [pc, #216]	@ (8000d2c <ADC1_DMA2_init+0xe4>)
 8000c52:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000c56:	f043 0301 	orr.w	r3, r3, #1
 8000c5a:	6313      	str	r3, [r2, #48]	@ 0x30
    RCC->APB2ENR |= ADC1EN;
 8000c5c:	4b33      	ldr	r3, [pc, #204]	@ (8000d2c <ADC1_DMA2_init+0xe4>)
 8000c5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c60:	4a32      	ldr	r2, [pc, #200]	@ (8000d2c <ADC1_DMA2_init+0xe4>)
 8000c62:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c66:	6453      	str	r3, [r2, #68]	@ 0x44
    // 2. Set PA0 and PA1 mode to analog
    GPIOA->MODER |= (3U << (0 * 2)) | (3U << (1 * 2));
 8000c68:	4b31      	ldr	r3, [pc, #196]	@ (8000d30 <ADC1_DMA2_init+0xe8>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4a30      	ldr	r2, [pc, #192]	@ (8000d30 <ADC1_DMA2_init+0xe8>)
 8000c6e:	f043 030f 	orr.w	r3, r3, #15
 8000c72:	6013      	str	r3, [r2, #0]

    // 3. Disable DMA2 Stream0
    DMA2_Stream0->CR &= ~CR_EN;
 8000c74:	4b2f      	ldr	r3, [pc, #188]	@ (8000d34 <ADC1_DMA2_init+0xec>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	4a2e      	ldr	r2, [pc, #184]	@ (8000d34 <ADC1_DMA2_init+0xec>)
 8000c7a:	f023 0301 	bic.w	r3, r3, #1
 8000c7e:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream0->CR & CR_EN); // wait
 8000c80:	bf00      	nop
 8000c82:	4b2c      	ldr	r3, [pc, #176]	@ (8000d34 <ADC1_DMA2_init+0xec>)
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	f003 0301 	and.w	r3, r3, #1
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d1f9      	bne.n	8000c82 <ADC1_DMA2_init+0x3a>

    // 4. Set DMA peripheral and memory addresses
    DMA2_Stream0->PAR  = (uint32_t) &ADC1->DR;
 8000c8e:	4b29      	ldr	r3, [pc, #164]	@ (8000d34 <ADC1_DMA2_init+0xec>)
 8000c90:	4a29      	ldr	r2, [pc, #164]	@ (8000d38 <ADC1_DMA2_init+0xf0>)
 8000c92:	609a      	str	r2, [r3, #8]
    DMA2_Stream0->M0AR = (uint32_t) adc_data;
 8000c94:	4b27      	ldr	r3, [pc, #156]	@ (8000d34 <ADC1_DMA2_init+0xec>)
 8000c96:	4a29      	ldr	r2, [pc, #164]	@ (8000d3c <ADC1_DMA2_init+0xf4>)
 8000c98:	60da      	str	r2, [r3, #12]
    // 5. Set number of data items
    DMA2_Stream0->NDTR = 2;
 8000c9a:	4b26      	ldr	r3, [pc, #152]	@ (8000d34 <ADC1_DMA2_init+0xec>)
 8000c9c:	2202      	movs	r2, #2
 8000c9e:	605a      	str	r2, [r3, #4]
    // 6. Clear DMA CR
    DMA2_Stream0->CR = 0;
 8000ca0:	4b24      	ldr	r3, [pc, #144]	@ (8000d34 <ADC1_DMA2_init+0xec>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	601a      	str	r2, [r3, #0]
    // 7. Configure DMA channel to 0 for ADC1
    DMA2_Stream0->CR |= (0U<<25);
 8000ca6:	4b23      	ldr	r3, [pc, #140]	@ (8000d34 <ADC1_DMA2_init+0xec>)
 8000ca8:	4a22      	ldr	r2, [pc, #136]	@ (8000d34 <ADC1_DMA2_init+0xec>)
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	6013      	str	r3, [r2, #0]
    // 8. Enable memory increment mode
    DMA2_Stream0->CR |= CR_MINC;
 8000cae:	4b21      	ldr	r3, [pc, #132]	@ (8000d34 <ADC1_DMA2_init+0xec>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	4a20      	ldr	r2, [pc, #128]	@ (8000d34 <ADC1_DMA2_init+0xec>)
 8000cb4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000cb8:	6013      	str	r3, [r2, #0]
    // 9. Set memory size to half-word 16-bit
    DMA2_Stream0->CR |= (1U<<13);
 8000cba:	4b1e      	ldr	r3, [pc, #120]	@ (8000d34 <ADC1_DMA2_init+0xec>)
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	4a1d      	ldr	r2, [pc, #116]	@ (8000d34 <ADC1_DMA2_init+0xec>)
 8000cc0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000cc4:	6013      	str	r3, [r2, #0]
    // 10. Set peripheral size to 16-bit
    DMA2_Stream0->CR |= (1U<<11);
 8000cc6:	4b1b      	ldr	r3, [pc, #108]	@ (8000d34 <ADC1_DMA2_init+0xec>)
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	4a1a      	ldr	r2, [pc, #104]	@ (8000d34 <ADC1_DMA2_init+0xec>)
 8000ccc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000cd0:	6013      	str	r3, [r2, #0]
    // 11. Enable circular mode
	DMA2_Stream0->CR |= CR_CIRC;
 8000cd2:	4b18      	ldr	r3, [pc, #96]	@ (8000d34 <ADC1_DMA2_init+0xec>)
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	4a17      	ldr	r2, [pc, #92]	@ (8000d34 <ADC1_DMA2_init+0xec>)
 8000cd8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000cdc:	6013      	str	r3, [r2, #0]
    // 12. Set data transfer direction to peripheral-to-memory
    DMA2_Stream0->CR &= ~(3U << 6);
 8000cde:	4b15      	ldr	r3, [pc, #84]	@ (8000d34 <ADC1_DMA2_init+0xec>)
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	4a14      	ldr	r2, [pc, #80]	@ (8000d34 <ADC1_DMA2_init+0xec>)
 8000ce4:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8000ce8:	6013      	str	r3, [r2, #0]

    // 13. Enable ADC scan mode
    ADC1->CR1 = CR1_SCAN;
 8000cea:	4b15      	ldr	r3, [pc, #84]	@ (8000d40 <ADC1_DMA2_init+0xf8>)
 8000cec:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000cf0:	605a      	str	r2, [r3, #4]
    // 14. Set sequence length to 2 conversions
    ADC1->SQR1 = ADC_SEQ_LEN_2;
 8000cf2:	4b13      	ldr	r3, [pc, #76]	@ (8000d40 <ADC1_DMA2_init+0xf8>)
 8000cf4:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8000cf8:	62da      	str	r2, [r3, #44]	@ 0x2c
    // 15. Set sequence registers for channels 0 and 1
    ADC1->SQR3 = (ADC_CH0) | (ADC_CH1 << 5);
 8000cfa:	4b11      	ldr	r3, [pc, #68]	@ (8000d40 <ADC1_DMA2_init+0xf8>)
 8000cfc:	2220      	movs	r2, #32
 8000cfe:	635a      	str	r2, [r3, #52]	@ 0x34
    // 16. Configure ADC for continuous mode, DMA, and DDS
    ADC1->CR2 = CR2_CONT | CR2_DMA | CR2_DDS;
 8000d00:	4b0f      	ldr	r3, [pc, #60]	@ (8000d40 <ADC1_DMA2_init+0xf8>)
 8000d02:	f240 3202 	movw	r2, #770	@ 0x302
 8000d06:	609a      	str	r2, [r3, #8]

    // 17. Enable ADC
    ADC1->CR2 |= CR2_ADON;
 8000d08:	4b0d      	ldr	r3, [pc, #52]	@ (8000d40 <ADC1_DMA2_init+0xf8>)
 8000d0a:	689b      	ldr	r3, [r3, #8]
 8000d0c:	4a0c      	ldr	r2, [pc, #48]	@ (8000d40 <ADC1_DMA2_init+0xf8>)
 8000d0e:	f043 0301 	orr.w	r3, r3, #1
 8000d12:	6093      	str	r3, [r2, #8]
    // 18. Enable DMA stream
    DMA2_Stream0->CR |= CR_EN;
 8000d14:	4b07      	ldr	r3, [pc, #28]	@ (8000d34 <ADC1_DMA2_init+0xec>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	4a06      	ldr	r2, [pc, #24]	@ (8000d34 <ADC1_DMA2_init+0xec>)
 8000d1a:	f043 0301 	orr.w	r3, r3, #1
 8000d1e:	6013      	str	r3, [r2, #0]
}
 8000d20:	bf00      	nop
 8000d22:	46bd      	mov	sp, r7
 8000d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d28:	4770      	bx	lr
 8000d2a:	bf00      	nop
 8000d2c:	40023800 	.word	0x40023800
 8000d30:	40020000 	.word	0x40020000
 8000d34:	40026410 	.word	0x40026410
 8000d38:	4001204c 	.word	0x4001204c
 8000d3c:	200000a0 	.word	0x200000a0
 8000d40:	40012000 	.word	0x40012000

08000d44 <start_conversion>:


void start_conversion(void)
{
 8000d44:	b480      	push	{r7}
 8000d46:	af00      	add	r7, sp, #0
    ADC1->CR2 |= (1U << 30);
 8000d48:	4b05      	ldr	r3, [pc, #20]	@ (8000d60 <start_conversion+0x1c>)
 8000d4a:	689b      	ldr	r3, [r3, #8]
 8000d4c:	4a04      	ldr	r2, [pc, #16]	@ (8000d60 <start_conversion+0x1c>)
 8000d4e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8000d52:	6093      	str	r3, [r2, #8]
}
 8000d54:	bf00      	nop
 8000d56:	46bd      	mov	sp, r7
 8000d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5c:	4770      	bx	lr
 8000d5e:	bf00      	nop
 8000d60:	40012000 	.word	0x40012000

08000d64 <adc_read>:


uint16_t adc_read(uint8_t channel)
{
 8000d64:	b480      	push	{r7}
 8000d66:	b083      	sub	sp, #12
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	71fb      	strb	r3, [r7, #7]
    if (channel > 1) return 0;
 8000d6e:	79fb      	ldrb	r3, [r7, #7]
 8000d70:	2b01      	cmp	r3, #1
 8000d72:	d901      	bls.n	8000d78 <adc_read+0x14>
 8000d74:	2300      	movs	r3, #0
 8000d76:	e003      	b.n	8000d80 <adc_read+0x1c>
    return adc_data[channel];
 8000d78:	79fb      	ldrb	r3, [r7, #7]
 8000d7a:	4a04      	ldr	r2, [pc, #16]	@ (8000d8c <adc_read+0x28>)
 8000d7c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
}
 8000d80:	4618      	mov	r0, r3
 8000d82:	370c      	adds	r7, #12
 8000d84:	46bd      	mov	sp, r7
 8000d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8a:	4770      	bx	lr
 8000d8c:	200000a0 	.word	0x200000a0

08000d90 <adxl_read_address>:

char data;
uint8_t data_rec[6];

void adxl_read_address(uint8_t reg)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b082      	sub	sp, #8
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	4603      	mov	r3, r0
 8000d98:	71fb      	strb	r3, [r7, #7]
	I2C1_byteRead(DEVICE_ADDR, reg, &data);
 8000d9a:	79fb      	ldrb	r3, [r7, #7]
 8000d9c:	4a04      	ldr	r2, [pc, #16]	@ (8000db0 <adxl_read_address+0x20>)
 8000d9e:	4619      	mov	r1, r3
 8000da0:	2053      	movs	r0, #83	@ 0x53
 8000da2:	f000 f98d 	bl	80010c0 <I2C1_byteRead>
}
 8000da6:	bf00      	nop
 8000da8:	3708      	adds	r7, #8
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bd80      	pop	{r7, pc}
 8000dae:	bf00      	nop
 8000db0:	200000a4 	.word	0x200000a4

08000db4 <adxl_write>:


void adxl_write(uint8_t reg, char value)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b084      	sub	sp, #16
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	4603      	mov	r3, r0
 8000dbc:	460a      	mov	r2, r1
 8000dbe:	71fb      	strb	r3, [r7, #7]
 8000dc0:	4613      	mov	r3, r2
 8000dc2:	71bb      	strb	r3, [r7, #6]
	char data[1];
	data[0] = value;
 8000dc4:	79bb      	ldrb	r3, [r7, #6]
 8000dc6:	733b      	strb	r3, [r7, #12]

	I2C1_burstWrite(DEVICE_ADDR, reg, 1, data);
 8000dc8:	f107 030c 	add.w	r3, r7, #12
 8000dcc:	79f9      	ldrb	r1, [r7, #7]
 8000dce:	2201      	movs	r2, #1
 8000dd0:	2053      	movs	r0, #83	@ 0x53
 8000dd2:	f000 fa85 	bl	80012e0 <I2C1_burstWrite>
}
 8000dd6:	bf00      	nop
 8000dd8:	3710      	adds	r7, #16
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}
	...

08000de0 <adxl_read_values>:


void adxl_read_values(uint8_t reg)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b082      	sub	sp, #8
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	4603      	mov	r3, r0
 8000de8:	71fb      	strb	r3, [r7, #7]
	I2C1_burstRead(DEVICE_ADDR, reg, 6, (char *)data_rec);
 8000dea:	79f9      	ldrb	r1, [r7, #7]
 8000dec:	4b04      	ldr	r3, [pc, #16]	@ (8000e00 <adxl_read_values+0x20>)
 8000dee:	2206      	movs	r2, #6
 8000df0:	2053      	movs	r0, #83	@ 0x53
 8000df2:	f000 f9d9 	bl	80011a8 <I2C1_burstRead>
}
 8000df6:	bf00      	nop
 8000df8:	3708      	adds	r7, #8
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	200000a8 	.word	0x200000a8

08000e04 <adxl_init>:


void adxl_init(void)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	af00      	add	r7, sp, #0
	// 1. I2C enabled in setup
	// 2. Read the DEVID, this should return 0xE5
	adxl_read_address(DEVID_R);
 8000e08:	2000      	movs	r0, #0
 8000e0a:	f7ff ffc1 	bl	8000d90 <adxl_read_address>
	// 3. Set data format range to +-4g
	adxl_write(DATA_FORMAT_R, FOUR_G);
 8000e0e:	2101      	movs	r1, #1
 8000e10:	2031      	movs	r0, #49	@ 0x31
 8000e12:	f7ff ffcf 	bl	8000db4 <adxl_write>
	// 4. Reset all bits
	adxl_write(POWER_CTL_R, RESET);
 8000e16:	2100      	movs	r1, #0
 8000e18:	202d      	movs	r0, #45	@ 0x2d
 8000e1a:	f7ff ffcb 	bl	8000db4 <adxl_write>
	// 5. Configure power control measure bit
	adxl_write(POWER_CTL_R, SET_MEASURE_B);
 8000e1e:	2108      	movs	r1, #8
 8000e20:	202d      	movs	r0, #45	@ 0x2d
 8000e22:	f7ff ffc7 	bl	8000db4 <adxl_write>
}
 8000e26:	bf00      	nop
 8000e28:	bd80      	pop	{r7, pc}
 8000e2a:	0000      	movs	r0, r0
 8000e2c:	0000      	movs	r0, r0
	...

08000e30 <read_accel>:


int32_t read_accel(void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b086      	sub	sp, #24
 8000e34:	af00      	add	r7, sp, #0
	adxl_read_values(DATA_START_ADDR);
 8000e36:	2032      	movs	r0, #50	@ 0x32
 8000e38:	f7ff ffd2 	bl	8000de0 <adxl_read_values>

	int16_t x = ((data_rec[1]<<8)|data_rec[0]);
 8000e3c:	4b4e      	ldr	r3, [pc, #312]	@ (8000f78 <read_accel+0x148>)
 8000e3e:	785b      	ldrb	r3, [r3, #1]
 8000e40:	b21b      	sxth	r3, r3
 8000e42:	021b      	lsls	r3, r3, #8
 8000e44:	b21a      	sxth	r2, r3
 8000e46:	4b4c      	ldr	r3, [pc, #304]	@ (8000f78 <read_accel+0x148>)
 8000e48:	781b      	ldrb	r3, [r3, #0]
 8000e4a:	b21b      	sxth	r3, r3
 8000e4c:	4313      	orrs	r3, r2
 8000e4e:	82fb      	strh	r3, [r7, #22]
	int16_t y = ((data_rec[3]<<8)|data_rec[2]);
 8000e50:	4b49      	ldr	r3, [pc, #292]	@ (8000f78 <read_accel+0x148>)
 8000e52:	78db      	ldrb	r3, [r3, #3]
 8000e54:	b21b      	sxth	r3, r3
 8000e56:	021b      	lsls	r3, r3, #8
 8000e58:	b21a      	sxth	r2, r3
 8000e5a:	4b47      	ldr	r3, [pc, #284]	@ (8000f78 <read_accel+0x148>)
 8000e5c:	789b      	ldrb	r3, [r3, #2]
 8000e5e:	b21b      	sxth	r3, r3
 8000e60:	4313      	orrs	r3, r2
 8000e62:	82bb      	strh	r3, [r7, #20]
	int16_t z = ((data_rec[5]<<8)|data_rec[4]);
 8000e64:	4b44      	ldr	r3, [pc, #272]	@ (8000f78 <read_accel+0x148>)
 8000e66:	795b      	ldrb	r3, [r3, #5]
 8000e68:	b21b      	sxth	r3, r3
 8000e6a:	021b      	lsls	r3, r3, #8
 8000e6c:	b21a      	sxth	r2, r3
 8000e6e:	4b42      	ldr	r3, [pc, #264]	@ (8000f78 <read_accel+0x148>)
 8000e70:	791b      	ldrb	r3, [r3, #4]
 8000e72:	b21b      	sxth	r3, r3
 8000e74:	4313      	orrs	r3, r2
 8000e76:	827b      	strh	r3, [r7, #18]

	// 0.0078 for 4g, 0.893 for measured rest calibration
	float xg = (x * 0.0078) * 0.893;
 8000e78:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	f7ff fc93 	bl	80007a8 <__aeabi_i2d>
 8000e82:	a339      	add	r3, pc, #228	@ (adr r3, 8000f68 <read_accel+0x138>)
 8000e84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e88:	f7ff fa12 	bl	80002b0 <__aeabi_dmul>
 8000e8c:	4602      	mov	r2, r0
 8000e8e:	460b      	mov	r3, r1
 8000e90:	4610      	mov	r0, r2
 8000e92:	4619      	mov	r1, r3
 8000e94:	a336      	add	r3, pc, #216	@ (adr r3, 8000f70 <read_accel+0x140>)
 8000e96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e9a:	f7ff fa09 	bl	80002b0 <__aeabi_dmul>
 8000e9e:	4602      	mov	r2, r0
 8000ea0:	460b      	mov	r3, r1
 8000ea2:	4610      	mov	r0, r2
 8000ea4:	4619      	mov	r1, r3
 8000ea6:	f7ff fce9 	bl	800087c <__aeabi_d2f>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	60fb      	str	r3, [r7, #12]
	float yg = (y * 0.0078) * 0.893;
 8000eae:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f7ff fc78 	bl	80007a8 <__aeabi_i2d>
 8000eb8:	a32b      	add	r3, pc, #172	@ (adr r3, 8000f68 <read_accel+0x138>)
 8000eba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ebe:	f7ff f9f7 	bl	80002b0 <__aeabi_dmul>
 8000ec2:	4602      	mov	r2, r0
 8000ec4:	460b      	mov	r3, r1
 8000ec6:	4610      	mov	r0, r2
 8000ec8:	4619      	mov	r1, r3
 8000eca:	a329      	add	r3, pc, #164	@ (adr r3, 8000f70 <read_accel+0x140>)
 8000ecc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ed0:	f7ff f9ee 	bl	80002b0 <__aeabi_dmul>
 8000ed4:	4602      	mov	r2, r0
 8000ed6:	460b      	mov	r3, r1
 8000ed8:	4610      	mov	r0, r2
 8000eda:	4619      	mov	r1, r3
 8000edc:	f7ff fcce 	bl	800087c <__aeabi_d2f>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	60bb      	str	r3, [r7, #8]
	float zg = (z * 0.0078) * 0.893;
 8000ee4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000ee8:	4618      	mov	r0, r3
 8000eea:	f7ff fc5d 	bl	80007a8 <__aeabi_i2d>
 8000eee:	a31e      	add	r3, pc, #120	@ (adr r3, 8000f68 <read_accel+0x138>)
 8000ef0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ef4:	f7ff f9dc 	bl	80002b0 <__aeabi_dmul>
 8000ef8:	4602      	mov	r2, r0
 8000efa:	460b      	mov	r3, r1
 8000efc:	4610      	mov	r0, r2
 8000efe:	4619      	mov	r1, r3
 8000f00:	a31b      	add	r3, pc, #108	@ (adr r3, 8000f70 <read_accel+0x140>)
 8000f02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f06:	f7ff f9d3 	bl	80002b0 <__aeabi_dmul>
 8000f0a:	4602      	mov	r2, r0
 8000f0c:	460b      	mov	r3, r1
 8000f0e:	4610      	mov	r0, r2
 8000f10:	4619      	mov	r1, r3
 8000f12:	f7ff fcb3 	bl	800087c <__aeabi_d2f>
 8000f16:	4603      	mov	r3, r0
 8000f18:	607b      	str	r3, [r7, #4]

	float vectorMag_x10 = sqrtf(xg*xg + yg*yg + zg*zg) * 100; // * 100 for decimal precision
 8000f1a:	edd7 7a03 	vldr	s15, [r7, #12]
 8000f1e:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8000f22:	edd7 7a02 	vldr	s15, [r7, #8]
 8000f26:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8000f2a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000f2e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f32:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8000f36:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f3a:	eeb0 0a67 	vmov.f32	s0, s15
 8000f3e:	f006 fa1f 	bl	8007380 <sqrtf>
 8000f42:	eef0 7a40 	vmov.f32	s15, s0
 8000f46:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8000f7c <read_accel+0x14c>
 8000f4a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f4e:	edc7 7a00 	vstr	s15, [r7]

	return (int32_t) vectorMag_x10;
 8000f52:	edd7 7a00 	vldr	s15, [r7]
 8000f56:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f5a:	ee17 3a90 	vmov	r3, s15
}
 8000f5e:	4618      	mov	r0, r3
 8000f60:	3718      	adds	r7, #24
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	8e8a71de 	.word	0x8e8a71de
 8000f6c:	3f7ff2e4 	.word	0x3f7ff2e4
 8000f70:	bc6a7efa 	.word	0xbc6a7efa
 8000f74:	3fec9374 	.word	0x3fec9374
 8000f78:	200000a8 	.word	0x200000a8
 8000f7c:	42c80000 	.word	0x42c80000

08000f80 <I2C1_init>:
#include "stm32f4xx.h"
#include "i2c.h"

void I2C1_init(void)
{
 8000f80:	b480      	push	{r7}
 8000f82:	af00      	add	r7, sp, #0
	/* Pin out:
	 * PB8 --- SCL
	 * PB9 --- SDA
	 */
	// 1. Enable clock access to GPIOB
	RCC->AHB1ENR |= GPIOBEN;
 8000f84:	4b4b      	ldr	r3, [pc, #300]	@ (80010b4 <I2C1_init+0x134>)
 8000f86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f88:	4a4a      	ldr	r2, [pc, #296]	@ (80010b4 <I2C1_init+0x134>)
 8000f8a:	f043 0302 	orr.w	r3, r3, #2
 8000f8e:	6313      	str	r3, [r2, #48]	@ 0x30
	// 2. Set PB8 and PB9 mode to alternate function
	GPIOB->MODER &= ~(1U<<16);
 8000f90:	4b49      	ldr	r3, [pc, #292]	@ (80010b8 <I2C1_init+0x138>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	4a48      	ldr	r2, [pc, #288]	@ (80010b8 <I2C1_init+0x138>)
 8000f96:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000f9a:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (1U<<17);
 8000f9c:	4b46      	ldr	r3, [pc, #280]	@ (80010b8 <I2C1_init+0x138>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	4a45      	ldr	r2, [pc, #276]	@ (80010b8 <I2C1_init+0x138>)
 8000fa2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fa6:	6013      	str	r3, [r2, #0]
	GPIOB->MODER &= ~(1U<<18);
 8000fa8:	4b43      	ldr	r3, [pc, #268]	@ (80010b8 <I2C1_init+0x138>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	4a42      	ldr	r2, [pc, #264]	@ (80010b8 <I2C1_init+0x138>)
 8000fae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000fb2:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (1U<<19);
 8000fb4:	4b40      	ldr	r3, [pc, #256]	@ (80010b8 <I2C1_init+0x138>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	4a3f      	ldr	r2, [pc, #252]	@ (80010b8 <I2C1_init+0x138>)
 8000fba:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000fbe:	6013      	str	r3, [r2, #0]
	// AF4; see alternate function table
	GPIOB->AFR[1] &= ~(1U<<0);
 8000fc0:	4b3d      	ldr	r3, [pc, #244]	@ (80010b8 <I2C1_init+0x138>)
 8000fc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fc4:	4a3c      	ldr	r2, [pc, #240]	@ (80010b8 <I2C1_init+0x138>)
 8000fc6:	f023 0301 	bic.w	r3, r3, #1
 8000fca:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] &= ~(1U<<1);
 8000fcc:	4b3a      	ldr	r3, [pc, #232]	@ (80010b8 <I2C1_init+0x138>)
 8000fce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fd0:	4a39      	ldr	r2, [pc, #228]	@ (80010b8 <I2C1_init+0x138>)
 8000fd2:	f023 0302 	bic.w	r3, r3, #2
 8000fd6:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] |= (1U<<2);
 8000fd8:	4b37      	ldr	r3, [pc, #220]	@ (80010b8 <I2C1_init+0x138>)
 8000fda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fdc:	4a36      	ldr	r2, [pc, #216]	@ (80010b8 <I2C1_init+0x138>)
 8000fde:	f043 0304 	orr.w	r3, r3, #4
 8000fe2:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] &= ~(1U<<3);
 8000fe4:	4b34      	ldr	r3, [pc, #208]	@ (80010b8 <I2C1_init+0x138>)
 8000fe6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fe8:	4a33      	ldr	r2, [pc, #204]	@ (80010b8 <I2C1_init+0x138>)
 8000fea:	f023 0308 	bic.w	r3, r3, #8
 8000fee:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] &= ~(1U<<4);
 8000ff0:	4b31      	ldr	r3, [pc, #196]	@ (80010b8 <I2C1_init+0x138>)
 8000ff2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ff4:	4a30      	ldr	r2, [pc, #192]	@ (80010b8 <I2C1_init+0x138>)
 8000ff6:	f023 0310 	bic.w	r3, r3, #16
 8000ffa:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] &= ~(1U<<5);
 8000ffc:	4b2e      	ldr	r3, [pc, #184]	@ (80010b8 <I2C1_init+0x138>)
 8000ffe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001000:	4a2d      	ldr	r2, [pc, #180]	@ (80010b8 <I2C1_init+0x138>)
 8001002:	f023 0320 	bic.w	r3, r3, #32
 8001006:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] |= (1U<<6);
 8001008:	4b2b      	ldr	r3, [pc, #172]	@ (80010b8 <I2C1_init+0x138>)
 800100a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800100c:	4a2a      	ldr	r2, [pc, #168]	@ (80010b8 <I2C1_init+0x138>)
 800100e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001012:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] &= ~(1U<<7);
 8001014:	4b28      	ldr	r3, [pc, #160]	@ (80010b8 <I2C1_init+0x138>)
 8001016:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001018:	4a27      	ldr	r2, [pc, #156]	@ (80010b8 <I2C1_init+0x138>)
 800101a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800101e:	6253      	str	r3, [r2, #36]	@ 0x24
	// 3. Set PB8 and PB9 output type to open drain (prevent concurrent push-pull)
	GPIOB->OTYPER |= (1U<<8);
 8001020:	4b25      	ldr	r3, [pc, #148]	@ (80010b8 <I2C1_init+0x138>)
 8001022:	685b      	ldr	r3, [r3, #4]
 8001024:	4a24      	ldr	r2, [pc, #144]	@ (80010b8 <I2C1_init+0x138>)
 8001026:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800102a:	6053      	str	r3, [r2, #4]
	GPIOB->OTYPER |= (1U<<9);
 800102c:	4b22      	ldr	r3, [pc, #136]	@ (80010b8 <I2C1_init+0x138>)
 800102e:	685b      	ldr	r3, [r3, #4]
 8001030:	4a21      	ldr	r2, [pc, #132]	@ (80010b8 <I2C1_init+0x138>)
 8001032:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001036:	6053      	str	r3, [r2, #4]
	// 4. Enable Pull-up for PB8 and PB9 (to pull default high)
	GPIOB->PUPDR |= (1U<<16);
 8001038:	4b1f      	ldr	r3, [pc, #124]	@ (80010b8 <I2C1_init+0x138>)
 800103a:	68db      	ldr	r3, [r3, #12]
 800103c:	4a1e      	ldr	r2, [pc, #120]	@ (80010b8 <I2C1_init+0x138>)
 800103e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001042:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR &= ~(1U<<17);
 8001044:	4b1c      	ldr	r3, [pc, #112]	@ (80010b8 <I2C1_init+0x138>)
 8001046:	68db      	ldr	r3, [r3, #12]
 8001048:	4a1b      	ldr	r2, [pc, #108]	@ (80010b8 <I2C1_init+0x138>)
 800104a:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800104e:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR |= (1U<<18);
 8001050:	4b19      	ldr	r3, [pc, #100]	@ (80010b8 <I2C1_init+0x138>)
 8001052:	68db      	ldr	r3, [r3, #12]
 8001054:	4a18      	ldr	r2, [pc, #96]	@ (80010b8 <I2C1_init+0x138>)
 8001056:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800105a:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR &= ~(1U<<19);
 800105c:	4b16      	ldr	r3, [pc, #88]	@ (80010b8 <I2C1_init+0x138>)
 800105e:	68db      	ldr	r3, [r3, #12]
 8001060:	4a15      	ldr	r2, [pc, #84]	@ (80010b8 <I2C1_init+0x138>)
 8001062:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8001066:	60d3      	str	r3, [r2, #12]

	// 1. Enable clock access to I2C1
	RCC->APB1ENR |= I2C1EN;
 8001068:	4b12      	ldr	r3, [pc, #72]	@ (80010b4 <I2C1_init+0x134>)
 800106a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800106c:	4a11      	ldr	r2, [pc, #68]	@ (80010b4 <I2C1_init+0x134>)
 800106e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001072:	6413      	str	r3, [r2, #64]	@ 0x40
	// 2. Enter reset mode
	I2C1->CR1 |= CR1_SWRST;
 8001074:	4b11      	ldr	r3, [pc, #68]	@ (80010bc <I2C1_init+0x13c>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	4a10      	ldr	r2, [pc, #64]	@ (80010bc <I2C1_init+0x13c>)
 800107a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800107e:	6013      	str	r3, [r2, #0]
	// 3. Exit reset mode
	I2C1->CR1 &= ~(CR1_SWRST);
 8001080:	4b0e      	ldr	r3, [pc, #56]	@ (80010bc <I2C1_init+0x13c>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	4a0d      	ldr	r2, [pc, #52]	@ (80010bc <I2C1_init+0x13c>)
 8001086:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800108a:	6013      	str	r3, [r2, #0]
	// 4. Set peripheral clock frequency
	I2C1->CR2 = (1U<<4); // 16 MHz
 800108c:	4b0b      	ldr	r3, [pc, #44]	@ (80010bc <I2C1_init+0x13c>)
 800108e:	2210      	movs	r2, #16
 8001090:	605a      	str	r2, [r3, #4]
	// 5. Set I2C to standard mode, 100 KHz
	I2C1->CCR = I2C_100KHZ;
 8001092:	4b0a      	ldr	r3, [pc, #40]	@ (80010bc <I2C1_init+0x13c>)
 8001094:	2250      	movs	r2, #80	@ 0x50
 8001096:	61da      	str	r2, [r3, #28]
	// 6. Set rise time
	I2C1->TRISE = SD_MODE_MAX_RISE_TIME;
 8001098:	4b08      	ldr	r3, [pc, #32]	@ (80010bc <I2C1_init+0x13c>)
 800109a:	2211      	movs	r2, #17
 800109c:	621a      	str	r2, [r3, #32]
	// 7. Enable I2C1 module
	I2C1->CR1 |= CR1_PE;
 800109e:	4b07      	ldr	r3, [pc, #28]	@ (80010bc <I2C1_init+0x13c>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	4a06      	ldr	r2, [pc, #24]	@ (80010bc <I2C1_init+0x13c>)
 80010a4:	f043 0301 	orr.w	r3, r3, #1
 80010a8:	6013      	str	r3, [r2, #0]
}
 80010aa:	bf00      	nop
 80010ac:	46bd      	mov	sp, r7
 80010ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b2:	4770      	bx	lr
 80010b4:	40023800 	.word	0x40023800
 80010b8:	40020400 	.word	0x40020400
 80010bc:	40005400 	.word	0x40005400

080010c0 <I2C1_byteRead>:


void I2C1_byteRead(char saddr, char maddr, char* data)
{
 80010c0:	b480      	push	{r7}
 80010c2:	b085      	sub	sp, #20
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	4603      	mov	r3, r0
 80010c8:	603a      	str	r2, [r7, #0]
 80010ca:	71fb      	strb	r3, [r7, #7]
 80010cc:	460b      	mov	r3, r1
 80010ce:	71bb      	strb	r3, [r7, #6]
	volatile int tmp __attribute__((unused));

	// 1. Wait until bus not busy
	while(I2C1->SR2 & (SR2_BUSY)){}
 80010d0:	bf00      	nop
 80010d2:	4b34      	ldr	r3, [pc, #208]	@ (80011a4 <I2C1_byteRead+0xe4>)
 80010d4:	699b      	ldr	r3, [r3, #24]
 80010d6:	f003 0302 	and.w	r3, r3, #2
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d1f9      	bne.n	80010d2 <I2C1_byteRead+0x12>
	// 2. Generate start
	I2C1->CR1 |= CR1_START;
 80010de:	4b31      	ldr	r3, [pc, #196]	@ (80011a4 <I2C1_byteRead+0xe4>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	4a30      	ldr	r2, [pc, #192]	@ (80011a4 <I2C1_byteRead+0xe4>)
 80010e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010e8:	6013      	str	r3, [r2, #0]
	// 3. Wait until start flag is set
	while(!(I2C1->SR1 & (SR1_SB))){}
 80010ea:	bf00      	nop
 80010ec:	4b2d      	ldr	r3, [pc, #180]	@ (80011a4 <I2C1_byteRead+0xe4>)
 80010ee:	695b      	ldr	r3, [r3, #20]
 80010f0:	f003 0301 	and.w	r3, r3, #1
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d0f9      	beq.n	80010ec <I2C1_byteRead+0x2c>
	// 4. Transmit slave address +  0 (write) (7 bits ADDR + 1 bit R/W)
	I2C1->DR = saddr << 1;
 80010f8:	79fb      	ldrb	r3, [r7, #7]
 80010fa:	4a2a      	ldr	r2, [pc, #168]	@ (80011a4 <I2C1_byteRead+0xe4>)
 80010fc:	005b      	lsls	r3, r3, #1
 80010fe:	6113      	str	r3, [r2, #16]
	// 5. Wait until ADDR flag is set (received address matched)
	while(!(I2C1->SR1 & (SR1_ADDR))){}
 8001100:	bf00      	nop
 8001102:	4b28      	ldr	r3, [pc, #160]	@ (80011a4 <I2C1_byteRead+0xe4>)
 8001104:	695b      	ldr	r3, [r3, #20]
 8001106:	f003 0302 	and.w	r3, r3, #2
 800110a:	2b00      	cmp	r3, #0
 800110c:	d0f9      	beq.n	8001102 <I2C1_byteRead+0x42>
	// 6. Clear ADDR flag
	tmp = I2C1->SR2;
 800110e:	4b25      	ldr	r3, [pc, #148]	@ (80011a4 <I2C1_byteRead+0xe4>)
 8001110:	699b      	ldr	r3, [r3, #24]
 8001112:	60fb      	str	r3, [r7, #12]
	// 7. Send memory address
	I2C1->DR = maddr;
 8001114:	4a23      	ldr	r2, [pc, #140]	@ (80011a4 <I2C1_byteRead+0xe4>)
 8001116:	79bb      	ldrb	r3, [r7, #6]
 8001118:	6113      	str	r3, [r2, #16]
	// 8. Wait until transmitter (data register) empty
	while(!(I2C1->SR1 & (SR1_TXE))){}
 800111a:	bf00      	nop
 800111c:	4b21      	ldr	r3, [pc, #132]	@ (80011a4 <I2C1_byteRead+0xe4>)
 800111e:	695b      	ldr	r3, [r3, #20]
 8001120:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001124:	2b00      	cmp	r3, #0
 8001126:	d0f9      	beq.n	800111c <I2C1_byteRead+0x5c>
	// 9. Generate restart
	I2C1->CR1 |= CR1_START;
 8001128:	4b1e      	ldr	r3, [pc, #120]	@ (80011a4 <I2C1_byteRead+0xe4>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	4a1d      	ldr	r2, [pc, #116]	@ (80011a4 <I2C1_byteRead+0xe4>)
 800112e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001132:	6013      	str	r3, [r2, #0]
	// 10. Wait until start flag is set
	while(!(I2C1->SR1 & (SR1_SB))){}
 8001134:	bf00      	nop
 8001136:	4b1b      	ldr	r3, [pc, #108]	@ (80011a4 <I2C1_byteRead+0xe4>)
 8001138:	695b      	ldr	r3, [r3, #20]
 800113a:	f003 0301 	and.w	r3, r3, #1
 800113e:	2b00      	cmp	r3, #0
 8001140:	d0f9      	beq.n	8001136 <I2C1_byteRead+0x76>
	// 11. Transmit slave address +  1 (read) (7 bits ADDR + 1 bit R/W)
	I2C1->DR = saddr << 1 | 1;
 8001142:	79fb      	ldrb	r3, [r7, #7]
 8001144:	005b      	lsls	r3, r3, #1
 8001146:	f043 0201 	orr.w	r2, r3, #1
 800114a:	4b16      	ldr	r3, [pc, #88]	@ (80011a4 <I2C1_byteRead+0xe4>)
 800114c:	611a      	str	r2, [r3, #16]
	// 12. Wait until ADDR flag is set (received address matched)
	while(!(I2C1->SR1 & (SR1_ADDR))){}
 800114e:	bf00      	nop
 8001150:	4b14      	ldr	r3, [pc, #80]	@ (80011a4 <I2C1_byteRead+0xe4>)
 8001152:	695b      	ldr	r3, [r3, #20]
 8001154:	f003 0302 	and.w	r3, r3, #2
 8001158:	2b00      	cmp	r3, #0
 800115a:	d0f9      	beq.n	8001150 <I2C1_byteRead+0x90>
	// 13. Disable ACK
	I2C1->CR1 &= ~(CR1_ACK);
 800115c:	4b11      	ldr	r3, [pc, #68]	@ (80011a4 <I2C1_byteRead+0xe4>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	4a10      	ldr	r2, [pc, #64]	@ (80011a4 <I2C1_byteRead+0xe4>)
 8001162:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001166:	6013      	str	r3, [r2, #0]
	// 14. Clear ADDR flag
	tmp = I2C1->SR2;
 8001168:	4b0e      	ldr	r3, [pc, #56]	@ (80011a4 <I2C1_byteRead+0xe4>)
 800116a:	699b      	ldr	r3, [r3, #24]
 800116c:	60fb      	str	r3, [r7, #12]
	// 15. Generate stop
	I2C1->CR1 |= CR1_STOP;
 800116e:	4b0d      	ldr	r3, [pc, #52]	@ (80011a4 <I2C1_byteRead+0xe4>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	4a0c      	ldr	r2, [pc, #48]	@ (80011a4 <I2C1_byteRead+0xe4>)
 8001174:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001178:	6013      	str	r3, [r2, #0]
	// 16. Wait until RXNE flag is set
	while(!(I2C1->SR1 & (SR1_RXNE))){}
 800117a:	bf00      	nop
 800117c:	4b09      	ldr	r3, [pc, #36]	@ (80011a4 <I2C1_byteRead+0xe4>)
 800117e:	695b      	ldr	r3, [r3, #20]
 8001180:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001184:	2b00      	cmp	r3, #0
 8001186:	d0f9      	beq.n	800117c <I2C1_byteRead+0xbc>
	// 17. Read data from DR
	*data++ = I2C1->DR;
 8001188:	4b06      	ldr	r3, [pc, #24]	@ (80011a4 <I2C1_byteRead+0xe4>)
 800118a:	6919      	ldr	r1, [r3, #16]
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	1c5a      	adds	r2, r3, #1
 8001190:	603a      	str	r2, [r7, #0]
 8001192:	b2ca      	uxtb	r2, r1
 8001194:	701a      	strb	r2, [r3, #0]
}
 8001196:	bf00      	nop
 8001198:	3714      	adds	r7, #20
 800119a:	46bd      	mov	sp, r7
 800119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a0:	4770      	bx	lr
 80011a2:	bf00      	nop
 80011a4:	40005400 	.word	0x40005400

080011a8 <I2C1_burstRead>:


void I2C1_burstRead(char saddr, char maddr, int n, char* data)
{
 80011a8:	b480      	push	{r7}
 80011aa:	b087      	sub	sp, #28
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	60ba      	str	r2, [r7, #8]
 80011b0:	607b      	str	r3, [r7, #4]
 80011b2:	4603      	mov	r3, r0
 80011b4:	73fb      	strb	r3, [r7, #15]
 80011b6:	460b      	mov	r3, r1
 80011b8:	73bb      	strb	r3, [r7, #14]
	volatile int tmp __attribute__((unused));

	// 1. Wait until bus not busy
	while(I2C1->SR2 & SR2_BUSY){}
 80011ba:	bf00      	nop
 80011bc:	4b47      	ldr	r3, [pc, #284]	@ (80012dc <I2C1_burstRead+0x134>)
 80011be:	699b      	ldr	r3, [r3, #24]
 80011c0:	f003 0302 	and.w	r3, r3, #2
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d1f9      	bne.n	80011bc <I2C1_burstRead+0x14>
	// 2. Generate start
	I2C1->CR1 |= CR1_START;
 80011c8:	4b44      	ldr	r3, [pc, #272]	@ (80012dc <I2C1_burstRead+0x134>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	4a43      	ldr	r2, [pc, #268]	@ (80012dc <I2C1_burstRead+0x134>)
 80011ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011d2:	6013      	str	r3, [r2, #0]
	// 3. Wait until start flag is set
	while(!(I2C1->SR1 & (SR1_SB))){}
 80011d4:	bf00      	nop
 80011d6:	4b41      	ldr	r3, [pc, #260]	@ (80012dc <I2C1_burstRead+0x134>)
 80011d8:	695b      	ldr	r3, [r3, #20]
 80011da:	f003 0301 	and.w	r3, r3, #1
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d0f9      	beq.n	80011d6 <I2C1_burstRead+0x2e>
	// 4. Transmit slave address +  0 (write) (7 bits ADDR + 1 bit R/W)
	I2C1->DR = saddr << 1;
 80011e2:	7bfb      	ldrb	r3, [r7, #15]
 80011e4:	4a3d      	ldr	r2, [pc, #244]	@ (80012dc <I2C1_burstRead+0x134>)
 80011e6:	005b      	lsls	r3, r3, #1
 80011e8:	6113      	str	r3, [r2, #16]
	// 5. Wait until ADDR flag is set (received address matched)
	while(!(I2C1->SR1 & (SR1_ADDR))){}
 80011ea:	bf00      	nop
 80011ec:	4b3b      	ldr	r3, [pc, #236]	@ (80012dc <I2C1_burstRead+0x134>)
 80011ee:	695b      	ldr	r3, [r3, #20]
 80011f0:	f003 0302 	and.w	r3, r3, #2
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d0f9      	beq.n	80011ec <I2C1_burstRead+0x44>
	// 6. Clear ADDR flag
	tmp = I2C1->SR2;
 80011f8:	4b38      	ldr	r3, [pc, #224]	@ (80012dc <I2C1_burstRead+0x134>)
 80011fa:	699b      	ldr	r3, [r3, #24]
 80011fc:	617b      	str	r3, [r7, #20]
	// 7. Wait until transmitter (data register) empty
	while(!(I2C1->SR1 & (SR1_TXE))){}
 80011fe:	bf00      	nop
 8001200:	4b36      	ldr	r3, [pc, #216]	@ (80012dc <I2C1_burstRead+0x134>)
 8001202:	695b      	ldr	r3, [r3, #20]
 8001204:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001208:	2b00      	cmp	r3, #0
 800120a:	d0f9      	beq.n	8001200 <I2C1_burstRead+0x58>
	// 8. Send memory address to read from
	I2C1->DR = maddr;
 800120c:	4a33      	ldr	r2, [pc, #204]	@ (80012dc <I2C1_burstRead+0x134>)
 800120e:	7bbb      	ldrb	r3, [r7, #14]
 8001210:	6113      	str	r3, [r2, #16]
	// 9. Wait until transmitter (data register) empty
	while(!(I2C1->SR1 & (SR1_TXE))){}
 8001212:	bf00      	nop
 8001214:	4b31      	ldr	r3, [pc, #196]	@ (80012dc <I2C1_burstRead+0x134>)
 8001216:	695b      	ldr	r3, [r3, #20]
 8001218:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800121c:	2b00      	cmp	r3, #0
 800121e:	d0f9      	beq.n	8001214 <I2C1_burstRead+0x6c>
	// 10. Generate restart
	I2C1->CR1 |= CR1_START;
 8001220:	4b2e      	ldr	r3, [pc, #184]	@ (80012dc <I2C1_burstRead+0x134>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	4a2d      	ldr	r2, [pc, #180]	@ (80012dc <I2C1_burstRead+0x134>)
 8001226:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800122a:	6013      	str	r3, [r2, #0]
	// 11. Wait until start flag is set
	while(!(I2C1->SR1 & (SR1_SB))){}
 800122c:	bf00      	nop
 800122e:	4b2b      	ldr	r3, [pc, #172]	@ (80012dc <I2C1_burstRead+0x134>)
 8001230:	695b      	ldr	r3, [r3, #20]
 8001232:	f003 0301 	and.w	r3, r3, #1
 8001236:	2b00      	cmp	r3, #0
 8001238:	d0f9      	beq.n	800122e <I2C1_burstRead+0x86>
	// 12. Transmit slave address +  1 (read) (7 bits ADDR + 1 bit R/W)
	I2C1->DR = saddr << 1 | 1;
 800123a:	7bfb      	ldrb	r3, [r7, #15]
 800123c:	005b      	lsls	r3, r3, #1
 800123e:	f043 0201 	orr.w	r2, r3, #1
 8001242:	4b26      	ldr	r3, [pc, #152]	@ (80012dc <I2C1_burstRead+0x134>)
 8001244:	611a      	str	r2, [r3, #16]
	// 13. Wait until ADDR flag is set (received address matched)
	while(!(I2C1->SR1 & (SR1_ADDR))){}
 8001246:	bf00      	nop
 8001248:	4b24      	ldr	r3, [pc, #144]	@ (80012dc <I2C1_burstRead+0x134>)
 800124a:	695b      	ldr	r3, [r3, #20]
 800124c:	f003 0302 	and.w	r3, r3, #2
 8001250:	2b00      	cmp	r3, #0
 8001252:	d0f9      	beq.n	8001248 <I2C1_burstRead+0xa0>
	// 14. Clear ADDR flag
	tmp = I2C1->SR2;
 8001254:	4b21      	ldr	r3, [pc, #132]	@ (80012dc <I2C1_burstRead+0x134>)
 8001256:	699b      	ldr	r3, [r3, #24]
 8001258:	617b      	str	r3, [r7, #20]
	// 15. Enable ACK
	I2C1->CR1 |= CR1_ACK;
 800125a:	4b20      	ldr	r3, [pc, #128]	@ (80012dc <I2C1_burstRead+0x134>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	4a1f      	ldr	r2, [pc, #124]	@ (80012dc <I2C1_burstRead+0x134>)
 8001260:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001264:	6013      	str	r3, [r2, #0]
	while(n > 0U)
 8001266:	e02e      	b.n	80012c6 <I2C1_burstRead+0x11e>
	{
		// If one byte is left
		if(n == 1U)
 8001268:	68bb      	ldr	r3, [r7, #8]
 800126a:	2b01      	cmp	r3, #1
 800126c:	d11a      	bne.n	80012a4 <I2C1_burstRead+0xfc>
		{
			// Disable ACK
			I2C1->CR1 &= ~(CR1_ACK);
 800126e:	4b1b      	ldr	r3, [pc, #108]	@ (80012dc <I2C1_burstRead+0x134>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	4a1a      	ldr	r2, [pc, #104]	@ (80012dc <I2C1_burstRead+0x134>)
 8001274:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001278:	6013      	str	r3, [r2, #0]
			// Generate stop
			I2C1->CR1 |= CR1_STOP;
 800127a:	4b18      	ldr	r3, [pc, #96]	@ (80012dc <I2C1_burstRead+0x134>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	4a17      	ldr	r2, [pc, #92]	@ (80012dc <I2C1_burstRead+0x134>)
 8001280:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001284:	6013      	str	r3, [r2, #0]
			// Wait until RXNE flag is set
			while(!(I2C1->SR1 & (SR1_RXNE))){}
 8001286:	bf00      	nop
 8001288:	4b14      	ldr	r3, [pc, #80]	@ (80012dc <I2C1_burstRead+0x134>)
 800128a:	695b      	ldr	r3, [r3, #20]
 800128c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001290:	2b00      	cmp	r3, #0
 8001292:	d0f9      	beq.n	8001288 <I2C1_burstRead+0xe0>
			// Read data from DR
			*data++ = I2C1->DR;
 8001294:	4b11      	ldr	r3, [pc, #68]	@ (80012dc <I2C1_burstRead+0x134>)
 8001296:	6919      	ldr	r1, [r3, #16]
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	1c5a      	adds	r2, r3, #1
 800129c:	607a      	str	r2, [r7, #4]
 800129e:	b2ca      	uxtb	r2, r1
 80012a0:	701a      	strb	r2, [r3, #0]
			// Done
			break;
 80012a2:	e014      	b.n	80012ce <I2C1_burstRead+0x126>
		}
		else
		{
			// Wait until RXNE flag is set
			while(!(I2C1->SR1 & (SR1_RXNE))){}
 80012a4:	bf00      	nop
 80012a6:	4b0d      	ldr	r3, [pc, #52]	@ (80012dc <I2C1_burstRead+0x134>)
 80012a8:	695b      	ldr	r3, [r3, #20]
 80012aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d0f9      	beq.n	80012a6 <I2C1_burstRead+0xfe>
			// Read data from DR
			(*data++) = I2C1->DR;
 80012b2:	4b0a      	ldr	r3, [pc, #40]	@ (80012dc <I2C1_burstRead+0x134>)
 80012b4:	6919      	ldr	r1, [r3, #16]
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	1c5a      	adds	r2, r3, #1
 80012ba:	607a      	str	r2, [r7, #4]
 80012bc:	b2ca      	uxtb	r2, r1
 80012be:	701a      	strb	r2, [r3, #0]
			// Keep going
			n--;
 80012c0:	68bb      	ldr	r3, [r7, #8]
 80012c2:	3b01      	subs	r3, #1
 80012c4:	60bb      	str	r3, [r7, #8]
	while(n > 0U)
 80012c6:	68bb      	ldr	r3, [r7, #8]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d1cd      	bne.n	8001268 <I2C1_burstRead+0xc0>
		}
	}
}
 80012cc:	bf00      	nop
 80012ce:	bf00      	nop
 80012d0:	371c      	adds	r7, #28
 80012d2:	46bd      	mov	sp, r7
 80012d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d8:	4770      	bx	lr
 80012da:	bf00      	nop
 80012dc:	40005400 	.word	0x40005400

080012e0 <I2C1_burstWrite>:


void I2C1_burstWrite(char saddr, char maddr, int n, char* data)
{
 80012e0:	b480      	push	{r7}
 80012e2:	b087      	sub	sp, #28
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	60ba      	str	r2, [r7, #8]
 80012e8:	607b      	str	r3, [r7, #4]
 80012ea:	4603      	mov	r3, r0
 80012ec:	73fb      	strb	r3, [r7, #15]
 80012ee:	460b      	mov	r3, r1
 80012f0:	73bb      	strb	r3, [r7, #14]
	volatile int tmp __attribute__((unused));

	// 1. Wait until bus not busy
	while(I2C1->SR2 & SR2_BUSY){}
 80012f2:	bf00      	nop
 80012f4:	4b2a      	ldr	r3, [pc, #168]	@ (80013a0 <I2C1_burstWrite+0xc0>)
 80012f6:	699b      	ldr	r3, [r3, #24]
 80012f8:	f003 0302 	and.w	r3, r3, #2
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d1f9      	bne.n	80012f4 <I2C1_burstWrite+0x14>
	// 2. Generate start
	I2C1->CR1 |= CR1_START;
 8001300:	4b27      	ldr	r3, [pc, #156]	@ (80013a0 <I2C1_burstWrite+0xc0>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	4a26      	ldr	r2, [pc, #152]	@ (80013a0 <I2C1_burstWrite+0xc0>)
 8001306:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800130a:	6013      	str	r3, [r2, #0]
	// 3. Wait until start flag is set
	while(!(I2C1->SR1 & (SR1_SB))){}
 800130c:	bf00      	nop
 800130e:	4b24      	ldr	r3, [pc, #144]	@ (80013a0 <I2C1_burstWrite+0xc0>)
 8001310:	695b      	ldr	r3, [r3, #20]
 8001312:	f003 0301 	and.w	r3, r3, #1
 8001316:	2b00      	cmp	r3, #0
 8001318:	d0f9      	beq.n	800130e <I2C1_burstWrite+0x2e>
	// 4. Transmit slave address +  0 (write) (7 bits ADDR + 1 bit R/W)
	I2C1->DR = saddr << 1;
 800131a:	7bfb      	ldrb	r3, [r7, #15]
 800131c:	4a20      	ldr	r2, [pc, #128]	@ (80013a0 <I2C1_burstWrite+0xc0>)
 800131e:	005b      	lsls	r3, r3, #1
 8001320:	6113      	str	r3, [r2, #16]
	// 5. Wait until ADDR flag is set (received address matched)
	while(!(I2C1->SR1 & (SR1_ADDR))){}
 8001322:	bf00      	nop
 8001324:	4b1e      	ldr	r3, [pc, #120]	@ (80013a0 <I2C1_burstWrite+0xc0>)
 8001326:	695b      	ldr	r3, [r3, #20]
 8001328:	f003 0302 	and.w	r3, r3, #2
 800132c:	2b00      	cmp	r3, #0
 800132e:	d0f9      	beq.n	8001324 <I2C1_burstWrite+0x44>
	// 6. Clear ADDR flag
	tmp = I2C1->SR2;
 8001330:	4b1b      	ldr	r3, [pc, #108]	@ (80013a0 <I2C1_burstWrite+0xc0>)
 8001332:	699b      	ldr	r3, [r3, #24]
 8001334:	613b      	str	r3, [r7, #16]
	// 7. Wait until transmitter (data register) empty
	while(!(I2C1->SR1 & (SR1_TXE))){}
 8001336:	bf00      	nop
 8001338:	4b19      	ldr	r3, [pc, #100]	@ (80013a0 <I2C1_burstWrite+0xc0>)
 800133a:	695b      	ldr	r3, [r3, #20]
 800133c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001340:	2b00      	cmp	r3, #0
 8001342:	d0f9      	beq.n	8001338 <I2C1_burstWrite+0x58>
	// 8. Send memory address to write to
	I2C1->DR = maddr;
 8001344:	4a16      	ldr	r2, [pc, #88]	@ (80013a0 <I2C1_burstWrite+0xc0>)
 8001346:	7bbb      	ldrb	r3, [r7, #14]
 8001348:	6113      	str	r3, [r2, #16]
	// 9. Write all bytes to I2C
	for (int i = 0; i < n; i++)
 800134a:	2300      	movs	r3, #0
 800134c:	617b      	str	r3, [r7, #20]
 800134e:	e00f      	b.n	8001370 <I2C1_burstWrite+0x90>
	{
		// Wait until transmitter (data register) empty
		while(!(I2C1->SR1 & (SR1_TXE))){}
 8001350:	bf00      	nop
 8001352:	4b13      	ldr	r3, [pc, #76]	@ (80013a0 <I2C1_burstWrite+0xc0>)
 8001354:	695b      	ldr	r3, [r3, #20]
 8001356:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800135a:	2b00      	cmp	r3, #0
 800135c:	d0f9      	beq.n	8001352 <I2C1_burstWrite+0x72>
		// Transmit memory address (data to write)
		I2C1->DR = *data++;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	1c5a      	adds	r2, r3, #1
 8001362:	607a      	str	r2, [r7, #4]
 8001364:	781a      	ldrb	r2, [r3, #0]
 8001366:	4b0e      	ldr	r3, [pc, #56]	@ (80013a0 <I2C1_burstWrite+0xc0>)
 8001368:	611a      	str	r2, [r3, #16]
	for (int i = 0; i < n; i++)
 800136a:	697b      	ldr	r3, [r7, #20]
 800136c:	3301      	adds	r3, #1
 800136e:	617b      	str	r3, [r7, #20]
 8001370:	697a      	ldr	r2, [r7, #20]
 8001372:	68bb      	ldr	r3, [r7, #8]
 8001374:	429a      	cmp	r2, r3
 8001376:	dbeb      	blt.n	8001350 <I2C1_burstWrite+0x70>
	}
	// 10. Wait until transfer finished
	while(!(I2C1->SR1 & (SR1_BTF))){}
 8001378:	bf00      	nop
 800137a:	4b09      	ldr	r3, [pc, #36]	@ (80013a0 <I2C1_burstWrite+0xc0>)
 800137c:	695b      	ldr	r3, [r3, #20]
 800137e:	f003 0304 	and.w	r3, r3, #4
 8001382:	2b00      	cmp	r3, #0
 8001384:	d0f9      	beq.n	800137a <I2C1_burstWrite+0x9a>
	// 11. Generate stop
	I2C1->CR1 |= CR1_STOP;
 8001386:	4b06      	ldr	r3, [pc, #24]	@ (80013a0 <I2C1_burstWrite+0xc0>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	4a05      	ldr	r2, [pc, #20]	@ (80013a0 <I2C1_burstWrite+0xc0>)
 800138c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001390:	6013      	str	r3, [r2, #0]
}
 8001392:	bf00      	nop
 8001394:	371c      	adds	r7, #28
 8001396:	46bd      	mov	sp, r7
 8001398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139c:	4770      	bx	lr
 800139e:	bf00      	nop
 80013a0:	40005400 	.word	0x40005400

080013a4 <read_heart>:
static uint32_t last_value = 0;
static uint32_t beat_count = 0;
static uint32_t sample_counter = 0;

int32_t read_heart(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b082      	sub	sp, #8
 80013a8:	af00      	add	r7, sp, #0
	ky039_raw_value = adc_read(0) * 500;  // ky09 -> PA0-> CH0
 80013aa:	2000      	movs	r0, #0
 80013ac:	f7ff fcda 	bl	8000d64 <adc_read>
 80013b0:	4603      	mov	r3, r0
 80013b2:	461a      	mov	r2, r3
 80013b4:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80013b8:	fb02 f303 	mul.w	r3, r2, r3
 80013bc:	461a      	mov	r2, r3
 80013be:	4b1a      	ldr	r3, [pc, #104]	@ (8001428 <read_heart+0x84>)
 80013c0:	601a      	str	r2, [r3, #0]

    // Detect rising edge
    if (ky039_raw_value > THRESHOLD && last_value <= THRESHOLD)
 80013c2:	4b19      	ldr	r3, [pc, #100]	@ (8001428 <read_heart+0x84>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80013ca:	d909      	bls.n	80013e0 <read_heart+0x3c>
 80013cc:	4b17      	ldr	r3, [pc, #92]	@ (800142c <read_heart+0x88>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80013d4:	d804      	bhi.n	80013e0 <read_heart+0x3c>
    {
        beat_count++;
 80013d6:	4b16      	ldr	r3, [pc, #88]	@ (8001430 <read_heart+0x8c>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	3301      	adds	r3, #1
 80013dc:	4a14      	ldr	r2, [pc, #80]	@ (8001430 <read_heart+0x8c>)
 80013de:	6013      	str	r3, [r2, #0]
    }
    last_value = ky039_raw_value;
 80013e0:	4b11      	ldr	r3, [pc, #68]	@ (8001428 <read_heart+0x84>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	4a11      	ldr	r2, [pc, #68]	@ (800142c <read_heart+0x88>)
 80013e6:	6013      	str	r3, [r2, #0]

    sample_counter += SAMPLE_PERIOD_MS;
 80013e8:	4b12      	ldr	r3, [pc, #72]	@ (8001434 <read_heart+0x90>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	330a      	adds	r3, #10
 80013ee:	4a11      	ldr	r2, [pc, #68]	@ (8001434 <read_heart+0x90>)
 80013f0:	6013      	str	r3, [r2, #0]

    // Every MEASUREMENT_TIME_MS, compute BPM and reset
    if (sample_counter >= MEASUREMENT_TIME_MS)
 80013f2:	4b10      	ldr	r3, [pc, #64]	@ (8001434 <read_heart+0x90>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80013fa:	d30e      	bcc.n	800141a <read_heart+0x76>
    {
        int32_t bpm = beat_count * (6000 / MEASUREMENT_TIME_MS);  // 1 minute scale
 80013fc:	4b0c      	ldr	r3, [pc, #48]	@ (8001430 <read_heart+0x8c>)
 80013fe:	681a      	ldr	r2, [r3, #0]
 8001400:	4613      	mov	r3, r2
 8001402:	005b      	lsls	r3, r3, #1
 8001404:	4413      	add	r3, r2
 8001406:	005b      	lsls	r3, r3, #1
 8001408:	607b      	str	r3, [r7, #4]
        beat_count = 0;
 800140a:	4b09      	ldr	r3, [pc, #36]	@ (8001430 <read_heart+0x8c>)
 800140c:	2200      	movs	r2, #0
 800140e:	601a      	str	r2, [r3, #0]
        sample_counter = 0;
 8001410:	4b08      	ldr	r3, [pc, #32]	@ (8001434 <read_heart+0x90>)
 8001412:	2200      	movs	r2, #0
 8001414:	601a      	str	r2, [r3, #0]
        return bpm;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	e001      	b.n	800141e <read_heart+0x7a>
    }

    return -1; // if bpm not ready
 800141a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800141e:	4618      	mov	r0, r3
 8001420:	3708      	adds	r7, #8
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	200000b0 	.word	0x200000b0
 800142c:	200000b4 	.word	0x200000b4
 8001430:	200000b8 	.word	0x200000b8
 8001434:	200000bc 	.word	0x200000bc

08001438 <main>:
void queue_setup();
void ReceiverTask(void *pvParameters);
void SenderTask(void *pvParameters);

int main(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b082      	sub	sp, #8
 800143c:	af02      	add	r7, sp, #8
	HAL_Init();
 800143e:	f000 fc79 	bl	8001d34 <HAL_Init>
	SystemClock_Config();
 8001442:	f000 f9bd 	bl	80017c0 <SystemClock_Config>
	MX_GPIO_Init();
 8001446:	f000 fa43 	bl	80018d0 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 800144a:	f000 fa17 	bl	800187c <MX_USART2_UART_Init>

	I2C1_init();
 800144e:	f7ff fd97 	bl	8000f80 <I2C1_init>
	ADC1_DMA2_init();
 8001452:	f7ff fbf9 	bl	8000c48 <ADC1_DMA2_init>

	adxl_init();		// adxl345
 8001456:	f7ff fcd5 	bl	8000e04 <adxl_init>
	start_conversion();	// tmp36 + ky039
 800145a:	f7ff fc73 	bl	8000d44 <start_conversion>

	xTaskCreate(ReceiverTask, "Receiver Task", 100, NULL, 1, &receiver_handle);
 800145e:	4b16      	ldr	r3, [pc, #88]	@ (80014b8 <main+0x80>)
 8001460:	9301      	str	r3, [sp, #4]
 8001462:	2301      	movs	r3, #1
 8001464:	9300      	str	r3, [sp, #0]
 8001466:	2300      	movs	r3, #0
 8001468:	2264      	movs	r2, #100	@ 0x64
 800146a:	4914      	ldr	r1, [pc, #80]	@ (80014bc <main+0x84>)
 800146c:	4814      	ldr	r0, [pc, #80]	@ (80014c0 <main+0x88>)
 800146e:	f003 fa03 	bl	8004878 <xTaskCreate>

	// Pass in pointer to structs with just the sDataSource info
	xTaskCreate(SenderTask, "Temperature Sender Task", 100, (void *)&(xStructToSend[0]),
 8001472:	4b14      	ldr	r3, [pc, #80]	@ (80014c4 <main+0x8c>)
 8001474:	9301      	str	r3, [sp, #4]
 8001476:	2302      	movs	r3, #2
 8001478:	9300      	str	r3, [sp, #0]
 800147a:	4b13      	ldr	r3, [pc, #76]	@ (80014c8 <main+0x90>)
 800147c:	2264      	movs	r2, #100	@ 0x64
 800147e:	4913      	ldr	r1, [pc, #76]	@ (80014cc <main+0x94>)
 8001480:	4813      	ldr	r0, [pc, #76]	@ (80014d0 <main+0x98>)
 8001482:	f003 f9f9 	bl	8004878 <xTaskCreate>
	2, &temp_task_handle);

	xTaskCreate(SenderTask, "Heartbeat Sender Task", 100, (void *)&(xStructToSend[1]),
 8001486:	4b13      	ldr	r3, [pc, #76]	@ (80014d4 <main+0x9c>)
 8001488:	9301      	str	r3, [sp, #4]
 800148a:	2302      	movs	r3, #2
 800148c:	9300      	str	r3, [sp, #0]
 800148e:	4b12      	ldr	r3, [pc, #72]	@ (80014d8 <main+0xa0>)
 8001490:	2264      	movs	r2, #100	@ 0x64
 8001492:	4912      	ldr	r1, [pc, #72]	@ (80014dc <main+0xa4>)
 8001494:	480e      	ldr	r0, [pc, #56]	@ (80014d0 <main+0x98>)
 8001496:	f003 f9ef 	bl	8004878 <xTaskCreate>
	2, &heart_task_handle);

	xTaskCreate(SenderTask, "Accelerometer Sender Task", 100, (void *)&(xStructToSend[2]),
 800149a:	4b11      	ldr	r3, [pc, #68]	@ (80014e0 <main+0xa8>)
 800149c:	9301      	str	r3, [sp, #4]
 800149e:	2302      	movs	r3, #2
 80014a0:	9300      	str	r3, [sp, #0]
 80014a2:	4b10      	ldr	r3, [pc, #64]	@ (80014e4 <main+0xac>)
 80014a4:	2264      	movs	r2, #100	@ 0x64
 80014a6:	4910      	ldr	r1, [pc, #64]	@ (80014e8 <main+0xb0>)
 80014a8:	4809      	ldr	r0, [pc, #36]	@ (80014d0 <main+0x98>)
 80014aa:	f003 f9e5 	bl	8004878 <xTaskCreate>
	2, &accel_task_handle);

	vTaskStartScheduler();
 80014ae:	f003 fb5f 	bl	8004b70 <vTaskStartScheduler>

	while (1) {}
 80014b2:	bf00      	nop
 80014b4:	e7fd      	b.n	80014b2 <main+0x7a>
 80014b6:	bf00      	nop
 80014b8:	20000108 	.word	0x20000108
 80014bc:	080073dc 	.word	0x080073dc
 80014c0:	08001681 	.word	0x08001681
 80014c4:	2000010c 	.word	0x2000010c
 80014c8:	20000000 	.word	0x20000000
 80014cc:	080073ec 	.word	0x080073ec
 80014d0:	080015b9 	.word	0x080015b9
 80014d4:	20000110 	.word	0x20000110
 80014d8:	20000008 	.word	0x20000008
 80014dc:	08007404 	.word	0x08007404
 80014e0:	20000114 	.word	0x20000114
 80014e4:	20000010 	.word	0x20000010
 80014e8:	0800741c 	.word	0x0800741c

080014ec <queue_setup>:

}

void queue_setup()
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	af00      	add	r7, sp, #0
	// Create queues per sensor
	xTempQueue = xQueueCreate(1, sizeof(Data_t));
 80014f0:	2200      	movs	r2, #0
 80014f2:	2108      	movs	r1, #8
 80014f4:	2001      	movs	r0, #1
 80014f6:	f002 fc2e 	bl	8003d56 <xQueueGenericCreate>
 80014fa:	4603      	mov	r3, r0
 80014fc:	4a18      	ldr	r2, [pc, #96]	@ (8001560 <queue_setup+0x74>)
 80014fe:	6013      	str	r3, [r2, #0]
	xHeartQueue = xQueueCreate(1, sizeof(Data_t));
 8001500:	2200      	movs	r2, #0
 8001502:	2108      	movs	r1, #8
 8001504:	2001      	movs	r0, #1
 8001506:	f002 fc26 	bl	8003d56 <xQueueGenericCreate>
 800150a:	4603      	mov	r3, r0
 800150c:	4a15      	ldr	r2, [pc, #84]	@ (8001564 <queue_setup+0x78>)
 800150e:	6013      	str	r3, [r2, #0]
	xAccelQueue = xQueueCreate(1, sizeof(Data_t));
 8001510:	2200      	movs	r2, #0
 8001512:	2108      	movs	r1, #8
 8001514:	2001      	movs	r0, #1
 8001516:	f002 fc1e 	bl	8003d56 <xQueueGenericCreate>
 800151a:	4603      	mov	r3, r0
 800151c:	4a12      	ldr	r2, [pc, #72]	@ (8001568 <queue_setup+0x7c>)
 800151e:	6013      	str	r3, [r2, #0]

	xQueueSet = xQueueCreateSet(3 * 1); // # queues x # length per queue
 8001520:	2003      	movs	r0, #3
 8001522:	f003 f8ab 	bl	800467c <xQueueCreateSet>
 8001526:	4603      	mov	r3, r0
 8001528:	4a10      	ldr	r2, [pc, #64]	@ (800156c <queue_setup+0x80>)
 800152a:	6013      	str	r3, [r2, #0]

	xQueueAddToSet(xTempQueue, xQueueSet);
 800152c:	4b0c      	ldr	r3, [pc, #48]	@ (8001560 <queue_setup+0x74>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4a0e      	ldr	r2, [pc, #56]	@ (800156c <queue_setup+0x80>)
 8001532:	6812      	ldr	r2, [r2, #0]
 8001534:	4611      	mov	r1, r2
 8001536:	4618      	mov	r0, r3
 8001538:	f003 f8af 	bl	800469a <xQueueAddToSet>
	xQueueAddToSet(xHeartQueue, xQueueSet);
 800153c:	4b09      	ldr	r3, [pc, #36]	@ (8001564 <queue_setup+0x78>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	4a0a      	ldr	r2, [pc, #40]	@ (800156c <queue_setup+0x80>)
 8001542:	6812      	ldr	r2, [r2, #0]
 8001544:	4611      	mov	r1, r2
 8001546:	4618      	mov	r0, r3
 8001548:	f003 f8a7 	bl	800469a <xQueueAddToSet>
	xQueueAddToSet(xAccelQueue, xQueueSet);
 800154c:	4b06      	ldr	r3, [pc, #24]	@ (8001568 <queue_setup+0x7c>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	4a06      	ldr	r2, [pc, #24]	@ (800156c <queue_setup+0x80>)
 8001552:	6812      	ldr	r2, [r2, #0]
 8001554:	4611      	mov	r1, r2
 8001556:	4618      	mov	r0, r3
 8001558:	f003 f89f 	bl	800469a <xQueueAddToSet>
}
 800155c:	bf00      	nop
 800155e:	bd80      	pop	{r7, pc}
 8001560:	20000118 	.word	0x20000118
 8001564:	2000011c 	.word	0x2000011c
 8001568:	20000120 	.word	0x20000120
 800156c:	20000124 	.word	0x20000124

08001570 <uart2_write>:

int uart2_write(int ch)
{
 8001570:	b480      	push	{r7}
 8001572:	b083      	sub	sp, #12
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
	// Check that TXE is empty
	while(!(USART2->SR & USART_SR_TXE)){}
 8001578:	bf00      	nop
 800157a:	4b08      	ldr	r3, [pc, #32]	@ (800159c <uart2_write+0x2c>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001582:	2b00      	cmp	r3, #0
 8001584:	d0f9      	beq.n	800157a <uart2_write+0xa>

	// Write to TXE
	USART2->DR = (ch & 0xFF);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	4a04      	ldr	r2, [pc, #16]	@ (800159c <uart2_write+0x2c>)
 800158a:	b2db      	uxtb	r3, r3
 800158c:	6053      	str	r3, [r2, #4]
	return ch;
 800158e:	687b      	ldr	r3, [r7, #4]
}
 8001590:	4618      	mov	r0, r3
 8001592:	370c      	adds	r7, #12
 8001594:	46bd      	mov	sp, r7
 8001596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159a:	4770      	bx	lr
 800159c:	40004400 	.word	0x40004400

080015a0 <__io_putchar>:

int __io_putchar(int ch)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b082      	sub	sp, #8
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
	uart2_write(ch);
 80015a8:	6878      	ldr	r0, [r7, #4]
 80015aa:	f7ff ffe1 	bl	8001570 <uart2_write>
	return ch;
 80015ae:	687b      	ldr	r3, [r7, #4]
}
 80015b0:	4618      	mov	r0, r3
 80015b2:	3708      	adds	r7, #8
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}

080015b8 <SenderTask>:

void SenderTask(void *pvParameters)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b086      	sub	sp, #24
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
	BaseType_t qState;
	const TickType_t wait_time = pdMS_TO_TICKS(200);
 80015c0:	23c8      	movs	r3, #200	@ 0xc8
 80015c2:	613b      	str	r3, [r7, #16]
	Data_t *pPacket = pvParameters;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	60fb      	str	r3, [r7, #12]
	queue_setup();
 80015c8:	f7ff ff90 	bl	80014ec <queue_setup>

	while(1)
	{
		// Populates values and sends to corresponding queue based on which sensor task uses function
		switch(pPacket->sDataSource)
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	791b      	ldrb	r3, [r3, #4]
 80015d0:	2b02      	cmp	r3, #2
 80015d2:	d028      	beq.n	8001626 <SenderTask+0x6e>
 80015d4:	2b02      	cmp	r3, #2
 80015d6:	dc38      	bgt.n	800164a <SenderTask+0x92>
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d002      	beq.n	80015e2 <SenderTask+0x2a>
 80015dc:	2b01      	cmp	r3, #1
 80015de:	d00f      	beq.n	8001600 <SenderTask+0x48>
 80015e0:	e033      	b.n	800164a <SenderTask+0x92>
		{
			case temperature_sensor:
				pPacket->payload.temp.tempValue = read_tmp();
 80015e2:	f000 fb65 	bl	8001cb0 <read_tmp>
 80015e6:	4603      	mov	r3, r0
 80015e8:	461a      	mov	r2, r3
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	601a      	str	r2, [r3, #0]
				qState = xQueueSend(xTempQueue, pPacket, wait_time);
 80015ee:	4b1f      	ldr	r3, [pc, #124]	@ (800166c <SenderTask+0xb4>)
 80015f0:	6818      	ldr	r0, [r3, #0]
 80015f2:	2300      	movs	r3, #0
 80015f4:	693a      	ldr	r2, [r7, #16]
 80015f6:	68f9      	ldr	r1, [r7, #12]
 80015f8:	f002 fc0e 	bl	8003e18 <xQueueGenericSend>
 80015fc:	6178      	str	r0, [r7, #20]
				break;
 80015fe:	e028      	b.n	8001652 <SenderTask+0x9a>
			case heartbeat_sensor:
				int possible_bpm = read_heart();  // Make sure new reading is available
 8001600:	f7ff fed0 	bl	80013a4 <read_heart>
 8001604:	60b8      	str	r0, [r7, #8]
				if (possible_bpm != -1) pPacket->payload.heart.bpmValue = possible_bpm;
 8001606:	68bb      	ldr	r3, [r7, #8]
 8001608:	f1b3 3fff 	cmp.w	r3, #4294967295
 800160c:	d002      	beq.n	8001614 <SenderTask+0x5c>
 800160e:	68ba      	ldr	r2, [r7, #8]
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	601a      	str	r2, [r3, #0]
				qState = xQueueSend(xHeartQueue, pPacket, wait_time);
 8001614:	4b16      	ldr	r3, [pc, #88]	@ (8001670 <SenderTask+0xb8>)
 8001616:	6818      	ldr	r0, [r3, #0]
 8001618:	2300      	movs	r3, #0
 800161a:	693a      	ldr	r2, [r7, #16]
 800161c:	68f9      	ldr	r1, [r7, #12]
 800161e:	f002 fbfb 	bl	8003e18 <xQueueGenericSend>
 8001622:	6178      	str	r0, [r7, #20]
				break;
 8001624:	e015      	b.n	8001652 <SenderTask+0x9a>
			case accelerometer_sensor:
				pPacket->payload.accel.vectorMag = read_accel();
 8001626:	f7ff fc03 	bl	8000e30 <read_accel>
 800162a:	ee07 0a90 	vmov	s15, r0
 800162e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	edc3 7a00 	vstr	s15, [r3]
				qState = xQueueSend(xAccelQueue, pPacket, wait_time);
 8001638:	4b0e      	ldr	r3, [pc, #56]	@ (8001674 <SenderTask+0xbc>)
 800163a:	6818      	ldr	r0, [r3, #0]
 800163c:	2300      	movs	r3, #0
 800163e:	693a      	ldr	r2, [r7, #16]
 8001640:	68f9      	ldr	r1, [r7, #12]
 8001642:	f002 fbe9 	bl	8003e18 <xQueueGenericSend>
 8001646:	6178      	str	r0, [r7, #20]
				break;
 8001648:	e003      	b.n	8001652 <SenderTask+0x9a>
			default:
				printf("Error: Invalid sensor source.");
 800164a:	480b      	ldr	r0, [pc, #44]	@ (8001678 <SenderTask+0xc0>)
 800164c:	f005 f81e 	bl	800668c <iprintf>
				break;
 8001650:	bf00      	nop
		}

		if(qState != pdPASS)
 8001652:	697b      	ldr	r3, [r7, #20]
 8001654:	2b01      	cmp	r3, #1
 8001656:	d005      	beq.n	8001664 <SenderTask+0xac>
		{
			printf("Error: Send failed for %d\r\n", pPacket->sDataSource);
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	791b      	ldrb	r3, [r3, #4]
 800165c:	4619      	mov	r1, r3
 800165e:	4807      	ldr	r0, [pc, #28]	@ (800167c <SenderTask+0xc4>)
 8001660:	f005 f814 	bl	800668c <iprintf>
		}

		vTaskDelay(pdMS_TO_TICKS(10));
 8001664:	200a      	movs	r0, #10
 8001666:	f003 fa4d 	bl	8004b04 <vTaskDelay>
		switch(pPacket->sDataSource)
 800166a:	e7af      	b.n	80015cc <SenderTask+0x14>
 800166c:	20000118 	.word	0x20000118
 8001670:	2000011c 	.word	0x2000011c
 8001674:	20000120 	.word	0x20000120
 8001678:	08007438 	.word	0x08007438
 800167c:	08007458 	.word	0x08007458

08001680 <ReceiverTask>:
	}
}

void ReceiverTask(void *pvParameters)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b08c      	sub	sp, #48	@ 0x30
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
    Data_t rxData;

    while (1)
    {
        // Block until any queue in the set has data ready
        xActivatedQueue = xQueueSelectFromSet(xQueueSet, portMAX_DELAY);
 8001688:	4b43      	ldr	r3, [pc, #268]	@ (8001798 <ReceiverTask+0x118>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f04f 31ff 	mov.w	r1, #4294967295
 8001690:	4618      	mov	r0, r3
 8001692:	f003 f823 	bl	80046dc <xQueueSelectFromSet>
 8001696:	62f8      	str	r0, [r7, #44]	@ 0x2c

        if (xActivatedQueue == xTempQueue)
 8001698:	4b40      	ldr	r3, [pc, #256]	@ (800179c <ReceiverTask+0x11c>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800169e:	429a      	cmp	r2, r3
 80016a0:	d129      	bne.n	80016f6 <ReceiverTask+0x76>
        {
            xQueueReceive(xTempQueue, &rxData, portMAX_DELAY);
 80016a2:	4b3e      	ldr	r3, [pc, #248]	@ (800179c <ReceiverTask+0x11c>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f107 0108 	add.w	r1, r7, #8
 80016aa:	f04f 32ff 	mov.w	r2, #4294967295
 80016ae:	4618      	mov	r0, r3
 80016b0:	f002 fd86 	bl	80041c0 <xQueueReceive>
            int32_t tempC_x10 = rxData.payload.temp.tempValue;
 80016b4:	68bb      	ldr	r3, [r7, #8]
 80016b6:	61bb      	str	r3, [r7, #24]
			int32_t tempC_whole = tempC_x10 / 10;
 80016b8:	69bb      	ldr	r3, [r7, #24]
 80016ba:	4a39      	ldr	r2, [pc, #228]	@ (80017a0 <ReceiverTask+0x120>)
 80016bc:	fb82 1203 	smull	r1, r2, r2, r3
 80016c0:	1092      	asrs	r2, r2, #2
 80016c2:	17db      	asrs	r3, r3, #31
 80016c4:	1ad3      	subs	r3, r2, r3
 80016c6:	617b      	str	r3, [r7, #20]
			int32_t tempC_tenths = abs(tempC_x10 % 10);
 80016c8:	69b9      	ldr	r1, [r7, #24]
 80016ca:	4b35      	ldr	r3, [pc, #212]	@ (80017a0 <ReceiverTask+0x120>)
 80016cc:	fb83 2301 	smull	r2, r3, r3, r1
 80016d0:	109a      	asrs	r2, r3, #2
 80016d2:	17cb      	asrs	r3, r1, #31
 80016d4:	1ad2      	subs	r2, r2, r3
 80016d6:	4613      	mov	r3, r2
 80016d8:	009b      	lsls	r3, r3, #2
 80016da:	4413      	add	r3, r2
 80016dc:	005b      	lsls	r3, r3, #1
 80016de:	1aca      	subs	r2, r1, r3
 80016e0:	ea82 73e2 	eor.w	r3, r2, r2, asr #31
 80016e4:	eba3 73e2 	sub.w	r3, r3, r2, asr #31
 80016e8:	613b      	str	r3, [r7, #16]
			printf("Temperature: %ld.%ld C\n\r", tempC_whole, tempC_tenths);
 80016ea:	693a      	ldr	r2, [r7, #16]
 80016ec:	6979      	ldr	r1, [r7, #20]
 80016ee:	482d      	ldr	r0, [pc, #180]	@ (80017a4 <ReceiverTask+0x124>)
 80016f0:	f004 ffcc 	bl	800668c <iprintf>
 80016f4:	e7c8      	b.n	8001688 <ReceiverTask+0x8>
        }
        else if (xActivatedQueue == xHeartQueue)
 80016f6:	4b2c      	ldr	r3, [pc, #176]	@ (80017a8 <ReceiverTask+0x128>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80016fc:	429a      	cmp	r2, r3
 80016fe:	d118      	bne.n	8001732 <ReceiverTask+0xb2>
        {
            xQueueReceive(xHeartQueue, &rxData, portMAX_DELAY);
 8001700:	4b29      	ldr	r3, [pc, #164]	@ (80017a8 <ReceiverTask+0x128>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f107 0108 	add.w	r1, r7, #8
 8001708:	f04f 32ff 	mov.w	r2, #4294967295
 800170c:	4618      	mov	r0, r3
 800170e:	f002 fd57 	bl	80041c0 <xQueueReceive>
            int32_t bpm = rxData.payload.heart.bpmValue;
 8001712:	68bb      	ldr	r3, [r7, #8]
 8001714:	61fb      	str	r3, [r7, #28]
            if (bpm > 100 || bpm < 60) printf("ALERT! | Abnormal Heartbeat!");
 8001716:	69fb      	ldr	r3, [r7, #28]
 8001718:	2b64      	cmp	r3, #100	@ 0x64
 800171a:	dc02      	bgt.n	8001722 <ReceiverTask+0xa2>
 800171c:	69fb      	ldr	r3, [r7, #28]
 800171e:	2b3b      	cmp	r3, #59	@ 0x3b
 8001720:	dc02      	bgt.n	8001728 <ReceiverTask+0xa8>
 8001722:	4822      	ldr	r0, [pc, #136]	@ (80017ac <ReceiverTask+0x12c>)
 8001724:	f004 ffb2 	bl	800668c <iprintf>
            printf("Heartbeat = %ld BPM\r\n", bpm);
 8001728:	69f9      	ldr	r1, [r7, #28]
 800172a:	4821      	ldr	r0, [pc, #132]	@ (80017b0 <ReceiverTask+0x130>)
 800172c:	f004 ffae 	bl	800668c <iprintf>
 8001730:	e7aa      	b.n	8001688 <ReceiverTask+0x8>
        }
        else if (xActivatedQueue == xAccelQueue)
 8001732:	4b20      	ldr	r3, [pc, #128]	@ (80017b4 <ReceiverTask+0x134>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001738:	429a      	cmp	r2, r3
 800173a:	d1a5      	bne.n	8001688 <ReceiverTask+0x8>
        {
            xQueueReceive(xAccelQueue, &rxData, portMAX_DELAY);
 800173c:	4b1d      	ldr	r3, [pc, #116]	@ (80017b4 <ReceiverTask+0x134>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f107 0108 	add.w	r1, r7, #8
 8001744:	f04f 32ff 	mov.w	r2, #4294967295
 8001748:	4618      	mov	r0, r3
 800174a:	f002 fd39 	bl	80041c0 <xQueueReceive>
            int32_t vectorMag_x10 = rxData.payload.accel.vectorMag;
 800174e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001752:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001756:	ee17 3a90 	vmov	r3, s15
 800175a:	62bb      	str	r3, [r7, #40]	@ 0x28
            int32_t vectorMag_whole = vectorMag_x10 / 100;
 800175c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800175e:	4a16      	ldr	r2, [pc, #88]	@ (80017b8 <ReceiverTask+0x138>)
 8001760:	fb82 1203 	smull	r1, r2, r2, r3
 8001764:	1152      	asrs	r2, r2, #5
 8001766:	17db      	asrs	r3, r3, #31
 8001768:	1ad3      	subs	r3, r2, r3
 800176a:	627b      	str	r3, [r7, #36]	@ 0x24
            int32_t vectorMag_decimal = abs(vectorMag_x10 % 100);
 800176c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800176e:	4b12      	ldr	r3, [pc, #72]	@ (80017b8 <ReceiverTask+0x138>)
 8001770:	fb83 1302 	smull	r1, r3, r3, r2
 8001774:	1159      	asrs	r1, r3, #5
 8001776:	17d3      	asrs	r3, r2, #31
 8001778:	1acb      	subs	r3, r1, r3
 800177a:	2164      	movs	r1, #100	@ 0x64
 800177c:	fb01 f303 	mul.w	r3, r1, r3
 8001780:	1ad3      	subs	r3, r2, r3
 8001782:	2b00      	cmp	r3, #0
 8001784:	bfb8      	it	lt
 8001786:	425b      	neglt	r3, r3
 8001788:	623b      	str	r3, [r7, #32]
            printf("Movement (vector magnitude): %ld.%ld m/s^2\n\r", vectorMag_whole, vectorMag_decimal);
 800178a:	6a3a      	ldr	r2, [r7, #32]
 800178c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800178e:	480b      	ldr	r0, [pc, #44]	@ (80017bc <ReceiverTask+0x13c>)
 8001790:	f004 ff7c 	bl	800668c <iprintf>
        xActivatedQueue = xQueueSelectFromSet(xQueueSet, portMAX_DELAY);
 8001794:	e778      	b.n	8001688 <ReceiverTask+0x8>
 8001796:	bf00      	nop
 8001798:	20000124 	.word	0x20000124
 800179c:	20000118 	.word	0x20000118
 80017a0:	66666667 	.word	0x66666667
 80017a4:	08007474 	.word	0x08007474
 80017a8:	2000011c 	.word	0x2000011c
 80017ac:	08007490 	.word	0x08007490
 80017b0:	080074b0 	.word	0x080074b0
 80017b4:	20000120 	.word	0x20000120
 80017b8:	51eb851f 	.word	0x51eb851f
 80017bc:	080074c8 	.word	0x080074c8

080017c0 <SystemClock_Config>:


// <----------------------------------------------- GENERATED | DO NOT EDIT --------------------------------------------->

void SystemClock_Config(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b094      	sub	sp, #80	@ 0x50
 80017c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017c6:	f107 031c 	add.w	r3, r7, #28
 80017ca:	2234      	movs	r2, #52	@ 0x34
 80017cc:	2100      	movs	r1, #0
 80017ce:	4618      	mov	r0, r3
 80017d0:	f004 ffb1 	bl	8006736 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017d4:	f107 0308 	add.w	r3, r7, #8
 80017d8:	2200      	movs	r2, #0
 80017da:	601a      	str	r2, [r3, #0]
 80017dc:	605a      	str	r2, [r3, #4]
 80017de:	609a      	str	r2, [r3, #8]
 80017e0:	60da      	str	r2, [r3, #12]
 80017e2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80017e4:	2300      	movs	r3, #0
 80017e6:	607b      	str	r3, [r7, #4]
 80017e8:	4b22      	ldr	r3, [pc, #136]	@ (8001874 <SystemClock_Config+0xb4>)
 80017ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017ec:	4a21      	ldr	r2, [pc, #132]	@ (8001874 <SystemClock_Config+0xb4>)
 80017ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017f2:	6413      	str	r3, [r2, #64]	@ 0x40
 80017f4:	4b1f      	ldr	r3, [pc, #124]	@ (8001874 <SystemClock_Config+0xb4>)
 80017f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017fc:	607b      	str	r3, [r7, #4]
 80017fe:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001800:	2300      	movs	r3, #0
 8001802:	603b      	str	r3, [r7, #0]
 8001804:	4b1c      	ldr	r3, [pc, #112]	@ (8001878 <SystemClock_Config+0xb8>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a1b      	ldr	r2, [pc, #108]	@ (8001878 <SystemClock_Config+0xb8>)
 800180a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800180e:	6013      	str	r3, [r2, #0]
 8001810:	4b19      	ldr	r3, [pc, #100]	@ (8001878 <SystemClock_Config+0xb8>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001818:	603b      	str	r3, [r7, #0]
 800181a:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800181c:	2302      	movs	r3, #2
 800181e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001820:	2301      	movs	r3, #1
 8001822:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001824:	2310      	movs	r3, #16
 8001826:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001828:	2300      	movs	r3, #0
 800182a:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800182c:	f107 031c 	add.w	r3, r7, #28
 8001830:	4618      	mov	r0, r3
 8001832:	f001 f8b3 	bl	800299c <HAL_RCC_OscConfig>
 8001836:	4603      	mov	r3, r0
 8001838:	2b00      	cmp	r3, #0
 800183a:	d001      	beq.n	8001840 <SystemClock_Config+0x80>
  {
    Error_Handler();
 800183c:	f000 f874 	bl	8001928 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001840:	230f      	movs	r3, #15
 8001842:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001844:	2300      	movs	r3, #0
 8001846:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001848:	2300      	movs	r3, #0
 800184a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800184c:	2300      	movs	r3, #0
 800184e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001850:	2300      	movs	r3, #0
 8001852:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001854:	f107 0308 	add.w	r3, r7, #8
 8001858:	2100      	movs	r1, #0
 800185a:	4618      	mov	r0, r3
 800185c:	f000 fd22 	bl	80022a4 <HAL_RCC_ClockConfig>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d001      	beq.n	800186a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001866:	f000 f85f 	bl	8001928 <Error_Handler>
  }
}
 800186a:	bf00      	nop
 800186c:	3750      	adds	r7, #80	@ 0x50
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	40023800 	.word	0x40023800
 8001878:	40007000 	.word	0x40007000

0800187c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001880:	4b11      	ldr	r3, [pc, #68]	@ (80018c8 <MX_USART2_UART_Init+0x4c>)
 8001882:	4a12      	ldr	r2, [pc, #72]	@ (80018cc <MX_USART2_UART_Init+0x50>)
 8001884:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001886:	4b10      	ldr	r3, [pc, #64]	@ (80018c8 <MX_USART2_UART_Init+0x4c>)
 8001888:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800188c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800188e:	4b0e      	ldr	r3, [pc, #56]	@ (80018c8 <MX_USART2_UART_Init+0x4c>)
 8001890:	2200      	movs	r2, #0
 8001892:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001894:	4b0c      	ldr	r3, [pc, #48]	@ (80018c8 <MX_USART2_UART_Init+0x4c>)
 8001896:	2200      	movs	r2, #0
 8001898:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800189a:	4b0b      	ldr	r3, [pc, #44]	@ (80018c8 <MX_USART2_UART_Init+0x4c>)
 800189c:	2200      	movs	r2, #0
 800189e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80018a0:	4b09      	ldr	r3, [pc, #36]	@ (80018c8 <MX_USART2_UART_Init+0x4c>)
 80018a2:	220c      	movs	r2, #12
 80018a4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018a6:	4b08      	ldr	r3, [pc, #32]	@ (80018c8 <MX_USART2_UART_Init+0x4c>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80018ac:	4b06      	ldr	r3, [pc, #24]	@ (80018c8 <MX_USART2_UART_Init+0x4c>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80018b2:	4805      	ldr	r0, [pc, #20]	@ (80018c8 <MX_USART2_UART_Init+0x4c>)
 80018b4:	f001 fdac 	bl	8003410 <HAL_UART_Init>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d001      	beq.n	80018c2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80018be:	f000 f833 	bl	8001928 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80018c2:	bf00      	nop
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	200000c0 	.word	0x200000c0
 80018cc:	40004400 	.word	0x40004400

080018d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018d0:	b480      	push	{r7}
 80018d2:	b083      	sub	sp, #12
 80018d4:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018d6:	2300      	movs	r3, #0
 80018d8:	607b      	str	r3, [r7, #4]
 80018da:	4b09      	ldr	r3, [pc, #36]	@ (8001900 <MX_GPIO_Init+0x30>)
 80018dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018de:	4a08      	ldr	r2, [pc, #32]	@ (8001900 <MX_GPIO_Init+0x30>)
 80018e0:	f043 0301 	orr.w	r3, r3, #1
 80018e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80018e6:	4b06      	ldr	r3, [pc, #24]	@ (8001900 <MX_GPIO_Init+0x30>)
 80018e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ea:	f003 0301 	and.w	r3, r3, #1
 80018ee:	607b      	str	r3, [r7, #4]
 80018f0:	687b      	ldr	r3, [r7, #4]

}
 80018f2:	bf00      	nop
 80018f4:	370c      	adds	r7, #12
 80018f6:	46bd      	mov	sp, r7
 80018f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fc:	4770      	bx	lr
 80018fe:	bf00      	nop
 8001900:	40023800 	.word	0x40023800

08001904 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b082      	sub	sp, #8
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM11) {
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a04      	ldr	r2, [pc, #16]	@ (8001924 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001912:	4293      	cmp	r3, r2
 8001914:	d101      	bne.n	800191a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001916:	f000 fa2f 	bl	8001d78 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800191a:	bf00      	nop
 800191c:	3708      	adds	r7, #8
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	40014800 	.word	0x40014800

08001928 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001928:	b480      	push	{r7}
 800192a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800192c:	b672      	cpsid	i
}
 800192e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001930:	bf00      	nop
 8001932:	e7fd      	b.n	8001930 <Error_Handler+0x8>

08001934 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001934:	b480      	push	{r7}
 8001936:	b083      	sub	sp, #12
 8001938:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800193a:	2300      	movs	r3, #0
 800193c:	607b      	str	r3, [r7, #4]
 800193e:	4b10      	ldr	r3, [pc, #64]	@ (8001980 <HAL_MspInit+0x4c>)
 8001940:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001942:	4a0f      	ldr	r2, [pc, #60]	@ (8001980 <HAL_MspInit+0x4c>)
 8001944:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001948:	6453      	str	r3, [r2, #68]	@ 0x44
 800194a:	4b0d      	ldr	r3, [pc, #52]	@ (8001980 <HAL_MspInit+0x4c>)
 800194c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800194e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001952:	607b      	str	r3, [r7, #4]
 8001954:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001956:	2300      	movs	r3, #0
 8001958:	603b      	str	r3, [r7, #0]
 800195a:	4b09      	ldr	r3, [pc, #36]	@ (8001980 <HAL_MspInit+0x4c>)
 800195c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800195e:	4a08      	ldr	r2, [pc, #32]	@ (8001980 <HAL_MspInit+0x4c>)
 8001960:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001964:	6413      	str	r3, [r2, #64]	@ 0x40
 8001966:	4b06      	ldr	r3, [pc, #24]	@ (8001980 <HAL_MspInit+0x4c>)
 8001968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800196a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800196e:	603b      	str	r3, [r7, #0]
 8001970:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001972:	bf00      	nop
 8001974:	370c      	adds	r7, #12
 8001976:	46bd      	mov	sp, r7
 8001978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197c:	4770      	bx	lr
 800197e:	bf00      	nop
 8001980:	40023800 	.word	0x40023800

08001984 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b08a      	sub	sp, #40	@ 0x28
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800198c:	f107 0314 	add.w	r3, r7, #20
 8001990:	2200      	movs	r2, #0
 8001992:	601a      	str	r2, [r3, #0]
 8001994:	605a      	str	r2, [r3, #4]
 8001996:	609a      	str	r2, [r3, #8]
 8001998:	60da      	str	r2, [r3, #12]
 800199a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4a19      	ldr	r2, [pc, #100]	@ (8001a08 <HAL_UART_MspInit+0x84>)
 80019a2:	4293      	cmp	r3, r2
 80019a4:	d12b      	bne.n	80019fe <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80019a6:	2300      	movs	r3, #0
 80019a8:	613b      	str	r3, [r7, #16]
 80019aa:	4b18      	ldr	r3, [pc, #96]	@ (8001a0c <HAL_UART_MspInit+0x88>)
 80019ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ae:	4a17      	ldr	r2, [pc, #92]	@ (8001a0c <HAL_UART_MspInit+0x88>)
 80019b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80019b6:	4b15      	ldr	r3, [pc, #84]	@ (8001a0c <HAL_UART_MspInit+0x88>)
 80019b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019be:	613b      	str	r3, [r7, #16]
 80019c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019c2:	2300      	movs	r3, #0
 80019c4:	60fb      	str	r3, [r7, #12]
 80019c6:	4b11      	ldr	r3, [pc, #68]	@ (8001a0c <HAL_UART_MspInit+0x88>)
 80019c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ca:	4a10      	ldr	r2, [pc, #64]	@ (8001a0c <HAL_UART_MspInit+0x88>)
 80019cc:	f043 0301 	orr.w	r3, r3, #1
 80019d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80019d2:	4b0e      	ldr	r3, [pc, #56]	@ (8001a0c <HAL_UART_MspInit+0x88>)
 80019d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019d6:	f003 0301 	and.w	r3, r3, #1
 80019da:	60fb      	str	r3, [r7, #12]
 80019dc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80019de:	230c      	movs	r3, #12
 80019e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019e2:	2302      	movs	r3, #2
 80019e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e6:	2300      	movs	r3, #0
 80019e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019ea:	2303      	movs	r3, #3
 80019ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80019ee:	2307      	movs	r3, #7
 80019f0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019f2:	f107 0314 	add.w	r3, r7, #20
 80019f6:	4619      	mov	r1, r3
 80019f8:	4805      	ldr	r0, [pc, #20]	@ (8001a10 <HAL_UART_MspInit+0x8c>)
 80019fa:	f000 fabf 	bl	8001f7c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80019fe:	bf00      	nop
 8001a00:	3728      	adds	r7, #40	@ 0x28
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	40004400 	.word	0x40004400
 8001a0c:	40023800 	.word	0x40023800
 8001a10:	40020000 	.word	0x40020000

08001a14 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b08c      	sub	sp, #48	@ 0x30
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001a20:	2300      	movs	r3, #0
 8001a22:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001a24:	2300      	movs	r3, #0
 8001a26:	60bb      	str	r3, [r7, #8]
 8001a28:	4b2e      	ldr	r3, [pc, #184]	@ (8001ae4 <HAL_InitTick+0xd0>)
 8001a2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a2c:	4a2d      	ldr	r2, [pc, #180]	@ (8001ae4 <HAL_InitTick+0xd0>)
 8001a2e:	f043 0301 	orr.w	r3, r3, #1
 8001a32:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a34:	4b2b      	ldr	r3, [pc, #172]	@ (8001ae4 <HAL_InitTick+0xd0>)
 8001a36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a38:	f003 0301 	and.w	r3, r3, #1
 8001a3c:	60bb      	str	r3, [r7, #8]
 8001a3e:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001a40:	f107 020c 	add.w	r2, r7, #12
 8001a44:	f107 0310 	add.w	r3, r7, #16
 8001a48:	4611      	mov	r1, r2
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f000 fd44 	bl	80024d8 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001a50:	f000 fd2e 	bl	80024b0 <HAL_RCC_GetPCLK2Freq>
 8001a54:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001a56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a58:	4a23      	ldr	r2, [pc, #140]	@ (8001ae8 <HAL_InitTick+0xd4>)
 8001a5a:	fba2 2303 	umull	r2, r3, r2, r3
 8001a5e:	0c9b      	lsrs	r3, r3, #18
 8001a60:	3b01      	subs	r3, #1
 8001a62:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001a64:	4b21      	ldr	r3, [pc, #132]	@ (8001aec <HAL_InitTick+0xd8>)
 8001a66:	4a22      	ldr	r2, [pc, #136]	@ (8001af0 <HAL_InitTick+0xdc>)
 8001a68:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001a6a:	4b20      	ldr	r3, [pc, #128]	@ (8001aec <HAL_InitTick+0xd8>)
 8001a6c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001a70:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001a72:	4a1e      	ldr	r2, [pc, #120]	@ (8001aec <HAL_InitTick+0xd8>)
 8001a74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a76:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001a78:	4b1c      	ldr	r3, [pc, #112]	@ (8001aec <HAL_InitTick+0xd8>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a7e:	4b1b      	ldr	r3, [pc, #108]	@ (8001aec <HAL_InitTick+0xd8>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a84:	4b19      	ldr	r3, [pc, #100]	@ (8001aec <HAL_InitTick+0xd8>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001a8a:	4818      	ldr	r0, [pc, #96]	@ (8001aec <HAL_InitTick+0xd8>)
 8001a8c:	f001 fa24 	bl	8002ed8 <HAL_TIM_Base_Init>
 8001a90:	4603      	mov	r3, r0
 8001a92:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001a96:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d11b      	bne.n	8001ad6 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001a9e:	4813      	ldr	r0, [pc, #76]	@ (8001aec <HAL_InitTick+0xd8>)
 8001aa0:	f001 fa74 	bl	8002f8c <HAL_TIM_Base_Start_IT>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001aaa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d111      	bne.n	8001ad6 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001ab2:	2019      	movs	r0, #25
 8001ab4:	f000 fa54 	bl	8001f60 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2b0f      	cmp	r3, #15
 8001abc:	d808      	bhi.n	8001ad0 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8001abe:	2200      	movs	r2, #0
 8001ac0:	6879      	ldr	r1, [r7, #4]
 8001ac2:	2019      	movs	r0, #25
 8001ac4:	f000 fa30 	bl	8001f28 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ac8:	4a0a      	ldr	r2, [pc, #40]	@ (8001af4 <HAL_InitTick+0xe0>)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	6013      	str	r3, [r2, #0]
 8001ace:	e002      	b.n	8001ad6 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8001ad0:	2301      	movs	r3, #1
 8001ad2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001ad6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001ada:	4618      	mov	r0, r3
 8001adc:	3730      	adds	r7, #48	@ 0x30
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	40023800 	.word	0x40023800
 8001ae8:	431bde83 	.word	0x431bde83
 8001aec:	20000128 	.word	0x20000128
 8001af0:	40010000 	.word	0x40010000
 8001af4:	2000001c 	.word	0x2000001c

08001af8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001afc:	bf00      	nop
 8001afe:	e7fd      	b.n	8001afc <NMI_Handler+0x4>

08001b00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b04:	bf00      	nop
 8001b06:	e7fd      	b.n	8001b04 <HardFault_Handler+0x4>

08001b08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b0c:	bf00      	nop
 8001b0e:	e7fd      	b.n	8001b0c <MemManage_Handler+0x4>

08001b10 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b10:	b480      	push	{r7}
 8001b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b14:	bf00      	nop
 8001b16:	e7fd      	b.n	8001b14 <BusFault_Handler+0x4>

08001b18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b1c:	bf00      	nop
 8001b1e:	e7fd      	b.n	8001b1c <UsageFault_Handler+0x4>

08001b20 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b24:	bf00      	nop
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr
	...

08001b30 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001b34:	4802      	ldr	r0, [pc, #8]	@ (8001b40 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001b36:	f001 fa99 	bl	800306c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001b3a:	bf00      	nop
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	20000128 	.word	0x20000128

08001b44 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b086      	sub	sp, #24
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	60f8      	str	r0, [r7, #12]
 8001b4c:	60b9      	str	r1, [r7, #8]
 8001b4e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b50:	2300      	movs	r3, #0
 8001b52:	617b      	str	r3, [r7, #20]
 8001b54:	e00a      	b.n	8001b6c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b56:	f3af 8000 	nop.w
 8001b5a:	4601      	mov	r1, r0
 8001b5c:	68bb      	ldr	r3, [r7, #8]
 8001b5e:	1c5a      	adds	r2, r3, #1
 8001b60:	60ba      	str	r2, [r7, #8]
 8001b62:	b2ca      	uxtb	r2, r1
 8001b64:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b66:	697b      	ldr	r3, [r7, #20]
 8001b68:	3301      	adds	r3, #1
 8001b6a:	617b      	str	r3, [r7, #20]
 8001b6c:	697a      	ldr	r2, [r7, #20]
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	429a      	cmp	r2, r3
 8001b72:	dbf0      	blt.n	8001b56 <_read+0x12>
  }

  return len;
 8001b74:	687b      	ldr	r3, [r7, #4]
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	3718      	adds	r7, #24
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}

08001b7e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b7e:	b580      	push	{r7, lr}
 8001b80:	b086      	sub	sp, #24
 8001b82:	af00      	add	r7, sp, #0
 8001b84:	60f8      	str	r0, [r7, #12]
 8001b86:	60b9      	str	r1, [r7, #8]
 8001b88:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	617b      	str	r3, [r7, #20]
 8001b8e:	e009      	b.n	8001ba4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001b90:	68bb      	ldr	r3, [r7, #8]
 8001b92:	1c5a      	adds	r2, r3, #1
 8001b94:	60ba      	str	r2, [r7, #8]
 8001b96:	781b      	ldrb	r3, [r3, #0]
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f7ff fd01 	bl	80015a0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b9e:	697b      	ldr	r3, [r7, #20]
 8001ba0:	3301      	adds	r3, #1
 8001ba2:	617b      	str	r3, [r7, #20]
 8001ba4:	697a      	ldr	r2, [r7, #20]
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	429a      	cmp	r2, r3
 8001baa:	dbf1      	blt.n	8001b90 <_write+0x12>
  }
  return len;
 8001bac:	687b      	ldr	r3, [r7, #4]
}
 8001bae:	4618      	mov	r0, r3
 8001bb0:	3718      	adds	r7, #24
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}

08001bb6 <_close>:

int _close(int file)
{
 8001bb6:	b480      	push	{r7}
 8001bb8:	b083      	sub	sp, #12
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001bbe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	370c      	adds	r7, #12
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr

08001bce <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001bce:	b480      	push	{r7}
 8001bd0:	b083      	sub	sp, #12
 8001bd2:	af00      	add	r7, sp, #0
 8001bd4:	6078      	str	r0, [r7, #4]
 8001bd6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001bde:	605a      	str	r2, [r3, #4]
  return 0;
 8001be0:	2300      	movs	r3, #0
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	370c      	adds	r7, #12
 8001be6:	46bd      	mov	sp, r7
 8001be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bec:	4770      	bx	lr

08001bee <_isatty>:

int _isatty(int file)
{
 8001bee:	b480      	push	{r7}
 8001bf0:	b083      	sub	sp, #12
 8001bf2:	af00      	add	r7, sp, #0
 8001bf4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001bf6:	2301      	movs	r3, #1
}
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	370c      	adds	r7, #12
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c02:	4770      	bx	lr

08001c04 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b085      	sub	sp, #20
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	60f8      	str	r0, [r7, #12]
 8001c0c:	60b9      	str	r1, [r7, #8]
 8001c0e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c10:	2300      	movs	r3, #0
}
 8001c12:	4618      	mov	r0, r3
 8001c14:	3714      	adds	r7, #20
 8001c16:	46bd      	mov	sp, r7
 8001c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1c:	4770      	bx	lr
	...

08001c20 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b086      	sub	sp, #24
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c28:	4a14      	ldr	r2, [pc, #80]	@ (8001c7c <_sbrk+0x5c>)
 8001c2a:	4b15      	ldr	r3, [pc, #84]	@ (8001c80 <_sbrk+0x60>)
 8001c2c:	1ad3      	subs	r3, r2, r3
 8001c2e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c34:	4b13      	ldr	r3, [pc, #76]	@ (8001c84 <_sbrk+0x64>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d102      	bne.n	8001c42 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c3c:	4b11      	ldr	r3, [pc, #68]	@ (8001c84 <_sbrk+0x64>)
 8001c3e:	4a12      	ldr	r2, [pc, #72]	@ (8001c88 <_sbrk+0x68>)
 8001c40:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c42:	4b10      	ldr	r3, [pc, #64]	@ (8001c84 <_sbrk+0x64>)
 8001c44:	681a      	ldr	r2, [r3, #0]
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	4413      	add	r3, r2
 8001c4a:	693a      	ldr	r2, [r7, #16]
 8001c4c:	429a      	cmp	r2, r3
 8001c4e:	d207      	bcs.n	8001c60 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c50:	f004 fdc0 	bl	80067d4 <__errno>
 8001c54:	4603      	mov	r3, r0
 8001c56:	220c      	movs	r2, #12
 8001c58:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c5a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c5e:	e009      	b.n	8001c74 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c60:	4b08      	ldr	r3, [pc, #32]	@ (8001c84 <_sbrk+0x64>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c66:	4b07      	ldr	r3, [pc, #28]	@ (8001c84 <_sbrk+0x64>)
 8001c68:	681a      	ldr	r2, [r3, #0]
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	4413      	add	r3, r2
 8001c6e:	4a05      	ldr	r2, [pc, #20]	@ (8001c84 <_sbrk+0x64>)
 8001c70:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c72:	68fb      	ldr	r3, [r7, #12]
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	3718      	adds	r7, #24
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}
 8001c7c:	20020000 	.word	0x20020000
 8001c80:	00000400 	.word	0x00000400
 8001c84:	20000170 	.word	0x20000170
 8001c88:	20004c18 	.word	0x20004c18

08001c8c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c90:	4b06      	ldr	r3, [pc, #24]	@ (8001cac <SystemInit+0x20>)
 8001c92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c96:	4a05      	ldr	r2, [pc, #20]	@ (8001cac <SystemInit+0x20>)
 8001c98:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c9c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ca0:	bf00      	nop
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	e000ed00 	.word	0xe000ed00

08001cb0 <read_tmp>:
#include <stdlib.h>
#include "stm32f4xx.h"
#include "adc.h"

int32_t read_tmp(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b084      	sub	sp, #16
 8001cb4:	af00      	add	r7, sp, #0
	while(1)
	{
		uint32_t tmp36_raw_value = adc_read(1); // tmp36 -> PA1-> CH1
 8001cb6:	2001      	movs	r0, #1
 8001cb8:	f7ff f854 	bl	8000d64 <adc_read>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	60fb      	str	r3, [r7, #12]

		// 12-bit resolution, 3.3 V
		int32_t voltage_mV = (tmp36_raw_value * 3300) / 4096;
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	f640 42e4 	movw	r2, #3300	@ 0xce4
 8001cc6:	fb02 f303 	mul.w	r3, r2, r3
 8001cca:	0b1b      	lsrs	r3, r3, #12
 8001ccc:	60bb      	str	r3, [r7, #8]

		// 10 mV/C, 500 mV at 0 C
		int32_t tempC_x10 = (voltage_mV - 500); // [(mV - 500) / 10] * 10
 8001cce:	68bb      	ldr	r3, [r7, #8]
 8001cd0:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8001cd4:	607b      	str	r3, [r7, #4]

		return tempC_x10;
 8001cd6:	687b      	ldr	r3, [r7, #4]
	}
}
 8001cd8:	4618      	mov	r0, r3
 8001cda:	3710      	adds	r7, #16
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bd80      	pop	{r7, pc}

08001ce0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001ce0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001d18 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001ce4:	f7ff ffd2 	bl	8001c8c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ce8:	480c      	ldr	r0, [pc, #48]	@ (8001d1c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001cea:	490d      	ldr	r1, [pc, #52]	@ (8001d20 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001cec:	4a0d      	ldr	r2, [pc, #52]	@ (8001d24 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001cee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001cf0:	e002      	b.n	8001cf8 <LoopCopyDataInit>

08001cf2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cf2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cf4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cf6:	3304      	adds	r3, #4

08001cf8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cf8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cfa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cfc:	d3f9      	bcc.n	8001cf2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cfe:	4a0a      	ldr	r2, [pc, #40]	@ (8001d28 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001d00:	4c0a      	ldr	r4, [pc, #40]	@ (8001d2c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001d02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d04:	e001      	b.n	8001d0a <LoopFillZerobss>

08001d06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d08:	3204      	adds	r2, #4

08001d0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d0c:	d3fb      	bcc.n	8001d06 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001d0e:	f004 fd67 	bl	80067e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d12:	f7ff fb91 	bl	8001438 <main>
  bx  lr    
 8001d16:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001d18:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001d1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d20:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 8001d24:	0800756c 	.word	0x0800756c
  ldr r2, =_sbss
 8001d28:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 8001d2c:	20004c14 	.word	0x20004c14

08001d30 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d30:	e7fe      	b.n	8001d30 <ADC_IRQHandler>
	...

08001d34 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d38:	4b0e      	ldr	r3, [pc, #56]	@ (8001d74 <HAL_Init+0x40>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4a0d      	ldr	r2, [pc, #52]	@ (8001d74 <HAL_Init+0x40>)
 8001d3e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d42:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d44:	4b0b      	ldr	r3, [pc, #44]	@ (8001d74 <HAL_Init+0x40>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4a0a      	ldr	r2, [pc, #40]	@ (8001d74 <HAL_Init+0x40>)
 8001d4a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d4e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d50:	4b08      	ldr	r3, [pc, #32]	@ (8001d74 <HAL_Init+0x40>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	4a07      	ldr	r2, [pc, #28]	@ (8001d74 <HAL_Init+0x40>)
 8001d56:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d5a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d5c:	2003      	movs	r0, #3
 8001d5e:	f000 f8d8 	bl	8001f12 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d62:	200f      	movs	r0, #15
 8001d64:	f7ff fe56 	bl	8001a14 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d68:	f7ff fde4 	bl	8001934 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d6c:	2300      	movs	r3, #0
}
 8001d6e:	4618      	mov	r0, r3
 8001d70:	bd80      	pop	{r7, pc}
 8001d72:	bf00      	nop
 8001d74:	40023c00 	.word	0x40023c00

08001d78 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d7c:	4b06      	ldr	r3, [pc, #24]	@ (8001d98 <HAL_IncTick+0x20>)
 8001d7e:	781b      	ldrb	r3, [r3, #0]
 8001d80:	461a      	mov	r2, r3
 8001d82:	4b06      	ldr	r3, [pc, #24]	@ (8001d9c <HAL_IncTick+0x24>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	4413      	add	r3, r2
 8001d88:	4a04      	ldr	r2, [pc, #16]	@ (8001d9c <HAL_IncTick+0x24>)
 8001d8a:	6013      	str	r3, [r2, #0]
}
 8001d8c:	bf00      	nop
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr
 8001d96:	bf00      	nop
 8001d98:	20000020 	.word	0x20000020
 8001d9c:	20000174 	.word	0x20000174

08001da0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001da0:	b480      	push	{r7}
 8001da2:	af00      	add	r7, sp, #0
  return uwTick;
 8001da4:	4b03      	ldr	r3, [pc, #12]	@ (8001db4 <HAL_GetTick+0x14>)
 8001da6:	681b      	ldr	r3, [r3, #0]
}
 8001da8:	4618      	mov	r0, r3
 8001daa:	46bd      	mov	sp, r7
 8001dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db0:	4770      	bx	lr
 8001db2:	bf00      	nop
 8001db4:	20000174 	.word	0x20000174

08001db8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001db8:	b480      	push	{r7}
 8001dba:	b085      	sub	sp, #20
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	f003 0307 	and.w	r3, r3, #7
 8001dc6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001dc8:	4b0c      	ldr	r3, [pc, #48]	@ (8001dfc <__NVIC_SetPriorityGrouping+0x44>)
 8001dca:	68db      	ldr	r3, [r3, #12]
 8001dcc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001dce:	68ba      	ldr	r2, [r7, #8]
 8001dd0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001dd4:	4013      	ands	r3, r2
 8001dd6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ddc:	68bb      	ldr	r3, [r7, #8]
 8001dde:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001de0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001de4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001de8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001dea:	4a04      	ldr	r2, [pc, #16]	@ (8001dfc <__NVIC_SetPriorityGrouping+0x44>)
 8001dec:	68bb      	ldr	r3, [r7, #8]
 8001dee:	60d3      	str	r3, [r2, #12]
}
 8001df0:	bf00      	nop
 8001df2:	3714      	adds	r7, #20
 8001df4:	46bd      	mov	sp, r7
 8001df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfa:	4770      	bx	lr
 8001dfc:	e000ed00 	.word	0xe000ed00

08001e00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e00:	b480      	push	{r7}
 8001e02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e04:	4b04      	ldr	r3, [pc, #16]	@ (8001e18 <__NVIC_GetPriorityGrouping+0x18>)
 8001e06:	68db      	ldr	r3, [r3, #12]
 8001e08:	0a1b      	lsrs	r3, r3, #8
 8001e0a:	f003 0307 	and.w	r3, r3, #7
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	46bd      	mov	sp, r7
 8001e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e16:	4770      	bx	lr
 8001e18:	e000ed00 	.word	0xe000ed00

08001e1c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b083      	sub	sp, #12
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	4603      	mov	r3, r0
 8001e24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	db0b      	blt.n	8001e46 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e2e:	79fb      	ldrb	r3, [r7, #7]
 8001e30:	f003 021f 	and.w	r2, r3, #31
 8001e34:	4907      	ldr	r1, [pc, #28]	@ (8001e54 <__NVIC_EnableIRQ+0x38>)
 8001e36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e3a:	095b      	lsrs	r3, r3, #5
 8001e3c:	2001      	movs	r0, #1
 8001e3e:	fa00 f202 	lsl.w	r2, r0, r2
 8001e42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001e46:	bf00      	nop
 8001e48:	370c      	adds	r7, #12
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e50:	4770      	bx	lr
 8001e52:	bf00      	nop
 8001e54:	e000e100 	.word	0xe000e100

08001e58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b083      	sub	sp, #12
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	4603      	mov	r3, r0
 8001e60:	6039      	str	r1, [r7, #0]
 8001e62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	db0a      	blt.n	8001e82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	b2da      	uxtb	r2, r3
 8001e70:	490c      	ldr	r1, [pc, #48]	@ (8001ea4 <__NVIC_SetPriority+0x4c>)
 8001e72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e76:	0112      	lsls	r2, r2, #4
 8001e78:	b2d2      	uxtb	r2, r2
 8001e7a:	440b      	add	r3, r1
 8001e7c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e80:	e00a      	b.n	8001e98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	b2da      	uxtb	r2, r3
 8001e86:	4908      	ldr	r1, [pc, #32]	@ (8001ea8 <__NVIC_SetPriority+0x50>)
 8001e88:	79fb      	ldrb	r3, [r7, #7]
 8001e8a:	f003 030f 	and.w	r3, r3, #15
 8001e8e:	3b04      	subs	r3, #4
 8001e90:	0112      	lsls	r2, r2, #4
 8001e92:	b2d2      	uxtb	r2, r2
 8001e94:	440b      	add	r3, r1
 8001e96:	761a      	strb	r2, [r3, #24]
}
 8001e98:	bf00      	nop
 8001e9a:	370c      	adds	r7, #12
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea2:	4770      	bx	lr
 8001ea4:	e000e100 	.word	0xe000e100
 8001ea8:	e000ed00 	.word	0xe000ed00

08001eac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b089      	sub	sp, #36	@ 0x24
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	60f8      	str	r0, [r7, #12]
 8001eb4:	60b9      	str	r1, [r7, #8]
 8001eb6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	f003 0307 	and.w	r3, r3, #7
 8001ebe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ec0:	69fb      	ldr	r3, [r7, #28]
 8001ec2:	f1c3 0307 	rsb	r3, r3, #7
 8001ec6:	2b04      	cmp	r3, #4
 8001ec8:	bf28      	it	cs
 8001eca:	2304      	movcs	r3, #4
 8001ecc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ece:	69fb      	ldr	r3, [r7, #28]
 8001ed0:	3304      	adds	r3, #4
 8001ed2:	2b06      	cmp	r3, #6
 8001ed4:	d902      	bls.n	8001edc <NVIC_EncodePriority+0x30>
 8001ed6:	69fb      	ldr	r3, [r7, #28]
 8001ed8:	3b03      	subs	r3, #3
 8001eda:	e000      	b.n	8001ede <NVIC_EncodePriority+0x32>
 8001edc:	2300      	movs	r3, #0
 8001ede:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ee0:	f04f 32ff 	mov.w	r2, #4294967295
 8001ee4:	69bb      	ldr	r3, [r7, #24]
 8001ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eea:	43da      	mvns	r2, r3
 8001eec:	68bb      	ldr	r3, [r7, #8]
 8001eee:	401a      	ands	r2, r3
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ef4:	f04f 31ff 	mov.w	r1, #4294967295
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	fa01 f303 	lsl.w	r3, r1, r3
 8001efe:	43d9      	mvns	r1, r3
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f04:	4313      	orrs	r3, r2
         );
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	3724      	adds	r7, #36	@ 0x24
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f10:	4770      	bx	lr

08001f12 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f12:	b580      	push	{r7, lr}
 8001f14:	b082      	sub	sp, #8
 8001f16:	af00      	add	r7, sp, #0
 8001f18:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f1a:	6878      	ldr	r0, [r7, #4]
 8001f1c:	f7ff ff4c 	bl	8001db8 <__NVIC_SetPriorityGrouping>
}
 8001f20:	bf00      	nop
 8001f22:	3708      	adds	r7, #8
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}

08001f28 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b086      	sub	sp, #24
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	4603      	mov	r3, r0
 8001f30:	60b9      	str	r1, [r7, #8]
 8001f32:	607a      	str	r2, [r7, #4]
 8001f34:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f36:	2300      	movs	r3, #0
 8001f38:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f3a:	f7ff ff61 	bl	8001e00 <__NVIC_GetPriorityGrouping>
 8001f3e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f40:	687a      	ldr	r2, [r7, #4]
 8001f42:	68b9      	ldr	r1, [r7, #8]
 8001f44:	6978      	ldr	r0, [r7, #20]
 8001f46:	f7ff ffb1 	bl	8001eac <NVIC_EncodePriority>
 8001f4a:	4602      	mov	r2, r0
 8001f4c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f50:	4611      	mov	r1, r2
 8001f52:	4618      	mov	r0, r3
 8001f54:	f7ff ff80 	bl	8001e58 <__NVIC_SetPriority>
}
 8001f58:	bf00      	nop
 8001f5a:	3718      	adds	r7, #24
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}

08001f60 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b082      	sub	sp, #8
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	4603      	mov	r3, r0
 8001f68:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f7ff ff54 	bl	8001e1c <__NVIC_EnableIRQ>
}
 8001f74:	bf00      	nop
 8001f76:	3708      	adds	r7, #8
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}

08001f7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b089      	sub	sp, #36	@ 0x24
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
 8001f84:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001f86:	2300      	movs	r3, #0
 8001f88:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f92:	2300      	movs	r3, #0
 8001f94:	61fb      	str	r3, [r7, #28]
 8001f96:	e165      	b.n	8002264 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001f98:	2201      	movs	r2, #1
 8001f9a:	69fb      	ldr	r3, [r7, #28]
 8001f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	697a      	ldr	r2, [r7, #20]
 8001fa8:	4013      	ands	r3, r2
 8001faa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001fac:	693a      	ldr	r2, [r7, #16]
 8001fae:	697b      	ldr	r3, [r7, #20]
 8001fb0:	429a      	cmp	r2, r3
 8001fb2:	f040 8154 	bne.w	800225e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	f003 0303 	and.w	r3, r3, #3
 8001fbe:	2b01      	cmp	r3, #1
 8001fc0:	d005      	beq.n	8001fce <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001fca:	2b02      	cmp	r3, #2
 8001fcc:	d130      	bne.n	8002030 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	689b      	ldr	r3, [r3, #8]
 8001fd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001fd4:	69fb      	ldr	r3, [r7, #28]
 8001fd6:	005b      	lsls	r3, r3, #1
 8001fd8:	2203      	movs	r2, #3
 8001fda:	fa02 f303 	lsl.w	r3, r2, r3
 8001fde:	43db      	mvns	r3, r3
 8001fe0:	69ba      	ldr	r2, [r7, #24]
 8001fe2:	4013      	ands	r3, r2
 8001fe4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	68da      	ldr	r2, [r3, #12]
 8001fea:	69fb      	ldr	r3, [r7, #28]
 8001fec:	005b      	lsls	r3, r3, #1
 8001fee:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff2:	69ba      	ldr	r2, [r7, #24]
 8001ff4:	4313      	orrs	r3, r2
 8001ff6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	69ba      	ldr	r2, [r7, #24]
 8001ffc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002004:	2201      	movs	r2, #1
 8002006:	69fb      	ldr	r3, [r7, #28]
 8002008:	fa02 f303 	lsl.w	r3, r2, r3
 800200c:	43db      	mvns	r3, r3
 800200e:	69ba      	ldr	r2, [r7, #24]
 8002010:	4013      	ands	r3, r2
 8002012:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	091b      	lsrs	r3, r3, #4
 800201a:	f003 0201 	and.w	r2, r3, #1
 800201e:	69fb      	ldr	r3, [r7, #28]
 8002020:	fa02 f303 	lsl.w	r3, r2, r3
 8002024:	69ba      	ldr	r2, [r7, #24]
 8002026:	4313      	orrs	r3, r2
 8002028:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	69ba      	ldr	r2, [r7, #24]
 800202e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	685b      	ldr	r3, [r3, #4]
 8002034:	f003 0303 	and.w	r3, r3, #3
 8002038:	2b03      	cmp	r3, #3
 800203a:	d017      	beq.n	800206c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	68db      	ldr	r3, [r3, #12]
 8002040:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002042:	69fb      	ldr	r3, [r7, #28]
 8002044:	005b      	lsls	r3, r3, #1
 8002046:	2203      	movs	r2, #3
 8002048:	fa02 f303 	lsl.w	r3, r2, r3
 800204c:	43db      	mvns	r3, r3
 800204e:	69ba      	ldr	r2, [r7, #24]
 8002050:	4013      	ands	r3, r2
 8002052:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	689a      	ldr	r2, [r3, #8]
 8002058:	69fb      	ldr	r3, [r7, #28]
 800205a:	005b      	lsls	r3, r3, #1
 800205c:	fa02 f303 	lsl.w	r3, r2, r3
 8002060:	69ba      	ldr	r2, [r7, #24]
 8002062:	4313      	orrs	r3, r2
 8002064:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	69ba      	ldr	r2, [r7, #24]
 800206a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	f003 0303 	and.w	r3, r3, #3
 8002074:	2b02      	cmp	r3, #2
 8002076:	d123      	bne.n	80020c0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002078:	69fb      	ldr	r3, [r7, #28]
 800207a:	08da      	lsrs	r2, r3, #3
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	3208      	adds	r2, #8
 8002080:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002084:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002086:	69fb      	ldr	r3, [r7, #28]
 8002088:	f003 0307 	and.w	r3, r3, #7
 800208c:	009b      	lsls	r3, r3, #2
 800208e:	220f      	movs	r2, #15
 8002090:	fa02 f303 	lsl.w	r3, r2, r3
 8002094:	43db      	mvns	r3, r3
 8002096:	69ba      	ldr	r2, [r7, #24]
 8002098:	4013      	ands	r3, r2
 800209a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	691a      	ldr	r2, [r3, #16]
 80020a0:	69fb      	ldr	r3, [r7, #28]
 80020a2:	f003 0307 	and.w	r3, r3, #7
 80020a6:	009b      	lsls	r3, r3, #2
 80020a8:	fa02 f303 	lsl.w	r3, r2, r3
 80020ac:	69ba      	ldr	r2, [r7, #24]
 80020ae:	4313      	orrs	r3, r2
 80020b0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80020b2:	69fb      	ldr	r3, [r7, #28]
 80020b4:	08da      	lsrs	r2, r3, #3
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	3208      	adds	r2, #8
 80020ba:	69b9      	ldr	r1, [r7, #24]
 80020bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80020c6:	69fb      	ldr	r3, [r7, #28]
 80020c8:	005b      	lsls	r3, r3, #1
 80020ca:	2203      	movs	r2, #3
 80020cc:	fa02 f303 	lsl.w	r3, r2, r3
 80020d0:	43db      	mvns	r3, r3
 80020d2:	69ba      	ldr	r2, [r7, #24]
 80020d4:	4013      	ands	r3, r2
 80020d6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	f003 0203 	and.w	r2, r3, #3
 80020e0:	69fb      	ldr	r3, [r7, #28]
 80020e2:	005b      	lsls	r3, r3, #1
 80020e4:	fa02 f303 	lsl.w	r3, r2, r3
 80020e8:	69ba      	ldr	r2, [r7, #24]
 80020ea:	4313      	orrs	r3, r2
 80020ec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	69ba      	ldr	r2, [r7, #24]
 80020f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	f000 80ae 	beq.w	800225e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002102:	2300      	movs	r3, #0
 8002104:	60fb      	str	r3, [r7, #12]
 8002106:	4b5d      	ldr	r3, [pc, #372]	@ (800227c <HAL_GPIO_Init+0x300>)
 8002108:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800210a:	4a5c      	ldr	r2, [pc, #368]	@ (800227c <HAL_GPIO_Init+0x300>)
 800210c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002110:	6453      	str	r3, [r2, #68]	@ 0x44
 8002112:	4b5a      	ldr	r3, [pc, #360]	@ (800227c <HAL_GPIO_Init+0x300>)
 8002114:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002116:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800211a:	60fb      	str	r3, [r7, #12]
 800211c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800211e:	4a58      	ldr	r2, [pc, #352]	@ (8002280 <HAL_GPIO_Init+0x304>)
 8002120:	69fb      	ldr	r3, [r7, #28]
 8002122:	089b      	lsrs	r3, r3, #2
 8002124:	3302      	adds	r3, #2
 8002126:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800212a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800212c:	69fb      	ldr	r3, [r7, #28]
 800212e:	f003 0303 	and.w	r3, r3, #3
 8002132:	009b      	lsls	r3, r3, #2
 8002134:	220f      	movs	r2, #15
 8002136:	fa02 f303 	lsl.w	r3, r2, r3
 800213a:	43db      	mvns	r3, r3
 800213c:	69ba      	ldr	r2, [r7, #24]
 800213e:	4013      	ands	r3, r2
 8002140:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	4a4f      	ldr	r2, [pc, #316]	@ (8002284 <HAL_GPIO_Init+0x308>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d025      	beq.n	8002196 <HAL_GPIO_Init+0x21a>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	4a4e      	ldr	r2, [pc, #312]	@ (8002288 <HAL_GPIO_Init+0x30c>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d01f      	beq.n	8002192 <HAL_GPIO_Init+0x216>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	4a4d      	ldr	r2, [pc, #308]	@ (800228c <HAL_GPIO_Init+0x310>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d019      	beq.n	800218e <HAL_GPIO_Init+0x212>
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	4a4c      	ldr	r2, [pc, #304]	@ (8002290 <HAL_GPIO_Init+0x314>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d013      	beq.n	800218a <HAL_GPIO_Init+0x20e>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	4a4b      	ldr	r2, [pc, #300]	@ (8002294 <HAL_GPIO_Init+0x318>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d00d      	beq.n	8002186 <HAL_GPIO_Init+0x20a>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	4a4a      	ldr	r2, [pc, #296]	@ (8002298 <HAL_GPIO_Init+0x31c>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d007      	beq.n	8002182 <HAL_GPIO_Init+0x206>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	4a49      	ldr	r2, [pc, #292]	@ (800229c <HAL_GPIO_Init+0x320>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d101      	bne.n	800217e <HAL_GPIO_Init+0x202>
 800217a:	2306      	movs	r3, #6
 800217c:	e00c      	b.n	8002198 <HAL_GPIO_Init+0x21c>
 800217e:	2307      	movs	r3, #7
 8002180:	e00a      	b.n	8002198 <HAL_GPIO_Init+0x21c>
 8002182:	2305      	movs	r3, #5
 8002184:	e008      	b.n	8002198 <HAL_GPIO_Init+0x21c>
 8002186:	2304      	movs	r3, #4
 8002188:	e006      	b.n	8002198 <HAL_GPIO_Init+0x21c>
 800218a:	2303      	movs	r3, #3
 800218c:	e004      	b.n	8002198 <HAL_GPIO_Init+0x21c>
 800218e:	2302      	movs	r3, #2
 8002190:	e002      	b.n	8002198 <HAL_GPIO_Init+0x21c>
 8002192:	2301      	movs	r3, #1
 8002194:	e000      	b.n	8002198 <HAL_GPIO_Init+0x21c>
 8002196:	2300      	movs	r3, #0
 8002198:	69fa      	ldr	r2, [r7, #28]
 800219a:	f002 0203 	and.w	r2, r2, #3
 800219e:	0092      	lsls	r2, r2, #2
 80021a0:	4093      	lsls	r3, r2
 80021a2:	69ba      	ldr	r2, [r7, #24]
 80021a4:	4313      	orrs	r3, r2
 80021a6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80021a8:	4935      	ldr	r1, [pc, #212]	@ (8002280 <HAL_GPIO_Init+0x304>)
 80021aa:	69fb      	ldr	r3, [r7, #28]
 80021ac:	089b      	lsrs	r3, r3, #2
 80021ae:	3302      	adds	r3, #2
 80021b0:	69ba      	ldr	r2, [r7, #24]
 80021b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80021b6:	4b3a      	ldr	r3, [pc, #232]	@ (80022a0 <HAL_GPIO_Init+0x324>)
 80021b8:	689b      	ldr	r3, [r3, #8]
 80021ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021bc:	693b      	ldr	r3, [r7, #16]
 80021be:	43db      	mvns	r3, r3
 80021c0:	69ba      	ldr	r2, [r7, #24]
 80021c2:	4013      	ands	r3, r2
 80021c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d003      	beq.n	80021da <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80021d2:	69ba      	ldr	r2, [r7, #24]
 80021d4:	693b      	ldr	r3, [r7, #16]
 80021d6:	4313      	orrs	r3, r2
 80021d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80021da:	4a31      	ldr	r2, [pc, #196]	@ (80022a0 <HAL_GPIO_Init+0x324>)
 80021dc:	69bb      	ldr	r3, [r7, #24]
 80021de:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80021e0:	4b2f      	ldr	r3, [pc, #188]	@ (80022a0 <HAL_GPIO_Init+0x324>)
 80021e2:	68db      	ldr	r3, [r3, #12]
 80021e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021e6:	693b      	ldr	r3, [r7, #16]
 80021e8:	43db      	mvns	r3, r3
 80021ea:	69ba      	ldr	r2, [r7, #24]
 80021ec:	4013      	ands	r3, r2
 80021ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d003      	beq.n	8002204 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80021fc:	69ba      	ldr	r2, [r7, #24]
 80021fe:	693b      	ldr	r3, [r7, #16]
 8002200:	4313      	orrs	r3, r2
 8002202:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002204:	4a26      	ldr	r2, [pc, #152]	@ (80022a0 <HAL_GPIO_Init+0x324>)
 8002206:	69bb      	ldr	r3, [r7, #24]
 8002208:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800220a:	4b25      	ldr	r3, [pc, #148]	@ (80022a0 <HAL_GPIO_Init+0x324>)
 800220c:	685b      	ldr	r3, [r3, #4]
 800220e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002210:	693b      	ldr	r3, [r7, #16]
 8002212:	43db      	mvns	r3, r3
 8002214:	69ba      	ldr	r2, [r7, #24]
 8002216:	4013      	ands	r3, r2
 8002218:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002222:	2b00      	cmp	r3, #0
 8002224:	d003      	beq.n	800222e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002226:	69ba      	ldr	r2, [r7, #24]
 8002228:	693b      	ldr	r3, [r7, #16]
 800222a:	4313      	orrs	r3, r2
 800222c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800222e:	4a1c      	ldr	r2, [pc, #112]	@ (80022a0 <HAL_GPIO_Init+0x324>)
 8002230:	69bb      	ldr	r3, [r7, #24]
 8002232:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002234:	4b1a      	ldr	r3, [pc, #104]	@ (80022a0 <HAL_GPIO_Init+0x324>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800223a:	693b      	ldr	r3, [r7, #16]
 800223c:	43db      	mvns	r3, r3
 800223e:	69ba      	ldr	r2, [r7, #24]
 8002240:	4013      	ands	r3, r2
 8002242:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800224c:	2b00      	cmp	r3, #0
 800224e:	d003      	beq.n	8002258 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002250:	69ba      	ldr	r2, [r7, #24]
 8002252:	693b      	ldr	r3, [r7, #16]
 8002254:	4313      	orrs	r3, r2
 8002256:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002258:	4a11      	ldr	r2, [pc, #68]	@ (80022a0 <HAL_GPIO_Init+0x324>)
 800225a:	69bb      	ldr	r3, [r7, #24]
 800225c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800225e:	69fb      	ldr	r3, [r7, #28]
 8002260:	3301      	adds	r3, #1
 8002262:	61fb      	str	r3, [r7, #28]
 8002264:	69fb      	ldr	r3, [r7, #28]
 8002266:	2b0f      	cmp	r3, #15
 8002268:	f67f ae96 	bls.w	8001f98 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800226c:	bf00      	nop
 800226e:	bf00      	nop
 8002270:	3724      	adds	r7, #36	@ 0x24
 8002272:	46bd      	mov	sp, r7
 8002274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002278:	4770      	bx	lr
 800227a:	bf00      	nop
 800227c:	40023800 	.word	0x40023800
 8002280:	40013800 	.word	0x40013800
 8002284:	40020000 	.word	0x40020000
 8002288:	40020400 	.word	0x40020400
 800228c:	40020800 	.word	0x40020800
 8002290:	40020c00 	.word	0x40020c00
 8002294:	40021000 	.word	0x40021000
 8002298:	40021400 	.word	0x40021400
 800229c:	40021800 	.word	0x40021800
 80022a0:	40013c00 	.word	0x40013c00

080022a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b084      	sub	sp, #16
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
 80022ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d101      	bne.n	80022b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022b4:	2301      	movs	r3, #1
 80022b6:	e0cc      	b.n	8002452 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80022b8:	4b68      	ldr	r3, [pc, #416]	@ (800245c <HAL_RCC_ClockConfig+0x1b8>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f003 030f 	and.w	r3, r3, #15
 80022c0:	683a      	ldr	r2, [r7, #0]
 80022c2:	429a      	cmp	r2, r3
 80022c4:	d90c      	bls.n	80022e0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022c6:	4b65      	ldr	r3, [pc, #404]	@ (800245c <HAL_RCC_ClockConfig+0x1b8>)
 80022c8:	683a      	ldr	r2, [r7, #0]
 80022ca:	b2d2      	uxtb	r2, r2
 80022cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022ce:	4b63      	ldr	r3, [pc, #396]	@ (800245c <HAL_RCC_ClockConfig+0x1b8>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f003 030f 	and.w	r3, r3, #15
 80022d6:	683a      	ldr	r2, [r7, #0]
 80022d8:	429a      	cmp	r2, r3
 80022da:	d001      	beq.n	80022e0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80022dc:	2301      	movs	r3, #1
 80022de:	e0b8      	b.n	8002452 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f003 0302 	and.w	r3, r3, #2
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d020      	beq.n	800232e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f003 0304 	and.w	r3, r3, #4
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d005      	beq.n	8002304 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80022f8:	4b59      	ldr	r3, [pc, #356]	@ (8002460 <HAL_RCC_ClockConfig+0x1bc>)
 80022fa:	689b      	ldr	r3, [r3, #8]
 80022fc:	4a58      	ldr	r2, [pc, #352]	@ (8002460 <HAL_RCC_ClockConfig+0x1bc>)
 80022fe:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002302:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f003 0308 	and.w	r3, r3, #8
 800230c:	2b00      	cmp	r3, #0
 800230e:	d005      	beq.n	800231c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002310:	4b53      	ldr	r3, [pc, #332]	@ (8002460 <HAL_RCC_ClockConfig+0x1bc>)
 8002312:	689b      	ldr	r3, [r3, #8]
 8002314:	4a52      	ldr	r2, [pc, #328]	@ (8002460 <HAL_RCC_ClockConfig+0x1bc>)
 8002316:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800231a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800231c:	4b50      	ldr	r3, [pc, #320]	@ (8002460 <HAL_RCC_ClockConfig+0x1bc>)
 800231e:	689b      	ldr	r3, [r3, #8]
 8002320:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	689b      	ldr	r3, [r3, #8]
 8002328:	494d      	ldr	r1, [pc, #308]	@ (8002460 <HAL_RCC_ClockConfig+0x1bc>)
 800232a:	4313      	orrs	r3, r2
 800232c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f003 0301 	and.w	r3, r3, #1
 8002336:	2b00      	cmp	r3, #0
 8002338:	d044      	beq.n	80023c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	685b      	ldr	r3, [r3, #4]
 800233e:	2b01      	cmp	r3, #1
 8002340:	d107      	bne.n	8002352 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002342:	4b47      	ldr	r3, [pc, #284]	@ (8002460 <HAL_RCC_ClockConfig+0x1bc>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800234a:	2b00      	cmp	r3, #0
 800234c:	d119      	bne.n	8002382 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800234e:	2301      	movs	r3, #1
 8002350:	e07f      	b.n	8002452 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	2b02      	cmp	r3, #2
 8002358:	d003      	beq.n	8002362 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800235e:	2b03      	cmp	r3, #3
 8002360:	d107      	bne.n	8002372 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002362:	4b3f      	ldr	r3, [pc, #252]	@ (8002460 <HAL_RCC_ClockConfig+0x1bc>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800236a:	2b00      	cmp	r3, #0
 800236c:	d109      	bne.n	8002382 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800236e:	2301      	movs	r3, #1
 8002370:	e06f      	b.n	8002452 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002372:	4b3b      	ldr	r3, [pc, #236]	@ (8002460 <HAL_RCC_ClockConfig+0x1bc>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f003 0302 	and.w	r3, r3, #2
 800237a:	2b00      	cmp	r3, #0
 800237c:	d101      	bne.n	8002382 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800237e:	2301      	movs	r3, #1
 8002380:	e067      	b.n	8002452 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002382:	4b37      	ldr	r3, [pc, #220]	@ (8002460 <HAL_RCC_ClockConfig+0x1bc>)
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	f023 0203 	bic.w	r2, r3, #3
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	685b      	ldr	r3, [r3, #4]
 800238e:	4934      	ldr	r1, [pc, #208]	@ (8002460 <HAL_RCC_ClockConfig+0x1bc>)
 8002390:	4313      	orrs	r3, r2
 8002392:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002394:	f7ff fd04 	bl	8001da0 <HAL_GetTick>
 8002398:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800239a:	e00a      	b.n	80023b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800239c:	f7ff fd00 	bl	8001da0 <HAL_GetTick>
 80023a0:	4602      	mov	r2, r0
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	1ad3      	subs	r3, r2, r3
 80023a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d901      	bls.n	80023b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80023ae:	2303      	movs	r3, #3
 80023b0:	e04f      	b.n	8002452 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023b2:	4b2b      	ldr	r3, [pc, #172]	@ (8002460 <HAL_RCC_ClockConfig+0x1bc>)
 80023b4:	689b      	ldr	r3, [r3, #8]
 80023b6:	f003 020c 	and.w	r2, r3, #12
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	009b      	lsls	r3, r3, #2
 80023c0:	429a      	cmp	r2, r3
 80023c2:	d1eb      	bne.n	800239c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80023c4:	4b25      	ldr	r3, [pc, #148]	@ (800245c <HAL_RCC_ClockConfig+0x1b8>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f003 030f 	and.w	r3, r3, #15
 80023cc:	683a      	ldr	r2, [r7, #0]
 80023ce:	429a      	cmp	r2, r3
 80023d0:	d20c      	bcs.n	80023ec <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023d2:	4b22      	ldr	r3, [pc, #136]	@ (800245c <HAL_RCC_ClockConfig+0x1b8>)
 80023d4:	683a      	ldr	r2, [r7, #0]
 80023d6:	b2d2      	uxtb	r2, r2
 80023d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023da:	4b20      	ldr	r3, [pc, #128]	@ (800245c <HAL_RCC_ClockConfig+0x1b8>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f003 030f 	and.w	r3, r3, #15
 80023e2:	683a      	ldr	r2, [r7, #0]
 80023e4:	429a      	cmp	r2, r3
 80023e6:	d001      	beq.n	80023ec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80023e8:	2301      	movs	r3, #1
 80023ea:	e032      	b.n	8002452 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f003 0304 	and.w	r3, r3, #4
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d008      	beq.n	800240a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80023f8:	4b19      	ldr	r3, [pc, #100]	@ (8002460 <HAL_RCC_ClockConfig+0x1bc>)
 80023fa:	689b      	ldr	r3, [r3, #8]
 80023fc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	68db      	ldr	r3, [r3, #12]
 8002404:	4916      	ldr	r1, [pc, #88]	@ (8002460 <HAL_RCC_ClockConfig+0x1bc>)
 8002406:	4313      	orrs	r3, r2
 8002408:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f003 0308 	and.w	r3, r3, #8
 8002412:	2b00      	cmp	r3, #0
 8002414:	d009      	beq.n	800242a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002416:	4b12      	ldr	r3, [pc, #72]	@ (8002460 <HAL_RCC_ClockConfig+0x1bc>)
 8002418:	689b      	ldr	r3, [r3, #8]
 800241a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	691b      	ldr	r3, [r3, #16]
 8002422:	00db      	lsls	r3, r3, #3
 8002424:	490e      	ldr	r1, [pc, #56]	@ (8002460 <HAL_RCC_ClockConfig+0x1bc>)
 8002426:	4313      	orrs	r3, r2
 8002428:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800242a:	f000 f887 	bl	800253c <HAL_RCC_GetSysClockFreq>
 800242e:	4602      	mov	r2, r0
 8002430:	4b0b      	ldr	r3, [pc, #44]	@ (8002460 <HAL_RCC_ClockConfig+0x1bc>)
 8002432:	689b      	ldr	r3, [r3, #8]
 8002434:	091b      	lsrs	r3, r3, #4
 8002436:	f003 030f 	and.w	r3, r3, #15
 800243a:	490a      	ldr	r1, [pc, #40]	@ (8002464 <HAL_RCC_ClockConfig+0x1c0>)
 800243c:	5ccb      	ldrb	r3, [r1, r3]
 800243e:	fa22 f303 	lsr.w	r3, r2, r3
 8002442:	4a09      	ldr	r2, [pc, #36]	@ (8002468 <HAL_RCC_ClockConfig+0x1c4>)
 8002444:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002446:	4b09      	ldr	r3, [pc, #36]	@ (800246c <HAL_RCC_ClockConfig+0x1c8>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4618      	mov	r0, r3
 800244c:	f7ff fae2 	bl	8001a14 <HAL_InitTick>

  return HAL_OK;
 8002450:	2300      	movs	r3, #0
}
 8002452:	4618      	mov	r0, r3
 8002454:	3710      	adds	r7, #16
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}
 800245a:	bf00      	nop
 800245c:	40023c00 	.word	0x40023c00
 8002460:	40023800 	.word	0x40023800
 8002464:	08007510 	.word	0x08007510
 8002468:	20000018 	.word	0x20000018
 800246c:	2000001c 	.word	0x2000001c

08002470 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002470:	b480      	push	{r7}
 8002472:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002474:	4b03      	ldr	r3, [pc, #12]	@ (8002484 <HAL_RCC_GetHCLKFreq+0x14>)
 8002476:	681b      	ldr	r3, [r3, #0]
}
 8002478:	4618      	mov	r0, r3
 800247a:	46bd      	mov	sp, r7
 800247c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002480:	4770      	bx	lr
 8002482:	bf00      	nop
 8002484:	20000018 	.word	0x20000018

08002488 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800248c:	f7ff fff0 	bl	8002470 <HAL_RCC_GetHCLKFreq>
 8002490:	4602      	mov	r2, r0
 8002492:	4b05      	ldr	r3, [pc, #20]	@ (80024a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002494:	689b      	ldr	r3, [r3, #8]
 8002496:	0a9b      	lsrs	r3, r3, #10
 8002498:	f003 0307 	and.w	r3, r3, #7
 800249c:	4903      	ldr	r1, [pc, #12]	@ (80024ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800249e:	5ccb      	ldrb	r3, [r1, r3]
 80024a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	bd80      	pop	{r7, pc}
 80024a8:	40023800 	.word	0x40023800
 80024ac:	08007520 	.word	0x08007520

080024b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80024b4:	f7ff ffdc 	bl	8002470 <HAL_RCC_GetHCLKFreq>
 80024b8:	4602      	mov	r2, r0
 80024ba:	4b05      	ldr	r3, [pc, #20]	@ (80024d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80024bc:	689b      	ldr	r3, [r3, #8]
 80024be:	0b5b      	lsrs	r3, r3, #13
 80024c0:	f003 0307 	and.w	r3, r3, #7
 80024c4:	4903      	ldr	r1, [pc, #12]	@ (80024d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80024c6:	5ccb      	ldrb	r3, [r1, r3]
 80024c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80024cc:	4618      	mov	r0, r3
 80024ce:	bd80      	pop	{r7, pc}
 80024d0:	40023800 	.word	0x40023800
 80024d4:	08007520 	.word	0x08007520

080024d8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80024d8:	b480      	push	{r7}
 80024da:	b083      	sub	sp, #12
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
 80024e0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	220f      	movs	r2, #15
 80024e6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80024e8:	4b12      	ldr	r3, [pc, #72]	@ (8002534 <HAL_RCC_GetClockConfig+0x5c>)
 80024ea:	689b      	ldr	r3, [r3, #8]
 80024ec:	f003 0203 	and.w	r2, r3, #3
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80024f4:	4b0f      	ldr	r3, [pc, #60]	@ (8002534 <HAL_RCC_GetClockConfig+0x5c>)
 80024f6:	689b      	ldr	r3, [r3, #8]
 80024f8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002500:	4b0c      	ldr	r3, [pc, #48]	@ (8002534 <HAL_RCC_GetClockConfig+0x5c>)
 8002502:	689b      	ldr	r3, [r3, #8]
 8002504:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800250c:	4b09      	ldr	r3, [pc, #36]	@ (8002534 <HAL_RCC_GetClockConfig+0x5c>)
 800250e:	689b      	ldr	r3, [r3, #8]
 8002510:	08db      	lsrs	r3, r3, #3
 8002512:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800251a:	4b07      	ldr	r3, [pc, #28]	@ (8002538 <HAL_RCC_GetClockConfig+0x60>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f003 020f 	and.w	r2, r3, #15
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	601a      	str	r2, [r3, #0]
}
 8002526:	bf00      	nop
 8002528:	370c      	adds	r7, #12
 800252a:	46bd      	mov	sp, r7
 800252c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002530:	4770      	bx	lr
 8002532:	bf00      	nop
 8002534:	40023800 	.word	0x40023800
 8002538:	40023c00 	.word	0x40023c00

0800253c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800253c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002540:	b0ae      	sub	sp, #184	@ 0xb8
 8002542:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002544:	2300      	movs	r3, #0
 8002546:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800254a:	2300      	movs	r3, #0
 800254c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8002550:	2300      	movs	r3, #0
 8002552:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8002556:	2300      	movs	r3, #0
 8002558:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 800255c:	2300      	movs	r3, #0
 800255e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002562:	4bcb      	ldr	r3, [pc, #812]	@ (8002890 <HAL_RCC_GetSysClockFreq+0x354>)
 8002564:	689b      	ldr	r3, [r3, #8]
 8002566:	f003 030c 	and.w	r3, r3, #12
 800256a:	2b0c      	cmp	r3, #12
 800256c:	f200 8206 	bhi.w	800297c <HAL_RCC_GetSysClockFreq+0x440>
 8002570:	a201      	add	r2, pc, #4	@ (adr r2, 8002578 <HAL_RCC_GetSysClockFreq+0x3c>)
 8002572:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002576:	bf00      	nop
 8002578:	080025ad 	.word	0x080025ad
 800257c:	0800297d 	.word	0x0800297d
 8002580:	0800297d 	.word	0x0800297d
 8002584:	0800297d 	.word	0x0800297d
 8002588:	080025b5 	.word	0x080025b5
 800258c:	0800297d 	.word	0x0800297d
 8002590:	0800297d 	.word	0x0800297d
 8002594:	0800297d 	.word	0x0800297d
 8002598:	080025bd 	.word	0x080025bd
 800259c:	0800297d 	.word	0x0800297d
 80025a0:	0800297d 	.word	0x0800297d
 80025a4:	0800297d 	.word	0x0800297d
 80025a8:	080027ad 	.word	0x080027ad
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80025ac:	4bb9      	ldr	r3, [pc, #740]	@ (8002894 <HAL_RCC_GetSysClockFreq+0x358>)
 80025ae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80025b2:	e1e7      	b.n	8002984 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80025b4:	4bb8      	ldr	r3, [pc, #736]	@ (8002898 <HAL_RCC_GetSysClockFreq+0x35c>)
 80025b6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80025ba:	e1e3      	b.n	8002984 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80025bc:	4bb4      	ldr	r3, [pc, #720]	@ (8002890 <HAL_RCC_GetSysClockFreq+0x354>)
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80025c4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80025c8:	4bb1      	ldr	r3, [pc, #708]	@ (8002890 <HAL_RCC_GetSysClockFreq+0x354>)
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d071      	beq.n	80026b8 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025d4:	4bae      	ldr	r3, [pc, #696]	@ (8002890 <HAL_RCC_GetSysClockFreq+0x354>)
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	099b      	lsrs	r3, r3, #6
 80025da:	2200      	movs	r2, #0
 80025dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80025e0:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80025e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80025e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80025ec:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80025f0:	2300      	movs	r3, #0
 80025f2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80025f6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80025fa:	4622      	mov	r2, r4
 80025fc:	462b      	mov	r3, r5
 80025fe:	f04f 0000 	mov.w	r0, #0
 8002602:	f04f 0100 	mov.w	r1, #0
 8002606:	0159      	lsls	r1, r3, #5
 8002608:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800260c:	0150      	lsls	r0, r2, #5
 800260e:	4602      	mov	r2, r0
 8002610:	460b      	mov	r3, r1
 8002612:	4621      	mov	r1, r4
 8002614:	1a51      	subs	r1, r2, r1
 8002616:	6439      	str	r1, [r7, #64]	@ 0x40
 8002618:	4629      	mov	r1, r5
 800261a:	eb63 0301 	sbc.w	r3, r3, r1
 800261e:	647b      	str	r3, [r7, #68]	@ 0x44
 8002620:	f04f 0200 	mov.w	r2, #0
 8002624:	f04f 0300 	mov.w	r3, #0
 8002628:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 800262c:	4649      	mov	r1, r9
 800262e:	018b      	lsls	r3, r1, #6
 8002630:	4641      	mov	r1, r8
 8002632:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002636:	4641      	mov	r1, r8
 8002638:	018a      	lsls	r2, r1, #6
 800263a:	4641      	mov	r1, r8
 800263c:	1a51      	subs	r1, r2, r1
 800263e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002640:	4649      	mov	r1, r9
 8002642:	eb63 0301 	sbc.w	r3, r3, r1
 8002646:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002648:	f04f 0200 	mov.w	r2, #0
 800264c:	f04f 0300 	mov.w	r3, #0
 8002650:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8002654:	4649      	mov	r1, r9
 8002656:	00cb      	lsls	r3, r1, #3
 8002658:	4641      	mov	r1, r8
 800265a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800265e:	4641      	mov	r1, r8
 8002660:	00ca      	lsls	r2, r1, #3
 8002662:	4610      	mov	r0, r2
 8002664:	4619      	mov	r1, r3
 8002666:	4603      	mov	r3, r0
 8002668:	4622      	mov	r2, r4
 800266a:	189b      	adds	r3, r3, r2
 800266c:	633b      	str	r3, [r7, #48]	@ 0x30
 800266e:	462b      	mov	r3, r5
 8002670:	460a      	mov	r2, r1
 8002672:	eb42 0303 	adc.w	r3, r2, r3
 8002676:	637b      	str	r3, [r7, #52]	@ 0x34
 8002678:	f04f 0200 	mov.w	r2, #0
 800267c:	f04f 0300 	mov.w	r3, #0
 8002680:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002684:	4629      	mov	r1, r5
 8002686:	024b      	lsls	r3, r1, #9
 8002688:	4621      	mov	r1, r4
 800268a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800268e:	4621      	mov	r1, r4
 8002690:	024a      	lsls	r2, r1, #9
 8002692:	4610      	mov	r0, r2
 8002694:	4619      	mov	r1, r3
 8002696:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800269a:	2200      	movs	r2, #0
 800269c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80026a0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80026a4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80026a8:	f7fe f938 	bl	800091c <__aeabi_uldivmod>
 80026ac:	4602      	mov	r2, r0
 80026ae:	460b      	mov	r3, r1
 80026b0:	4613      	mov	r3, r2
 80026b2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80026b6:	e067      	b.n	8002788 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80026b8:	4b75      	ldr	r3, [pc, #468]	@ (8002890 <HAL_RCC_GetSysClockFreq+0x354>)
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	099b      	lsrs	r3, r3, #6
 80026be:	2200      	movs	r2, #0
 80026c0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80026c4:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80026c8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80026cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026d0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80026d2:	2300      	movs	r3, #0
 80026d4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80026d6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80026da:	4622      	mov	r2, r4
 80026dc:	462b      	mov	r3, r5
 80026de:	f04f 0000 	mov.w	r0, #0
 80026e2:	f04f 0100 	mov.w	r1, #0
 80026e6:	0159      	lsls	r1, r3, #5
 80026e8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80026ec:	0150      	lsls	r0, r2, #5
 80026ee:	4602      	mov	r2, r0
 80026f0:	460b      	mov	r3, r1
 80026f2:	4621      	mov	r1, r4
 80026f4:	1a51      	subs	r1, r2, r1
 80026f6:	62b9      	str	r1, [r7, #40]	@ 0x28
 80026f8:	4629      	mov	r1, r5
 80026fa:	eb63 0301 	sbc.w	r3, r3, r1
 80026fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002700:	f04f 0200 	mov.w	r2, #0
 8002704:	f04f 0300 	mov.w	r3, #0
 8002708:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 800270c:	4649      	mov	r1, r9
 800270e:	018b      	lsls	r3, r1, #6
 8002710:	4641      	mov	r1, r8
 8002712:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002716:	4641      	mov	r1, r8
 8002718:	018a      	lsls	r2, r1, #6
 800271a:	4641      	mov	r1, r8
 800271c:	ebb2 0a01 	subs.w	sl, r2, r1
 8002720:	4649      	mov	r1, r9
 8002722:	eb63 0b01 	sbc.w	fp, r3, r1
 8002726:	f04f 0200 	mov.w	r2, #0
 800272a:	f04f 0300 	mov.w	r3, #0
 800272e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002732:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002736:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800273a:	4692      	mov	sl, r2
 800273c:	469b      	mov	fp, r3
 800273e:	4623      	mov	r3, r4
 8002740:	eb1a 0303 	adds.w	r3, sl, r3
 8002744:	623b      	str	r3, [r7, #32]
 8002746:	462b      	mov	r3, r5
 8002748:	eb4b 0303 	adc.w	r3, fp, r3
 800274c:	627b      	str	r3, [r7, #36]	@ 0x24
 800274e:	f04f 0200 	mov.w	r2, #0
 8002752:	f04f 0300 	mov.w	r3, #0
 8002756:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800275a:	4629      	mov	r1, r5
 800275c:	028b      	lsls	r3, r1, #10
 800275e:	4621      	mov	r1, r4
 8002760:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002764:	4621      	mov	r1, r4
 8002766:	028a      	lsls	r2, r1, #10
 8002768:	4610      	mov	r0, r2
 800276a:	4619      	mov	r1, r3
 800276c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002770:	2200      	movs	r2, #0
 8002772:	673b      	str	r3, [r7, #112]	@ 0x70
 8002774:	677a      	str	r2, [r7, #116]	@ 0x74
 8002776:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800277a:	f7fe f8cf 	bl	800091c <__aeabi_uldivmod>
 800277e:	4602      	mov	r2, r0
 8002780:	460b      	mov	r3, r1
 8002782:	4613      	mov	r3, r2
 8002784:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002788:	4b41      	ldr	r3, [pc, #260]	@ (8002890 <HAL_RCC_GetSysClockFreq+0x354>)
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	0c1b      	lsrs	r3, r3, #16
 800278e:	f003 0303 	and.w	r3, r3, #3
 8002792:	3301      	adds	r3, #1
 8002794:	005b      	lsls	r3, r3, #1
 8002796:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 800279a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800279e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80027a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80027a6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80027aa:	e0eb      	b.n	8002984 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80027ac:	4b38      	ldr	r3, [pc, #224]	@ (8002890 <HAL_RCC_GetSysClockFreq+0x354>)
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80027b4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80027b8:	4b35      	ldr	r3, [pc, #212]	@ (8002890 <HAL_RCC_GetSysClockFreq+0x354>)
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d06b      	beq.n	800289c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80027c4:	4b32      	ldr	r3, [pc, #200]	@ (8002890 <HAL_RCC_GetSysClockFreq+0x354>)
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	099b      	lsrs	r3, r3, #6
 80027ca:	2200      	movs	r2, #0
 80027cc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80027ce:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80027d0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80027d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027d6:	663b      	str	r3, [r7, #96]	@ 0x60
 80027d8:	2300      	movs	r3, #0
 80027da:	667b      	str	r3, [r7, #100]	@ 0x64
 80027dc:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80027e0:	4622      	mov	r2, r4
 80027e2:	462b      	mov	r3, r5
 80027e4:	f04f 0000 	mov.w	r0, #0
 80027e8:	f04f 0100 	mov.w	r1, #0
 80027ec:	0159      	lsls	r1, r3, #5
 80027ee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80027f2:	0150      	lsls	r0, r2, #5
 80027f4:	4602      	mov	r2, r0
 80027f6:	460b      	mov	r3, r1
 80027f8:	4621      	mov	r1, r4
 80027fa:	1a51      	subs	r1, r2, r1
 80027fc:	61b9      	str	r1, [r7, #24]
 80027fe:	4629      	mov	r1, r5
 8002800:	eb63 0301 	sbc.w	r3, r3, r1
 8002804:	61fb      	str	r3, [r7, #28]
 8002806:	f04f 0200 	mov.w	r2, #0
 800280a:	f04f 0300 	mov.w	r3, #0
 800280e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002812:	4659      	mov	r1, fp
 8002814:	018b      	lsls	r3, r1, #6
 8002816:	4651      	mov	r1, sl
 8002818:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800281c:	4651      	mov	r1, sl
 800281e:	018a      	lsls	r2, r1, #6
 8002820:	4651      	mov	r1, sl
 8002822:	ebb2 0801 	subs.w	r8, r2, r1
 8002826:	4659      	mov	r1, fp
 8002828:	eb63 0901 	sbc.w	r9, r3, r1
 800282c:	f04f 0200 	mov.w	r2, #0
 8002830:	f04f 0300 	mov.w	r3, #0
 8002834:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002838:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800283c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002840:	4690      	mov	r8, r2
 8002842:	4699      	mov	r9, r3
 8002844:	4623      	mov	r3, r4
 8002846:	eb18 0303 	adds.w	r3, r8, r3
 800284a:	613b      	str	r3, [r7, #16]
 800284c:	462b      	mov	r3, r5
 800284e:	eb49 0303 	adc.w	r3, r9, r3
 8002852:	617b      	str	r3, [r7, #20]
 8002854:	f04f 0200 	mov.w	r2, #0
 8002858:	f04f 0300 	mov.w	r3, #0
 800285c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002860:	4629      	mov	r1, r5
 8002862:	024b      	lsls	r3, r1, #9
 8002864:	4621      	mov	r1, r4
 8002866:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800286a:	4621      	mov	r1, r4
 800286c:	024a      	lsls	r2, r1, #9
 800286e:	4610      	mov	r0, r2
 8002870:	4619      	mov	r1, r3
 8002872:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002876:	2200      	movs	r2, #0
 8002878:	65bb      	str	r3, [r7, #88]	@ 0x58
 800287a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800287c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002880:	f7fe f84c 	bl	800091c <__aeabi_uldivmod>
 8002884:	4602      	mov	r2, r0
 8002886:	460b      	mov	r3, r1
 8002888:	4613      	mov	r3, r2
 800288a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800288e:	e065      	b.n	800295c <HAL_RCC_GetSysClockFreq+0x420>
 8002890:	40023800 	.word	0x40023800
 8002894:	00f42400 	.word	0x00f42400
 8002898:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800289c:	4b3d      	ldr	r3, [pc, #244]	@ (8002994 <HAL_RCC_GetSysClockFreq+0x458>)
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	099b      	lsrs	r3, r3, #6
 80028a2:	2200      	movs	r2, #0
 80028a4:	4618      	mov	r0, r3
 80028a6:	4611      	mov	r1, r2
 80028a8:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80028ac:	653b      	str	r3, [r7, #80]	@ 0x50
 80028ae:	2300      	movs	r3, #0
 80028b0:	657b      	str	r3, [r7, #84]	@ 0x54
 80028b2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80028b6:	4642      	mov	r2, r8
 80028b8:	464b      	mov	r3, r9
 80028ba:	f04f 0000 	mov.w	r0, #0
 80028be:	f04f 0100 	mov.w	r1, #0
 80028c2:	0159      	lsls	r1, r3, #5
 80028c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80028c8:	0150      	lsls	r0, r2, #5
 80028ca:	4602      	mov	r2, r0
 80028cc:	460b      	mov	r3, r1
 80028ce:	4641      	mov	r1, r8
 80028d0:	1a51      	subs	r1, r2, r1
 80028d2:	60b9      	str	r1, [r7, #8]
 80028d4:	4649      	mov	r1, r9
 80028d6:	eb63 0301 	sbc.w	r3, r3, r1
 80028da:	60fb      	str	r3, [r7, #12]
 80028dc:	f04f 0200 	mov.w	r2, #0
 80028e0:	f04f 0300 	mov.w	r3, #0
 80028e4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80028e8:	4659      	mov	r1, fp
 80028ea:	018b      	lsls	r3, r1, #6
 80028ec:	4651      	mov	r1, sl
 80028ee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80028f2:	4651      	mov	r1, sl
 80028f4:	018a      	lsls	r2, r1, #6
 80028f6:	4651      	mov	r1, sl
 80028f8:	1a54      	subs	r4, r2, r1
 80028fa:	4659      	mov	r1, fp
 80028fc:	eb63 0501 	sbc.w	r5, r3, r1
 8002900:	f04f 0200 	mov.w	r2, #0
 8002904:	f04f 0300 	mov.w	r3, #0
 8002908:	00eb      	lsls	r3, r5, #3
 800290a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800290e:	00e2      	lsls	r2, r4, #3
 8002910:	4614      	mov	r4, r2
 8002912:	461d      	mov	r5, r3
 8002914:	4643      	mov	r3, r8
 8002916:	18e3      	adds	r3, r4, r3
 8002918:	603b      	str	r3, [r7, #0]
 800291a:	464b      	mov	r3, r9
 800291c:	eb45 0303 	adc.w	r3, r5, r3
 8002920:	607b      	str	r3, [r7, #4]
 8002922:	f04f 0200 	mov.w	r2, #0
 8002926:	f04f 0300 	mov.w	r3, #0
 800292a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800292e:	4629      	mov	r1, r5
 8002930:	028b      	lsls	r3, r1, #10
 8002932:	4621      	mov	r1, r4
 8002934:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002938:	4621      	mov	r1, r4
 800293a:	028a      	lsls	r2, r1, #10
 800293c:	4610      	mov	r0, r2
 800293e:	4619      	mov	r1, r3
 8002940:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002944:	2200      	movs	r2, #0
 8002946:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002948:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800294a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800294e:	f7fd ffe5 	bl	800091c <__aeabi_uldivmod>
 8002952:	4602      	mov	r2, r0
 8002954:	460b      	mov	r3, r1
 8002956:	4613      	mov	r3, r2
 8002958:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800295c:	4b0d      	ldr	r3, [pc, #52]	@ (8002994 <HAL_RCC_GetSysClockFreq+0x458>)
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	0f1b      	lsrs	r3, r3, #28
 8002962:	f003 0307 	and.w	r3, r3, #7
 8002966:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800296a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800296e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002972:	fbb2 f3f3 	udiv	r3, r2, r3
 8002976:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800297a:	e003      	b.n	8002984 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800297c:	4b06      	ldr	r3, [pc, #24]	@ (8002998 <HAL_RCC_GetSysClockFreq+0x45c>)
 800297e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002982:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002984:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8002988:	4618      	mov	r0, r3
 800298a:	37b8      	adds	r7, #184	@ 0xb8
 800298c:	46bd      	mov	sp, r7
 800298e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002992:	bf00      	nop
 8002994:	40023800 	.word	0x40023800
 8002998:	00f42400 	.word	0x00f42400

0800299c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b086      	sub	sp, #24
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d101      	bne.n	80029ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80029aa:	2301      	movs	r3, #1
 80029ac:	e28d      	b.n	8002eca <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f003 0301 	and.w	r3, r3, #1
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	f000 8083 	beq.w	8002ac2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80029bc:	4b94      	ldr	r3, [pc, #592]	@ (8002c10 <HAL_RCC_OscConfig+0x274>)
 80029be:	689b      	ldr	r3, [r3, #8]
 80029c0:	f003 030c 	and.w	r3, r3, #12
 80029c4:	2b04      	cmp	r3, #4
 80029c6:	d019      	beq.n	80029fc <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80029c8:	4b91      	ldr	r3, [pc, #580]	@ (8002c10 <HAL_RCC_OscConfig+0x274>)
 80029ca:	689b      	ldr	r3, [r3, #8]
 80029cc:	f003 030c 	and.w	r3, r3, #12
        || \
 80029d0:	2b08      	cmp	r3, #8
 80029d2:	d106      	bne.n	80029e2 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80029d4:	4b8e      	ldr	r3, [pc, #568]	@ (8002c10 <HAL_RCC_OscConfig+0x274>)
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80029dc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80029e0:	d00c      	beq.n	80029fc <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80029e2:	4b8b      	ldr	r3, [pc, #556]	@ (8002c10 <HAL_RCC_OscConfig+0x274>)
 80029e4:	689b      	ldr	r3, [r3, #8]
 80029e6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80029ea:	2b0c      	cmp	r3, #12
 80029ec:	d112      	bne.n	8002a14 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80029ee:	4b88      	ldr	r3, [pc, #544]	@ (8002c10 <HAL_RCC_OscConfig+0x274>)
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80029f6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80029fa:	d10b      	bne.n	8002a14 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029fc:	4b84      	ldr	r3, [pc, #528]	@ (8002c10 <HAL_RCC_OscConfig+0x274>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d05b      	beq.n	8002ac0 <HAL_RCC_OscConfig+0x124>
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d157      	bne.n	8002ac0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002a10:	2301      	movs	r3, #1
 8002a12:	e25a      	b.n	8002eca <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a1c:	d106      	bne.n	8002a2c <HAL_RCC_OscConfig+0x90>
 8002a1e:	4b7c      	ldr	r3, [pc, #496]	@ (8002c10 <HAL_RCC_OscConfig+0x274>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a7b      	ldr	r2, [pc, #492]	@ (8002c10 <HAL_RCC_OscConfig+0x274>)
 8002a24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a28:	6013      	str	r3, [r2, #0]
 8002a2a:	e01d      	b.n	8002a68 <HAL_RCC_OscConfig+0xcc>
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002a34:	d10c      	bne.n	8002a50 <HAL_RCC_OscConfig+0xb4>
 8002a36:	4b76      	ldr	r3, [pc, #472]	@ (8002c10 <HAL_RCC_OscConfig+0x274>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	4a75      	ldr	r2, [pc, #468]	@ (8002c10 <HAL_RCC_OscConfig+0x274>)
 8002a3c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a40:	6013      	str	r3, [r2, #0]
 8002a42:	4b73      	ldr	r3, [pc, #460]	@ (8002c10 <HAL_RCC_OscConfig+0x274>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4a72      	ldr	r2, [pc, #456]	@ (8002c10 <HAL_RCC_OscConfig+0x274>)
 8002a48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a4c:	6013      	str	r3, [r2, #0]
 8002a4e:	e00b      	b.n	8002a68 <HAL_RCC_OscConfig+0xcc>
 8002a50:	4b6f      	ldr	r3, [pc, #444]	@ (8002c10 <HAL_RCC_OscConfig+0x274>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a6e      	ldr	r2, [pc, #440]	@ (8002c10 <HAL_RCC_OscConfig+0x274>)
 8002a56:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a5a:	6013      	str	r3, [r2, #0]
 8002a5c:	4b6c      	ldr	r3, [pc, #432]	@ (8002c10 <HAL_RCC_OscConfig+0x274>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a6b      	ldr	r2, [pc, #428]	@ (8002c10 <HAL_RCC_OscConfig+0x274>)
 8002a62:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a66:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d013      	beq.n	8002a98 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a70:	f7ff f996 	bl	8001da0 <HAL_GetTick>
 8002a74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a76:	e008      	b.n	8002a8a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a78:	f7ff f992 	bl	8001da0 <HAL_GetTick>
 8002a7c:	4602      	mov	r2, r0
 8002a7e:	693b      	ldr	r3, [r7, #16]
 8002a80:	1ad3      	subs	r3, r2, r3
 8002a82:	2b64      	cmp	r3, #100	@ 0x64
 8002a84:	d901      	bls.n	8002a8a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002a86:	2303      	movs	r3, #3
 8002a88:	e21f      	b.n	8002eca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a8a:	4b61      	ldr	r3, [pc, #388]	@ (8002c10 <HAL_RCC_OscConfig+0x274>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d0f0      	beq.n	8002a78 <HAL_RCC_OscConfig+0xdc>
 8002a96:	e014      	b.n	8002ac2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a98:	f7ff f982 	bl	8001da0 <HAL_GetTick>
 8002a9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a9e:	e008      	b.n	8002ab2 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002aa0:	f7ff f97e 	bl	8001da0 <HAL_GetTick>
 8002aa4:	4602      	mov	r2, r0
 8002aa6:	693b      	ldr	r3, [r7, #16]
 8002aa8:	1ad3      	subs	r3, r2, r3
 8002aaa:	2b64      	cmp	r3, #100	@ 0x64
 8002aac:	d901      	bls.n	8002ab2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002aae:	2303      	movs	r3, #3
 8002ab0:	e20b      	b.n	8002eca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ab2:	4b57      	ldr	r3, [pc, #348]	@ (8002c10 <HAL_RCC_OscConfig+0x274>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d1f0      	bne.n	8002aa0 <HAL_RCC_OscConfig+0x104>
 8002abe:	e000      	b.n	8002ac2 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ac0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f003 0302 	and.w	r3, r3, #2
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d06f      	beq.n	8002bae <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002ace:	4b50      	ldr	r3, [pc, #320]	@ (8002c10 <HAL_RCC_OscConfig+0x274>)
 8002ad0:	689b      	ldr	r3, [r3, #8]
 8002ad2:	f003 030c 	and.w	r3, r3, #12
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d017      	beq.n	8002b0a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002ada:	4b4d      	ldr	r3, [pc, #308]	@ (8002c10 <HAL_RCC_OscConfig+0x274>)
 8002adc:	689b      	ldr	r3, [r3, #8]
 8002ade:	f003 030c 	and.w	r3, r3, #12
        || \
 8002ae2:	2b08      	cmp	r3, #8
 8002ae4:	d105      	bne.n	8002af2 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002ae6:	4b4a      	ldr	r3, [pc, #296]	@ (8002c10 <HAL_RCC_OscConfig+0x274>)
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d00b      	beq.n	8002b0a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002af2:	4b47      	ldr	r3, [pc, #284]	@ (8002c10 <HAL_RCC_OscConfig+0x274>)
 8002af4:	689b      	ldr	r3, [r3, #8]
 8002af6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002afa:	2b0c      	cmp	r3, #12
 8002afc:	d11c      	bne.n	8002b38 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002afe:	4b44      	ldr	r3, [pc, #272]	@ (8002c10 <HAL_RCC_OscConfig+0x274>)
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d116      	bne.n	8002b38 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b0a:	4b41      	ldr	r3, [pc, #260]	@ (8002c10 <HAL_RCC_OscConfig+0x274>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f003 0302 	and.w	r3, r3, #2
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d005      	beq.n	8002b22 <HAL_RCC_OscConfig+0x186>
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	68db      	ldr	r3, [r3, #12]
 8002b1a:	2b01      	cmp	r3, #1
 8002b1c:	d001      	beq.n	8002b22 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002b1e:	2301      	movs	r3, #1
 8002b20:	e1d3      	b.n	8002eca <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b22:	4b3b      	ldr	r3, [pc, #236]	@ (8002c10 <HAL_RCC_OscConfig+0x274>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	691b      	ldr	r3, [r3, #16]
 8002b2e:	00db      	lsls	r3, r3, #3
 8002b30:	4937      	ldr	r1, [pc, #220]	@ (8002c10 <HAL_RCC_OscConfig+0x274>)
 8002b32:	4313      	orrs	r3, r2
 8002b34:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b36:	e03a      	b.n	8002bae <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	68db      	ldr	r3, [r3, #12]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d020      	beq.n	8002b82 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b40:	4b34      	ldr	r3, [pc, #208]	@ (8002c14 <HAL_RCC_OscConfig+0x278>)
 8002b42:	2201      	movs	r2, #1
 8002b44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b46:	f7ff f92b 	bl	8001da0 <HAL_GetTick>
 8002b4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b4c:	e008      	b.n	8002b60 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b4e:	f7ff f927 	bl	8001da0 <HAL_GetTick>
 8002b52:	4602      	mov	r2, r0
 8002b54:	693b      	ldr	r3, [r7, #16]
 8002b56:	1ad3      	subs	r3, r2, r3
 8002b58:	2b02      	cmp	r3, #2
 8002b5a:	d901      	bls.n	8002b60 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002b5c:	2303      	movs	r3, #3
 8002b5e:	e1b4      	b.n	8002eca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b60:	4b2b      	ldr	r3, [pc, #172]	@ (8002c10 <HAL_RCC_OscConfig+0x274>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f003 0302 	and.w	r3, r3, #2
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d0f0      	beq.n	8002b4e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b6c:	4b28      	ldr	r3, [pc, #160]	@ (8002c10 <HAL_RCC_OscConfig+0x274>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	691b      	ldr	r3, [r3, #16]
 8002b78:	00db      	lsls	r3, r3, #3
 8002b7a:	4925      	ldr	r1, [pc, #148]	@ (8002c10 <HAL_RCC_OscConfig+0x274>)
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	600b      	str	r3, [r1, #0]
 8002b80:	e015      	b.n	8002bae <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b82:	4b24      	ldr	r3, [pc, #144]	@ (8002c14 <HAL_RCC_OscConfig+0x278>)
 8002b84:	2200      	movs	r2, #0
 8002b86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b88:	f7ff f90a 	bl	8001da0 <HAL_GetTick>
 8002b8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b8e:	e008      	b.n	8002ba2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b90:	f7ff f906 	bl	8001da0 <HAL_GetTick>
 8002b94:	4602      	mov	r2, r0
 8002b96:	693b      	ldr	r3, [r7, #16]
 8002b98:	1ad3      	subs	r3, r2, r3
 8002b9a:	2b02      	cmp	r3, #2
 8002b9c:	d901      	bls.n	8002ba2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002b9e:	2303      	movs	r3, #3
 8002ba0:	e193      	b.n	8002eca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ba2:	4b1b      	ldr	r3, [pc, #108]	@ (8002c10 <HAL_RCC_OscConfig+0x274>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f003 0302 	and.w	r3, r3, #2
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d1f0      	bne.n	8002b90 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f003 0308 	and.w	r3, r3, #8
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d036      	beq.n	8002c28 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	695b      	ldr	r3, [r3, #20]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d016      	beq.n	8002bf0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bc2:	4b15      	ldr	r3, [pc, #84]	@ (8002c18 <HAL_RCC_OscConfig+0x27c>)
 8002bc4:	2201      	movs	r2, #1
 8002bc6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bc8:	f7ff f8ea 	bl	8001da0 <HAL_GetTick>
 8002bcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bce:	e008      	b.n	8002be2 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bd0:	f7ff f8e6 	bl	8001da0 <HAL_GetTick>
 8002bd4:	4602      	mov	r2, r0
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	1ad3      	subs	r3, r2, r3
 8002bda:	2b02      	cmp	r3, #2
 8002bdc:	d901      	bls.n	8002be2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002bde:	2303      	movs	r3, #3
 8002be0:	e173      	b.n	8002eca <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002be2:	4b0b      	ldr	r3, [pc, #44]	@ (8002c10 <HAL_RCC_OscConfig+0x274>)
 8002be4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002be6:	f003 0302 	and.w	r3, r3, #2
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d0f0      	beq.n	8002bd0 <HAL_RCC_OscConfig+0x234>
 8002bee:	e01b      	b.n	8002c28 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002bf0:	4b09      	ldr	r3, [pc, #36]	@ (8002c18 <HAL_RCC_OscConfig+0x27c>)
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bf6:	f7ff f8d3 	bl	8001da0 <HAL_GetTick>
 8002bfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bfc:	e00e      	b.n	8002c1c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bfe:	f7ff f8cf 	bl	8001da0 <HAL_GetTick>
 8002c02:	4602      	mov	r2, r0
 8002c04:	693b      	ldr	r3, [r7, #16]
 8002c06:	1ad3      	subs	r3, r2, r3
 8002c08:	2b02      	cmp	r3, #2
 8002c0a:	d907      	bls.n	8002c1c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002c0c:	2303      	movs	r3, #3
 8002c0e:	e15c      	b.n	8002eca <HAL_RCC_OscConfig+0x52e>
 8002c10:	40023800 	.word	0x40023800
 8002c14:	42470000 	.word	0x42470000
 8002c18:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c1c:	4b8a      	ldr	r3, [pc, #552]	@ (8002e48 <HAL_RCC_OscConfig+0x4ac>)
 8002c1e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c20:	f003 0302 	and.w	r3, r3, #2
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d1ea      	bne.n	8002bfe <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f003 0304 	and.w	r3, r3, #4
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	f000 8097 	beq.w	8002d64 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c36:	2300      	movs	r3, #0
 8002c38:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c3a:	4b83      	ldr	r3, [pc, #524]	@ (8002e48 <HAL_RCC_OscConfig+0x4ac>)
 8002c3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d10f      	bne.n	8002c66 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c46:	2300      	movs	r3, #0
 8002c48:	60bb      	str	r3, [r7, #8]
 8002c4a:	4b7f      	ldr	r3, [pc, #508]	@ (8002e48 <HAL_RCC_OscConfig+0x4ac>)
 8002c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c4e:	4a7e      	ldr	r2, [pc, #504]	@ (8002e48 <HAL_RCC_OscConfig+0x4ac>)
 8002c50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c54:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c56:	4b7c      	ldr	r3, [pc, #496]	@ (8002e48 <HAL_RCC_OscConfig+0x4ac>)
 8002c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c5e:	60bb      	str	r3, [r7, #8]
 8002c60:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c62:	2301      	movs	r3, #1
 8002c64:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c66:	4b79      	ldr	r3, [pc, #484]	@ (8002e4c <HAL_RCC_OscConfig+0x4b0>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d118      	bne.n	8002ca4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c72:	4b76      	ldr	r3, [pc, #472]	@ (8002e4c <HAL_RCC_OscConfig+0x4b0>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	4a75      	ldr	r2, [pc, #468]	@ (8002e4c <HAL_RCC_OscConfig+0x4b0>)
 8002c78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c7c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c7e:	f7ff f88f 	bl	8001da0 <HAL_GetTick>
 8002c82:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c84:	e008      	b.n	8002c98 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c86:	f7ff f88b 	bl	8001da0 <HAL_GetTick>
 8002c8a:	4602      	mov	r2, r0
 8002c8c:	693b      	ldr	r3, [r7, #16]
 8002c8e:	1ad3      	subs	r3, r2, r3
 8002c90:	2b02      	cmp	r3, #2
 8002c92:	d901      	bls.n	8002c98 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002c94:	2303      	movs	r3, #3
 8002c96:	e118      	b.n	8002eca <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c98:	4b6c      	ldr	r3, [pc, #432]	@ (8002e4c <HAL_RCC_OscConfig+0x4b0>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d0f0      	beq.n	8002c86 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	689b      	ldr	r3, [r3, #8]
 8002ca8:	2b01      	cmp	r3, #1
 8002caa:	d106      	bne.n	8002cba <HAL_RCC_OscConfig+0x31e>
 8002cac:	4b66      	ldr	r3, [pc, #408]	@ (8002e48 <HAL_RCC_OscConfig+0x4ac>)
 8002cae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cb0:	4a65      	ldr	r2, [pc, #404]	@ (8002e48 <HAL_RCC_OscConfig+0x4ac>)
 8002cb2:	f043 0301 	orr.w	r3, r3, #1
 8002cb6:	6713      	str	r3, [r2, #112]	@ 0x70
 8002cb8:	e01c      	b.n	8002cf4 <HAL_RCC_OscConfig+0x358>
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	689b      	ldr	r3, [r3, #8]
 8002cbe:	2b05      	cmp	r3, #5
 8002cc0:	d10c      	bne.n	8002cdc <HAL_RCC_OscConfig+0x340>
 8002cc2:	4b61      	ldr	r3, [pc, #388]	@ (8002e48 <HAL_RCC_OscConfig+0x4ac>)
 8002cc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cc6:	4a60      	ldr	r2, [pc, #384]	@ (8002e48 <HAL_RCC_OscConfig+0x4ac>)
 8002cc8:	f043 0304 	orr.w	r3, r3, #4
 8002ccc:	6713      	str	r3, [r2, #112]	@ 0x70
 8002cce:	4b5e      	ldr	r3, [pc, #376]	@ (8002e48 <HAL_RCC_OscConfig+0x4ac>)
 8002cd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cd2:	4a5d      	ldr	r2, [pc, #372]	@ (8002e48 <HAL_RCC_OscConfig+0x4ac>)
 8002cd4:	f043 0301 	orr.w	r3, r3, #1
 8002cd8:	6713      	str	r3, [r2, #112]	@ 0x70
 8002cda:	e00b      	b.n	8002cf4 <HAL_RCC_OscConfig+0x358>
 8002cdc:	4b5a      	ldr	r3, [pc, #360]	@ (8002e48 <HAL_RCC_OscConfig+0x4ac>)
 8002cde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ce0:	4a59      	ldr	r2, [pc, #356]	@ (8002e48 <HAL_RCC_OscConfig+0x4ac>)
 8002ce2:	f023 0301 	bic.w	r3, r3, #1
 8002ce6:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ce8:	4b57      	ldr	r3, [pc, #348]	@ (8002e48 <HAL_RCC_OscConfig+0x4ac>)
 8002cea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cec:	4a56      	ldr	r2, [pc, #344]	@ (8002e48 <HAL_RCC_OscConfig+0x4ac>)
 8002cee:	f023 0304 	bic.w	r3, r3, #4
 8002cf2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	689b      	ldr	r3, [r3, #8]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d015      	beq.n	8002d28 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cfc:	f7ff f850 	bl	8001da0 <HAL_GetTick>
 8002d00:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d02:	e00a      	b.n	8002d1a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d04:	f7ff f84c 	bl	8001da0 <HAL_GetTick>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	693b      	ldr	r3, [r7, #16]
 8002d0c:	1ad3      	subs	r3, r2, r3
 8002d0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d901      	bls.n	8002d1a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002d16:	2303      	movs	r3, #3
 8002d18:	e0d7      	b.n	8002eca <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d1a:	4b4b      	ldr	r3, [pc, #300]	@ (8002e48 <HAL_RCC_OscConfig+0x4ac>)
 8002d1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d1e:	f003 0302 	and.w	r3, r3, #2
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d0ee      	beq.n	8002d04 <HAL_RCC_OscConfig+0x368>
 8002d26:	e014      	b.n	8002d52 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d28:	f7ff f83a 	bl	8001da0 <HAL_GetTick>
 8002d2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d2e:	e00a      	b.n	8002d46 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d30:	f7ff f836 	bl	8001da0 <HAL_GetTick>
 8002d34:	4602      	mov	r2, r0
 8002d36:	693b      	ldr	r3, [r7, #16]
 8002d38:	1ad3      	subs	r3, r2, r3
 8002d3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d901      	bls.n	8002d46 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002d42:	2303      	movs	r3, #3
 8002d44:	e0c1      	b.n	8002eca <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d46:	4b40      	ldr	r3, [pc, #256]	@ (8002e48 <HAL_RCC_OscConfig+0x4ac>)
 8002d48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d4a:	f003 0302 	and.w	r3, r3, #2
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d1ee      	bne.n	8002d30 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002d52:	7dfb      	ldrb	r3, [r7, #23]
 8002d54:	2b01      	cmp	r3, #1
 8002d56:	d105      	bne.n	8002d64 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d58:	4b3b      	ldr	r3, [pc, #236]	@ (8002e48 <HAL_RCC_OscConfig+0x4ac>)
 8002d5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d5c:	4a3a      	ldr	r2, [pc, #232]	@ (8002e48 <HAL_RCC_OscConfig+0x4ac>)
 8002d5e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d62:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	699b      	ldr	r3, [r3, #24]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	f000 80ad 	beq.w	8002ec8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002d6e:	4b36      	ldr	r3, [pc, #216]	@ (8002e48 <HAL_RCC_OscConfig+0x4ac>)
 8002d70:	689b      	ldr	r3, [r3, #8]
 8002d72:	f003 030c 	and.w	r3, r3, #12
 8002d76:	2b08      	cmp	r3, #8
 8002d78:	d060      	beq.n	8002e3c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	699b      	ldr	r3, [r3, #24]
 8002d7e:	2b02      	cmp	r3, #2
 8002d80:	d145      	bne.n	8002e0e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d82:	4b33      	ldr	r3, [pc, #204]	@ (8002e50 <HAL_RCC_OscConfig+0x4b4>)
 8002d84:	2200      	movs	r2, #0
 8002d86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d88:	f7ff f80a 	bl	8001da0 <HAL_GetTick>
 8002d8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d8e:	e008      	b.n	8002da2 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d90:	f7ff f806 	bl	8001da0 <HAL_GetTick>
 8002d94:	4602      	mov	r2, r0
 8002d96:	693b      	ldr	r3, [r7, #16]
 8002d98:	1ad3      	subs	r3, r2, r3
 8002d9a:	2b02      	cmp	r3, #2
 8002d9c:	d901      	bls.n	8002da2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002d9e:	2303      	movs	r3, #3
 8002da0:	e093      	b.n	8002eca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002da2:	4b29      	ldr	r3, [pc, #164]	@ (8002e48 <HAL_RCC_OscConfig+0x4ac>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d1f0      	bne.n	8002d90 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	69da      	ldr	r2, [r3, #28]
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6a1b      	ldr	r3, [r3, #32]
 8002db6:	431a      	orrs	r2, r3
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dbc:	019b      	lsls	r3, r3, #6
 8002dbe:	431a      	orrs	r2, r3
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dc4:	085b      	lsrs	r3, r3, #1
 8002dc6:	3b01      	subs	r3, #1
 8002dc8:	041b      	lsls	r3, r3, #16
 8002dca:	431a      	orrs	r2, r3
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dd0:	061b      	lsls	r3, r3, #24
 8002dd2:	431a      	orrs	r2, r3
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dd8:	071b      	lsls	r3, r3, #28
 8002dda:	491b      	ldr	r1, [pc, #108]	@ (8002e48 <HAL_RCC_OscConfig+0x4ac>)
 8002ddc:	4313      	orrs	r3, r2
 8002dde:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002de0:	4b1b      	ldr	r3, [pc, #108]	@ (8002e50 <HAL_RCC_OscConfig+0x4b4>)
 8002de2:	2201      	movs	r2, #1
 8002de4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002de6:	f7fe ffdb 	bl	8001da0 <HAL_GetTick>
 8002dea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002dec:	e008      	b.n	8002e00 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dee:	f7fe ffd7 	bl	8001da0 <HAL_GetTick>
 8002df2:	4602      	mov	r2, r0
 8002df4:	693b      	ldr	r3, [r7, #16]
 8002df6:	1ad3      	subs	r3, r2, r3
 8002df8:	2b02      	cmp	r3, #2
 8002dfa:	d901      	bls.n	8002e00 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002dfc:	2303      	movs	r3, #3
 8002dfe:	e064      	b.n	8002eca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e00:	4b11      	ldr	r3, [pc, #68]	@ (8002e48 <HAL_RCC_OscConfig+0x4ac>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d0f0      	beq.n	8002dee <HAL_RCC_OscConfig+0x452>
 8002e0c:	e05c      	b.n	8002ec8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e0e:	4b10      	ldr	r3, [pc, #64]	@ (8002e50 <HAL_RCC_OscConfig+0x4b4>)
 8002e10:	2200      	movs	r2, #0
 8002e12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e14:	f7fe ffc4 	bl	8001da0 <HAL_GetTick>
 8002e18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e1a:	e008      	b.n	8002e2e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e1c:	f7fe ffc0 	bl	8001da0 <HAL_GetTick>
 8002e20:	4602      	mov	r2, r0
 8002e22:	693b      	ldr	r3, [r7, #16]
 8002e24:	1ad3      	subs	r3, r2, r3
 8002e26:	2b02      	cmp	r3, #2
 8002e28:	d901      	bls.n	8002e2e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002e2a:	2303      	movs	r3, #3
 8002e2c:	e04d      	b.n	8002eca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e2e:	4b06      	ldr	r3, [pc, #24]	@ (8002e48 <HAL_RCC_OscConfig+0x4ac>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d1f0      	bne.n	8002e1c <HAL_RCC_OscConfig+0x480>
 8002e3a:	e045      	b.n	8002ec8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	699b      	ldr	r3, [r3, #24]
 8002e40:	2b01      	cmp	r3, #1
 8002e42:	d107      	bne.n	8002e54 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002e44:	2301      	movs	r3, #1
 8002e46:	e040      	b.n	8002eca <HAL_RCC_OscConfig+0x52e>
 8002e48:	40023800 	.word	0x40023800
 8002e4c:	40007000 	.word	0x40007000
 8002e50:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002e54:	4b1f      	ldr	r3, [pc, #124]	@ (8002ed4 <HAL_RCC_OscConfig+0x538>)
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	699b      	ldr	r3, [r3, #24]
 8002e5e:	2b01      	cmp	r3, #1
 8002e60:	d030      	beq.n	8002ec4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e6c:	429a      	cmp	r2, r3
 8002e6e:	d129      	bne.n	8002ec4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e7a:	429a      	cmp	r2, r3
 8002e7c:	d122      	bne.n	8002ec4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e7e:	68fa      	ldr	r2, [r7, #12]
 8002e80:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002e84:	4013      	ands	r3, r2
 8002e86:	687a      	ldr	r2, [r7, #4]
 8002e88:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002e8a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d119      	bne.n	8002ec4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e9a:	085b      	lsrs	r3, r3, #1
 8002e9c:	3b01      	subs	r3, #1
 8002e9e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ea0:	429a      	cmp	r2, r3
 8002ea2:	d10f      	bne.n	8002ec4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eae:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002eb0:	429a      	cmp	r2, r3
 8002eb2:	d107      	bne.n	8002ec4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ebe:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ec0:	429a      	cmp	r2, r3
 8002ec2:	d001      	beq.n	8002ec8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	e000      	b.n	8002eca <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002ec8:	2300      	movs	r3, #0
}
 8002eca:	4618      	mov	r0, r3
 8002ecc:	3718      	adds	r7, #24
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bd80      	pop	{r7, pc}
 8002ed2:	bf00      	nop
 8002ed4:	40023800 	.word	0x40023800

08002ed8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b082      	sub	sp, #8
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d101      	bne.n	8002eea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	e041      	b.n	8002f6e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ef0:	b2db      	uxtb	r3, r3
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d106      	bne.n	8002f04 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2200      	movs	r2, #0
 8002efa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002efe:	6878      	ldr	r0, [r7, #4]
 8002f00:	f000 f839 	bl	8002f76 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2202      	movs	r2, #2
 8002f08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681a      	ldr	r2, [r3, #0]
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	3304      	adds	r3, #4
 8002f14:	4619      	mov	r1, r3
 8002f16:	4610      	mov	r0, r2
 8002f18:	f000 f9c0 	bl	800329c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2201      	movs	r2, #1
 8002f20:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2201      	movs	r2, #1
 8002f28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2201      	movs	r2, #1
 8002f30:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2201      	movs	r2, #1
 8002f38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2201      	movs	r2, #1
 8002f40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2201      	movs	r2, #1
 8002f48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2201      	movs	r2, #1
 8002f50:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2201      	movs	r2, #1
 8002f58:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2201      	movs	r2, #1
 8002f60:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2201      	movs	r2, #1
 8002f68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002f6c:	2300      	movs	r3, #0
}
 8002f6e:	4618      	mov	r0, r3
 8002f70:	3708      	adds	r7, #8
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bd80      	pop	{r7, pc}

08002f76 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002f76:	b480      	push	{r7}
 8002f78:	b083      	sub	sp, #12
 8002f7a:	af00      	add	r7, sp, #0
 8002f7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002f7e:	bf00      	nop
 8002f80:	370c      	adds	r7, #12
 8002f82:	46bd      	mov	sp, r7
 8002f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f88:	4770      	bx	lr
	...

08002f8c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	b085      	sub	sp, #20
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f9a:	b2db      	uxtb	r3, r3
 8002f9c:	2b01      	cmp	r3, #1
 8002f9e:	d001      	beq.n	8002fa4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	e04e      	b.n	8003042 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2202      	movs	r2, #2
 8002fa8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	68da      	ldr	r2, [r3, #12]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f042 0201 	orr.w	r2, r2, #1
 8002fba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a23      	ldr	r2, [pc, #140]	@ (8003050 <HAL_TIM_Base_Start_IT+0xc4>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d022      	beq.n	800300c <HAL_TIM_Base_Start_IT+0x80>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002fce:	d01d      	beq.n	800300c <HAL_TIM_Base_Start_IT+0x80>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a1f      	ldr	r2, [pc, #124]	@ (8003054 <HAL_TIM_Base_Start_IT+0xc8>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d018      	beq.n	800300c <HAL_TIM_Base_Start_IT+0x80>
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4a1e      	ldr	r2, [pc, #120]	@ (8003058 <HAL_TIM_Base_Start_IT+0xcc>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d013      	beq.n	800300c <HAL_TIM_Base_Start_IT+0x80>
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a1c      	ldr	r2, [pc, #112]	@ (800305c <HAL_TIM_Base_Start_IT+0xd0>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d00e      	beq.n	800300c <HAL_TIM_Base_Start_IT+0x80>
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4a1b      	ldr	r2, [pc, #108]	@ (8003060 <HAL_TIM_Base_Start_IT+0xd4>)
 8002ff4:	4293      	cmp	r3, r2
 8002ff6:	d009      	beq.n	800300c <HAL_TIM_Base_Start_IT+0x80>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a19      	ldr	r2, [pc, #100]	@ (8003064 <HAL_TIM_Base_Start_IT+0xd8>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d004      	beq.n	800300c <HAL_TIM_Base_Start_IT+0x80>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	4a18      	ldr	r2, [pc, #96]	@ (8003068 <HAL_TIM_Base_Start_IT+0xdc>)
 8003008:	4293      	cmp	r3, r2
 800300a:	d111      	bne.n	8003030 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	689b      	ldr	r3, [r3, #8]
 8003012:	f003 0307 	and.w	r3, r3, #7
 8003016:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	2b06      	cmp	r3, #6
 800301c:	d010      	beq.n	8003040 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	681a      	ldr	r2, [r3, #0]
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f042 0201 	orr.w	r2, r2, #1
 800302c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800302e:	e007      	b.n	8003040 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	681a      	ldr	r2, [r3, #0]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f042 0201 	orr.w	r2, r2, #1
 800303e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003040:	2300      	movs	r3, #0
}
 8003042:	4618      	mov	r0, r3
 8003044:	3714      	adds	r7, #20
 8003046:	46bd      	mov	sp, r7
 8003048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304c:	4770      	bx	lr
 800304e:	bf00      	nop
 8003050:	40010000 	.word	0x40010000
 8003054:	40000400 	.word	0x40000400
 8003058:	40000800 	.word	0x40000800
 800305c:	40000c00 	.word	0x40000c00
 8003060:	40010400 	.word	0x40010400
 8003064:	40014000 	.word	0x40014000
 8003068:	40001800 	.word	0x40001800

0800306c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b084      	sub	sp, #16
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	68db      	ldr	r3, [r3, #12]
 800307a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	691b      	ldr	r3, [r3, #16]
 8003082:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003084:	68bb      	ldr	r3, [r7, #8]
 8003086:	f003 0302 	and.w	r3, r3, #2
 800308a:	2b00      	cmp	r3, #0
 800308c:	d020      	beq.n	80030d0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	f003 0302 	and.w	r3, r3, #2
 8003094:	2b00      	cmp	r3, #0
 8003096:	d01b      	beq.n	80030d0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f06f 0202 	mvn.w	r2, #2
 80030a0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2201      	movs	r2, #1
 80030a6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	699b      	ldr	r3, [r3, #24]
 80030ae:	f003 0303 	and.w	r3, r3, #3
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d003      	beq.n	80030be <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80030b6:	6878      	ldr	r0, [r7, #4]
 80030b8:	f000 f8d2 	bl	8003260 <HAL_TIM_IC_CaptureCallback>
 80030bc:	e005      	b.n	80030ca <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80030be:	6878      	ldr	r0, [r7, #4]
 80030c0:	f000 f8c4 	bl	800324c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030c4:	6878      	ldr	r0, [r7, #4]
 80030c6:	f000 f8d5 	bl	8003274 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2200      	movs	r2, #0
 80030ce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80030d0:	68bb      	ldr	r3, [r7, #8]
 80030d2:	f003 0304 	and.w	r3, r3, #4
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d020      	beq.n	800311c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	f003 0304 	and.w	r3, r3, #4
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d01b      	beq.n	800311c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f06f 0204 	mvn.w	r2, #4
 80030ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2202      	movs	r2, #2
 80030f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	699b      	ldr	r3, [r3, #24]
 80030fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d003      	beq.n	800310a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003102:	6878      	ldr	r0, [r7, #4]
 8003104:	f000 f8ac 	bl	8003260 <HAL_TIM_IC_CaptureCallback>
 8003108:	e005      	b.n	8003116 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800310a:	6878      	ldr	r0, [r7, #4]
 800310c:	f000 f89e 	bl	800324c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003110:	6878      	ldr	r0, [r7, #4]
 8003112:	f000 f8af 	bl	8003274 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2200      	movs	r2, #0
 800311a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800311c:	68bb      	ldr	r3, [r7, #8]
 800311e:	f003 0308 	and.w	r3, r3, #8
 8003122:	2b00      	cmp	r3, #0
 8003124:	d020      	beq.n	8003168 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	f003 0308 	and.w	r3, r3, #8
 800312c:	2b00      	cmp	r3, #0
 800312e:	d01b      	beq.n	8003168 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f06f 0208 	mvn.w	r2, #8
 8003138:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2204      	movs	r2, #4
 800313e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	69db      	ldr	r3, [r3, #28]
 8003146:	f003 0303 	and.w	r3, r3, #3
 800314a:	2b00      	cmp	r3, #0
 800314c:	d003      	beq.n	8003156 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800314e:	6878      	ldr	r0, [r7, #4]
 8003150:	f000 f886 	bl	8003260 <HAL_TIM_IC_CaptureCallback>
 8003154:	e005      	b.n	8003162 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003156:	6878      	ldr	r0, [r7, #4]
 8003158:	f000 f878 	bl	800324c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800315c:	6878      	ldr	r0, [r7, #4]
 800315e:	f000 f889 	bl	8003274 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2200      	movs	r2, #0
 8003166:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003168:	68bb      	ldr	r3, [r7, #8]
 800316a:	f003 0310 	and.w	r3, r3, #16
 800316e:	2b00      	cmp	r3, #0
 8003170:	d020      	beq.n	80031b4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	f003 0310 	and.w	r3, r3, #16
 8003178:	2b00      	cmp	r3, #0
 800317a:	d01b      	beq.n	80031b4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f06f 0210 	mvn.w	r2, #16
 8003184:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2208      	movs	r2, #8
 800318a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	69db      	ldr	r3, [r3, #28]
 8003192:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003196:	2b00      	cmp	r3, #0
 8003198:	d003      	beq.n	80031a2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800319a:	6878      	ldr	r0, [r7, #4]
 800319c:	f000 f860 	bl	8003260 <HAL_TIM_IC_CaptureCallback>
 80031a0:	e005      	b.n	80031ae <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80031a2:	6878      	ldr	r0, [r7, #4]
 80031a4:	f000 f852 	bl	800324c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031a8:	6878      	ldr	r0, [r7, #4]
 80031aa:	f000 f863 	bl	8003274 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2200      	movs	r2, #0
 80031b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80031b4:	68bb      	ldr	r3, [r7, #8]
 80031b6:	f003 0301 	and.w	r3, r3, #1
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d00c      	beq.n	80031d8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	f003 0301 	and.w	r3, r3, #1
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d007      	beq.n	80031d8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f06f 0201 	mvn.w	r2, #1
 80031d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80031d2:	6878      	ldr	r0, [r7, #4]
 80031d4:	f7fe fb96 	bl	8001904 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80031d8:	68bb      	ldr	r3, [r7, #8]
 80031da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d00c      	beq.n	80031fc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d007      	beq.n	80031fc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80031f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80031f6:	6878      	ldr	r0, [r7, #4]
 80031f8:	f000 f900 	bl	80033fc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80031fc:	68bb      	ldr	r3, [r7, #8]
 80031fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003202:	2b00      	cmp	r3, #0
 8003204:	d00c      	beq.n	8003220 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800320c:	2b00      	cmp	r3, #0
 800320e:	d007      	beq.n	8003220 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003218:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800321a:	6878      	ldr	r0, [r7, #4]
 800321c:	f000 f834 	bl	8003288 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003220:	68bb      	ldr	r3, [r7, #8]
 8003222:	f003 0320 	and.w	r3, r3, #32
 8003226:	2b00      	cmp	r3, #0
 8003228:	d00c      	beq.n	8003244 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	f003 0320 	and.w	r3, r3, #32
 8003230:	2b00      	cmp	r3, #0
 8003232:	d007      	beq.n	8003244 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f06f 0220 	mvn.w	r2, #32
 800323c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800323e:	6878      	ldr	r0, [r7, #4]
 8003240:	f000 f8d2 	bl	80033e8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003244:	bf00      	nop
 8003246:	3710      	adds	r7, #16
 8003248:	46bd      	mov	sp, r7
 800324a:	bd80      	pop	{r7, pc}

0800324c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800324c:	b480      	push	{r7}
 800324e:	b083      	sub	sp, #12
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003254:	bf00      	nop
 8003256:	370c      	adds	r7, #12
 8003258:	46bd      	mov	sp, r7
 800325a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325e:	4770      	bx	lr

08003260 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003260:	b480      	push	{r7}
 8003262:	b083      	sub	sp, #12
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003268:	bf00      	nop
 800326a:	370c      	adds	r7, #12
 800326c:	46bd      	mov	sp, r7
 800326e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003272:	4770      	bx	lr

08003274 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003274:	b480      	push	{r7}
 8003276:	b083      	sub	sp, #12
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800327c:	bf00      	nop
 800327e:	370c      	adds	r7, #12
 8003280:	46bd      	mov	sp, r7
 8003282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003286:	4770      	bx	lr

08003288 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003288:	b480      	push	{r7}
 800328a:	b083      	sub	sp, #12
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003290:	bf00      	nop
 8003292:	370c      	adds	r7, #12
 8003294:	46bd      	mov	sp, r7
 8003296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329a:	4770      	bx	lr

0800329c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800329c:	b480      	push	{r7}
 800329e:	b085      	sub	sp, #20
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
 80032a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	4a43      	ldr	r2, [pc, #268]	@ (80033bc <TIM_Base_SetConfig+0x120>)
 80032b0:	4293      	cmp	r3, r2
 80032b2:	d013      	beq.n	80032dc <TIM_Base_SetConfig+0x40>
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032ba:	d00f      	beq.n	80032dc <TIM_Base_SetConfig+0x40>
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	4a40      	ldr	r2, [pc, #256]	@ (80033c0 <TIM_Base_SetConfig+0x124>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d00b      	beq.n	80032dc <TIM_Base_SetConfig+0x40>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	4a3f      	ldr	r2, [pc, #252]	@ (80033c4 <TIM_Base_SetConfig+0x128>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d007      	beq.n	80032dc <TIM_Base_SetConfig+0x40>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	4a3e      	ldr	r2, [pc, #248]	@ (80033c8 <TIM_Base_SetConfig+0x12c>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d003      	beq.n	80032dc <TIM_Base_SetConfig+0x40>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	4a3d      	ldr	r2, [pc, #244]	@ (80033cc <TIM_Base_SetConfig+0x130>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d108      	bne.n	80032ee <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80032e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	68fa      	ldr	r2, [r7, #12]
 80032ea:	4313      	orrs	r3, r2
 80032ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	4a32      	ldr	r2, [pc, #200]	@ (80033bc <TIM_Base_SetConfig+0x120>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d02b      	beq.n	800334e <TIM_Base_SetConfig+0xb2>
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032fc:	d027      	beq.n	800334e <TIM_Base_SetConfig+0xb2>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	4a2f      	ldr	r2, [pc, #188]	@ (80033c0 <TIM_Base_SetConfig+0x124>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d023      	beq.n	800334e <TIM_Base_SetConfig+0xb2>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	4a2e      	ldr	r2, [pc, #184]	@ (80033c4 <TIM_Base_SetConfig+0x128>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d01f      	beq.n	800334e <TIM_Base_SetConfig+0xb2>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	4a2d      	ldr	r2, [pc, #180]	@ (80033c8 <TIM_Base_SetConfig+0x12c>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d01b      	beq.n	800334e <TIM_Base_SetConfig+0xb2>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	4a2c      	ldr	r2, [pc, #176]	@ (80033cc <TIM_Base_SetConfig+0x130>)
 800331a:	4293      	cmp	r3, r2
 800331c:	d017      	beq.n	800334e <TIM_Base_SetConfig+0xb2>
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	4a2b      	ldr	r2, [pc, #172]	@ (80033d0 <TIM_Base_SetConfig+0x134>)
 8003322:	4293      	cmp	r3, r2
 8003324:	d013      	beq.n	800334e <TIM_Base_SetConfig+0xb2>
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	4a2a      	ldr	r2, [pc, #168]	@ (80033d4 <TIM_Base_SetConfig+0x138>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d00f      	beq.n	800334e <TIM_Base_SetConfig+0xb2>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	4a29      	ldr	r2, [pc, #164]	@ (80033d8 <TIM_Base_SetConfig+0x13c>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d00b      	beq.n	800334e <TIM_Base_SetConfig+0xb2>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	4a28      	ldr	r2, [pc, #160]	@ (80033dc <TIM_Base_SetConfig+0x140>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d007      	beq.n	800334e <TIM_Base_SetConfig+0xb2>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	4a27      	ldr	r2, [pc, #156]	@ (80033e0 <TIM_Base_SetConfig+0x144>)
 8003342:	4293      	cmp	r3, r2
 8003344:	d003      	beq.n	800334e <TIM_Base_SetConfig+0xb2>
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	4a26      	ldr	r2, [pc, #152]	@ (80033e4 <TIM_Base_SetConfig+0x148>)
 800334a:	4293      	cmp	r3, r2
 800334c:	d108      	bne.n	8003360 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003354:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	68db      	ldr	r3, [r3, #12]
 800335a:	68fa      	ldr	r2, [r7, #12]
 800335c:	4313      	orrs	r3, r2
 800335e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	695b      	ldr	r3, [r3, #20]
 800336a:	4313      	orrs	r3, r2
 800336c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	689a      	ldr	r2, [r3, #8]
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	681a      	ldr	r2, [r3, #0]
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	4a0e      	ldr	r2, [pc, #56]	@ (80033bc <TIM_Base_SetConfig+0x120>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d003      	beq.n	800338e <TIM_Base_SetConfig+0xf2>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	4a10      	ldr	r2, [pc, #64]	@ (80033cc <TIM_Base_SetConfig+0x130>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d103      	bne.n	8003396 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	691a      	ldr	r2, [r3, #16]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f043 0204 	orr.w	r2, r3, #4
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	2201      	movs	r2, #1
 80033a6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	68fa      	ldr	r2, [r7, #12]
 80033ac:	601a      	str	r2, [r3, #0]
}
 80033ae:	bf00      	nop
 80033b0:	3714      	adds	r7, #20
 80033b2:	46bd      	mov	sp, r7
 80033b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b8:	4770      	bx	lr
 80033ba:	bf00      	nop
 80033bc:	40010000 	.word	0x40010000
 80033c0:	40000400 	.word	0x40000400
 80033c4:	40000800 	.word	0x40000800
 80033c8:	40000c00 	.word	0x40000c00
 80033cc:	40010400 	.word	0x40010400
 80033d0:	40014000 	.word	0x40014000
 80033d4:	40014400 	.word	0x40014400
 80033d8:	40014800 	.word	0x40014800
 80033dc:	40001800 	.word	0x40001800
 80033e0:	40001c00 	.word	0x40001c00
 80033e4:	40002000 	.word	0x40002000

080033e8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80033e8:	b480      	push	{r7}
 80033ea:	b083      	sub	sp, #12
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80033f0:	bf00      	nop
 80033f2:	370c      	adds	r7, #12
 80033f4:	46bd      	mov	sp, r7
 80033f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fa:	4770      	bx	lr

080033fc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80033fc:	b480      	push	{r7}
 80033fe:	b083      	sub	sp, #12
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003404:	bf00      	nop
 8003406:	370c      	adds	r7, #12
 8003408:	46bd      	mov	sp, r7
 800340a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340e:	4770      	bx	lr

08003410 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b082      	sub	sp, #8
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d101      	bne.n	8003422 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800341e:	2301      	movs	r3, #1
 8003420:	e042      	b.n	80034a8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003428:	b2db      	uxtb	r3, r3
 800342a:	2b00      	cmp	r3, #0
 800342c:	d106      	bne.n	800343c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2200      	movs	r2, #0
 8003432:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003436:	6878      	ldr	r0, [r7, #4]
 8003438:	f7fe faa4 	bl	8001984 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2224      	movs	r2, #36	@ 0x24
 8003440:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	68da      	ldr	r2, [r3, #12]
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003452:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003454:	6878      	ldr	r0, [r7, #4]
 8003456:	f000 f82b 	bl	80034b0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	691a      	ldr	r2, [r3, #16]
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003468:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	695a      	ldr	r2, [r3, #20]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003478:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	68da      	ldr	r2, [r3, #12]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003488:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2200      	movs	r2, #0
 800348e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2220      	movs	r2, #32
 8003494:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2220      	movs	r2, #32
 800349c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2200      	movs	r2, #0
 80034a4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80034a6:	2300      	movs	r3, #0
}
 80034a8:	4618      	mov	r0, r3
 80034aa:	3708      	adds	r7, #8
 80034ac:	46bd      	mov	sp, r7
 80034ae:	bd80      	pop	{r7, pc}

080034b0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80034b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80034b4:	b0c0      	sub	sp, #256	@ 0x100
 80034b6:	af00      	add	r7, sp, #0
 80034b8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80034bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	691b      	ldr	r3, [r3, #16]
 80034c4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80034c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034cc:	68d9      	ldr	r1, [r3, #12]
 80034ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034d2:	681a      	ldr	r2, [r3, #0]
 80034d4:	ea40 0301 	orr.w	r3, r0, r1
 80034d8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80034da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034de:	689a      	ldr	r2, [r3, #8]
 80034e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034e4:	691b      	ldr	r3, [r3, #16]
 80034e6:	431a      	orrs	r2, r3
 80034e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034ec:	695b      	ldr	r3, [r3, #20]
 80034ee:	431a      	orrs	r2, r3
 80034f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034f4:	69db      	ldr	r3, [r3, #28]
 80034f6:	4313      	orrs	r3, r2
 80034f8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80034fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	68db      	ldr	r3, [r3, #12]
 8003504:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003508:	f021 010c 	bic.w	r1, r1, #12
 800350c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003510:	681a      	ldr	r2, [r3, #0]
 8003512:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003516:	430b      	orrs	r3, r1
 8003518:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800351a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	695b      	ldr	r3, [r3, #20]
 8003522:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003526:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800352a:	6999      	ldr	r1, [r3, #24]
 800352c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003530:	681a      	ldr	r2, [r3, #0]
 8003532:	ea40 0301 	orr.w	r3, r0, r1
 8003536:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003538:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800353c:	681a      	ldr	r2, [r3, #0]
 800353e:	4b8f      	ldr	r3, [pc, #572]	@ (800377c <UART_SetConfig+0x2cc>)
 8003540:	429a      	cmp	r2, r3
 8003542:	d005      	beq.n	8003550 <UART_SetConfig+0xa0>
 8003544:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003548:	681a      	ldr	r2, [r3, #0]
 800354a:	4b8d      	ldr	r3, [pc, #564]	@ (8003780 <UART_SetConfig+0x2d0>)
 800354c:	429a      	cmp	r2, r3
 800354e:	d104      	bne.n	800355a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003550:	f7fe ffae 	bl	80024b0 <HAL_RCC_GetPCLK2Freq>
 8003554:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003558:	e003      	b.n	8003562 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800355a:	f7fe ff95 	bl	8002488 <HAL_RCC_GetPCLK1Freq>
 800355e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003562:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003566:	69db      	ldr	r3, [r3, #28]
 8003568:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800356c:	f040 810c 	bne.w	8003788 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003570:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003574:	2200      	movs	r2, #0
 8003576:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800357a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800357e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003582:	4622      	mov	r2, r4
 8003584:	462b      	mov	r3, r5
 8003586:	1891      	adds	r1, r2, r2
 8003588:	65b9      	str	r1, [r7, #88]	@ 0x58
 800358a:	415b      	adcs	r3, r3
 800358c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800358e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003592:	4621      	mov	r1, r4
 8003594:	eb12 0801 	adds.w	r8, r2, r1
 8003598:	4629      	mov	r1, r5
 800359a:	eb43 0901 	adc.w	r9, r3, r1
 800359e:	f04f 0200 	mov.w	r2, #0
 80035a2:	f04f 0300 	mov.w	r3, #0
 80035a6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80035aa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80035ae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80035b2:	4690      	mov	r8, r2
 80035b4:	4699      	mov	r9, r3
 80035b6:	4623      	mov	r3, r4
 80035b8:	eb18 0303 	adds.w	r3, r8, r3
 80035bc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80035c0:	462b      	mov	r3, r5
 80035c2:	eb49 0303 	adc.w	r3, r9, r3
 80035c6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80035ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035ce:	685b      	ldr	r3, [r3, #4]
 80035d0:	2200      	movs	r2, #0
 80035d2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80035d6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80035da:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80035de:	460b      	mov	r3, r1
 80035e0:	18db      	adds	r3, r3, r3
 80035e2:	653b      	str	r3, [r7, #80]	@ 0x50
 80035e4:	4613      	mov	r3, r2
 80035e6:	eb42 0303 	adc.w	r3, r2, r3
 80035ea:	657b      	str	r3, [r7, #84]	@ 0x54
 80035ec:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80035f0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80035f4:	f7fd f992 	bl	800091c <__aeabi_uldivmod>
 80035f8:	4602      	mov	r2, r0
 80035fa:	460b      	mov	r3, r1
 80035fc:	4b61      	ldr	r3, [pc, #388]	@ (8003784 <UART_SetConfig+0x2d4>)
 80035fe:	fba3 2302 	umull	r2, r3, r3, r2
 8003602:	095b      	lsrs	r3, r3, #5
 8003604:	011c      	lsls	r4, r3, #4
 8003606:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800360a:	2200      	movs	r2, #0
 800360c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003610:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003614:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003618:	4642      	mov	r2, r8
 800361a:	464b      	mov	r3, r9
 800361c:	1891      	adds	r1, r2, r2
 800361e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003620:	415b      	adcs	r3, r3
 8003622:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003624:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003628:	4641      	mov	r1, r8
 800362a:	eb12 0a01 	adds.w	sl, r2, r1
 800362e:	4649      	mov	r1, r9
 8003630:	eb43 0b01 	adc.w	fp, r3, r1
 8003634:	f04f 0200 	mov.w	r2, #0
 8003638:	f04f 0300 	mov.w	r3, #0
 800363c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003640:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003644:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003648:	4692      	mov	sl, r2
 800364a:	469b      	mov	fp, r3
 800364c:	4643      	mov	r3, r8
 800364e:	eb1a 0303 	adds.w	r3, sl, r3
 8003652:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003656:	464b      	mov	r3, r9
 8003658:	eb4b 0303 	adc.w	r3, fp, r3
 800365c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003660:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	2200      	movs	r2, #0
 8003668:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800366c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003670:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003674:	460b      	mov	r3, r1
 8003676:	18db      	adds	r3, r3, r3
 8003678:	643b      	str	r3, [r7, #64]	@ 0x40
 800367a:	4613      	mov	r3, r2
 800367c:	eb42 0303 	adc.w	r3, r2, r3
 8003680:	647b      	str	r3, [r7, #68]	@ 0x44
 8003682:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003686:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800368a:	f7fd f947 	bl	800091c <__aeabi_uldivmod>
 800368e:	4602      	mov	r2, r0
 8003690:	460b      	mov	r3, r1
 8003692:	4611      	mov	r1, r2
 8003694:	4b3b      	ldr	r3, [pc, #236]	@ (8003784 <UART_SetConfig+0x2d4>)
 8003696:	fba3 2301 	umull	r2, r3, r3, r1
 800369a:	095b      	lsrs	r3, r3, #5
 800369c:	2264      	movs	r2, #100	@ 0x64
 800369e:	fb02 f303 	mul.w	r3, r2, r3
 80036a2:	1acb      	subs	r3, r1, r3
 80036a4:	00db      	lsls	r3, r3, #3
 80036a6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80036aa:	4b36      	ldr	r3, [pc, #216]	@ (8003784 <UART_SetConfig+0x2d4>)
 80036ac:	fba3 2302 	umull	r2, r3, r3, r2
 80036b0:	095b      	lsrs	r3, r3, #5
 80036b2:	005b      	lsls	r3, r3, #1
 80036b4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80036b8:	441c      	add	r4, r3
 80036ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80036be:	2200      	movs	r2, #0
 80036c0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80036c4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80036c8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80036cc:	4642      	mov	r2, r8
 80036ce:	464b      	mov	r3, r9
 80036d0:	1891      	adds	r1, r2, r2
 80036d2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80036d4:	415b      	adcs	r3, r3
 80036d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80036d8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80036dc:	4641      	mov	r1, r8
 80036de:	1851      	adds	r1, r2, r1
 80036e0:	6339      	str	r1, [r7, #48]	@ 0x30
 80036e2:	4649      	mov	r1, r9
 80036e4:	414b      	adcs	r3, r1
 80036e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80036e8:	f04f 0200 	mov.w	r2, #0
 80036ec:	f04f 0300 	mov.w	r3, #0
 80036f0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80036f4:	4659      	mov	r1, fp
 80036f6:	00cb      	lsls	r3, r1, #3
 80036f8:	4651      	mov	r1, sl
 80036fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80036fe:	4651      	mov	r1, sl
 8003700:	00ca      	lsls	r2, r1, #3
 8003702:	4610      	mov	r0, r2
 8003704:	4619      	mov	r1, r3
 8003706:	4603      	mov	r3, r0
 8003708:	4642      	mov	r2, r8
 800370a:	189b      	adds	r3, r3, r2
 800370c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003710:	464b      	mov	r3, r9
 8003712:	460a      	mov	r2, r1
 8003714:	eb42 0303 	adc.w	r3, r2, r3
 8003718:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800371c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	2200      	movs	r2, #0
 8003724:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003728:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800372c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003730:	460b      	mov	r3, r1
 8003732:	18db      	adds	r3, r3, r3
 8003734:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003736:	4613      	mov	r3, r2
 8003738:	eb42 0303 	adc.w	r3, r2, r3
 800373c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800373e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003742:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003746:	f7fd f8e9 	bl	800091c <__aeabi_uldivmod>
 800374a:	4602      	mov	r2, r0
 800374c:	460b      	mov	r3, r1
 800374e:	4b0d      	ldr	r3, [pc, #52]	@ (8003784 <UART_SetConfig+0x2d4>)
 8003750:	fba3 1302 	umull	r1, r3, r3, r2
 8003754:	095b      	lsrs	r3, r3, #5
 8003756:	2164      	movs	r1, #100	@ 0x64
 8003758:	fb01 f303 	mul.w	r3, r1, r3
 800375c:	1ad3      	subs	r3, r2, r3
 800375e:	00db      	lsls	r3, r3, #3
 8003760:	3332      	adds	r3, #50	@ 0x32
 8003762:	4a08      	ldr	r2, [pc, #32]	@ (8003784 <UART_SetConfig+0x2d4>)
 8003764:	fba2 2303 	umull	r2, r3, r2, r3
 8003768:	095b      	lsrs	r3, r3, #5
 800376a:	f003 0207 	and.w	r2, r3, #7
 800376e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4422      	add	r2, r4
 8003776:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003778:	e106      	b.n	8003988 <UART_SetConfig+0x4d8>
 800377a:	bf00      	nop
 800377c:	40011000 	.word	0x40011000
 8003780:	40011400 	.word	0x40011400
 8003784:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003788:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800378c:	2200      	movs	r2, #0
 800378e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003792:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003796:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800379a:	4642      	mov	r2, r8
 800379c:	464b      	mov	r3, r9
 800379e:	1891      	adds	r1, r2, r2
 80037a0:	6239      	str	r1, [r7, #32]
 80037a2:	415b      	adcs	r3, r3
 80037a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80037a6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80037aa:	4641      	mov	r1, r8
 80037ac:	1854      	adds	r4, r2, r1
 80037ae:	4649      	mov	r1, r9
 80037b0:	eb43 0501 	adc.w	r5, r3, r1
 80037b4:	f04f 0200 	mov.w	r2, #0
 80037b8:	f04f 0300 	mov.w	r3, #0
 80037bc:	00eb      	lsls	r3, r5, #3
 80037be:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80037c2:	00e2      	lsls	r2, r4, #3
 80037c4:	4614      	mov	r4, r2
 80037c6:	461d      	mov	r5, r3
 80037c8:	4643      	mov	r3, r8
 80037ca:	18e3      	adds	r3, r4, r3
 80037cc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80037d0:	464b      	mov	r3, r9
 80037d2:	eb45 0303 	adc.w	r3, r5, r3
 80037d6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80037da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	2200      	movs	r2, #0
 80037e2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80037e6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80037ea:	f04f 0200 	mov.w	r2, #0
 80037ee:	f04f 0300 	mov.w	r3, #0
 80037f2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80037f6:	4629      	mov	r1, r5
 80037f8:	008b      	lsls	r3, r1, #2
 80037fa:	4621      	mov	r1, r4
 80037fc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003800:	4621      	mov	r1, r4
 8003802:	008a      	lsls	r2, r1, #2
 8003804:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003808:	f7fd f888 	bl	800091c <__aeabi_uldivmod>
 800380c:	4602      	mov	r2, r0
 800380e:	460b      	mov	r3, r1
 8003810:	4b60      	ldr	r3, [pc, #384]	@ (8003994 <UART_SetConfig+0x4e4>)
 8003812:	fba3 2302 	umull	r2, r3, r3, r2
 8003816:	095b      	lsrs	r3, r3, #5
 8003818:	011c      	lsls	r4, r3, #4
 800381a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800381e:	2200      	movs	r2, #0
 8003820:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003824:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003828:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800382c:	4642      	mov	r2, r8
 800382e:	464b      	mov	r3, r9
 8003830:	1891      	adds	r1, r2, r2
 8003832:	61b9      	str	r1, [r7, #24]
 8003834:	415b      	adcs	r3, r3
 8003836:	61fb      	str	r3, [r7, #28]
 8003838:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800383c:	4641      	mov	r1, r8
 800383e:	1851      	adds	r1, r2, r1
 8003840:	6139      	str	r1, [r7, #16]
 8003842:	4649      	mov	r1, r9
 8003844:	414b      	adcs	r3, r1
 8003846:	617b      	str	r3, [r7, #20]
 8003848:	f04f 0200 	mov.w	r2, #0
 800384c:	f04f 0300 	mov.w	r3, #0
 8003850:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003854:	4659      	mov	r1, fp
 8003856:	00cb      	lsls	r3, r1, #3
 8003858:	4651      	mov	r1, sl
 800385a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800385e:	4651      	mov	r1, sl
 8003860:	00ca      	lsls	r2, r1, #3
 8003862:	4610      	mov	r0, r2
 8003864:	4619      	mov	r1, r3
 8003866:	4603      	mov	r3, r0
 8003868:	4642      	mov	r2, r8
 800386a:	189b      	adds	r3, r3, r2
 800386c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003870:	464b      	mov	r3, r9
 8003872:	460a      	mov	r2, r1
 8003874:	eb42 0303 	adc.w	r3, r2, r3
 8003878:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800387c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	2200      	movs	r2, #0
 8003884:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003886:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003888:	f04f 0200 	mov.w	r2, #0
 800388c:	f04f 0300 	mov.w	r3, #0
 8003890:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003894:	4649      	mov	r1, r9
 8003896:	008b      	lsls	r3, r1, #2
 8003898:	4641      	mov	r1, r8
 800389a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800389e:	4641      	mov	r1, r8
 80038a0:	008a      	lsls	r2, r1, #2
 80038a2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80038a6:	f7fd f839 	bl	800091c <__aeabi_uldivmod>
 80038aa:	4602      	mov	r2, r0
 80038ac:	460b      	mov	r3, r1
 80038ae:	4611      	mov	r1, r2
 80038b0:	4b38      	ldr	r3, [pc, #224]	@ (8003994 <UART_SetConfig+0x4e4>)
 80038b2:	fba3 2301 	umull	r2, r3, r3, r1
 80038b6:	095b      	lsrs	r3, r3, #5
 80038b8:	2264      	movs	r2, #100	@ 0x64
 80038ba:	fb02 f303 	mul.w	r3, r2, r3
 80038be:	1acb      	subs	r3, r1, r3
 80038c0:	011b      	lsls	r3, r3, #4
 80038c2:	3332      	adds	r3, #50	@ 0x32
 80038c4:	4a33      	ldr	r2, [pc, #204]	@ (8003994 <UART_SetConfig+0x4e4>)
 80038c6:	fba2 2303 	umull	r2, r3, r2, r3
 80038ca:	095b      	lsrs	r3, r3, #5
 80038cc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80038d0:	441c      	add	r4, r3
 80038d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80038d6:	2200      	movs	r2, #0
 80038d8:	673b      	str	r3, [r7, #112]	@ 0x70
 80038da:	677a      	str	r2, [r7, #116]	@ 0x74
 80038dc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80038e0:	4642      	mov	r2, r8
 80038e2:	464b      	mov	r3, r9
 80038e4:	1891      	adds	r1, r2, r2
 80038e6:	60b9      	str	r1, [r7, #8]
 80038e8:	415b      	adcs	r3, r3
 80038ea:	60fb      	str	r3, [r7, #12]
 80038ec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80038f0:	4641      	mov	r1, r8
 80038f2:	1851      	adds	r1, r2, r1
 80038f4:	6039      	str	r1, [r7, #0]
 80038f6:	4649      	mov	r1, r9
 80038f8:	414b      	adcs	r3, r1
 80038fa:	607b      	str	r3, [r7, #4]
 80038fc:	f04f 0200 	mov.w	r2, #0
 8003900:	f04f 0300 	mov.w	r3, #0
 8003904:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003908:	4659      	mov	r1, fp
 800390a:	00cb      	lsls	r3, r1, #3
 800390c:	4651      	mov	r1, sl
 800390e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003912:	4651      	mov	r1, sl
 8003914:	00ca      	lsls	r2, r1, #3
 8003916:	4610      	mov	r0, r2
 8003918:	4619      	mov	r1, r3
 800391a:	4603      	mov	r3, r0
 800391c:	4642      	mov	r2, r8
 800391e:	189b      	adds	r3, r3, r2
 8003920:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003922:	464b      	mov	r3, r9
 8003924:	460a      	mov	r2, r1
 8003926:	eb42 0303 	adc.w	r3, r2, r3
 800392a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800392c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	2200      	movs	r2, #0
 8003934:	663b      	str	r3, [r7, #96]	@ 0x60
 8003936:	667a      	str	r2, [r7, #100]	@ 0x64
 8003938:	f04f 0200 	mov.w	r2, #0
 800393c:	f04f 0300 	mov.w	r3, #0
 8003940:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003944:	4649      	mov	r1, r9
 8003946:	008b      	lsls	r3, r1, #2
 8003948:	4641      	mov	r1, r8
 800394a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800394e:	4641      	mov	r1, r8
 8003950:	008a      	lsls	r2, r1, #2
 8003952:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003956:	f7fc ffe1 	bl	800091c <__aeabi_uldivmod>
 800395a:	4602      	mov	r2, r0
 800395c:	460b      	mov	r3, r1
 800395e:	4b0d      	ldr	r3, [pc, #52]	@ (8003994 <UART_SetConfig+0x4e4>)
 8003960:	fba3 1302 	umull	r1, r3, r3, r2
 8003964:	095b      	lsrs	r3, r3, #5
 8003966:	2164      	movs	r1, #100	@ 0x64
 8003968:	fb01 f303 	mul.w	r3, r1, r3
 800396c:	1ad3      	subs	r3, r2, r3
 800396e:	011b      	lsls	r3, r3, #4
 8003970:	3332      	adds	r3, #50	@ 0x32
 8003972:	4a08      	ldr	r2, [pc, #32]	@ (8003994 <UART_SetConfig+0x4e4>)
 8003974:	fba2 2303 	umull	r2, r3, r2, r3
 8003978:	095b      	lsrs	r3, r3, #5
 800397a:	f003 020f 	and.w	r2, r3, #15
 800397e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4422      	add	r2, r4
 8003986:	609a      	str	r2, [r3, #8]
}
 8003988:	bf00      	nop
 800398a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800398e:	46bd      	mov	sp, r7
 8003990:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003994:	51eb851f 	.word	0x51eb851f

08003998 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8003998:	b580      	push	{r7, lr}
 800399a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800399c:	4b05      	ldr	r3, [pc, #20]	@ (80039b4 <SysTick_Handler+0x1c>)
 800399e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80039a0:	f001 fd34 	bl	800540c <xTaskGetSchedulerState>
 80039a4:	4603      	mov	r3, r0
 80039a6:	2b01      	cmp	r3, #1
 80039a8:	d001      	beq.n	80039ae <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80039aa:	f002 fb2d 	bl	8006008 <xPortSysTickHandler>
  }
}
 80039ae:	bf00      	nop
 80039b0:	bd80      	pop	{r7, pc}
 80039b2:	bf00      	nop
 80039b4:	e000e010 	.word	0xe000e010

080039b8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80039b8:	b480      	push	{r7}
 80039ba:	b085      	sub	sp, #20
 80039bc:	af00      	add	r7, sp, #0
 80039be:	60f8      	str	r0, [r7, #12]
 80039c0:	60b9      	str	r1, [r7, #8]
 80039c2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	4a07      	ldr	r2, [pc, #28]	@ (80039e4 <vApplicationGetIdleTaskMemory+0x2c>)
 80039c8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80039ca:	68bb      	ldr	r3, [r7, #8]
 80039cc:	4a06      	ldr	r2, [pc, #24]	@ (80039e8 <vApplicationGetIdleTaskMemory+0x30>)
 80039ce:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2280      	movs	r2, #128	@ 0x80
 80039d4:	601a      	str	r2, [r3, #0]
}
 80039d6:	bf00      	nop
 80039d8:	3714      	adds	r7, #20
 80039da:	46bd      	mov	sp, r7
 80039dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e0:	4770      	bx	lr
 80039e2:	bf00      	nop
 80039e4:	20000178 	.word	0x20000178
 80039e8:	200001d4 	.word	0x200001d4

080039ec <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80039ec:	b480      	push	{r7}
 80039ee:	b085      	sub	sp, #20
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	60f8      	str	r0, [r7, #12]
 80039f4:	60b9      	str	r1, [r7, #8]
 80039f6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	4a07      	ldr	r2, [pc, #28]	@ (8003a18 <vApplicationGetTimerTaskMemory+0x2c>)
 80039fc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	4a06      	ldr	r2, [pc, #24]	@ (8003a1c <vApplicationGetTimerTaskMemory+0x30>)
 8003a02:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003a0a:	601a      	str	r2, [r3, #0]
}
 8003a0c:	bf00      	nop
 8003a0e:	3714      	adds	r7, #20
 8003a10:	46bd      	mov	sp, r7
 8003a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a16:	4770      	bx	lr
 8003a18:	200003d4 	.word	0x200003d4
 8003a1c:	20000430 	.word	0x20000430

08003a20 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003a20:	b480      	push	{r7}
 8003a22:	b083      	sub	sp, #12
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	f103 0208 	add.w	r2, r3, #8
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	f04f 32ff 	mov.w	r2, #4294967295
 8003a38:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	f103 0208 	add.w	r2, r3, #8
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	f103 0208 	add.w	r2, r3, #8
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2200      	movs	r2, #0
 8003a52:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003a54:	bf00      	nop
 8003a56:	370c      	adds	r7, #12
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5e:	4770      	bx	lr

08003a60 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003a60:	b480      	push	{r7}
 8003a62:	b083      	sub	sp, #12
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003a6e:	bf00      	nop
 8003a70:	370c      	adds	r7, #12
 8003a72:	46bd      	mov	sp, r7
 8003a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a78:	4770      	bx	lr

08003a7a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003a7a:	b480      	push	{r7}
 8003a7c:	b085      	sub	sp, #20
 8003a7e:	af00      	add	r7, sp, #0
 8003a80:	6078      	str	r0, [r7, #4]
 8003a82:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	685b      	ldr	r3, [r3, #4]
 8003a88:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	68fa      	ldr	r2, [r7, #12]
 8003a8e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	689a      	ldr	r2, [r3, #8]
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	689b      	ldr	r3, [r3, #8]
 8003a9c:	683a      	ldr	r2, [r7, #0]
 8003a9e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	683a      	ldr	r2, [r7, #0]
 8003aa4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	687a      	ldr	r2, [r7, #4]
 8003aaa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	1c5a      	adds	r2, r3, #1
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	601a      	str	r2, [r3, #0]
}
 8003ab6:	bf00      	nop
 8003ab8:	3714      	adds	r7, #20
 8003aba:	46bd      	mov	sp, r7
 8003abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac0:	4770      	bx	lr

08003ac2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003ac2:	b480      	push	{r7}
 8003ac4:	b085      	sub	sp, #20
 8003ac6:	af00      	add	r7, sp, #0
 8003ac8:	6078      	str	r0, [r7, #4]
 8003aca:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ad8:	d103      	bne.n	8003ae2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	691b      	ldr	r3, [r3, #16]
 8003ade:	60fb      	str	r3, [r7, #12]
 8003ae0:	e00c      	b.n	8003afc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	3308      	adds	r3, #8
 8003ae6:	60fb      	str	r3, [r7, #12]
 8003ae8:	e002      	b.n	8003af0 <vListInsert+0x2e>
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	60fb      	str	r3, [r7, #12]
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	685b      	ldr	r3, [r3, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	68ba      	ldr	r2, [r7, #8]
 8003af8:	429a      	cmp	r2, r3
 8003afa:	d2f6      	bcs.n	8003aea <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	685a      	ldr	r2, [r3, #4]
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	683a      	ldr	r2, [r7, #0]
 8003b0a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	68fa      	ldr	r2, [r7, #12]
 8003b10:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	683a      	ldr	r2, [r7, #0]
 8003b16:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	687a      	ldr	r2, [r7, #4]
 8003b1c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	1c5a      	adds	r2, r3, #1
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	601a      	str	r2, [r3, #0]
}
 8003b28:	bf00      	nop
 8003b2a:	3714      	adds	r7, #20
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b32:	4770      	bx	lr

08003b34 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003b34:	b480      	push	{r7}
 8003b36:	b085      	sub	sp, #20
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	691b      	ldr	r3, [r3, #16]
 8003b40:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	685b      	ldr	r3, [r3, #4]
 8003b46:	687a      	ldr	r2, [r7, #4]
 8003b48:	6892      	ldr	r2, [r2, #8]
 8003b4a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	689b      	ldr	r3, [r3, #8]
 8003b50:	687a      	ldr	r2, [r7, #4]
 8003b52:	6852      	ldr	r2, [r2, #4]
 8003b54:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	687a      	ldr	r2, [r7, #4]
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d103      	bne.n	8003b68 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	689a      	ldr	r2, [r3, #8]
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	1e5a      	subs	r2, r3, #1
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
}
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	3714      	adds	r7, #20
 8003b80:	46bd      	mov	sp, r7
 8003b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b86:	4770      	bx	lr

08003b88 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b084      	sub	sp, #16
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
 8003b90:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d10b      	bne.n	8003bb4 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003b9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ba0:	f383 8811 	msr	BASEPRI, r3
 8003ba4:	f3bf 8f6f 	isb	sy
 8003ba8:	f3bf 8f4f 	dsb	sy
 8003bac:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003bae:	bf00      	nop
 8003bb0:	bf00      	nop
 8003bb2:	e7fd      	b.n	8003bb0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003bb4:	f002 f998 	bl	8005ee8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681a      	ldr	r2, [r3, #0]
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bc0:	68f9      	ldr	r1, [r7, #12]
 8003bc2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003bc4:	fb01 f303 	mul.w	r3, r1, r3
 8003bc8:	441a      	add	r2, r3
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681a      	ldr	r2, [r3, #0]
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003be4:	3b01      	subs	r3, #1
 8003be6:	68f9      	ldr	r1, [r7, #12]
 8003be8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003bea:	fb01 f303 	mul.w	r3, r1, r3
 8003bee:	441a      	add	r2, r3
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	22ff      	movs	r2, #255	@ 0xff
 8003bf8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	22ff      	movs	r2, #255	@ 0xff
 8003c00:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d114      	bne.n	8003c34 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	691b      	ldr	r3, [r3, #16]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d01a      	beq.n	8003c48 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	3310      	adds	r3, #16
 8003c16:	4618      	mov	r0, r3
 8003c18:	f001 fa38 	bl	800508c <xTaskRemoveFromEventList>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d012      	beq.n	8003c48 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003c22:	4b0d      	ldr	r3, [pc, #52]	@ (8003c58 <xQueueGenericReset+0xd0>)
 8003c24:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003c28:	601a      	str	r2, [r3, #0]
 8003c2a:	f3bf 8f4f 	dsb	sy
 8003c2e:	f3bf 8f6f 	isb	sy
 8003c32:	e009      	b.n	8003c48 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	3310      	adds	r3, #16
 8003c38:	4618      	mov	r0, r3
 8003c3a:	f7ff fef1 	bl	8003a20 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	3324      	adds	r3, #36	@ 0x24
 8003c42:	4618      	mov	r0, r3
 8003c44:	f7ff feec 	bl	8003a20 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003c48:	f002 f980 	bl	8005f4c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003c4c:	2301      	movs	r3, #1
}
 8003c4e:	4618      	mov	r0, r3
 8003c50:	3710      	adds	r7, #16
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bd80      	pop	{r7, pc}
 8003c56:	bf00      	nop
 8003c58:	e000ed04 	.word	0xe000ed04

08003c5c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b08e      	sub	sp, #56	@ 0x38
 8003c60:	af02      	add	r7, sp, #8
 8003c62:	60f8      	str	r0, [r7, #12]
 8003c64:	60b9      	str	r1, [r7, #8]
 8003c66:	607a      	str	r2, [r7, #4]
 8003c68:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d10b      	bne.n	8003c88 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8003c70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c74:	f383 8811 	msr	BASEPRI, r3
 8003c78:	f3bf 8f6f 	isb	sy
 8003c7c:	f3bf 8f4f 	dsb	sy
 8003c80:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003c82:	bf00      	nop
 8003c84:	bf00      	nop
 8003c86:	e7fd      	b.n	8003c84 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d10b      	bne.n	8003ca6 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8003c8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c92:	f383 8811 	msr	BASEPRI, r3
 8003c96:	f3bf 8f6f 	isb	sy
 8003c9a:	f3bf 8f4f 	dsb	sy
 8003c9e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003ca0:	bf00      	nop
 8003ca2:	bf00      	nop
 8003ca4:	e7fd      	b.n	8003ca2 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d002      	beq.n	8003cb2 <xQueueGenericCreateStatic+0x56>
 8003cac:	68bb      	ldr	r3, [r7, #8]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d001      	beq.n	8003cb6 <xQueueGenericCreateStatic+0x5a>
 8003cb2:	2301      	movs	r3, #1
 8003cb4:	e000      	b.n	8003cb8 <xQueueGenericCreateStatic+0x5c>
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d10b      	bne.n	8003cd4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8003cbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cc0:	f383 8811 	msr	BASEPRI, r3
 8003cc4:	f3bf 8f6f 	isb	sy
 8003cc8:	f3bf 8f4f 	dsb	sy
 8003ccc:	623b      	str	r3, [r7, #32]
}
 8003cce:	bf00      	nop
 8003cd0:	bf00      	nop
 8003cd2:	e7fd      	b.n	8003cd0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d102      	bne.n	8003ce0 <xQueueGenericCreateStatic+0x84>
 8003cda:	68bb      	ldr	r3, [r7, #8]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d101      	bne.n	8003ce4 <xQueueGenericCreateStatic+0x88>
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	e000      	b.n	8003ce6 <xQueueGenericCreateStatic+0x8a>
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d10b      	bne.n	8003d02 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8003cea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cee:	f383 8811 	msr	BASEPRI, r3
 8003cf2:	f3bf 8f6f 	isb	sy
 8003cf6:	f3bf 8f4f 	dsb	sy
 8003cfa:	61fb      	str	r3, [r7, #28]
}
 8003cfc:	bf00      	nop
 8003cfe:	bf00      	nop
 8003d00:	e7fd      	b.n	8003cfe <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003d02:	2354      	movs	r3, #84	@ 0x54
 8003d04:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003d06:	697b      	ldr	r3, [r7, #20]
 8003d08:	2b54      	cmp	r3, #84	@ 0x54
 8003d0a:	d00b      	beq.n	8003d24 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8003d0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d10:	f383 8811 	msr	BASEPRI, r3
 8003d14:	f3bf 8f6f 	isb	sy
 8003d18:	f3bf 8f4f 	dsb	sy
 8003d1c:	61bb      	str	r3, [r7, #24]
}
 8003d1e:	bf00      	nop
 8003d20:	bf00      	nop
 8003d22:	e7fd      	b.n	8003d20 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003d24:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8003d2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d00d      	beq.n	8003d4c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003d30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d32:	2201      	movs	r2, #1
 8003d34:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003d38:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8003d3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d3e:	9300      	str	r3, [sp, #0]
 8003d40:	4613      	mov	r3, r2
 8003d42:	687a      	ldr	r2, [r7, #4]
 8003d44:	68b9      	ldr	r1, [r7, #8]
 8003d46:	68f8      	ldr	r0, [r7, #12]
 8003d48:	f000 f840 	bl	8003dcc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003d4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8003d4e:	4618      	mov	r0, r3
 8003d50:	3730      	adds	r7, #48	@ 0x30
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bd80      	pop	{r7, pc}

08003d56 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003d56:	b580      	push	{r7, lr}
 8003d58:	b08a      	sub	sp, #40	@ 0x28
 8003d5a:	af02      	add	r7, sp, #8
 8003d5c:	60f8      	str	r0, [r7, #12]
 8003d5e:	60b9      	str	r1, [r7, #8]
 8003d60:	4613      	mov	r3, r2
 8003d62:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d10b      	bne.n	8003d82 <xQueueGenericCreate+0x2c>
	__asm volatile
 8003d6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d6e:	f383 8811 	msr	BASEPRI, r3
 8003d72:	f3bf 8f6f 	isb	sy
 8003d76:	f3bf 8f4f 	dsb	sy
 8003d7a:	613b      	str	r3, [r7, #16]
}
 8003d7c:	bf00      	nop
 8003d7e:	bf00      	nop
 8003d80:	e7fd      	b.n	8003d7e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	68ba      	ldr	r2, [r7, #8]
 8003d86:	fb02 f303 	mul.w	r3, r2, r3
 8003d8a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8003d8c:	69fb      	ldr	r3, [r7, #28]
 8003d8e:	3354      	adds	r3, #84	@ 0x54
 8003d90:	4618      	mov	r0, r3
 8003d92:	f002 f9cb 	bl	800612c <pvPortMalloc>
 8003d96:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8003d98:	69bb      	ldr	r3, [r7, #24]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d011      	beq.n	8003dc2 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8003d9e:	69bb      	ldr	r3, [r7, #24]
 8003da0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003da2:	697b      	ldr	r3, [r7, #20]
 8003da4:	3354      	adds	r3, #84	@ 0x54
 8003da6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003da8:	69bb      	ldr	r3, [r7, #24]
 8003daa:	2200      	movs	r2, #0
 8003dac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003db0:	79fa      	ldrb	r2, [r7, #7]
 8003db2:	69bb      	ldr	r3, [r7, #24]
 8003db4:	9300      	str	r3, [sp, #0]
 8003db6:	4613      	mov	r3, r2
 8003db8:	697a      	ldr	r2, [r7, #20]
 8003dba:	68b9      	ldr	r1, [r7, #8]
 8003dbc:	68f8      	ldr	r0, [r7, #12]
 8003dbe:	f000 f805 	bl	8003dcc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003dc2:	69bb      	ldr	r3, [r7, #24]
	}
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	3720      	adds	r7, #32
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	bd80      	pop	{r7, pc}

08003dcc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b084      	sub	sp, #16
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	60f8      	str	r0, [r7, #12]
 8003dd4:	60b9      	str	r1, [r7, #8]
 8003dd6:	607a      	str	r2, [r7, #4]
 8003dd8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003dda:	68bb      	ldr	r3, [r7, #8]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d103      	bne.n	8003de8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003de0:	69bb      	ldr	r3, [r7, #24]
 8003de2:	69ba      	ldr	r2, [r7, #24]
 8003de4:	601a      	str	r2, [r3, #0]
 8003de6:	e002      	b.n	8003dee <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003de8:	69bb      	ldr	r3, [r7, #24]
 8003dea:	687a      	ldr	r2, [r7, #4]
 8003dec:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003dee:	69bb      	ldr	r3, [r7, #24]
 8003df0:	68fa      	ldr	r2, [r7, #12]
 8003df2:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003df4:	69bb      	ldr	r3, [r7, #24]
 8003df6:	68ba      	ldr	r2, [r7, #8]
 8003df8:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003dfa:	2101      	movs	r1, #1
 8003dfc:	69b8      	ldr	r0, [r7, #24]
 8003dfe:	f7ff fec3 	bl	8003b88 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003e02:	69bb      	ldr	r3, [r7, #24]
 8003e04:	78fa      	ldrb	r2, [r7, #3]
 8003e06:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_TRACE_FACILITY */

	#if( configUSE_QUEUE_SETS == 1 )
	{
		pxNewQueue->pxQueueSetContainer = NULL;
 8003e0a:	69bb      	ldr	r3, [r7, #24]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003e10:	bf00      	nop
 8003e12:	3710      	adds	r7, #16
 8003e14:	46bd      	mov	sp, r7
 8003e16:	bd80      	pop	{r7, pc}

08003e18 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b08e      	sub	sp, #56	@ 0x38
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	60f8      	str	r0, [r7, #12]
 8003e20:	60b9      	str	r1, [r7, #8]
 8003e22:	607a      	str	r2, [r7, #4]
 8003e24:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003e26:	2300      	movs	r3, #0
 8003e28:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8003e2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d10b      	bne.n	8003e4c <xQueueGenericSend+0x34>
	__asm volatile
 8003e34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e38:	f383 8811 	msr	BASEPRI, r3
 8003e3c:	f3bf 8f6f 	isb	sy
 8003e40:	f3bf 8f4f 	dsb	sy
 8003e44:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003e46:	bf00      	nop
 8003e48:	bf00      	nop
 8003e4a:	e7fd      	b.n	8003e48 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003e4c:	68bb      	ldr	r3, [r7, #8]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d103      	bne.n	8003e5a <xQueueGenericSend+0x42>
 8003e52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d101      	bne.n	8003e5e <xQueueGenericSend+0x46>
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	e000      	b.n	8003e60 <xQueueGenericSend+0x48>
 8003e5e:	2300      	movs	r3, #0
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d10b      	bne.n	8003e7c <xQueueGenericSend+0x64>
	__asm volatile
 8003e64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e68:	f383 8811 	msr	BASEPRI, r3
 8003e6c:	f3bf 8f6f 	isb	sy
 8003e70:	f3bf 8f4f 	dsb	sy
 8003e74:	623b      	str	r3, [r7, #32]
}
 8003e76:	bf00      	nop
 8003e78:	bf00      	nop
 8003e7a:	e7fd      	b.n	8003e78 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	2b02      	cmp	r3, #2
 8003e80:	d103      	bne.n	8003e8a <xQueueGenericSend+0x72>
 8003e82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e86:	2b01      	cmp	r3, #1
 8003e88:	d101      	bne.n	8003e8e <xQueueGenericSend+0x76>
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	e000      	b.n	8003e90 <xQueueGenericSend+0x78>
 8003e8e:	2300      	movs	r3, #0
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d10b      	bne.n	8003eac <xQueueGenericSend+0x94>
	__asm volatile
 8003e94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e98:	f383 8811 	msr	BASEPRI, r3
 8003e9c:	f3bf 8f6f 	isb	sy
 8003ea0:	f3bf 8f4f 	dsb	sy
 8003ea4:	61fb      	str	r3, [r7, #28]
}
 8003ea6:	bf00      	nop
 8003ea8:	bf00      	nop
 8003eaa:	e7fd      	b.n	8003ea8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003eac:	f001 faae 	bl	800540c <xTaskGetSchedulerState>
 8003eb0:	4603      	mov	r3, r0
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d102      	bne.n	8003ebc <xQueueGenericSend+0xa4>
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d101      	bne.n	8003ec0 <xQueueGenericSend+0xa8>
 8003ebc:	2301      	movs	r3, #1
 8003ebe:	e000      	b.n	8003ec2 <xQueueGenericSend+0xaa>
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d10b      	bne.n	8003ede <xQueueGenericSend+0xc6>
	__asm volatile
 8003ec6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003eca:	f383 8811 	msr	BASEPRI, r3
 8003ece:	f3bf 8f6f 	isb	sy
 8003ed2:	f3bf 8f4f 	dsb	sy
 8003ed6:	61bb      	str	r3, [r7, #24]
}
 8003ed8:	bf00      	nop
 8003eda:	bf00      	nop
 8003edc:	e7fd      	b.n	8003eda <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003ede:	f002 f803 	bl	8005ee8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003ee2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ee4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003ee6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ee8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003eea:	429a      	cmp	r2, r3
 8003eec:	d302      	bcc.n	8003ef4 <xQueueGenericSend+0xdc>
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	2b02      	cmp	r3, #2
 8003ef2:	d145      	bne.n	8003f80 <xQueueGenericSend+0x168>
			{
				traceQUEUE_SEND( pxQueue );

				#if ( configUSE_QUEUE_SETS == 1 )
				{
				const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003ef4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ef6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ef8:	62fb      	str	r3, [r7, #44]	@ 0x2c

					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003efa:	683a      	ldr	r2, [r7, #0]
 8003efc:	68b9      	ldr	r1, [r7, #8]
 8003efe:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003f00:	f000 fa40 	bl	8004384 <prvCopyDataToQueue>
 8003f04:	62b8      	str	r0, [r7, #40]	@ 0x28

					if( pxQueue->pxQueueSetContainer != NULL )
 8003f06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d014      	beq.n	8003f38 <xQueueGenericSend+0x120>
					{
						if( ( xCopyPosition == queueOVERWRITE ) && ( uxPreviousMessagesWaiting != ( UBaseType_t ) 0 ) )
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	2b02      	cmp	r3, #2
 8003f12:	d102      	bne.n	8003f1a <xQueueGenericSend+0x102>
 8003f14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d12e      	bne.n	8003f78 <xQueueGenericSend+0x160>
							/* Do not notify the queue set as an existing item
							was overwritten in the queue so the number of items
							in the queue has not changed. */
							mtCOVERAGE_TEST_MARKER();
						}
						else if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
 8003f1a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003f1c:	f000 fbf1 	bl	8004702 <prvNotifyQueueSetContainer>
 8003f20:	4603      	mov	r3, r0
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d028      	beq.n	8003f78 <xQueueGenericSend+0x160>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock. A context switch is required. */
							queueYIELD_IF_USING_PREEMPTION();
 8003f26:	4b4a      	ldr	r3, [pc, #296]	@ (8004050 <xQueueGenericSend+0x238>)
 8003f28:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003f2c:	601a      	str	r2, [r3, #0]
 8003f2e:	f3bf 8f4f 	dsb	sy
 8003f32:	f3bf 8f6f 	isb	sy
 8003f36:	e01f      	b.n	8003f78 <xQueueGenericSend+0x160>
					}
					else
					{
						/* If there was a task waiting for data to arrive on the
						queue then unblock it now. */
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003f38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d010      	beq.n	8003f62 <xQueueGenericSend+0x14a>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003f40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f42:	3324      	adds	r3, #36	@ 0x24
 8003f44:	4618      	mov	r0, r3
 8003f46:	f001 f8a1 	bl	800508c <xTaskRemoveFromEventList>
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d013      	beq.n	8003f78 <xQueueGenericSend+0x160>
							{
								/* The unblocked task has a priority higher than
								our own so yield immediately.  Yes it is ok to
								do this from within the critical section - the
								kernel takes care of that. */
								queueYIELD_IF_USING_PREEMPTION();
 8003f50:	4b3f      	ldr	r3, [pc, #252]	@ (8004050 <xQueueGenericSend+0x238>)
 8003f52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003f56:	601a      	str	r2, [r3, #0]
 8003f58:	f3bf 8f4f 	dsb	sy
 8003f5c:	f3bf 8f6f 	isb	sy
 8003f60:	e00a      	b.n	8003f78 <xQueueGenericSend+0x160>
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
						}
						else if( xYieldRequired != pdFALSE )
 8003f62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d007      	beq.n	8003f78 <xQueueGenericSend+0x160>
						{
							/* This path is a special case that will only get
							executed if the task was holding multiple mutexes
							and the mutexes were given back in an order that is
							different to that in which they were taken. */
							queueYIELD_IF_USING_PREEMPTION();
 8003f68:	4b39      	ldr	r3, [pc, #228]	@ (8004050 <xQueueGenericSend+0x238>)
 8003f6a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003f6e:	601a      	str	r2, [r3, #0]
 8003f70:	f3bf 8f4f 	dsb	sy
 8003f74:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003f78:	f001 ffe8 	bl	8005f4c <vPortExitCritical>
				return pdPASS;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	e063      	b.n	8004048 <xQueueGenericSend+0x230>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d103      	bne.n	8003f8e <xQueueGenericSend+0x176>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003f86:	f001 ffe1 	bl	8005f4c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	e05c      	b.n	8004048 <xQueueGenericSend+0x230>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003f8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d106      	bne.n	8003fa2 <xQueueGenericSend+0x18a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003f94:	f107 0310 	add.w	r3, r7, #16
 8003f98:	4618      	mov	r0, r3
 8003f9a:	f001 f8db 	bl	8005154 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003fa2:	f001 ffd3 	bl	8005f4c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003fa6:	f000 fe4b 	bl	8004c40 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003faa:	f001 ff9d 	bl	8005ee8 <vPortEnterCritical>
 8003fae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fb0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003fb4:	b25b      	sxtb	r3, r3
 8003fb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fba:	d103      	bne.n	8003fc4 <xQueueGenericSend+0x1ac>
 8003fbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003fc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fc6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003fca:	b25b      	sxtb	r3, r3
 8003fcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fd0:	d103      	bne.n	8003fda <xQueueGenericSend+0x1c2>
 8003fd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003fda:	f001 ffb7 	bl	8005f4c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003fde:	1d3a      	adds	r2, r7, #4
 8003fe0:	f107 0310 	add.w	r3, r7, #16
 8003fe4:	4611      	mov	r1, r2
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	f001 f8ca 	bl	8005180 <xTaskCheckForTimeOut>
 8003fec:	4603      	mov	r3, r0
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d124      	bne.n	800403c <xQueueGenericSend+0x224>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003ff2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003ff4:	f000 facb 	bl	800458e <prvIsQueueFull>
 8003ff8:	4603      	mov	r3, r0
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d018      	beq.n	8004030 <xQueueGenericSend+0x218>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003ffe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004000:	3310      	adds	r3, #16
 8004002:	687a      	ldr	r2, [r7, #4]
 8004004:	4611      	mov	r1, r2
 8004006:	4618      	mov	r0, r3
 8004008:	f000 ffee 	bl	8004fe8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800400c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800400e:	f000 fa49 	bl	80044a4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004012:	f000 fe23 	bl	8004c5c <xTaskResumeAll>
 8004016:	4603      	mov	r3, r0
 8004018:	2b00      	cmp	r3, #0
 800401a:	f47f af60 	bne.w	8003ede <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800401e:	4b0c      	ldr	r3, [pc, #48]	@ (8004050 <xQueueGenericSend+0x238>)
 8004020:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004024:	601a      	str	r2, [r3, #0]
 8004026:	f3bf 8f4f 	dsb	sy
 800402a:	f3bf 8f6f 	isb	sy
 800402e:	e756      	b.n	8003ede <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004030:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004032:	f000 fa37 	bl	80044a4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004036:	f000 fe11 	bl	8004c5c <xTaskResumeAll>
 800403a:	e750      	b.n	8003ede <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800403c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800403e:	f000 fa31 	bl	80044a4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004042:	f000 fe0b 	bl	8004c5c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004046:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004048:	4618      	mov	r0, r3
 800404a:	3738      	adds	r7, #56	@ 0x38
 800404c:	46bd      	mov	sp, r7
 800404e:	bd80      	pop	{r7, pc}
 8004050:	e000ed04 	.word	0xe000ed04

08004054 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b090      	sub	sp, #64	@ 0x40
 8004058:	af00      	add	r7, sp, #0
 800405a:	60f8      	str	r0, [r7, #12]
 800405c:	60b9      	str	r1, [r7, #8]
 800405e:	607a      	str	r2, [r7, #4]
 8004060:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8004066:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004068:	2b00      	cmp	r3, #0
 800406a:	d10b      	bne.n	8004084 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800406c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004070:	f383 8811 	msr	BASEPRI, r3
 8004074:	f3bf 8f6f 	isb	sy
 8004078:	f3bf 8f4f 	dsb	sy
 800407c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800407e:	bf00      	nop
 8004080:	bf00      	nop
 8004082:	e7fd      	b.n	8004080 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004084:	68bb      	ldr	r3, [r7, #8]
 8004086:	2b00      	cmp	r3, #0
 8004088:	d103      	bne.n	8004092 <xQueueGenericSendFromISR+0x3e>
 800408a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800408c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800408e:	2b00      	cmp	r3, #0
 8004090:	d101      	bne.n	8004096 <xQueueGenericSendFromISR+0x42>
 8004092:	2301      	movs	r3, #1
 8004094:	e000      	b.n	8004098 <xQueueGenericSendFromISR+0x44>
 8004096:	2300      	movs	r3, #0
 8004098:	2b00      	cmp	r3, #0
 800409a:	d10b      	bne.n	80040b4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800409c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040a0:	f383 8811 	msr	BASEPRI, r3
 80040a4:	f3bf 8f6f 	isb	sy
 80040a8:	f3bf 8f4f 	dsb	sy
 80040ac:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80040ae:	bf00      	nop
 80040b0:	bf00      	nop
 80040b2:	e7fd      	b.n	80040b0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	2b02      	cmp	r3, #2
 80040b8:	d103      	bne.n	80040c2 <xQueueGenericSendFromISR+0x6e>
 80040ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040be:	2b01      	cmp	r3, #1
 80040c0:	d101      	bne.n	80040c6 <xQueueGenericSendFromISR+0x72>
 80040c2:	2301      	movs	r3, #1
 80040c4:	e000      	b.n	80040c8 <xQueueGenericSendFromISR+0x74>
 80040c6:	2300      	movs	r3, #0
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d10b      	bne.n	80040e4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80040cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040d0:	f383 8811 	msr	BASEPRI, r3
 80040d4:	f3bf 8f6f 	isb	sy
 80040d8:	f3bf 8f4f 	dsb	sy
 80040dc:	623b      	str	r3, [r7, #32]
}
 80040de:	bf00      	nop
 80040e0:	bf00      	nop
 80040e2:	e7fd      	b.n	80040e0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80040e4:	f001 ffe0 	bl	80060a8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80040e8:	f3ef 8211 	mrs	r2, BASEPRI
 80040ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040f0:	f383 8811 	msr	BASEPRI, r3
 80040f4:	f3bf 8f6f 	isb	sy
 80040f8:	f3bf 8f4f 	dsb	sy
 80040fc:	61fa      	str	r2, [r7, #28]
 80040fe:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004100:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004102:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004104:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004106:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004108:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800410a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800410c:	429a      	cmp	r2, r3
 800410e:	d302      	bcc.n	8004116 <xQueueGenericSendFromISR+0xc2>
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	2b02      	cmp	r3, #2
 8004114:	d146      	bne.n	80041a4 <xQueueGenericSendFromISR+0x150>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004116:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004118:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800411c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004120:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004122:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004124:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004126:	683a      	ldr	r2, [r7, #0]
 8004128:	68b9      	ldr	r1, [r7, #8]
 800412a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800412c:	f000 f92a 	bl	8004384 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004130:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8004134:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004138:	d129      	bne.n	800418e <xQueueGenericSendFromISR+0x13a>
			{
				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
 800413a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800413c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800413e:	2b00      	cmp	r3, #0
 8004140:	d012      	beq.n	8004168 <xQueueGenericSendFromISR+0x114>
					{
						if( ( xCopyPosition == queueOVERWRITE ) && ( uxPreviousMessagesWaiting != ( UBaseType_t ) 0 ) )
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	2b02      	cmp	r3, #2
 8004146:	d102      	bne.n	800414e <xQueueGenericSendFromISR+0xfa>
 8004148:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800414a:	2b00      	cmp	r3, #0
 800414c:	d127      	bne.n	800419e <xQueueGenericSendFromISR+0x14a>
							/* Do not notify the queue set as an existing item
							was overwritten in the queue so the number of items
							in the queue has not changed. */
							mtCOVERAGE_TEST_MARKER();
						}
						else if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
 800414e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004150:	f000 fad7 	bl	8004702 <prvNotifyQueueSetContainer>
 8004154:	4603      	mov	r3, r0
 8004156:	2b00      	cmp	r3, #0
 8004158:	d021      	beq.n	800419e <xQueueGenericSendFromISR+0x14a>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock.  A context switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2b00      	cmp	r3, #0
 800415e:	d01e      	beq.n	800419e <xQueueGenericSendFromISR+0x14a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2201      	movs	r2, #1
 8004164:	601a      	str	r2, [r3, #0]
 8004166:	e01a      	b.n	800419e <xQueueGenericSendFromISR+0x14a>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else
					{
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004168:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800416a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800416c:	2b00      	cmp	r3, #0
 800416e:	d016      	beq.n	800419e <xQueueGenericSendFromISR+0x14a>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004170:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004172:	3324      	adds	r3, #36	@ 0x24
 8004174:	4618      	mov	r0, r3
 8004176:	f000 ff89 	bl	800508c <xTaskRemoveFromEventList>
 800417a:	4603      	mov	r3, r0
 800417c:	2b00      	cmp	r3, #0
 800417e:	d00e      	beq.n	800419e <xQueueGenericSendFromISR+0x14a>
							{
								/* The task waiting has a higher priority so
								record that a context switch is required. */
								if( pxHigherPriorityTaskWoken != NULL )
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d00b      	beq.n	800419e <xQueueGenericSendFromISR+0x14a>
								{
									*pxHigherPriorityTaskWoken = pdTRUE;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2201      	movs	r2, #1
 800418a:	601a      	str	r2, [r3, #0]
 800418c:	e007      	b.n	800419e <xQueueGenericSendFromISR+0x14a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800418e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004192:	3301      	adds	r3, #1
 8004194:	b2db      	uxtb	r3, r3
 8004196:	b25a      	sxtb	r2, r3
 8004198:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800419a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800419e:	2301      	movs	r3, #1
 80041a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80041a2:	e001      	b.n	80041a8 <xQueueGenericSendFromISR+0x154>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80041a4:	2300      	movs	r3, #0
 80041a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80041a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041aa:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80041ac:	697b      	ldr	r3, [r7, #20]
 80041ae:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80041b2:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80041b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80041b6:	4618      	mov	r0, r3
 80041b8:	3740      	adds	r7, #64	@ 0x40
 80041ba:	46bd      	mov	sp, r7
 80041bc:	bd80      	pop	{r7, pc}
	...

080041c0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b08c      	sub	sp, #48	@ 0x30
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	60f8      	str	r0, [r7, #12]
 80041c8:	60b9      	str	r1, [r7, #8]
 80041ca:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80041cc:	2300      	movs	r3, #0
 80041ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80041d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d10b      	bne.n	80041f2 <xQueueReceive+0x32>
	__asm volatile
 80041da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041de:	f383 8811 	msr	BASEPRI, r3
 80041e2:	f3bf 8f6f 	isb	sy
 80041e6:	f3bf 8f4f 	dsb	sy
 80041ea:	623b      	str	r3, [r7, #32]
}
 80041ec:	bf00      	nop
 80041ee:	bf00      	nop
 80041f0:	e7fd      	b.n	80041ee <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80041f2:	68bb      	ldr	r3, [r7, #8]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d103      	bne.n	8004200 <xQueueReceive+0x40>
 80041f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d101      	bne.n	8004204 <xQueueReceive+0x44>
 8004200:	2301      	movs	r3, #1
 8004202:	e000      	b.n	8004206 <xQueueReceive+0x46>
 8004204:	2300      	movs	r3, #0
 8004206:	2b00      	cmp	r3, #0
 8004208:	d10b      	bne.n	8004222 <xQueueReceive+0x62>
	__asm volatile
 800420a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800420e:	f383 8811 	msr	BASEPRI, r3
 8004212:	f3bf 8f6f 	isb	sy
 8004216:	f3bf 8f4f 	dsb	sy
 800421a:	61fb      	str	r3, [r7, #28]
}
 800421c:	bf00      	nop
 800421e:	bf00      	nop
 8004220:	e7fd      	b.n	800421e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004222:	f001 f8f3 	bl	800540c <xTaskGetSchedulerState>
 8004226:	4603      	mov	r3, r0
 8004228:	2b00      	cmp	r3, #0
 800422a:	d102      	bne.n	8004232 <xQueueReceive+0x72>
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d101      	bne.n	8004236 <xQueueReceive+0x76>
 8004232:	2301      	movs	r3, #1
 8004234:	e000      	b.n	8004238 <xQueueReceive+0x78>
 8004236:	2300      	movs	r3, #0
 8004238:	2b00      	cmp	r3, #0
 800423a:	d10b      	bne.n	8004254 <xQueueReceive+0x94>
	__asm volatile
 800423c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004240:	f383 8811 	msr	BASEPRI, r3
 8004244:	f3bf 8f6f 	isb	sy
 8004248:	f3bf 8f4f 	dsb	sy
 800424c:	61bb      	str	r3, [r7, #24]
}
 800424e:	bf00      	nop
 8004250:	bf00      	nop
 8004252:	e7fd      	b.n	8004250 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004254:	f001 fe48 	bl	8005ee8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004258:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800425a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800425c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800425e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004260:	2b00      	cmp	r3, #0
 8004262:	d01f      	beq.n	80042a4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004264:	68b9      	ldr	r1, [r7, #8]
 8004266:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004268:	f000 f8f6 	bl	8004458 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800426c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800426e:	1e5a      	subs	r2, r3, #1
 8004270:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004272:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004274:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004276:	691b      	ldr	r3, [r3, #16]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d00f      	beq.n	800429c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800427c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800427e:	3310      	adds	r3, #16
 8004280:	4618      	mov	r0, r3
 8004282:	f000 ff03 	bl	800508c <xTaskRemoveFromEventList>
 8004286:	4603      	mov	r3, r0
 8004288:	2b00      	cmp	r3, #0
 800428a:	d007      	beq.n	800429c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800428c:	4b3c      	ldr	r3, [pc, #240]	@ (8004380 <xQueueReceive+0x1c0>)
 800428e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004292:	601a      	str	r2, [r3, #0]
 8004294:	f3bf 8f4f 	dsb	sy
 8004298:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800429c:	f001 fe56 	bl	8005f4c <vPortExitCritical>
				return pdPASS;
 80042a0:	2301      	movs	r3, #1
 80042a2:	e069      	b.n	8004378 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d103      	bne.n	80042b2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80042aa:	f001 fe4f 	bl	8005f4c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80042ae:	2300      	movs	r3, #0
 80042b0:	e062      	b.n	8004378 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80042b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d106      	bne.n	80042c6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80042b8:	f107 0310 	add.w	r3, r7, #16
 80042bc:	4618      	mov	r0, r3
 80042be:	f000 ff49 	bl	8005154 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80042c2:	2301      	movs	r3, #1
 80042c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80042c6:	f001 fe41 	bl	8005f4c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80042ca:	f000 fcb9 	bl	8004c40 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80042ce:	f001 fe0b 	bl	8005ee8 <vPortEnterCritical>
 80042d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042d4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80042d8:	b25b      	sxtb	r3, r3
 80042da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042de:	d103      	bne.n	80042e8 <xQueueReceive+0x128>
 80042e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042e2:	2200      	movs	r2, #0
 80042e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80042e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042ea:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80042ee:	b25b      	sxtb	r3, r3
 80042f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042f4:	d103      	bne.n	80042fe <xQueueReceive+0x13e>
 80042f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042f8:	2200      	movs	r2, #0
 80042fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80042fe:	f001 fe25 	bl	8005f4c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004302:	1d3a      	adds	r2, r7, #4
 8004304:	f107 0310 	add.w	r3, r7, #16
 8004308:	4611      	mov	r1, r2
 800430a:	4618      	mov	r0, r3
 800430c:	f000 ff38 	bl	8005180 <xTaskCheckForTimeOut>
 8004310:	4603      	mov	r3, r0
 8004312:	2b00      	cmp	r3, #0
 8004314:	d123      	bne.n	800435e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004316:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004318:	f000 f923 	bl	8004562 <prvIsQueueEmpty>
 800431c:	4603      	mov	r3, r0
 800431e:	2b00      	cmp	r3, #0
 8004320:	d017      	beq.n	8004352 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004322:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004324:	3324      	adds	r3, #36	@ 0x24
 8004326:	687a      	ldr	r2, [r7, #4]
 8004328:	4611      	mov	r1, r2
 800432a:	4618      	mov	r0, r3
 800432c:	f000 fe5c 	bl	8004fe8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004330:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004332:	f000 f8b7 	bl	80044a4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004336:	f000 fc91 	bl	8004c5c <xTaskResumeAll>
 800433a:	4603      	mov	r3, r0
 800433c:	2b00      	cmp	r3, #0
 800433e:	d189      	bne.n	8004254 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004340:	4b0f      	ldr	r3, [pc, #60]	@ (8004380 <xQueueReceive+0x1c0>)
 8004342:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004346:	601a      	str	r2, [r3, #0]
 8004348:	f3bf 8f4f 	dsb	sy
 800434c:	f3bf 8f6f 	isb	sy
 8004350:	e780      	b.n	8004254 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004352:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004354:	f000 f8a6 	bl	80044a4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004358:	f000 fc80 	bl	8004c5c <xTaskResumeAll>
 800435c:	e77a      	b.n	8004254 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800435e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004360:	f000 f8a0 	bl	80044a4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004364:	f000 fc7a 	bl	8004c5c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004368:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800436a:	f000 f8fa 	bl	8004562 <prvIsQueueEmpty>
 800436e:	4603      	mov	r3, r0
 8004370:	2b00      	cmp	r3, #0
 8004372:	f43f af6f 	beq.w	8004254 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004376:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004378:	4618      	mov	r0, r3
 800437a:	3730      	adds	r7, #48	@ 0x30
 800437c:	46bd      	mov	sp, r7
 800437e:	bd80      	pop	{r7, pc}
 8004380:	e000ed04 	.word	0xe000ed04

08004384 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b086      	sub	sp, #24
 8004388:	af00      	add	r7, sp, #0
 800438a:	60f8      	str	r0, [r7, #12]
 800438c:	60b9      	str	r1, [r7, #8]
 800438e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004390:	2300      	movs	r3, #0
 8004392:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004398:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d10d      	bne.n	80043be <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d14d      	bne.n	8004446 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	689b      	ldr	r3, [r3, #8]
 80043ae:	4618      	mov	r0, r3
 80043b0:	f001 f84a 	bl	8005448 <xTaskPriorityDisinherit>
 80043b4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	2200      	movs	r2, #0
 80043ba:	609a      	str	r2, [r3, #8]
 80043bc:	e043      	b.n	8004446 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d119      	bne.n	80043f8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	6858      	ldr	r0, [r3, #4]
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043cc:	461a      	mov	r2, r3
 80043ce:	68b9      	ldr	r1, [r7, #8]
 80043d0:	f002 fa2d 	bl	800682e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	685a      	ldr	r2, [r3, #4]
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043dc:	441a      	add	r2, r3
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	685a      	ldr	r2, [r3, #4]
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	689b      	ldr	r3, [r3, #8]
 80043ea:	429a      	cmp	r2, r3
 80043ec:	d32b      	bcc.n	8004446 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681a      	ldr	r2, [r3, #0]
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	605a      	str	r2, [r3, #4]
 80043f6:	e026      	b.n	8004446 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	68d8      	ldr	r0, [r3, #12]
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004400:	461a      	mov	r2, r3
 8004402:	68b9      	ldr	r1, [r7, #8]
 8004404:	f002 fa13 	bl	800682e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	68da      	ldr	r2, [r3, #12]
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004410:	425b      	negs	r3, r3
 8004412:	441a      	add	r2, r3
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	68da      	ldr	r2, [r3, #12]
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	429a      	cmp	r2, r3
 8004422:	d207      	bcs.n	8004434 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	689a      	ldr	r2, [r3, #8]
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800442c:	425b      	negs	r3, r3
 800442e:	441a      	add	r2, r3
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2b02      	cmp	r3, #2
 8004438:	d105      	bne.n	8004446 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800443a:	693b      	ldr	r3, [r7, #16]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d002      	beq.n	8004446 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004440:	693b      	ldr	r3, [r7, #16]
 8004442:	3b01      	subs	r3, #1
 8004444:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004446:	693b      	ldr	r3, [r7, #16]
 8004448:	1c5a      	adds	r2, r3, #1
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800444e:	697b      	ldr	r3, [r7, #20]
}
 8004450:	4618      	mov	r0, r3
 8004452:	3718      	adds	r7, #24
 8004454:	46bd      	mov	sp, r7
 8004456:	bd80      	pop	{r7, pc}

08004458 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b082      	sub	sp, #8
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
 8004460:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004466:	2b00      	cmp	r3, #0
 8004468:	d018      	beq.n	800449c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	68da      	ldr	r2, [r3, #12]
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004472:	441a      	add	r2, r3
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	68da      	ldr	r2, [r3, #12]
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	689b      	ldr	r3, [r3, #8]
 8004480:	429a      	cmp	r2, r3
 8004482:	d303      	bcc.n	800448c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681a      	ldr	r2, [r3, #0]
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	68d9      	ldr	r1, [r3, #12]
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004494:	461a      	mov	r2, r3
 8004496:	6838      	ldr	r0, [r7, #0]
 8004498:	f002 f9c9 	bl	800682e <memcpy>
	}
}
 800449c:	bf00      	nop
 800449e:	3708      	adds	r7, #8
 80044a0:	46bd      	mov	sp, r7
 80044a2:	bd80      	pop	{r7, pc}

080044a4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b084      	sub	sp, #16
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80044ac:	f001 fd1c 	bl	8005ee8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80044b6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80044b8:	e01e      	b.n	80044f8 <prvUnlockQueue+0x54>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			#if ( configUSE_QUEUE_SETS == 1 )
			{
				if( pxQueue->pxQueueSetContainer != NULL )
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d008      	beq.n	80044d4 <prvUnlockQueue+0x30>
				{
					if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
 80044c2:	6878      	ldr	r0, [r7, #4]
 80044c4:	f000 f91d 	bl	8004702 <prvNotifyQueueSetContainer>
 80044c8:	4603      	mov	r3, r0
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d010      	beq.n	80044f0 <prvUnlockQueue+0x4c>
					{
						/* The queue is a member of a queue set, and posting to
						the queue set caused a higher priority task to unblock.
						A context switch is required. */
						vTaskMissedYield();
 80044ce:	f000 febb 	bl	8005248 <vTaskMissedYield>
 80044d2:	e00d      	b.n	80044f0 <prvUnlockQueue+0x4c>
				else
				{
					/* Tasks that are removed from the event list will get
					added to the pending ready list as the scheduler is still
					suspended. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d012      	beq.n	8004502 <prvUnlockQueue+0x5e>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	3324      	adds	r3, #36	@ 0x24
 80044e0:	4618      	mov	r0, r3
 80044e2:	f000 fdd3 	bl	800508c <xTaskRemoveFromEventList>
 80044e6:	4603      	mov	r3, r0
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d001      	beq.n	80044f0 <prvUnlockQueue+0x4c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							vTaskMissedYield();
 80044ec:	f000 feac 	bl	8005248 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80044f0:	7bfb      	ldrb	r3, [r7, #15]
 80044f2:	3b01      	subs	r3, #1
 80044f4:	b2db      	uxtb	r3, r3
 80044f6:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80044f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	dcdc      	bgt.n	80044ba <prvUnlockQueue+0x16>
 8004500:	e000      	b.n	8004504 <prvUnlockQueue+0x60>
						break;
 8004502:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	22ff      	movs	r2, #255	@ 0xff
 8004508:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800450c:	f001 fd1e 	bl	8005f4c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004510:	f001 fcea 	bl	8005ee8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800451a:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800451c:	e011      	b.n	8004542 <prvUnlockQueue+0x9e>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	691b      	ldr	r3, [r3, #16]
 8004522:	2b00      	cmp	r3, #0
 8004524:	d012      	beq.n	800454c <prvUnlockQueue+0xa8>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	3310      	adds	r3, #16
 800452a:	4618      	mov	r0, r3
 800452c:	f000 fdae 	bl	800508c <xTaskRemoveFromEventList>
 8004530:	4603      	mov	r3, r0
 8004532:	2b00      	cmp	r3, #0
 8004534:	d001      	beq.n	800453a <prvUnlockQueue+0x96>
				{
					vTaskMissedYield();
 8004536:	f000 fe87 	bl	8005248 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800453a:	7bbb      	ldrb	r3, [r7, #14]
 800453c:	3b01      	subs	r3, #1
 800453e:	b2db      	uxtb	r3, r3
 8004540:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004542:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004546:	2b00      	cmp	r3, #0
 8004548:	dce9      	bgt.n	800451e <prvUnlockQueue+0x7a>
 800454a:	e000      	b.n	800454e <prvUnlockQueue+0xaa>
			}
			else
			{
				break;
 800454c:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	22ff      	movs	r2, #255	@ 0xff
 8004552:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004556:	f001 fcf9 	bl	8005f4c <vPortExitCritical>
}
 800455a:	bf00      	nop
 800455c:	3710      	adds	r7, #16
 800455e:	46bd      	mov	sp, r7
 8004560:	bd80      	pop	{r7, pc}

08004562 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004562:	b580      	push	{r7, lr}
 8004564:	b084      	sub	sp, #16
 8004566:	af00      	add	r7, sp, #0
 8004568:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800456a:	f001 fcbd 	bl	8005ee8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004572:	2b00      	cmp	r3, #0
 8004574:	d102      	bne.n	800457c <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004576:	2301      	movs	r3, #1
 8004578:	60fb      	str	r3, [r7, #12]
 800457a:	e001      	b.n	8004580 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800457c:	2300      	movs	r3, #0
 800457e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004580:	f001 fce4 	bl	8005f4c <vPortExitCritical>

	return xReturn;
 8004584:	68fb      	ldr	r3, [r7, #12]
}
 8004586:	4618      	mov	r0, r3
 8004588:	3710      	adds	r7, #16
 800458a:	46bd      	mov	sp, r7
 800458c:	bd80      	pop	{r7, pc}

0800458e <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800458e:	b580      	push	{r7, lr}
 8004590:	b084      	sub	sp, #16
 8004592:	af00      	add	r7, sp, #0
 8004594:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004596:	f001 fca7 	bl	8005ee8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045a2:	429a      	cmp	r2, r3
 80045a4:	d102      	bne.n	80045ac <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80045a6:	2301      	movs	r3, #1
 80045a8:	60fb      	str	r3, [r7, #12]
 80045aa:	e001      	b.n	80045b0 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80045ac:	2300      	movs	r3, #0
 80045ae:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80045b0:	f001 fccc 	bl	8005f4c <vPortExitCritical>

	return xReturn;
 80045b4:	68fb      	ldr	r3, [r7, #12]
}
 80045b6:	4618      	mov	r0, r3
 80045b8:	3710      	adds	r7, #16
 80045ba:	46bd      	mov	sp, r7
 80045bc:	bd80      	pop	{r7, pc}
	...

080045c0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80045c0:	b480      	push	{r7}
 80045c2:	b085      	sub	sp, #20
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
 80045c8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80045ca:	2300      	movs	r3, #0
 80045cc:	60fb      	str	r3, [r7, #12]
 80045ce:	e014      	b.n	80045fa <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80045d0:	4a0f      	ldr	r2, [pc, #60]	@ (8004610 <vQueueAddToRegistry+0x50>)
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d10b      	bne.n	80045f4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80045dc:	490c      	ldr	r1, [pc, #48]	@ (8004610 <vQueueAddToRegistry+0x50>)
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	683a      	ldr	r2, [r7, #0]
 80045e2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80045e6:	4a0a      	ldr	r2, [pc, #40]	@ (8004610 <vQueueAddToRegistry+0x50>)
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	00db      	lsls	r3, r3, #3
 80045ec:	4413      	add	r3, r2
 80045ee:	687a      	ldr	r2, [r7, #4]
 80045f0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80045f2:	e006      	b.n	8004602 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	3301      	adds	r3, #1
 80045f8:	60fb      	str	r3, [r7, #12]
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	2b07      	cmp	r3, #7
 80045fe:	d9e7      	bls.n	80045d0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004600:	bf00      	nop
 8004602:	bf00      	nop
 8004604:	3714      	adds	r7, #20
 8004606:	46bd      	mov	sp, r7
 8004608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460c:	4770      	bx	lr
 800460e:	bf00      	nop
 8004610:	20000830 	.word	0x20000830

08004614 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004614:	b580      	push	{r7, lr}
 8004616:	b086      	sub	sp, #24
 8004618:	af00      	add	r7, sp, #0
 800461a:	60f8      	str	r0, [r7, #12]
 800461c:	60b9      	str	r1, [r7, #8]
 800461e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004624:	f001 fc60 	bl	8005ee8 <vPortEnterCritical>
 8004628:	697b      	ldr	r3, [r7, #20]
 800462a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800462e:	b25b      	sxtb	r3, r3
 8004630:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004634:	d103      	bne.n	800463e <vQueueWaitForMessageRestricted+0x2a>
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	2200      	movs	r2, #0
 800463a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800463e:	697b      	ldr	r3, [r7, #20]
 8004640:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004644:	b25b      	sxtb	r3, r3
 8004646:	f1b3 3fff 	cmp.w	r3, #4294967295
 800464a:	d103      	bne.n	8004654 <vQueueWaitForMessageRestricted+0x40>
 800464c:	697b      	ldr	r3, [r7, #20]
 800464e:	2200      	movs	r2, #0
 8004650:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004654:	f001 fc7a 	bl	8005f4c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004658:	697b      	ldr	r3, [r7, #20]
 800465a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800465c:	2b00      	cmp	r3, #0
 800465e:	d106      	bne.n	800466e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004660:	697b      	ldr	r3, [r7, #20]
 8004662:	3324      	adds	r3, #36	@ 0x24
 8004664:	687a      	ldr	r2, [r7, #4]
 8004666:	68b9      	ldr	r1, [r7, #8]
 8004668:	4618      	mov	r0, r3
 800466a:	f000 fce3 	bl	8005034 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800466e:	6978      	ldr	r0, [r7, #20]
 8004670:	f7ff ff18 	bl	80044a4 <prvUnlockQueue>
	}
 8004674:	bf00      	nop
 8004676:	3718      	adds	r7, #24
 8004678:	46bd      	mov	sp, r7
 800467a:	bd80      	pop	{r7, pc}

0800467c <xQueueCreateSet>:
/*-----------------------------------------------------------*/

#if( ( configUSE_QUEUE_SETS == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueSetHandle_t xQueueCreateSet( const UBaseType_t uxEventQueueLength )
	{
 800467c:	b580      	push	{r7, lr}
 800467e:	b084      	sub	sp, #16
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
	QueueSetHandle_t pxQueue;

		pxQueue = xQueueGenericCreate( uxEventQueueLength, ( UBaseType_t ) sizeof( Queue_t * ), queueQUEUE_TYPE_SET );
 8004684:	2200      	movs	r2, #0
 8004686:	2104      	movs	r1, #4
 8004688:	6878      	ldr	r0, [r7, #4]
 800468a:	f7ff fb64 	bl	8003d56 <xQueueGenericCreate>
 800468e:	60f8      	str	r0, [r7, #12]

		return pxQueue;
 8004690:	68fb      	ldr	r3, [r7, #12]
	}
 8004692:	4618      	mov	r0, r3
 8004694:	3710      	adds	r7, #16
 8004696:	46bd      	mov	sp, r7
 8004698:	bd80      	pop	{r7, pc}

0800469a <xQueueAddToSet>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	BaseType_t xQueueAddToSet( QueueSetMemberHandle_t xQueueOrSemaphore, QueueSetHandle_t xQueueSet )
	{
 800469a:	b580      	push	{r7, lr}
 800469c:	b084      	sub	sp, #16
 800469e:	af00      	add	r7, sp, #0
 80046a0:	6078      	str	r0, [r7, #4]
 80046a2:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 80046a4:	f001 fc20 	bl	8005ee8 <vPortEnterCritical>
		{
			if( ( ( Queue_t * ) xQueueOrSemaphore )->pxQueueSetContainer != NULL )
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d002      	beq.n	80046b6 <xQueueAddToSet+0x1c>
			{
				/* Cannot add a queue/semaphore to more than one queue set. */
				xReturn = pdFAIL;
 80046b0:	2300      	movs	r3, #0
 80046b2:	60fb      	str	r3, [r7, #12]
 80046b4:	e00b      	b.n	80046ce <xQueueAddToSet+0x34>
			}
			else if( ( ( Queue_t * ) xQueueOrSemaphore )->uxMessagesWaiting != ( UBaseType_t ) 0 )
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d002      	beq.n	80046c4 <xQueueAddToSet+0x2a>
			{
				/* Cannot add a queue/semaphore to a queue set if there are already
				items in the queue/semaphore. */
				xReturn = pdFAIL;
 80046be:	2300      	movs	r3, #0
 80046c0:	60fb      	str	r3, [r7, #12]
 80046c2:	e004      	b.n	80046ce <xQueueAddToSet+0x34>
			}
			else
			{
				( ( Queue_t * ) xQueueOrSemaphore )->pxQueueSetContainer = xQueueSet;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	683a      	ldr	r2, [r7, #0]
 80046c8:	649a      	str	r2, [r3, #72]	@ 0x48
				xReturn = pdPASS;
 80046ca:	2301      	movs	r3, #1
 80046cc:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
 80046ce:	f001 fc3d 	bl	8005f4c <vPortExitCritical>

		return xReturn;
 80046d2:	68fb      	ldr	r3, [r7, #12]
	}
 80046d4:	4618      	mov	r0, r3
 80046d6:	3710      	adds	r7, #16
 80046d8:	46bd      	mov	sp, r7
 80046da:	bd80      	pop	{r7, pc}

080046dc <xQueueSelectFromSet>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	QueueSetMemberHandle_t xQueueSelectFromSet( QueueSetHandle_t xQueueSet, TickType_t const xTicksToWait )
	{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b084      	sub	sp, #16
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
 80046e4:	6039      	str	r1, [r7, #0]
	QueueSetMemberHandle_t xReturn = NULL;
 80046e6:	2300      	movs	r3, #0
 80046e8:	60fb      	str	r3, [r7, #12]

		( void ) xQueueReceive( ( QueueHandle_t ) xQueueSet, &xReturn, xTicksToWait ); /*lint !e961 Casting from one typedef to another is not redundant. */
 80046ea:	f107 030c 	add.w	r3, r7, #12
 80046ee:	683a      	ldr	r2, [r7, #0]
 80046f0:	4619      	mov	r1, r3
 80046f2:	6878      	ldr	r0, [r7, #4]
 80046f4:	f7ff fd64 	bl	80041c0 <xQueueReceive>
		return xReturn;
 80046f8:	68fb      	ldr	r3, [r7, #12]
	}
 80046fa:	4618      	mov	r0, r3
 80046fc:	3710      	adds	r7, #16
 80046fe:	46bd      	mov	sp, r7
 8004700:	bd80      	pop	{r7, pc}

08004702 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue )
	{
 8004702:	b580      	push	{r7, lr}
 8004704:	b088      	sub	sp, #32
 8004706:	af00      	add	r7, sp, #0
 8004708:	6078      	str	r0, [r7, #4]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800470e:	61bb      	str	r3, [r7, #24]
	BaseType_t xReturn = pdFALSE;
 8004710:	2300      	movs	r3, #0
 8004712:	61fb      	str	r3, [r7, #28]

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
 8004714:	69bb      	ldr	r3, [r7, #24]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d10b      	bne.n	8004732 <prvNotifyQueueSetContainer+0x30>
	__asm volatile
 800471a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800471e:	f383 8811 	msr	BASEPRI, r3
 8004722:	f3bf 8f6f 	isb	sy
 8004726:	f3bf 8f4f 	dsb	sy
 800472a:	613b      	str	r3, [r7, #16]
}
 800472c:	bf00      	nop
 800472e:	bf00      	nop
 8004730:	e7fd      	b.n	800472e <prvNotifyQueueSetContainer+0x2c>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
 8004732:	69bb      	ldr	r3, [r7, #24]
 8004734:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004736:	69bb      	ldr	r3, [r7, #24]
 8004738:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800473a:	429a      	cmp	r2, r3
 800473c:	d30b      	bcc.n	8004756 <prvNotifyQueueSetContainer+0x54>
	__asm volatile
 800473e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004742:	f383 8811 	msr	BASEPRI, r3
 8004746:	f3bf 8f6f 	isb	sy
 800474a:	f3bf 8f4f 	dsb	sy
 800474e:	60fb      	str	r3, [r7, #12]
}
 8004750:	bf00      	nop
 8004752:	bf00      	nop
 8004754:	e7fd      	b.n	8004752 <prvNotifyQueueSetContainer+0x50>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
 8004756:	69bb      	ldr	r3, [r7, #24]
 8004758:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800475a:	69bb      	ldr	r3, [r7, #24]
 800475c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800475e:	429a      	cmp	r2, r3
 8004760:	d225      	bcs.n	80047ae <prvNotifyQueueSetContainer+0xac>
		{
			const int8_t cTxLock = pxQueueSetContainer->cTxLock;
 8004762:	69bb      	ldr	r3, [r7, #24]
 8004764:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004768:	75fb      	strb	r3, [r7, #23]

			traceQUEUE_SEND( pxQueueSetContainer );

			/* The data copied is the handle of the queue that contains data. */
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, queueSEND_TO_BACK );
 800476a:	1d3b      	adds	r3, r7, #4
 800476c:	2200      	movs	r2, #0
 800476e:	4619      	mov	r1, r3
 8004770:	69b8      	ldr	r0, [r7, #24]
 8004772:	f7ff fe07 	bl	8004384 <prvCopyDataToQueue>
 8004776:	61f8      	str	r0, [r7, #28]

			if( cTxLock == queueUNLOCKED )
 8004778:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800477c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004780:	d10e      	bne.n	80047a0 <prvNotifyQueueSetContainer+0x9e>
			{
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
 8004782:	69bb      	ldr	r3, [r7, #24]
 8004784:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004786:	2b00      	cmp	r3, #0
 8004788:	d011      	beq.n	80047ae <prvNotifyQueueSetContainer+0xac>
				{
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
 800478a:	69bb      	ldr	r3, [r7, #24]
 800478c:	3324      	adds	r3, #36	@ 0x24
 800478e:	4618      	mov	r0, r3
 8004790:	f000 fc7c 	bl	800508c <xTaskRemoveFromEventList>
 8004794:	4603      	mov	r3, r0
 8004796:	2b00      	cmp	r3, #0
 8004798:	d009      	beq.n	80047ae <prvNotifyQueueSetContainer+0xac>
					{
						/* The task waiting has a higher priority. */
						xReturn = pdTRUE;
 800479a:	2301      	movs	r3, #1
 800479c:	61fb      	str	r3, [r7, #28]
 800479e:	e006      	b.n	80047ae <prvNotifyQueueSetContainer+0xac>
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else
			{
				pxQueueSetContainer->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80047a0:	7dfb      	ldrb	r3, [r7, #23]
 80047a2:	3301      	adds	r3, #1
 80047a4:	b2db      	uxtb	r3, r3
 80047a6:	b25a      	sxtb	r2, r3
 80047a8:	69bb      	ldr	r3, [r7, #24]
 80047aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80047ae:	69fb      	ldr	r3, [r7, #28]
	}
 80047b0:	4618      	mov	r0, r3
 80047b2:	3720      	adds	r7, #32
 80047b4:	46bd      	mov	sp, r7
 80047b6:	bd80      	pop	{r7, pc}

080047b8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b08e      	sub	sp, #56	@ 0x38
 80047bc:	af04      	add	r7, sp, #16
 80047be:	60f8      	str	r0, [r7, #12]
 80047c0:	60b9      	str	r1, [r7, #8]
 80047c2:	607a      	str	r2, [r7, #4]
 80047c4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80047c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d10b      	bne.n	80047e4 <xTaskCreateStatic+0x2c>
	__asm volatile
 80047cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047d0:	f383 8811 	msr	BASEPRI, r3
 80047d4:	f3bf 8f6f 	isb	sy
 80047d8:	f3bf 8f4f 	dsb	sy
 80047dc:	623b      	str	r3, [r7, #32]
}
 80047de:	bf00      	nop
 80047e0:	bf00      	nop
 80047e2:	e7fd      	b.n	80047e0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80047e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d10b      	bne.n	8004802 <xTaskCreateStatic+0x4a>
	__asm volatile
 80047ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047ee:	f383 8811 	msr	BASEPRI, r3
 80047f2:	f3bf 8f6f 	isb	sy
 80047f6:	f3bf 8f4f 	dsb	sy
 80047fa:	61fb      	str	r3, [r7, #28]
}
 80047fc:	bf00      	nop
 80047fe:	bf00      	nop
 8004800:	e7fd      	b.n	80047fe <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004802:	235c      	movs	r3, #92	@ 0x5c
 8004804:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004806:	693b      	ldr	r3, [r7, #16]
 8004808:	2b5c      	cmp	r3, #92	@ 0x5c
 800480a:	d00b      	beq.n	8004824 <xTaskCreateStatic+0x6c>
	__asm volatile
 800480c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004810:	f383 8811 	msr	BASEPRI, r3
 8004814:	f3bf 8f6f 	isb	sy
 8004818:	f3bf 8f4f 	dsb	sy
 800481c:	61bb      	str	r3, [r7, #24]
}
 800481e:	bf00      	nop
 8004820:	bf00      	nop
 8004822:	e7fd      	b.n	8004820 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004824:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004826:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004828:	2b00      	cmp	r3, #0
 800482a:	d01e      	beq.n	800486a <xTaskCreateStatic+0xb2>
 800482c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800482e:	2b00      	cmp	r3, #0
 8004830:	d01b      	beq.n	800486a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004832:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004834:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004836:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004838:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800483a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800483c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800483e:	2202      	movs	r2, #2
 8004840:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004844:	2300      	movs	r3, #0
 8004846:	9303      	str	r3, [sp, #12]
 8004848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800484a:	9302      	str	r3, [sp, #8]
 800484c:	f107 0314 	add.w	r3, r7, #20
 8004850:	9301      	str	r3, [sp, #4]
 8004852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004854:	9300      	str	r3, [sp, #0]
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	687a      	ldr	r2, [r7, #4]
 800485a:	68b9      	ldr	r1, [r7, #8]
 800485c:	68f8      	ldr	r0, [r7, #12]
 800485e:	f000 f850 	bl	8004902 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004862:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004864:	f000 f8de 	bl	8004a24 <prvAddNewTaskToReadyList>
 8004868:	e001      	b.n	800486e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800486a:	2300      	movs	r3, #0
 800486c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800486e:	697b      	ldr	r3, [r7, #20]
	}
 8004870:	4618      	mov	r0, r3
 8004872:	3728      	adds	r7, #40	@ 0x28
 8004874:	46bd      	mov	sp, r7
 8004876:	bd80      	pop	{r7, pc}

08004878 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004878:	b580      	push	{r7, lr}
 800487a:	b08c      	sub	sp, #48	@ 0x30
 800487c:	af04      	add	r7, sp, #16
 800487e:	60f8      	str	r0, [r7, #12]
 8004880:	60b9      	str	r1, [r7, #8]
 8004882:	603b      	str	r3, [r7, #0]
 8004884:	4613      	mov	r3, r2
 8004886:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004888:	88fb      	ldrh	r3, [r7, #6]
 800488a:	009b      	lsls	r3, r3, #2
 800488c:	4618      	mov	r0, r3
 800488e:	f001 fc4d 	bl	800612c <pvPortMalloc>
 8004892:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004894:	697b      	ldr	r3, [r7, #20]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d00e      	beq.n	80048b8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800489a:	205c      	movs	r0, #92	@ 0x5c
 800489c:	f001 fc46 	bl	800612c <pvPortMalloc>
 80048a0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80048a2:	69fb      	ldr	r3, [r7, #28]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d003      	beq.n	80048b0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80048a8:	69fb      	ldr	r3, [r7, #28]
 80048aa:	697a      	ldr	r2, [r7, #20]
 80048ac:	631a      	str	r2, [r3, #48]	@ 0x30
 80048ae:	e005      	b.n	80048bc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80048b0:	6978      	ldr	r0, [r7, #20]
 80048b2:	f001 fd09 	bl	80062c8 <vPortFree>
 80048b6:	e001      	b.n	80048bc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80048b8:	2300      	movs	r3, #0
 80048ba:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80048bc:	69fb      	ldr	r3, [r7, #28]
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d017      	beq.n	80048f2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80048c2:	69fb      	ldr	r3, [r7, #28]
 80048c4:	2200      	movs	r2, #0
 80048c6:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80048ca:	88fa      	ldrh	r2, [r7, #6]
 80048cc:	2300      	movs	r3, #0
 80048ce:	9303      	str	r3, [sp, #12]
 80048d0:	69fb      	ldr	r3, [r7, #28]
 80048d2:	9302      	str	r3, [sp, #8]
 80048d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048d6:	9301      	str	r3, [sp, #4]
 80048d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048da:	9300      	str	r3, [sp, #0]
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	68b9      	ldr	r1, [r7, #8]
 80048e0:	68f8      	ldr	r0, [r7, #12]
 80048e2:	f000 f80e 	bl	8004902 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80048e6:	69f8      	ldr	r0, [r7, #28]
 80048e8:	f000 f89c 	bl	8004a24 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80048ec:	2301      	movs	r3, #1
 80048ee:	61bb      	str	r3, [r7, #24]
 80048f0:	e002      	b.n	80048f8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80048f2:	f04f 33ff 	mov.w	r3, #4294967295
 80048f6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80048f8:	69bb      	ldr	r3, [r7, #24]
	}
 80048fa:	4618      	mov	r0, r3
 80048fc:	3720      	adds	r7, #32
 80048fe:	46bd      	mov	sp, r7
 8004900:	bd80      	pop	{r7, pc}

08004902 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004902:	b580      	push	{r7, lr}
 8004904:	b088      	sub	sp, #32
 8004906:	af00      	add	r7, sp, #0
 8004908:	60f8      	str	r0, [r7, #12]
 800490a:	60b9      	str	r1, [r7, #8]
 800490c:	607a      	str	r2, [r7, #4]
 800490e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004910:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004912:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	009b      	lsls	r3, r3, #2
 8004918:	461a      	mov	r2, r3
 800491a:	21a5      	movs	r1, #165	@ 0xa5
 800491c:	f001 ff0b 	bl	8006736 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004920:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004922:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800492a:	3b01      	subs	r3, #1
 800492c:	009b      	lsls	r3, r3, #2
 800492e:	4413      	add	r3, r2
 8004930:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004932:	69bb      	ldr	r3, [r7, #24]
 8004934:	f023 0307 	bic.w	r3, r3, #7
 8004938:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800493a:	69bb      	ldr	r3, [r7, #24]
 800493c:	f003 0307 	and.w	r3, r3, #7
 8004940:	2b00      	cmp	r3, #0
 8004942:	d00b      	beq.n	800495c <prvInitialiseNewTask+0x5a>
	__asm volatile
 8004944:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004948:	f383 8811 	msr	BASEPRI, r3
 800494c:	f3bf 8f6f 	isb	sy
 8004950:	f3bf 8f4f 	dsb	sy
 8004954:	617b      	str	r3, [r7, #20]
}
 8004956:	bf00      	nop
 8004958:	bf00      	nop
 800495a:	e7fd      	b.n	8004958 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800495c:	68bb      	ldr	r3, [r7, #8]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d01f      	beq.n	80049a2 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004962:	2300      	movs	r3, #0
 8004964:	61fb      	str	r3, [r7, #28]
 8004966:	e012      	b.n	800498e <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004968:	68ba      	ldr	r2, [r7, #8]
 800496a:	69fb      	ldr	r3, [r7, #28]
 800496c:	4413      	add	r3, r2
 800496e:	7819      	ldrb	r1, [r3, #0]
 8004970:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004972:	69fb      	ldr	r3, [r7, #28]
 8004974:	4413      	add	r3, r2
 8004976:	3334      	adds	r3, #52	@ 0x34
 8004978:	460a      	mov	r2, r1
 800497a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800497c:	68ba      	ldr	r2, [r7, #8]
 800497e:	69fb      	ldr	r3, [r7, #28]
 8004980:	4413      	add	r3, r2
 8004982:	781b      	ldrb	r3, [r3, #0]
 8004984:	2b00      	cmp	r3, #0
 8004986:	d006      	beq.n	8004996 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004988:	69fb      	ldr	r3, [r7, #28]
 800498a:	3301      	adds	r3, #1
 800498c:	61fb      	str	r3, [r7, #28]
 800498e:	69fb      	ldr	r3, [r7, #28]
 8004990:	2b0f      	cmp	r3, #15
 8004992:	d9e9      	bls.n	8004968 <prvInitialiseNewTask+0x66>
 8004994:	e000      	b.n	8004998 <prvInitialiseNewTask+0x96>
			{
				break;
 8004996:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004998:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800499a:	2200      	movs	r2, #0
 800499c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80049a0:	e003      	b.n	80049aa <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80049a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049a4:	2200      	movs	r2, #0
 80049a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80049aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049ac:	2b37      	cmp	r3, #55	@ 0x37
 80049ae:	d901      	bls.n	80049b4 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80049b0:	2337      	movs	r3, #55	@ 0x37
 80049b2:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80049b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049b6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80049b8:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80049ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049bc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80049be:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80049c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049c2:	2200      	movs	r2, #0
 80049c4:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80049c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049c8:	3304      	adds	r3, #4
 80049ca:	4618      	mov	r0, r3
 80049cc:	f7ff f848 	bl	8003a60 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80049d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049d2:	3318      	adds	r3, #24
 80049d4:	4618      	mov	r0, r3
 80049d6:	f7ff f843 	bl	8003a60 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80049da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80049de:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80049e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049e2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80049e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049e8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80049ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80049ee:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80049f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049f2:	2200      	movs	r2, #0
 80049f4:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80049f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049f8:	2200      	movs	r2, #0
 80049fa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80049fe:	683a      	ldr	r2, [r7, #0]
 8004a00:	68f9      	ldr	r1, [r7, #12]
 8004a02:	69b8      	ldr	r0, [r7, #24]
 8004a04:	f001 f93e 	bl	8005c84 <pxPortInitialiseStack>
 8004a08:	4602      	mov	r2, r0
 8004a0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a0c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004a0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d002      	beq.n	8004a1a <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004a14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a18:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004a1a:	bf00      	nop
 8004a1c:	3720      	adds	r7, #32
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	bd80      	pop	{r7, pc}
	...

08004a24 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b082      	sub	sp, #8
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004a2c:	f001 fa5c 	bl	8005ee8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004a30:	4b2d      	ldr	r3, [pc, #180]	@ (8004ae8 <prvAddNewTaskToReadyList+0xc4>)
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	3301      	adds	r3, #1
 8004a36:	4a2c      	ldr	r2, [pc, #176]	@ (8004ae8 <prvAddNewTaskToReadyList+0xc4>)
 8004a38:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004a3a:	4b2c      	ldr	r3, [pc, #176]	@ (8004aec <prvAddNewTaskToReadyList+0xc8>)
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d109      	bne.n	8004a56 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004a42:	4a2a      	ldr	r2, [pc, #168]	@ (8004aec <prvAddNewTaskToReadyList+0xc8>)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004a48:	4b27      	ldr	r3, [pc, #156]	@ (8004ae8 <prvAddNewTaskToReadyList+0xc4>)
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	2b01      	cmp	r3, #1
 8004a4e:	d110      	bne.n	8004a72 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004a50:	f000 fc1e 	bl	8005290 <prvInitialiseTaskLists>
 8004a54:	e00d      	b.n	8004a72 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004a56:	4b26      	ldr	r3, [pc, #152]	@ (8004af0 <prvAddNewTaskToReadyList+0xcc>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d109      	bne.n	8004a72 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004a5e:	4b23      	ldr	r3, [pc, #140]	@ (8004aec <prvAddNewTaskToReadyList+0xc8>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a68:	429a      	cmp	r2, r3
 8004a6a:	d802      	bhi.n	8004a72 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004a6c:	4a1f      	ldr	r2, [pc, #124]	@ (8004aec <prvAddNewTaskToReadyList+0xc8>)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004a72:	4b20      	ldr	r3, [pc, #128]	@ (8004af4 <prvAddNewTaskToReadyList+0xd0>)
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	3301      	adds	r3, #1
 8004a78:	4a1e      	ldr	r2, [pc, #120]	@ (8004af4 <prvAddNewTaskToReadyList+0xd0>)
 8004a7a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004a7c:	4b1d      	ldr	r3, [pc, #116]	@ (8004af4 <prvAddNewTaskToReadyList+0xd0>)
 8004a7e:	681a      	ldr	r2, [r3, #0]
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a88:	4b1b      	ldr	r3, [pc, #108]	@ (8004af8 <prvAddNewTaskToReadyList+0xd4>)
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	429a      	cmp	r2, r3
 8004a8e:	d903      	bls.n	8004a98 <prvAddNewTaskToReadyList+0x74>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a94:	4a18      	ldr	r2, [pc, #96]	@ (8004af8 <prvAddNewTaskToReadyList+0xd4>)
 8004a96:	6013      	str	r3, [r2, #0]
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a9c:	4613      	mov	r3, r2
 8004a9e:	009b      	lsls	r3, r3, #2
 8004aa0:	4413      	add	r3, r2
 8004aa2:	009b      	lsls	r3, r3, #2
 8004aa4:	4a15      	ldr	r2, [pc, #84]	@ (8004afc <prvAddNewTaskToReadyList+0xd8>)
 8004aa6:	441a      	add	r2, r3
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	3304      	adds	r3, #4
 8004aac:	4619      	mov	r1, r3
 8004aae:	4610      	mov	r0, r2
 8004ab0:	f7fe ffe3 	bl	8003a7a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004ab4:	f001 fa4a 	bl	8005f4c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004ab8:	4b0d      	ldr	r3, [pc, #52]	@ (8004af0 <prvAddNewTaskToReadyList+0xcc>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d00e      	beq.n	8004ade <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004ac0:	4b0a      	ldr	r3, [pc, #40]	@ (8004aec <prvAddNewTaskToReadyList+0xc8>)
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aca:	429a      	cmp	r2, r3
 8004acc:	d207      	bcs.n	8004ade <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004ace:	4b0c      	ldr	r3, [pc, #48]	@ (8004b00 <prvAddNewTaskToReadyList+0xdc>)
 8004ad0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004ad4:	601a      	str	r2, [r3, #0]
 8004ad6:	f3bf 8f4f 	dsb	sy
 8004ada:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004ade:	bf00      	nop
 8004ae0:	3708      	adds	r7, #8
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	bd80      	pop	{r7, pc}
 8004ae6:	bf00      	nop
 8004ae8:	20000d44 	.word	0x20000d44
 8004aec:	20000870 	.word	0x20000870
 8004af0:	20000d50 	.word	0x20000d50
 8004af4:	20000d60 	.word	0x20000d60
 8004af8:	20000d4c 	.word	0x20000d4c
 8004afc:	20000874 	.word	0x20000874
 8004b00:	e000ed04 	.word	0xe000ed04

08004b04 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b084      	sub	sp, #16
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d018      	beq.n	8004b48 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004b16:	4b14      	ldr	r3, [pc, #80]	@ (8004b68 <vTaskDelay+0x64>)
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d00b      	beq.n	8004b36 <vTaskDelay+0x32>
	__asm volatile
 8004b1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b22:	f383 8811 	msr	BASEPRI, r3
 8004b26:	f3bf 8f6f 	isb	sy
 8004b2a:	f3bf 8f4f 	dsb	sy
 8004b2e:	60bb      	str	r3, [r7, #8]
}
 8004b30:	bf00      	nop
 8004b32:	bf00      	nop
 8004b34:	e7fd      	b.n	8004b32 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004b36:	f000 f883 	bl	8004c40 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004b3a:	2100      	movs	r1, #0
 8004b3c:	6878      	ldr	r0, [r7, #4]
 8004b3e:	f000 fcf3 	bl	8005528 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004b42:	f000 f88b 	bl	8004c5c <xTaskResumeAll>
 8004b46:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d107      	bne.n	8004b5e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8004b4e:	4b07      	ldr	r3, [pc, #28]	@ (8004b6c <vTaskDelay+0x68>)
 8004b50:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004b54:	601a      	str	r2, [r3, #0]
 8004b56:	f3bf 8f4f 	dsb	sy
 8004b5a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004b5e:	bf00      	nop
 8004b60:	3710      	adds	r7, #16
 8004b62:	46bd      	mov	sp, r7
 8004b64:	bd80      	pop	{r7, pc}
 8004b66:	bf00      	nop
 8004b68:	20000d6c 	.word	0x20000d6c
 8004b6c:	e000ed04 	.word	0xe000ed04

08004b70 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b08a      	sub	sp, #40	@ 0x28
 8004b74:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004b76:	2300      	movs	r3, #0
 8004b78:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004b7e:	463a      	mov	r2, r7
 8004b80:	1d39      	adds	r1, r7, #4
 8004b82:	f107 0308 	add.w	r3, r7, #8
 8004b86:	4618      	mov	r0, r3
 8004b88:	f7fe ff16 	bl	80039b8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004b8c:	6839      	ldr	r1, [r7, #0]
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	68ba      	ldr	r2, [r7, #8]
 8004b92:	9202      	str	r2, [sp, #8]
 8004b94:	9301      	str	r3, [sp, #4]
 8004b96:	2300      	movs	r3, #0
 8004b98:	9300      	str	r3, [sp, #0]
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	460a      	mov	r2, r1
 8004b9e:	4922      	ldr	r1, [pc, #136]	@ (8004c28 <vTaskStartScheduler+0xb8>)
 8004ba0:	4822      	ldr	r0, [pc, #136]	@ (8004c2c <vTaskStartScheduler+0xbc>)
 8004ba2:	f7ff fe09 	bl	80047b8 <xTaskCreateStatic>
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	4a21      	ldr	r2, [pc, #132]	@ (8004c30 <vTaskStartScheduler+0xc0>)
 8004baa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004bac:	4b20      	ldr	r3, [pc, #128]	@ (8004c30 <vTaskStartScheduler+0xc0>)
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d002      	beq.n	8004bba <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004bb4:	2301      	movs	r3, #1
 8004bb6:	617b      	str	r3, [r7, #20]
 8004bb8:	e001      	b.n	8004bbe <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004bba:	2300      	movs	r3, #0
 8004bbc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8004bbe:	697b      	ldr	r3, [r7, #20]
 8004bc0:	2b01      	cmp	r3, #1
 8004bc2:	d102      	bne.n	8004bca <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004bc4:	f000 fd04 	bl	80055d0 <xTimerCreateTimerTask>
 8004bc8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004bca:	697b      	ldr	r3, [r7, #20]
 8004bcc:	2b01      	cmp	r3, #1
 8004bce:	d116      	bne.n	8004bfe <vTaskStartScheduler+0x8e>
	__asm volatile
 8004bd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bd4:	f383 8811 	msr	BASEPRI, r3
 8004bd8:	f3bf 8f6f 	isb	sy
 8004bdc:	f3bf 8f4f 	dsb	sy
 8004be0:	613b      	str	r3, [r7, #16]
}
 8004be2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004be4:	4b13      	ldr	r3, [pc, #76]	@ (8004c34 <vTaskStartScheduler+0xc4>)
 8004be6:	f04f 32ff 	mov.w	r2, #4294967295
 8004bea:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004bec:	4b12      	ldr	r3, [pc, #72]	@ (8004c38 <vTaskStartScheduler+0xc8>)
 8004bee:	2201      	movs	r2, #1
 8004bf0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004bf2:	4b12      	ldr	r3, [pc, #72]	@ (8004c3c <vTaskStartScheduler+0xcc>)
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004bf8:	f001 f8d2 	bl	8005da0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004bfc:	e00f      	b.n	8004c1e <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004bfe:	697b      	ldr	r3, [r7, #20]
 8004c00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c04:	d10b      	bne.n	8004c1e <vTaskStartScheduler+0xae>
	__asm volatile
 8004c06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c0a:	f383 8811 	msr	BASEPRI, r3
 8004c0e:	f3bf 8f6f 	isb	sy
 8004c12:	f3bf 8f4f 	dsb	sy
 8004c16:	60fb      	str	r3, [r7, #12]
}
 8004c18:	bf00      	nop
 8004c1a:	bf00      	nop
 8004c1c:	e7fd      	b.n	8004c1a <vTaskStartScheduler+0xaa>
}
 8004c1e:	bf00      	nop
 8004c20:	3718      	adds	r7, #24
 8004c22:	46bd      	mov	sp, r7
 8004c24:	bd80      	pop	{r7, pc}
 8004c26:	bf00      	nop
 8004c28:	080074f8 	.word	0x080074f8
 8004c2c:	08005261 	.word	0x08005261
 8004c30:	20000d68 	.word	0x20000d68
 8004c34:	20000d64 	.word	0x20000d64
 8004c38:	20000d50 	.word	0x20000d50
 8004c3c:	20000d48 	.word	0x20000d48

08004c40 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004c40:	b480      	push	{r7}
 8004c42:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004c44:	4b04      	ldr	r3, [pc, #16]	@ (8004c58 <vTaskSuspendAll+0x18>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	3301      	adds	r3, #1
 8004c4a:	4a03      	ldr	r2, [pc, #12]	@ (8004c58 <vTaskSuspendAll+0x18>)
 8004c4c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004c4e:	bf00      	nop
 8004c50:	46bd      	mov	sp, r7
 8004c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c56:	4770      	bx	lr
 8004c58:	20000d6c 	.word	0x20000d6c

08004c5c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b084      	sub	sp, #16
 8004c60:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004c62:	2300      	movs	r3, #0
 8004c64:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004c66:	2300      	movs	r3, #0
 8004c68:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004c6a:	4b42      	ldr	r3, [pc, #264]	@ (8004d74 <xTaskResumeAll+0x118>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d10b      	bne.n	8004c8a <xTaskResumeAll+0x2e>
	__asm volatile
 8004c72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c76:	f383 8811 	msr	BASEPRI, r3
 8004c7a:	f3bf 8f6f 	isb	sy
 8004c7e:	f3bf 8f4f 	dsb	sy
 8004c82:	603b      	str	r3, [r7, #0]
}
 8004c84:	bf00      	nop
 8004c86:	bf00      	nop
 8004c88:	e7fd      	b.n	8004c86 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004c8a:	f001 f92d 	bl	8005ee8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004c8e:	4b39      	ldr	r3, [pc, #228]	@ (8004d74 <xTaskResumeAll+0x118>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	3b01      	subs	r3, #1
 8004c94:	4a37      	ldr	r2, [pc, #220]	@ (8004d74 <xTaskResumeAll+0x118>)
 8004c96:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004c98:	4b36      	ldr	r3, [pc, #216]	@ (8004d74 <xTaskResumeAll+0x118>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d162      	bne.n	8004d66 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004ca0:	4b35      	ldr	r3, [pc, #212]	@ (8004d78 <xTaskResumeAll+0x11c>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d05e      	beq.n	8004d66 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004ca8:	e02f      	b.n	8004d0a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004caa:	4b34      	ldr	r3, [pc, #208]	@ (8004d7c <xTaskResumeAll+0x120>)
 8004cac:	68db      	ldr	r3, [r3, #12]
 8004cae:	68db      	ldr	r3, [r3, #12]
 8004cb0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	3318      	adds	r3, #24
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	f7fe ff3c 	bl	8003b34 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	3304      	adds	r3, #4
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	f7fe ff37 	bl	8003b34 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cca:	4b2d      	ldr	r3, [pc, #180]	@ (8004d80 <xTaskResumeAll+0x124>)
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	429a      	cmp	r2, r3
 8004cd0:	d903      	bls.n	8004cda <xTaskResumeAll+0x7e>
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cd6:	4a2a      	ldr	r2, [pc, #168]	@ (8004d80 <xTaskResumeAll+0x124>)
 8004cd8:	6013      	str	r3, [r2, #0]
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cde:	4613      	mov	r3, r2
 8004ce0:	009b      	lsls	r3, r3, #2
 8004ce2:	4413      	add	r3, r2
 8004ce4:	009b      	lsls	r3, r3, #2
 8004ce6:	4a27      	ldr	r2, [pc, #156]	@ (8004d84 <xTaskResumeAll+0x128>)
 8004ce8:	441a      	add	r2, r3
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	3304      	adds	r3, #4
 8004cee:	4619      	mov	r1, r3
 8004cf0:	4610      	mov	r0, r2
 8004cf2:	f7fe fec2 	bl	8003a7a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cfa:	4b23      	ldr	r3, [pc, #140]	@ (8004d88 <xTaskResumeAll+0x12c>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d00:	429a      	cmp	r2, r3
 8004d02:	d302      	bcc.n	8004d0a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8004d04:	4b21      	ldr	r3, [pc, #132]	@ (8004d8c <xTaskResumeAll+0x130>)
 8004d06:	2201      	movs	r2, #1
 8004d08:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004d0a:	4b1c      	ldr	r3, [pc, #112]	@ (8004d7c <xTaskResumeAll+0x120>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d1cb      	bne.n	8004caa <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d001      	beq.n	8004d1c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004d18:	f000 fb58 	bl	80053cc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004d1c:	4b1c      	ldr	r3, [pc, #112]	@ (8004d90 <xTaskResumeAll+0x134>)
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d010      	beq.n	8004d4a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004d28:	f000 f846 	bl	8004db8 <xTaskIncrementTick>
 8004d2c:	4603      	mov	r3, r0
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d002      	beq.n	8004d38 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8004d32:	4b16      	ldr	r3, [pc, #88]	@ (8004d8c <xTaskResumeAll+0x130>)
 8004d34:	2201      	movs	r2, #1
 8004d36:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	3b01      	subs	r3, #1
 8004d3c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d1f1      	bne.n	8004d28 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8004d44:	4b12      	ldr	r3, [pc, #72]	@ (8004d90 <xTaskResumeAll+0x134>)
 8004d46:	2200      	movs	r2, #0
 8004d48:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004d4a:	4b10      	ldr	r3, [pc, #64]	@ (8004d8c <xTaskResumeAll+0x130>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d009      	beq.n	8004d66 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004d52:	2301      	movs	r3, #1
 8004d54:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004d56:	4b0f      	ldr	r3, [pc, #60]	@ (8004d94 <xTaskResumeAll+0x138>)
 8004d58:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d5c:	601a      	str	r2, [r3, #0]
 8004d5e:	f3bf 8f4f 	dsb	sy
 8004d62:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004d66:	f001 f8f1 	bl	8005f4c <vPortExitCritical>

	return xAlreadyYielded;
 8004d6a:	68bb      	ldr	r3, [r7, #8]
}
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	3710      	adds	r7, #16
 8004d70:	46bd      	mov	sp, r7
 8004d72:	bd80      	pop	{r7, pc}
 8004d74:	20000d6c 	.word	0x20000d6c
 8004d78:	20000d44 	.word	0x20000d44
 8004d7c:	20000d04 	.word	0x20000d04
 8004d80:	20000d4c 	.word	0x20000d4c
 8004d84:	20000874 	.word	0x20000874
 8004d88:	20000870 	.word	0x20000870
 8004d8c:	20000d58 	.word	0x20000d58
 8004d90:	20000d54 	.word	0x20000d54
 8004d94:	e000ed04 	.word	0xe000ed04

08004d98 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004d98:	b480      	push	{r7}
 8004d9a:	b083      	sub	sp, #12
 8004d9c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004d9e:	4b05      	ldr	r3, [pc, #20]	@ (8004db4 <xTaskGetTickCount+0x1c>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004da4:	687b      	ldr	r3, [r7, #4]
}
 8004da6:	4618      	mov	r0, r3
 8004da8:	370c      	adds	r7, #12
 8004daa:	46bd      	mov	sp, r7
 8004dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db0:	4770      	bx	lr
 8004db2:	bf00      	nop
 8004db4:	20000d48 	.word	0x20000d48

08004db8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	b086      	sub	sp, #24
 8004dbc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004dc2:	4b4f      	ldr	r3, [pc, #316]	@ (8004f00 <xTaskIncrementTick+0x148>)
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	f040 8090 	bne.w	8004eec <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004dcc:	4b4d      	ldr	r3, [pc, #308]	@ (8004f04 <xTaskIncrementTick+0x14c>)
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	3301      	adds	r3, #1
 8004dd2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004dd4:	4a4b      	ldr	r2, [pc, #300]	@ (8004f04 <xTaskIncrementTick+0x14c>)
 8004dd6:	693b      	ldr	r3, [r7, #16]
 8004dd8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004dda:	693b      	ldr	r3, [r7, #16]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d121      	bne.n	8004e24 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8004de0:	4b49      	ldr	r3, [pc, #292]	@ (8004f08 <xTaskIncrementTick+0x150>)
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d00b      	beq.n	8004e02 <xTaskIncrementTick+0x4a>
	__asm volatile
 8004dea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dee:	f383 8811 	msr	BASEPRI, r3
 8004df2:	f3bf 8f6f 	isb	sy
 8004df6:	f3bf 8f4f 	dsb	sy
 8004dfa:	603b      	str	r3, [r7, #0]
}
 8004dfc:	bf00      	nop
 8004dfe:	bf00      	nop
 8004e00:	e7fd      	b.n	8004dfe <xTaskIncrementTick+0x46>
 8004e02:	4b41      	ldr	r3, [pc, #260]	@ (8004f08 <xTaskIncrementTick+0x150>)
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	60fb      	str	r3, [r7, #12]
 8004e08:	4b40      	ldr	r3, [pc, #256]	@ (8004f0c <xTaskIncrementTick+0x154>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4a3e      	ldr	r2, [pc, #248]	@ (8004f08 <xTaskIncrementTick+0x150>)
 8004e0e:	6013      	str	r3, [r2, #0]
 8004e10:	4a3e      	ldr	r2, [pc, #248]	@ (8004f0c <xTaskIncrementTick+0x154>)
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	6013      	str	r3, [r2, #0]
 8004e16:	4b3e      	ldr	r3, [pc, #248]	@ (8004f10 <xTaskIncrementTick+0x158>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	3301      	adds	r3, #1
 8004e1c:	4a3c      	ldr	r2, [pc, #240]	@ (8004f10 <xTaskIncrementTick+0x158>)
 8004e1e:	6013      	str	r3, [r2, #0]
 8004e20:	f000 fad4 	bl	80053cc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004e24:	4b3b      	ldr	r3, [pc, #236]	@ (8004f14 <xTaskIncrementTick+0x15c>)
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	693a      	ldr	r2, [r7, #16]
 8004e2a:	429a      	cmp	r2, r3
 8004e2c:	d349      	bcc.n	8004ec2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004e2e:	4b36      	ldr	r3, [pc, #216]	@ (8004f08 <xTaskIncrementTick+0x150>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d104      	bne.n	8004e42 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e38:	4b36      	ldr	r3, [pc, #216]	@ (8004f14 <xTaskIncrementTick+0x15c>)
 8004e3a:	f04f 32ff 	mov.w	r2, #4294967295
 8004e3e:	601a      	str	r2, [r3, #0]
					break;
 8004e40:	e03f      	b.n	8004ec2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004e42:	4b31      	ldr	r3, [pc, #196]	@ (8004f08 <xTaskIncrementTick+0x150>)
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	68db      	ldr	r3, [r3, #12]
 8004e48:	68db      	ldr	r3, [r3, #12]
 8004e4a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004e4c:	68bb      	ldr	r3, [r7, #8]
 8004e4e:	685b      	ldr	r3, [r3, #4]
 8004e50:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004e52:	693a      	ldr	r2, [r7, #16]
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	429a      	cmp	r2, r3
 8004e58:	d203      	bcs.n	8004e62 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004e5a:	4a2e      	ldr	r2, [pc, #184]	@ (8004f14 <xTaskIncrementTick+0x15c>)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004e60:	e02f      	b.n	8004ec2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004e62:	68bb      	ldr	r3, [r7, #8]
 8004e64:	3304      	adds	r3, #4
 8004e66:	4618      	mov	r0, r3
 8004e68:	f7fe fe64 	bl	8003b34 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004e6c:	68bb      	ldr	r3, [r7, #8]
 8004e6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d004      	beq.n	8004e7e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004e74:	68bb      	ldr	r3, [r7, #8]
 8004e76:	3318      	adds	r3, #24
 8004e78:	4618      	mov	r0, r3
 8004e7a:	f7fe fe5b 	bl	8003b34 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004e7e:	68bb      	ldr	r3, [r7, #8]
 8004e80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e82:	4b25      	ldr	r3, [pc, #148]	@ (8004f18 <xTaskIncrementTick+0x160>)
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	429a      	cmp	r2, r3
 8004e88:	d903      	bls.n	8004e92 <xTaskIncrementTick+0xda>
 8004e8a:	68bb      	ldr	r3, [r7, #8]
 8004e8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e8e:	4a22      	ldr	r2, [pc, #136]	@ (8004f18 <xTaskIncrementTick+0x160>)
 8004e90:	6013      	str	r3, [r2, #0]
 8004e92:	68bb      	ldr	r3, [r7, #8]
 8004e94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e96:	4613      	mov	r3, r2
 8004e98:	009b      	lsls	r3, r3, #2
 8004e9a:	4413      	add	r3, r2
 8004e9c:	009b      	lsls	r3, r3, #2
 8004e9e:	4a1f      	ldr	r2, [pc, #124]	@ (8004f1c <xTaskIncrementTick+0x164>)
 8004ea0:	441a      	add	r2, r3
 8004ea2:	68bb      	ldr	r3, [r7, #8]
 8004ea4:	3304      	adds	r3, #4
 8004ea6:	4619      	mov	r1, r3
 8004ea8:	4610      	mov	r0, r2
 8004eaa:	f7fe fde6 	bl	8003a7a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004eae:	68bb      	ldr	r3, [r7, #8]
 8004eb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004eb2:	4b1b      	ldr	r3, [pc, #108]	@ (8004f20 <xTaskIncrementTick+0x168>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004eb8:	429a      	cmp	r2, r3
 8004eba:	d3b8      	bcc.n	8004e2e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004ec0:	e7b5      	b.n	8004e2e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004ec2:	4b17      	ldr	r3, [pc, #92]	@ (8004f20 <xTaskIncrementTick+0x168>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ec8:	4914      	ldr	r1, [pc, #80]	@ (8004f1c <xTaskIncrementTick+0x164>)
 8004eca:	4613      	mov	r3, r2
 8004ecc:	009b      	lsls	r3, r3, #2
 8004ece:	4413      	add	r3, r2
 8004ed0:	009b      	lsls	r3, r3, #2
 8004ed2:	440b      	add	r3, r1
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	2b01      	cmp	r3, #1
 8004ed8:	d901      	bls.n	8004ede <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8004eda:	2301      	movs	r3, #1
 8004edc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004ede:	4b11      	ldr	r3, [pc, #68]	@ (8004f24 <xTaskIncrementTick+0x16c>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d007      	beq.n	8004ef6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8004ee6:	2301      	movs	r3, #1
 8004ee8:	617b      	str	r3, [r7, #20]
 8004eea:	e004      	b.n	8004ef6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004eec:	4b0e      	ldr	r3, [pc, #56]	@ (8004f28 <xTaskIncrementTick+0x170>)
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	3301      	adds	r3, #1
 8004ef2:	4a0d      	ldr	r2, [pc, #52]	@ (8004f28 <xTaskIncrementTick+0x170>)
 8004ef4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004ef6:	697b      	ldr	r3, [r7, #20]
}
 8004ef8:	4618      	mov	r0, r3
 8004efa:	3718      	adds	r7, #24
 8004efc:	46bd      	mov	sp, r7
 8004efe:	bd80      	pop	{r7, pc}
 8004f00:	20000d6c 	.word	0x20000d6c
 8004f04:	20000d48 	.word	0x20000d48
 8004f08:	20000cfc 	.word	0x20000cfc
 8004f0c:	20000d00 	.word	0x20000d00
 8004f10:	20000d5c 	.word	0x20000d5c
 8004f14:	20000d64 	.word	0x20000d64
 8004f18:	20000d4c 	.word	0x20000d4c
 8004f1c:	20000874 	.word	0x20000874
 8004f20:	20000870 	.word	0x20000870
 8004f24:	20000d58 	.word	0x20000d58
 8004f28:	20000d54 	.word	0x20000d54

08004f2c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004f2c:	b480      	push	{r7}
 8004f2e:	b085      	sub	sp, #20
 8004f30:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004f32:	4b28      	ldr	r3, [pc, #160]	@ (8004fd4 <vTaskSwitchContext+0xa8>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d003      	beq.n	8004f42 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004f3a:	4b27      	ldr	r3, [pc, #156]	@ (8004fd8 <vTaskSwitchContext+0xac>)
 8004f3c:	2201      	movs	r2, #1
 8004f3e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004f40:	e042      	b.n	8004fc8 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8004f42:	4b25      	ldr	r3, [pc, #148]	@ (8004fd8 <vTaskSwitchContext+0xac>)
 8004f44:	2200      	movs	r2, #0
 8004f46:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004f48:	4b24      	ldr	r3, [pc, #144]	@ (8004fdc <vTaskSwitchContext+0xb0>)
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	60fb      	str	r3, [r7, #12]
 8004f4e:	e011      	b.n	8004f74 <vTaskSwitchContext+0x48>
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d10b      	bne.n	8004f6e <vTaskSwitchContext+0x42>
	__asm volatile
 8004f56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f5a:	f383 8811 	msr	BASEPRI, r3
 8004f5e:	f3bf 8f6f 	isb	sy
 8004f62:	f3bf 8f4f 	dsb	sy
 8004f66:	607b      	str	r3, [r7, #4]
}
 8004f68:	bf00      	nop
 8004f6a:	bf00      	nop
 8004f6c:	e7fd      	b.n	8004f6a <vTaskSwitchContext+0x3e>
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	3b01      	subs	r3, #1
 8004f72:	60fb      	str	r3, [r7, #12]
 8004f74:	491a      	ldr	r1, [pc, #104]	@ (8004fe0 <vTaskSwitchContext+0xb4>)
 8004f76:	68fa      	ldr	r2, [r7, #12]
 8004f78:	4613      	mov	r3, r2
 8004f7a:	009b      	lsls	r3, r3, #2
 8004f7c:	4413      	add	r3, r2
 8004f7e:	009b      	lsls	r3, r3, #2
 8004f80:	440b      	add	r3, r1
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d0e3      	beq.n	8004f50 <vTaskSwitchContext+0x24>
 8004f88:	68fa      	ldr	r2, [r7, #12]
 8004f8a:	4613      	mov	r3, r2
 8004f8c:	009b      	lsls	r3, r3, #2
 8004f8e:	4413      	add	r3, r2
 8004f90:	009b      	lsls	r3, r3, #2
 8004f92:	4a13      	ldr	r2, [pc, #76]	@ (8004fe0 <vTaskSwitchContext+0xb4>)
 8004f94:	4413      	add	r3, r2
 8004f96:	60bb      	str	r3, [r7, #8]
 8004f98:	68bb      	ldr	r3, [r7, #8]
 8004f9a:	685b      	ldr	r3, [r3, #4]
 8004f9c:	685a      	ldr	r2, [r3, #4]
 8004f9e:	68bb      	ldr	r3, [r7, #8]
 8004fa0:	605a      	str	r2, [r3, #4]
 8004fa2:	68bb      	ldr	r3, [r7, #8]
 8004fa4:	685a      	ldr	r2, [r3, #4]
 8004fa6:	68bb      	ldr	r3, [r7, #8]
 8004fa8:	3308      	adds	r3, #8
 8004faa:	429a      	cmp	r2, r3
 8004fac:	d104      	bne.n	8004fb8 <vTaskSwitchContext+0x8c>
 8004fae:	68bb      	ldr	r3, [r7, #8]
 8004fb0:	685b      	ldr	r3, [r3, #4]
 8004fb2:	685a      	ldr	r2, [r3, #4]
 8004fb4:	68bb      	ldr	r3, [r7, #8]
 8004fb6:	605a      	str	r2, [r3, #4]
 8004fb8:	68bb      	ldr	r3, [r7, #8]
 8004fba:	685b      	ldr	r3, [r3, #4]
 8004fbc:	68db      	ldr	r3, [r3, #12]
 8004fbe:	4a09      	ldr	r2, [pc, #36]	@ (8004fe4 <vTaskSwitchContext+0xb8>)
 8004fc0:	6013      	str	r3, [r2, #0]
 8004fc2:	4a06      	ldr	r2, [pc, #24]	@ (8004fdc <vTaskSwitchContext+0xb0>)
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	6013      	str	r3, [r2, #0]
}
 8004fc8:	bf00      	nop
 8004fca:	3714      	adds	r7, #20
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd2:	4770      	bx	lr
 8004fd4:	20000d6c 	.word	0x20000d6c
 8004fd8:	20000d58 	.word	0x20000d58
 8004fdc:	20000d4c 	.word	0x20000d4c
 8004fe0:	20000874 	.word	0x20000874
 8004fe4:	20000870 	.word	0x20000870

08004fe8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b084      	sub	sp, #16
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
 8004ff0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d10b      	bne.n	8005010 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8004ff8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ffc:	f383 8811 	msr	BASEPRI, r3
 8005000:	f3bf 8f6f 	isb	sy
 8005004:	f3bf 8f4f 	dsb	sy
 8005008:	60fb      	str	r3, [r7, #12]
}
 800500a:	bf00      	nop
 800500c:	bf00      	nop
 800500e:	e7fd      	b.n	800500c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005010:	4b07      	ldr	r3, [pc, #28]	@ (8005030 <vTaskPlaceOnEventList+0x48>)
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	3318      	adds	r3, #24
 8005016:	4619      	mov	r1, r3
 8005018:	6878      	ldr	r0, [r7, #4]
 800501a:	f7fe fd52 	bl	8003ac2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800501e:	2101      	movs	r1, #1
 8005020:	6838      	ldr	r0, [r7, #0]
 8005022:	f000 fa81 	bl	8005528 <prvAddCurrentTaskToDelayedList>
}
 8005026:	bf00      	nop
 8005028:	3710      	adds	r7, #16
 800502a:	46bd      	mov	sp, r7
 800502c:	bd80      	pop	{r7, pc}
 800502e:	bf00      	nop
 8005030:	20000870 	.word	0x20000870

08005034 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005034:	b580      	push	{r7, lr}
 8005036:	b086      	sub	sp, #24
 8005038:	af00      	add	r7, sp, #0
 800503a:	60f8      	str	r0, [r7, #12]
 800503c:	60b9      	str	r1, [r7, #8]
 800503e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d10b      	bne.n	800505e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8005046:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800504a:	f383 8811 	msr	BASEPRI, r3
 800504e:	f3bf 8f6f 	isb	sy
 8005052:	f3bf 8f4f 	dsb	sy
 8005056:	617b      	str	r3, [r7, #20]
}
 8005058:	bf00      	nop
 800505a:	bf00      	nop
 800505c:	e7fd      	b.n	800505a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800505e:	4b0a      	ldr	r3, [pc, #40]	@ (8005088 <vTaskPlaceOnEventListRestricted+0x54>)
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	3318      	adds	r3, #24
 8005064:	4619      	mov	r1, r3
 8005066:	68f8      	ldr	r0, [r7, #12]
 8005068:	f7fe fd07 	bl	8003a7a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2b00      	cmp	r3, #0
 8005070:	d002      	beq.n	8005078 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8005072:	f04f 33ff 	mov.w	r3, #4294967295
 8005076:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005078:	6879      	ldr	r1, [r7, #4]
 800507a:	68b8      	ldr	r0, [r7, #8]
 800507c:	f000 fa54 	bl	8005528 <prvAddCurrentTaskToDelayedList>
	}
 8005080:	bf00      	nop
 8005082:	3718      	adds	r7, #24
 8005084:	46bd      	mov	sp, r7
 8005086:	bd80      	pop	{r7, pc}
 8005088:	20000870 	.word	0x20000870

0800508c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b086      	sub	sp, #24
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	68db      	ldr	r3, [r3, #12]
 8005098:	68db      	ldr	r3, [r3, #12]
 800509a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800509c:	693b      	ldr	r3, [r7, #16]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d10b      	bne.n	80050ba <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80050a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050a6:	f383 8811 	msr	BASEPRI, r3
 80050aa:	f3bf 8f6f 	isb	sy
 80050ae:	f3bf 8f4f 	dsb	sy
 80050b2:	60fb      	str	r3, [r7, #12]
}
 80050b4:	bf00      	nop
 80050b6:	bf00      	nop
 80050b8:	e7fd      	b.n	80050b6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80050ba:	693b      	ldr	r3, [r7, #16]
 80050bc:	3318      	adds	r3, #24
 80050be:	4618      	mov	r0, r3
 80050c0:	f7fe fd38 	bl	8003b34 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80050c4:	4b1d      	ldr	r3, [pc, #116]	@ (800513c <xTaskRemoveFromEventList+0xb0>)
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d11d      	bne.n	8005108 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80050cc:	693b      	ldr	r3, [r7, #16]
 80050ce:	3304      	adds	r3, #4
 80050d0:	4618      	mov	r0, r3
 80050d2:	f7fe fd2f 	bl	8003b34 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80050d6:	693b      	ldr	r3, [r7, #16]
 80050d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050da:	4b19      	ldr	r3, [pc, #100]	@ (8005140 <xTaskRemoveFromEventList+0xb4>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	429a      	cmp	r2, r3
 80050e0:	d903      	bls.n	80050ea <xTaskRemoveFromEventList+0x5e>
 80050e2:	693b      	ldr	r3, [r7, #16]
 80050e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050e6:	4a16      	ldr	r2, [pc, #88]	@ (8005140 <xTaskRemoveFromEventList+0xb4>)
 80050e8:	6013      	str	r3, [r2, #0]
 80050ea:	693b      	ldr	r3, [r7, #16]
 80050ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050ee:	4613      	mov	r3, r2
 80050f0:	009b      	lsls	r3, r3, #2
 80050f2:	4413      	add	r3, r2
 80050f4:	009b      	lsls	r3, r3, #2
 80050f6:	4a13      	ldr	r2, [pc, #76]	@ (8005144 <xTaskRemoveFromEventList+0xb8>)
 80050f8:	441a      	add	r2, r3
 80050fa:	693b      	ldr	r3, [r7, #16]
 80050fc:	3304      	adds	r3, #4
 80050fe:	4619      	mov	r1, r3
 8005100:	4610      	mov	r0, r2
 8005102:	f7fe fcba 	bl	8003a7a <vListInsertEnd>
 8005106:	e005      	b.n	8005114 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005108:	693b      	ldr	r3, [r7, #16]
 800510a:	3318      	adds	r3, #24
 800510c:	4619      	mov	r1, r3
 800510e:	480e      	ldr	r0, [pc, #56]	@ (8005148 <xTaskRemoveFromEventList+0xbc>)
 8005110:	f7fe fcb3 	bl	8003a7a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005114:	693b      	ldr	r3, [r7, #16]
 8005116:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005118:	4b0c      	ldr	r3, [pc, #48]	@ (800514c <xTaskRemoveFromEventList+0xc0>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800511e:	429a      	cmp	r2, r3
 8005120:	d905      	bls.n	800512e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005122:	2301      	movs	r3, #1
 8005124:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005126:	4b0a      	ldr	r3, [pc, #40]	@ (8005150 <xTaskRemoveFromEventList+0xc4>)
 8005128:	2201      	movs	r2, #1
 800512a:	601a      	str	r2, [r3, #0]
 800512c:	e001      	b.n	8005132 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800512e:	2300      	movs	r3, #0
 8005130:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005132:	697b      	ldr	r3, [r7, #20]
}
 8005134:	4618      	mov	r0, r3
 8005136:	3718      	adds	r7, #24
 8005138:	46bd      	mov	sp, r7
 800513a:	bd80      	pop	{r7, pc}
 800513c:	20000d6c 	.word	0x20000d6c
 8005140:	20000d4c 	.word	0x20000d4c
 8005144:	20000874 	.word	0x20000874
 8005148:	20000d04 	.word	0x20000d04
 800514c:	20000870 	.word	0x20000870
 8005150:	20000d58 	.word	0x20000d58

08005154 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005154:	b480      	push	{r7}
 8005156:	b083      	sub	sp, #12
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800515c:	4b06      	ldr	r3, [pc, #24]	@ (8005178 <vTaskInternalSetTimeOutState+0x24>)
 800515e:	681a      	ldr	r2, [r3, #0]
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005164:	4b05      	ldr	r3, [pc, #20]	@ (800517c <vTaskInternalSetTimeOutState+0x28>)
 8005166:	681a      	ldr	r2, [r3, #0]
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	605a      	str	r2, [r3, #4]
}
 800516c:	bf00      	nop
 800516e:	370c      	adds	r7, #12
 8005170:	46bd      	mov	sp, r7
 8005172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005176:	4770      	bx	lr
 8005178:	20000d5c 	.word	0x20000d5c
 800517c:	20000d48 	.word	0x20000d48

08005180 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005180:	b580      	push	{r7, lr}
 8005182:	b088      	sub	sp, #32
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
 8005188:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2b00      	cmp	r3, #0
 800518e:	d10b      	bne.n	80051a8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005190:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005194:	f383 8811 	msr	BASEPRI, r3
 8005198:	f3bf 8f6f 	isb	sy
 800519c:	f3bf 8f4f 	dsb	sy
 80051a0:	613b      	str	r3, [r7, #16]
}
 80051a2:	bf00      	nop
 80051a4:	bf00      	nop
 80051a6:	e7fd      	b.n	80051a4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d10b      	bne.n	80051c6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80051ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051b2:	f383 8811 	msr	BASEPRI, r3
 80051b6:	f3bf 8f6f 	isb	sy
 80051ba:	f3bf 8f4f 	dsb	sy
 80051be:	60fb      	str	r3, [r7, #12]
}
 80051c0:	bf00      	nop
 80051c2:	bf00      	nop
 80051c4:	e7fd      	b.n	80051c2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80051c6:	f000 fe8f 	bl	8005ee8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80051ca:	4b1d      	ldr	r3, [pc, #116]	@ (8005240 <xTaskCheckForTimeOut+0xc0>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	685b      	ldr	r3, [r3, #4]
 80051d4:	69ba      	ldr	r2, [r7, #24]
 80051d6:	1ad3      	subs	r3, r2, r3
 80051d8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051e2:	d102      	bne.n	80051ea <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80051e4:	2300      	movs	r3, #0
 80051e6:	61fb      	str	r3, [r7, #28]
 80051e8:	e023      	b.n	8005232 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681a      	ldr	r2, [r3, #0]
 80051ee:	4b15      	ldr	r3, [pc, #84]	@ (8005244 <xTaskCheckForTimeOut+0xc4>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	429a      	cmp	r2, r3
 80051f4:	d007      	beq.n	8005206 <xTaskCheckForTimeOut+0x86>
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	685b      	ldr	r3, [r3, #4]
 80051fa:	69ba      	ldr	r2, [r7, #24]
 80051fc:	429a      	cmp	r2, r3
 80051fe:	d302      	bcc.n	8005206 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005200:	2301      	movs	r3, #1
 8005202:	61fb      	str	r3, [r7, #28]
 8005204:	e015      	b.n	8005232 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	697a      	ldr	r2, [r7, #20]
 800520c:	429a      	cmp	r2, r3
 800520e:	d20b      	bcs.n	8005228 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	681a      	ldr	r2, [r3, #0]
 8005214:	697b      	ldr	r3, [r7, #20]
 8005216:	1ad2      	subs	r2, r2, r3
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800521c:	6878      	ldr	r0, [r7, #4]
 800521e:	f7ff ff99 	bl	8005154 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005222:	2300      	movs	r3, #0
 8005224:	61fb      	str	r3, [r7, #28]
 8005226:	e004      	b.n	8005232 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	2200      	movs	r2, #0
 800522c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800522e:	2301      	movs	r3, #1
 8005230:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005232:	f000 fe8b 	bl	8005f4c <vPortExitCritical>

	return xReturn;
 8005236:	69fb      	ldr	r3, [r7, #28]
}
 8005238:	4618      	mov	r0, r3
 800523a:	3720      	adds	r7, #32
 800523c:	46bd      	mov	sp, r7
 800523e:	bd80      	pop	{r7, pc}
 8005240:	20000d48 	.word	0x20000d48
 8005244:	20000d5c 	.word	0x20000d5c

08005248 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005248:	b480      	push	{r7}
 800524a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800524c:	4b03      	ldr	r3, [pc, #12]	@ (800525c <vTaskMissedYield+0x14>)
 800524e:	2201      	movs	r2, #1
 8005250:	601a      	str	r2, [r3, #0]
}
 8005252:	bf00      	nop
 8005254:	46bd      	mov	sp, r7
 8005256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525a:	4770      	bx	lr
 800525c:	20000d58 	.word	0x20000d58

08005260 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b082      	sub	sp, #8
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005268:	f000 f852 	bl	8005310 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800526c:	4b06      	ldr	r3, [pc, #24]	@ (8005288 <prvIdleTask+0x28>)
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	2b01      	cmp	r3, #1
 8005272:	d9f9      	bls.n	8005268 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005274:	4b05      	ldr	r3, [pc, #20]	@ (800528c <prvIdleTask+0x2c>)
 8005276:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800527a:	601a      	str	r2, [r3, #0]
 800527c:	f3bf 8f4f 	dsb	sy
 8005280:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005284:	e7f0      	b.n	8005268 <prvIdleTask+0x8>
 8005286:	bf00      	nop
 8005288:	20000874 	.word	0x20000874
 800528c:	e000ed04 	.word	0xe000ed04

08005290 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b082      	sub	sp, #8
 8005294:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005296:	2300      	movs	r3, #0
 8005298:	607b      	str	r3, [r7, #4]
 800529a:	e00c      	b.n	80052b6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800529c:	687a      	ldr	r2, [r7, #4]
 800529e:	4613      	mov	r3, r2
 80052a0:	009b      	lsls	r3, r3, #2
 80052a2:	4413      	add	r3, r2
 80052a4:	009b      	lsls	r3, r3, #2
 80052a6:	4a12      	ldr	r2, [pc, #72]	@ (80052f0 <prvInitialiseTaskLists+0x60>)
 80052a8:	4413      	add	r3, r2
 80052aa:	4618      	mov	r0, r3
 80052ac:	f7fe fbb8 	bl	8003a20 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	3301      	adds	r3, #1
 80052b4:	607b      	str	r3, [r7, #4]
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2b37      	cmp	r3, #55	@ 0x37
 80052ba:	d9ef      	bls.n	800529c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80052bc:	480d      	ldr	r0, [pc, #52]	@ (80052f4 <prvInitialiseTaskLists+0x64>)
 80052be:	f7fe fbaf 	bl	8003a20 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80052c2:	480d      	ldr	r0, [pc, #52]	@ (80052f8 <prvInitialiseTaskLists+0x68>)
 80052c4:	f7fe fbac 	bl	8003a20 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80052c8:	480c      	ldr	r0, [pc, #48]	@ (80052fc <prvInitialiseTaskLists+0x6c>)
 80052ca:	f7fe fba9 	bl	8003a20 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80052ce:	480c      	ldr	r0, [pc, #48]	@ (8005300 <prvInitialiseTaskLists+0x70>)
 80052d0:	f7fe fba6 	bl	8003a20 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80052d4:	480b      	ldr	r0, [pc, #44]	@ (8005304 <prvInitialiseTaskLists+0x74>)
 80052d6:	f7fe fba3 	bl	8003a20 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80052da:	4b0b      	ldr	r3, [pc, #44]	@ (8005308 <prvInitialiseTaskLists+0x78>)
 80052dc:	4a05      	ldr	r2, [pc, #20]	@ (80052f4 <prvInitialiseTaskLists+0x64>)
 80052de:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80052e0:	4b0a      	ldr	r3, [pc, #40]	@ (800530c <prvInitialiseTaskLists+0x7c>)
 80052e2:	4a05      	ldr	r2, [pc, #20]	@ (80052f8 <prvInitialiseTaskLists+0x68>)
 80052e4:	601a      	str	r2, [r3, #0]
}
 80052e6:	bf00      	nop
 80052e8:	3708      	adds	r7, #8
 80052ea:	46bd      	mov	sp, r7
 80052ec:	bd80      	pop	{r7, pc}
 80052ee:	bf00      	nop
 80052f0:	20000874 	.word	0x20000874
 80052f4:	20000cd4 	.word	0x20000cd4
 80052f8:	20000ce8 	.word	0x20000ce8
 80052fc:	20000d04 	.word	0x20000d04
 8005300:	20000d18 	.word	0x20000d18
 8005304:	20000d30 	.word	0x20000d30
 8005308:	20000cfc 	.word	0x20000cfc
 800530c:	20000d00 	.word	0x20000d00

08005310 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b082      	sub	sp, #8
 8005314:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005316:	e019      	b.n	800534c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005318:	f000 fde6 	bl	8005ee8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800531c:	4b10      	ldr	r3, [pc, #64]	@ (8005360 <prvCheckTasksWaitingTermination+0x50>)
 800531e:	68db      	ldr	r3, [r3, #12]
 8005320:	68db      	ldr	r3, [r3, #12]
 8005322:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	3304      	adds	r3, #4
 8005328:	4618      	mov	r0, r3
 800532a:	f7fe fc03 	bl	8003b34 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800532e:	4b0d      	ldr	r3, [pc, #52]	@ (8005364 <prvCheckTasksWaitingTermination+0x54>)
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	3b01      	subs	r3, #1
 8005334:	4a0b      	ldr	r2, [pc, #44]	@ (8005364 <prvCheckTasksWaitingTermination+0x54>)
 8005336:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005338:	4b0b      	ldr	r3, [pc, #44]	@ (8005368 <prvCheckTasksWaitingTermination+0x58>)
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	3b01      	subs	r3, #1
 800533e:	4a0a      	ldr	r2, [pc, #40]	@ (8005368 <prvCheckTasksWaitingTermination+0x58>)
 8005340:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005342:	f000 fe03 	bl	8005f4c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005346:	6878      	ldr	r0, [r7, #4]
 8005348:	f000 f810 	bl	800536c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800534c:	4b06      	ldr	r3, [pc, #24]	@ (8005368 <prvCheckTasksWaitingTermination+0x58>)
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d1e1      	bne.n	8005318 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005354:	bf00      	nop
 8005356:	bf00      	nop
 8005358:	3708      	adds	r7, #8
 800535a:	46bd      	mov	sp, r7
 800535c:	bd80      	pop	{r7, pc}
 800535e:	bf00      	nop
 8005360:	20000d18 	.word	0x20000d18
 8005364:	20000d44 	.word	0x20000d44
 8005368:	20000d2c 	.word	0x20000d2c

0800536c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800536c:	b580      	push	{r7, lr}
 800536e:	b084      	sub	sp, #16
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800537a:	2b00      	cmp	r3, #0
 800537c:	d108      	bne.n	8005390 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005382:	4618      	mov	r0, r3
 8005384:	f000 ffa0 	bl	80062c8 <vPortFree>
				vPortFree( pxTCB );
 8005388:	6878      	ldr	r0, [r7, #4]
 800538a:	f000 ff9d 	bl	80062c8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800538e:	e019      	b.n	80053c4 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8005396:	2b01      	cmp	r3, #1
 8005398:	d103      	bne.n	80053a2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800539a:	6878      	ldr	r0, [r7, #4]
 800539c:	f000 ff94 	bl	80062c8 <vPortFree>
	}
 80053a0:	e010      	b.n	80053c4 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80053a8:	2b02      	cmp	r3, #2
 80053aa:	d00b      	beq.n	80053c4 <prvDeleteTCB+0x58>
	__asm volatile
 80053ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053b0:	f383 8811 	msr	BASEPRI, r3
 80053b4:	f3bf 8f6f 	isb	sy
 80053b8:	f3bf 8f4f 	dsb	sy
 80053bc:	60fb      	str	r3, [r7, #12]
}
 80053be:	bf00      	nop
 80053c0:	bf00      	nop
 80053c2:	e7fd      	b.n	80053c0 <prvDeleteTCB+0x54>
	}
 80053c4:	bf00      	nop
 80053c6:	3710      	adds	r7, #16
 80053c8:	46bd      	mov	sp, r7
 80053ca:	bd80      	pop	{r7, pc}

080053cc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80053cc:	b480      	push	{r7}
 80053ce:	b083      	sub	sp, #12
 80053d0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80053d2:	4b0c      	ldr	r3, [pc, #48]	@ (8005404 <prvResetNextTaskUnblockTime+0x38>)
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d104      	bne.n	80053e6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80053dc:	4b0a      	ldr	r3, [pc, #40]	@ (8005408 <prvResetNextTaskUnblockTime+0x3c>)
 80053de:	f04f 32ff 	mov.w	r2, #4294967295
 80053e2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80053e4:	e008      	b.n	80053f8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80053e6:	4b07      	ldr	r3, [pc, #28]	@ (8005404 <prvResetNextTaskUnblockTime+0x38>)
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	68db      	ldr	r3, [r3, #12]
 80053ec:	68db      	ldr	r3, [r3, #12]
 80053ee:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	685b      	ldr	r3, [r3, #4]
 80053f4:	4a04      	ldr	r2, [pc, #16]	@ (8005408 <prvResetNextTaskUnblockTime+0x3c>)
 80053f6:	6013      	str	r3, [r2, #0]
}
 80053f8:	bf00      	nop
 80053fa:	370c      	adds	r7, #12
 80053fc:	46bd      	mov	sp, r7
 80053fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005402:	4770      	bx	lr
 8005404:	20000cfc 	.word	0x20000cfc
 8005408:	20000d64 	.word	0x20000d64

0800540c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800540c:	b480      	push	{r7}
 800540e:	b083      	sub	sp, #12
 8005410:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005412:	4b0b      	ldr	r3, [pc, #44]	@ (8005440 <xTaskGetSchedulerState+0x34>)
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	2b00      	cmp	r3, #0
 8005418:	d102      	bne.n	8005420 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800541a:	2301      	movs	r3, #1
 800541c:	607b      	str	r3, [r7, #4]
 800541e:	e008      	b.n	8005432 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005420:	4b08      	ldr	r3, [pc, #32]	@ (8005444 <xTaskGetSchedulerState+0x38>)
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	2b00      	cmp	r3, #0
 8005426:	d102      	bne.n	800542e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005428:	2302      	movs	r3, #2
 800542a:	607b      	str	r3, [r7, #4]
 800542c:	e001      	b.n	8005432 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800542e:	2300      	movs	r3, #0
 8005430:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005432:	687b      	ldr	r3, [r7, #4]
	}
 8005434:	4618      	mov	r0, r3
 8005436:	370c      	adds	r7, #12
 8005438:	46bd      	mov	sp, r7
 800543a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543e:	4770      	bx	lr
 8005440:	20000d50 	.word	0x20000d50
 8005444:	20000d6c 	.word	0x20000d6c

08005448 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005448:	b580      	push	{r7, lr}
 800544a:	b086      	sub	sp, #24
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005454:	2300      	movs	r3, #0
 8005456:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2b00      	cmp	r3, #0
 800545c:	d058      	beq.n	8005510 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800545e:	4b2f      	ldr	r3, [pc, #188]	@ (800551c <xTaskPriorityDisinherit+0xd4>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	693a      	ldr	r2, [r7, #16]
 8005464:	429a      	cmp	r2, r3
 8005466:	d00b      	beq.n	8005480 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005468:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800546c:	f383 8811 	msr	BASEPRI, r3
 8005470:	f3bf 8f6f 	isb	sy
 8005474:	f3bf 8f4f 	dsb	sy
 8005478:	60fb      	str	r3, [r7, #12]
}
 800547a:	bf00      	nop
 800547c:	bf00      	nop
 800547e:	e7fd      	b.n	800547c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005480:	693b      	ldr	r3, [r7, #16]
 8005482:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005484:	2b00      	cmp	r3, #0
 8005486:	d10b      	bne.n	80054a0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005488:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800548c:	f383 8811 	msr	BASEPRI, r3
 8005490:	f3bf 8f6f 	isb	sy
 8005494:	f3bf 8f4f 	dsb	sy
 8005498:	60bb      	str	r3, [r7, #8]
}
 800549a:	bf00      	nop
 800549c:	bf00      	nop
 800549e:	e7fd      	b.n	800549c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80054a0:	693b      	ldr	r3, [r7, #16]
 80054a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054a4:	1e5a      	subs	r2, r3, #1
 80054a6:	693b      	ldr	r3, [r7, #16]
 80054a8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80054aa:	693b      	ldr	r3, [r7, #16]
 80054ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054ae:	693b      	ldr	r3, [r7, #16]
 80054b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80054b2:	429a      	cmp	r2, r3
 80054b4:	d02c      	beq.n	8005510 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80054b6:	693b      	ldr	r3, [r7, #16]
 80054b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d128      	bne.n	8005510 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80054be:	693b      	ldr	r3, [r7, #16]
 80054c0:	3304      	adds	r3, #4
 80054c2:	4618      	mov	r0, r3
 80054c4:	f7fe fb36 	bl	8003b34 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80054c8:	693b      	ldr	r3, [r7, #16]
 80054ca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80054cc:	693b      	ldr	r3, [r7, #16]
 80054ce:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80054d0:	693b      	ldr	r3, [r7, #16]
 80054d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054d4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80054d8:	693b      	ldr	r3, [r7, #16]
 80054da:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80054dc:	693b      	ldr	r3, [r7, #16]
 80054de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054e0:	4b0f      	ldr	r3, [pc, #60]	@ (8005520 <xTaskPriorityDisinherit+0xd8>)
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	429a      	cmp	r2, r3
 80054e6:	d903      	bls.n	80054f0 <xTaskPriorityDisinherit+0xa8>
 80054e8:	693b      	ldr	r3, [r7, #16]
 80054ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054ec:	4a0c      	ldr	r2, [pc, #48]	@ (8005520 <xTaskPriorityDisinherit+0xd8>)
 80054ee:	6013      	str	r3, [r2, #0]
 80054f0:	693b      	ldr	r3, [r7, #16]
 80054f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054f4:	4613      	mov	r3, r2
 80054f6:	009b      	lsls	r3, r3, #2
 80054f8:	4413      	add	r3, r2
 80054fa:	009b      	lsls	r3, r3, #2
 80054fc:	4a09      	ldr	r2, [pc, #36]	@ (8005524 <xTaskPriorityDisinherit+0xdc>)
 80054fe:	441a      	add	r2, r3
 8005500:	693b      	ldr	r3, [r7, #16]
 8005502:	3304      	adds	r3, #4
 8005504:	4619      	mov	r1, r3
 8005506:	4610      	mov	r0, r2
 8005508:	f7fe fab7 	bl	8003a7a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800550c:	2301      	movs	r3, #1
 800550e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005510:	697b      	ldr	r3, [r7, #20]
	}
 8005512:	4618      	mov	r0, r3
 8005514:	3718      	adds	r7, #24
 8005516:	46bd      	mov	sp, r7
 8005518:	bd80      	pop	{r7, pc}
 800551a:	bf00      	nop
 800551c:	20000870 	.word	0x20000870
 8005520:	20000d4c 	.word	0x20000d4c
 8005524:	20000874 	.word	0x20000874

08005528 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b084      	sub	sp, #16
 800552c:	af00      	add	r7, sp, #0
 800552e:	6078      	str	r0, [r7, #4]
 8005530:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005532:	4b21      	ldr	r3, [pc, #132]	@ (80055b8 <prvAddCurrentTaskToDelayedList+0x90>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005538:	4b20      	ldr	r3, [pc, #128]	@ (80055bc <prvAddCurrentTaskToDelayedList+0x94>)
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	3304      	adds	r3, #4
 800553e:	4618      	mov	r0, r3
 8005540:	f7fe faf8 	bl	8003b34 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	f1b3 3fff 	cmp.w	r3, #4294967295
 800554a:	d10a      	bne.n	8005562 <prvAddCurrentTaskToDelayedList+0x3a>
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	2b00      	cmp	r3, #0
 8005550:	d007      	beq.n	8005562 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005552:	4b1a      	ldr	r3, [pc, #104]	@ (80055bc <prvAddCurrentTaskToDelayedList+0x94>)
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	3304      	adds	r3, #4
 8005558:	4619      	mov	r1, r3
 800555a:	4819      	ldr	r0, [pc, #100]	@ (80055c0 <prvAddCurrentTaskToDelayedList+0x98>)
 800555c:	f7fe fa8d 	bl	8003a7a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005560:	e026      	b.n	80055b0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005562:	68fa      	ldr	r2, [r7, #12]
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	4413      	add	r3, r2
 8005568:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800556a:	4b14      	ldr	r3, [pc, #80]	@ (80055bc <prvAddCurrentTaskToDelayedList+0x94>)
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	68ba      	ldr	r2, [r7, #8]
 8005570:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005572:	68ba      	ldr	r2, [r7, #8]
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	429a      	cmp	r2, r3
 8005578:	d209      	bcs.n	800558e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800557a:	4b12      	ldr	r3, [pc, #72]	@ (80055c4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800557c:	681a      	ldr	r2, [r3, #0]
 800557e:	4b0f      	ldr	r3, [pc, #60]	@ (80055bc <prvAddCurrentTaskToDelayedList+0x94>)
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	3304      	adds	r3, #4
 8005584:	4619      	mov	r1, r3
 8005586:	4610      	mov	r0, r2
 8005588:	f7fe fa9b 	bl	8003ac2 <vListInsert>
}
 800558c:	e010      	b.n	80055b0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800558e:	4b0e      	ldr	r3, [pc, #56]	@ (80055c8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005590:	681a      	ldr	r2, [r3, #0]
 8005592:	4b0a      	ldr	r3, [pc, #40]	@ (80055bc <prvAddCurrentTaskToDelayedList+0x94>)
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	3304      	adds	r3, #4
 8005598:	4619      	mov	r1, r3
 800559a:	4610      	mov	r0, r2
 800559c:	f7fe fa91 	bl	8003ac2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80055a0:	4b0a      	ldr	r3, [pc, #40]	@ (80055cc <prvAddCurrentTaskToDelayedList+0xa4>)
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	68ba      	ldr	r2, [r7, #8]
 80055a6:	429a      	cmp	r2, r3
 80055a8:	d202      	bcs.n	80055b0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80055aa:	4a08      	ldr	r2, [pc, #32]	@ (80055cc <prvAddCurrentTaskToDelayedList+0xa4>)
 80055ac:	68bb      	ldr	r3, [r7, #8]
 80055ae:	6013      	str	r3, [r2, #0]
}
 80055b0:	bf00      	nop
 80055b2:	3710      	adds	r7, #16
 80055b4:	46bd      	mov	sp, r7
 80055b6:	bd80      	pop	{r7, pc}
 80055b8:	20000d48 	.word	0x20000d48
 80055bc:	20000870 	.word	0x20000870
 80055c0:	20000d30 	.word	0x20000d30
 80055c4:	20000d00 	.word	0x20000d00
 80055c8:	20000cfc 	.word	0x20000cfc
 80055cc:	20000d64 	.word	0x20000d64

080055d0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b08a      	sub	sp, #40	@ 0x28
 80055d4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80055d6:	2300      	movs	r3, #0
 80055d8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80055da:	f000 fb13 	bl	8005c04 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80055de:	4b1d      	ldr	r3, [pc, #116]	@ (8005654 <xTimerCreateTimerTask+0x84>)
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d021      	beq.n	800562a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80055e6:	2300      	movs	r3, #0
 80055e8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80055ea:	2300      	movs	r3, #0
 80055ec:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80055ee:	1d3a      	adds	r2, r7, #4
 80055f0:	f107 0108 	add.w	r1, r7, #8
 80055f4:	f107 030c 	add.w	r3, r7, #12
 80055f8:	4618      	mov	r0, r3
 80055fa:	f7fe f9f7 	bl	80039ec <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80055fe:	6879      	ldr	r1, [r7, #4]
 8005600:	68bb      	ldr	r3, [r7, #8]
 8005602:	68fa      	ldr	r2, [r7, #12]
 8005604:	9202      	str	r2, [sp, #8]
 8005606:	9301      	str	r3, [sp, #4]
 8005608:	2302      	movs	r3, #2
 800560a:	9300      	str	r3, [sp, #0]
 800560c:	2300      	movs	r3, #0
 800560e:	460a      	mov	r2, r1
 8005610:	4911      	ldr	r1, [pc, #68]	@ (8005658 <xTimerCreateTimerTask+0x88>)
 8005612:	4812      	ldr	r0, [pc, #72]	@ (800565c <xTimerCreateTimerTask+0x8c>)
 8005614:	f7ff f8d0 	bl	80047b8 <xTaskCreateStatic>
 8005618:	4603      	mov	r3, r0
 800561a:	4a11      	ldr	r2, [pc, #68]	@ (8005660 <xTimerCreateTimerTask+0x90>)
 800561c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800561e:	4b10      	ldr	r3, [pc, #64]	@ (8005660 <xTimerCreateTimerTask+0x90>)
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	2b00      	cmp	r3, #0
 8005624:	d001      	beq.n	800562a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005626:	2301      	movs	r3, #1
 8005628:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800562a:	697b      	ldr	r3, [r7, #20]
 800562c:	2b00      	cmp	r3, #0
 800562e:	d10b      	bne.n	8005648 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8005630:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005634:	f383 8811 	msr	BASEPRI, r3
 8005638:	f3bf 8f6f 	isb	sy
 800563c:	f3bf 8f4f 	dsb	sy
 8005640:	613b      	str	r3, [r7, #16]
}
 8005642:	bf00      	nop
 8005644:	bf00      	nop
 8005646:	e7fd      	b.n	8005644 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005648:	697b      	ldr	r3, [r7, #20]
}
 800564a:	4618      	mov	r0, r3
 800564c:	3718      	adds	r7, #24
 800564e:	46bd      	mov	sp, r7
 8005650:	bd80      	pop	{r7, pc}
 8005652:	bf00      	nop
 8005654:	20000da0 	.word	0x20000da0
 8005658:	08007500 	.word	0x08007500
 800565c:	0800579d 	.word	0x0800579d
 8005660:	20000da4 	.word	0x20000da4

08005664 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005664:	b580      	push	{r7, lr}
 8005666:	b08a      	sub	sp, #40	@ 0x28
 8005668:	af00      	add	r7, sp, #0
 800566a:	60f8      	str	r0, [r7, #12]
 800566c:	60b9      	str	r1, [r7, #8]
 800566e:	607a      	str	r2, [r7, #4]
 8005670:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005672:	2300      	movs	r3, #0
 8005674:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	2b00      	cmp	r3, #0
 800567a:	d10b      	bne.n	8005694 <xTimerGenericCommand+0x30>
	__asm volatile
 800567c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005680:	f383 8811 	msr	BASEPRI, r3
 8005684:	f3bf 8f6f 	isb	sy
 8005688:	f3bf 8f4f 	dsb	sy
 800568c:	623b      	str	r3, [r7, #32]
}
 800568e:	bf00      	nop
 8005690:	bf00      	nop
 8005692:	e7fd      	b.n	8005690 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005694:	4b19      	ldr	r3, [pc, #100]	@ (80056fc <xTimerGenericCommand+0x98>)
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	2b00      	cmp	r3, #0
 800569a:	d02a      	beq.n	80056f2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800569c:	68bb      	ldr	r3, [r7, #8]
 800569e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80056a8:	68bb      	ldr	r3, [r7, #8]
 80056aa:	2b05      	cmp	r3, #5
 80056ac:	dc18      	bgt.n	80056e0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80056ae:	f7ff fead 	bl	800540c <xTaskGetSchedulerState>
 80056b2:	4603      	mov	r3, r0
 80056b4:	2b02      	cmp	r3, #2
 80056b6:	d109      	bne.n	80056cc <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80056b8:	4b10      	ldr	r3, [pc, #64]	@ (80056fc <xTimerGenericCommand+0x98>)
 80056ba:	6818      	ldr	r0, [r3, #0]
 80056bc:	f107 0110 	add.w	r1, r7, #16
 80056c0:	2300      	movs	r3, #0
 80056c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80056c4:	f7fe fba8 	bl	8003e18 <xQueueGenericSend>
 80056c8:	6278      	str	r0, [r7, #36]	@ 0x24
 80056ca:	e012      	b.n	80056f2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80056cc:	4b0b      	ldr	r3, [pc, #44]	@ (80056fc <xTimerGenericCommand+0x98>)
 80056ce:	6818      	ldr	r0, [r3, #0]
 80056d0:	f107 0110 	add.w	r1, r7, #16
 80056d4:	2300      	movs	r3, #0
 80056d6:	2200      	movs	r2, #0
 80056d8:	f7fe fb9e 	bl	8003e18 <xQueueGenericSend>
 80056dc:	6278      	str	r0, [r7, #36]	@ 0x24
 80056de:	e008      	b.n	80056f2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80056e0:	4b06      	ldr	r3, [pc, #24]	@ (80056fc <xTimerGenericCommand+0x98>)
 80056e2:	6818      	ldr	r0, [r3, #0]
 80056e4:	f107 0110 	add.w	r1, r7, #16
 80056e8:	2300      	movs	r3, #0
 80056ea:	683a      	ldr	r2, [r7, #0]
 80056ec:	f7fe fcb2 	bl	8004054 <xQueueGenericSendFromISR>
 80056f0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80056f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80056f4:	4618      	mov	r0, r3
 80056f6:	3728      	adds	r7, #40	@ 0x28
 80056f8:	46bd      	mov	sp, r7
 80056fa:	bd80      	pop	{r7, pc}
 80056fc:	20000da0 	.word	0x20000da0

08005700 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b088      	sub	sp, #32
 8005704:	af02      	add	r7, sp, #8
 8005706:	6078      	str	r0, [r7, #4]
 8005708:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800570a:	4b23      	ldr	r3, [pc, #140]	@ (8005798 <prvProcessExpiredTimer+0x98>)
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	68db      	ldr	r3, [r3, #12]
 8005710:	68db      	ldr	r3, [r3, #12]
 8005712:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005714:	697b      	ldr	r3, [r7, #20]
 8005716:	3304      	adds	r3, #4
 8005718:	4618      	mov	r0, r3
 800571a:	f7fe fa0b 	bl	8003b34 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800571e:	697b      	ldr	r3, [r7, #20]
 8005720:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005724:	f003 0304 	and.w	r3, r3, #4
 8005728:	2b00      	cmp	r3, #0
 800572a:	d023      	beq.n	8005774 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800572c:	697b      	ldr	r3, [r7, #20]
 800572e:	699a      	ldr	r2, [r3, #24]
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	18d1      	adds	r1, r2, r3
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	683a      	ldr	r2, [r7, #0]
 8005738:	6978      	ldr	r0, [r7, #20]
 800573a:	f000 f8d5 	bl	80058e8 <prvInsertTimerInActiveList>
 800573e:	4603      	mov	r3, r0
 8005740:	2b00      	cmp	r3, #0
 8005742:	d020      	beq.n	8005786 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005744:	2300      	movs	r3, #0
 8005746:	9300      	str	r3, [sp, #0]
 8005748:	2300      	movs	r3, #0
 800574a:	687a      	ldr	r2, [r7, #4]
 800574c:	2100      	movs	r1, #0
 800574e:	6978      	ldr	r0, [r7, #20]
 8005750:	f7ff ff88 	bl	8005664 <xTimerGenericCommand>
 8005754:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005756:	693b      	ldr	r3, [r7, #16]
 8005758:	2b00      	cmp	r3, #0
 800575a:	d114      	bne.n	8005786 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800575c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005760:	f383 8811 	msr	BASEPRI, r3
 8005764:	f3bf 8f6f 	isb	sy
 8005768:	f3bf 8f4f 	dsb	sy
 800576c:	60fb      	str	r3, [r7, #12]
}
 800576e:	bf00      	nop
 8005770:	bf00      	nop
 8005772:	e7fd      	b.n	8005770 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005774:	697b      	ldr	r3, [r7, #20]
 8005776:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800577a:	f023 0301 	bic.w	r3, r3, #1
 800577e:	b2da      	uxtb	r2, r3
 8005780:	697b      	ldr	r3, [r7, #20]
 8005782:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005786:	697b      	ldr	r3, [r7, #20]
 8005788:	6a1b      	ldr	r3, [r3, #32]
 800578a:	6978      	ldr	r0, [r7, #20]
 800578c:	4798      	blx	r3
}
 800578e:	bf00      	nop
 8005790:	3718      	adds	r7, #24
 8005792:	46bd      	mov	sp, r7
 8005794:	bd80      	pop	{r7, pc}
 8005796:	bf00      	nop
 8005798:	20000d98 	.word	0x20000d98

0800579c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b084      	sub	sp, #16
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80057a4:	f107 0308 	add.w	r3, r7, #8
 80057a8:	4618      	mov	r0, r3
 80057aa:	f000 f859 	bl	8005860 <prvGetNextExpireTime>
 80057ae:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80057b0:	68bb      	ldr	r3, [r7, #8]
 80057b2:	4619      	mov	r1, r3
 80057b4:	68f8      	ldr	r0, [r7, #12]
 80057b6:	f000 f805 	bl	80057c4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80057ba:	f000 f8d7 	bl	800596c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80057be:	bf00      	nop
 80057c0:	e7f0      	b.n	80057a4 <prvTimerTask+0x8>
	...

080057c4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b084      	sub	sp, #16
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
 80057cc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80057ce:	f7ff fa37 	bl	8004c40 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80057d2:	f107 0308 	add.w	r3, r7, #8
 80057d6:	4618      	mov	r0, r3
 80057d8:	f000 f866 	bl	80058a8 <prvSampleTimeNow>
 80057dc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80057de:	68bb      	ldr	r3, [r7, #8]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d130      	bne.n	8005846 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d10a      	bne.n	8005800 <prvProcessTimerOrBlockTask+0x3c>
 80057ea:	687a      	ldr	r2, [r7, #4]
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	429a      	cmp	r2, r3
 80057f0:	d806      	bhi.n	8005800 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80057f2:	f7ff fa33 	bl	8004c5c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80057f6:	68f9      	ldr	r1, [r7, #12]
 80057f8:	6878      	ldr	r0, [r7, #4]
 80057fa:	f7ff ff81 	bl	8005700 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80057fe:	e024      	b.n	800584a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	2b00      	cmp	r3, #0
 8005804:	d008      	beq.n	8005818 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005806:	4b13      	ldr	r3, [pc, #76]	@ (8005854 <prvProcessTimerOrBlockTask+0x90>)
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	2b00      	cmp	r3, #0
 800580e:	d101      	bne.n	8005814 <prvProcessTimerOrBlockTask+0x50>
 8005810:	2301      	movs	r3, #1
 8005812:	e000      	b.n	8005816 <prvProcessTimerOrBlockTask+0x52>
 8005814:	2300      	movs	r3, #0
 8005816:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005818:	4b0f      	ldr	r3, [pc, #60]	@ (8005858 <prvProcessTimerOrBlockTask+0x94>)
 800581a:	6818      	ldr	r0, [r3, #0]
 800581c:	687a      	ldr	r2, [r7, #4]
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	1ad3      	subs	r3, r2, r3
 8005822:	683a      	ldr	r2, [r7, #0]
 8005824:	4619      	mov	r1, r3
 8005826:	f7fe fef5 	bl	8004614 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800582a:	f7ff fa17 	bl	8004c5c <xTaskResumeAll>
 800582e:	4603      	mov	r3, r0
 8005830:	2b00      	cmp	r3, #0
 8005832:	d10a      	bne.n	800584a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005834:	4b09      	ldr	r3, [pc, #36]	@ (800585c <prvProcessTimerOrBlockTask+0x98>)
 8005836:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800583a:	601a      	str	r2, [r3, #0]
 800583c:	f3bf 8f4f 	dsb	sy
 8005840:	f3bf 8f6f 	isb	sy
}
 8005844:	e001      	b.n	800584a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005846:	f7ff fa09 	bl	8004c5c <xTaskResumeAll>
}
 800584a:	bf00      	nop
 800584c:	3710      	adds	r7, #16
 800584e:	46bd      	mov	sp, r7
 8005850:	bd80      	pop	{r7, pc}
 8005852:	bf00      	nop
 8005854:	20000d9c 	.word	0x20000d9c
 8005858:	20000da0 	.word	0x20000da0
 800585c:	e000ed04 	.word	0xe000ed04

08005860 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005860:	b480      	push	{r7}
 8005862:	b085      	sub	sp, #20
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005868:	4b0e      	ldr	r3, [pc, #56]	@ (80058a4 <prvGetNextExpireTime+0x44>)
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d101      	bne.n	8005876 <prvGetNextExpireTime+0x16>
 8005872:	2201      	movs	r2, #1
 8005874:	e000      	b.n	8005878 <prvGetNextExpireTime+0x18>
 8005876:	2200      	movs	r2, #0
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d105      	bne.n	8005890 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005884:	4b07      	ldr	r3, [pc, #28]	@ (80058a4 <prvGetNextExpireTime+0x44>)
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	68db      	ldr	r3, [r3, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	60fb      	str	r3, [r7, #12]
 800588e:	e001      	b.n	8005894 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005890:	2300      	movs	r3, #0
 8005892:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005894:	68fb      	ldr	r3, [r7, #12]
}
 8005896:	4618      	mov	r0, r3
 8005898:	3714      	adds	r7, #20
 800589a:	46bd      	mov	sp, r7
 800589c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a0:	4770      	bx	lr
 80058a2:	bf00      	nop
 80058a4:	20000d98 	.word	0x20000d98

080058a8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b084      	sub	sp, #16
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80058b0:	f7ff fa72 	bl	8004d98 <xTaskGetTickCount>
 80058b4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80058b6:	4b0b      	ldr	r3, [pc, #44]	@ (80058e4 <prvSampleTimeNow+0x3c>)
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	68fa      	ldr	r2, [r7, #12]
 80058bc:	429a      	cmp	r2, r3
 80058be:	d205      	bcs.n	80058cc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80058c0:	f000 f93a 	bl	8005b38 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2201      	movs	r2, #1
 80058c8:	601a      	str	r2, [r3, #0]
 80058ca:	e002      	b.n	80058d2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2200      	movs	r2, #0
 80058d0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80058d2:	4a04      	ldr	r2, [pc, #16]	@ (80058e4 <prvSampleTimeNow+0x3c>)
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80058d8:	68fb      	ldr	r3, [r7, #12]
}
 80058da:	4618      	mov	r0, r3
 80058dc:	3710      	adds	r7, #16
 80058de:	46bd      	mov	sp, r7
 80058e0:	bd80      	pop	{r7, pc}
 80058e2:	bf00      	nop
 80058e4:	20000da8 	.word	0x20000da8

080058e8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80058e8:	b580      	push	{r7, lr}
 80058ea:	b086      	sub	sp, #24
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	60f8      	str	r0, [r7, #12]
 80058f0:	60b9      	str	r1, [r7, #8]
 80058f2:	607a      	str	r2, [r7, #4]
 80058f4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80058f6:	2300      	movs	r3, #0
 80058f8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	68ba      	ldr	r2, [r7, #8]
 80058fe:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	68fa      	ldr	r2, [r7, #12]
 8005904:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005906:	68ba      	ldr	r2, [r7, #8]
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	429a      	cmp	r2, r3
 800590c:	d812      	bhi.n	8005934 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800590e:	687a      	ldr	r2, [r7, #4]
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	1ad2      	subs	r2, r2, r3
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	699b      	ldr	r3, [r3, #24]
 8005918:	429a      	cmp	r2, r3
 800591a:	d302      	bcc.n	8005922 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800591c:	2301      	movs	r3, #1
 800591e:	617b      	str	r3, [r7, #20]
 8005920:	e01b      	b.n	800595a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005922:	4b10      	ldr	r3, [pc, #64]	@ (8005964 <prvInsertTimerInActiveList+0x7c>)
 8005924:	681a      	ldr	r2, [r3, #0]
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	3304      	adds	r3, #4
 800592a:	4619      	mov	r1, r3
 800592c:	4610      	mov	r0, r2
 800592e:	f7fe f8c8 	bl	8003ac2 <vListInsert>
 8005932:	e012      	b.n	800595a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005934:	687a      	ldr	r2, [r7, #4]
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	429a      	cmp	r2, r3
 800593a:	d206      	bcs.n	800594a <prvInsertTimerInActiveList+0x62>
 800593c:	68ba      	ldr	r2, [r7, #8]
 800593e:	683b      	ldr	r3, [r7, #0]
 8005940:	429a      	cmp	r2, r3
 8005942:	d302      	bcc.n	800594a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005944:	2301      	movs	r3, #1
 8005946:	617b      	str	r3, [r7, #20]
 8005948:	e007      	b.n	800595a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800594a:	4b07      	ldr	r3, [pc, #28]	@ (8005968 <prvInsertTimerInActiveList+0x80>)
 800594c:	681a      	ldr	r2, [r3, #0]
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	3304      	adds	r3, #4
 8005952:	4619      	mov	r1, r3
 8005954:	4610      	mov	r0, r2
 8005956:	f7fe f8b4 	bl	8003ac2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800595a:	697b      	ldr	r3, [r7, #20]
}
 800595c:	4618      	mov	r0, r3
 800595e:	3718      	adds	r7, #24
 8005960:	46bd      	mov	sp, r7
 8005962:	bd80      	pop	{r7, pc}
 8005964:	20000d9c 	.word	0x20000d9c
 8005968:	20000d98 	.word	0x20000d98

0800596c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800596c:	b580      	push	{r7, lr}
 800596e:	b08e      	sub	sp, #56	@ 0x38
 8005970:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005972:	e0ce      	b.n	8005b12 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2b00      	cmp	r3, #0
 8005978:	da19      	bge.n	80059ae <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800597a:	1d3b      	adds	r3, r7, #4
 800597c:	3304      	adds	r3, #4
 800597e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005980:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005982:	2b00      	cmp	r3, #0
 8005984:	d10b      	bne.n	800599e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8005986:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800598a:	f383 8811 	msr	BASEPRI, r3
 800598e:	f3bf 8f6f 	isb	sy
 8005992:	f3bf 8f4f 	dsb	sy
 8005996:	61fb      	str	r3, [r7, #28]
}
 8005998:	bf00      	nop
 800599a:	bf00      	nop
 800599c:	e7fd      	b.n	800599a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800599e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80059a4:	6850      	ldr	r0, [r2, #4]
 80059a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80059a8:	6892      	ldr	r2, [r2, #8]
 80059aa:	4611      	mov	r1, r2
 80059ac:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	f2c0 80ae 	blt.w	8005b12 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80059ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059bc:	695b      	ldr	r3, [r3, #20]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d004      	beq.n	80059cc <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80059c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059c4:	3304      	adds	r3, #4
 80059c6:	4618      	mov	r0, r3
 80059c8:	f7fe f8b4 	bl	8003b34 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80059cc:	463b      	mov	r3, r7
 80059ce:	4618      	mov	r0, r3
 80059d0:	f7ff ff6a 	bl	80058a8 <prvSampleTimeNow>
 80059d4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2b09      	cmp	r3, #9
 80059da:	f200 8097 	bhi.w	8005b0c <prvProcessReceivedCommands+0x1a0>
 80059de:	a201      	add	r2, pc, #4	@ (adr r2, 80059e4 <prvProcessReceivedCommands+0x78>)
 80059e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059e4:	08005a0d 	.word	0x08005a0d
 80059e8:	08005a0d 	.word	0x08005a0d
 80059ec:	08005a0d 	.word	0x08005a0d
 80059f0:	08005a83 	.word	0x08005a83
 80059f4:	08005a97 	.word	0x08005a97
 80059f8:	08005ae3 	.word	0x08005ae3
 80059fc:	08005a0d 	.word	0x08005a0d
 8005a00:	08005a0d 	.word	0x08005a0d
 8005a04:	08005a83 	.word	0x08005a83
 8005a08:	08005a97 	.word	0x08005a97
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005a0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a0e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005a12:	f043 0301 	orr.w	r3, r3, #1
 8005a16:	b2da      	uxtb	r2, r3
 8005a18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a1a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005a1e:	68ba      	ldr	r2, [r7, #8]
 8005a20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a22:	699b      	ldr	r3, [r3, #24]
 8005a24:	18d1      	adds	r1, r2, r3
 8005a26:	68bb      	ldr	r3, [r7, #8]
 8005a28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a2a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005a2c:	f7ff ff5c 	bl	80058e8 <prvInsertTimerInActiveList>
 8005a30:	4603      	mov	r3, r0
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d06c      	beq.n	8005b10 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005a36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a38:	6a1b      	ldr	r3, [r3, #32]
 8005a3a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005a3c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005a3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a40:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005a44:	f003 0304 	and.w	r3, r3, #4
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d061      	beq.n	8005b10 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005a4c:	68ba      	ldr	r2, [r7, #8]
 8005a4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a50:	699b      	ldr	r3, [r3, #24]
 8005a52:	441a      	add	r2, r3
 8005a54:	2300      	movs	r3, #0
 8005a56:	9300      	str	r3, [sp, #0]
 8005a58:	2300      	movs	r3, #0
 8005a5a:	2100      	movs	r1, #0
 8005a5c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005a5e:	f7ff fe01 	bl	8005664 <xTimerGenericCommand>
 8005a62:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005a64:	6a3b      	ldr	r3, [r7, #32]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d152      	bne.n	8005b10 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8005a6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a6e:	f383 8811 	msr	BASEPRI, r3
 8005a72:	f3bf 8f6f 	isb	sy
 8005a76:	f3bf 8f4f 	dsb	sy
 8005a7a:	61bb      	str	r3, [r7, #24]
}
 8005a7c:	bf00      	nop
 8005a7e:	bf00      	nop
 8005a80:	e7fd      	b.n	8005a7e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005a82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a84:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005a88:	f023 0301 	bic.w	r3, r3, #1
 8005a8c:	b2da      	uxtb	r2, r3
 8005a8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a90:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005a94:	e03d      	b.n	8005b12 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005a96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a98:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005a9c:	f043 0301 	orr.w	r3, r3, #1
 8005aa0:	b2da      	uxtb	r2, r3
 8005aa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005aa4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005aa8:	68ba      	ldr	r2, [r7, #8]
 8005aaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005aac:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005aae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ab0:	699b      	ldr	r3, [r3, #24]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d10b      	bne.n	8005ace <prvProcessReceivedCommands+0x162>
	__asm volatile
 8005ab6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005aba:	f383 8811 	msr	BASEPRI, r3
 8005abe:	f3bf 8f6f 	isb	sy
 8005ac2:	f3bf 8f4f 	dsb	sy
 8005ac6:	617b      	str	r3, [r7, #20]
}
 8005ac8:	bf00      	nop
 8005aca:	bf00      	nop
 8005acc:	e7fd      	b.n	8005aca <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005ace:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ad0:	699a      	ldr	r2, [r3, #24]
 8005ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ad4:	18d1      	adds	r1, r2, r3
 8005ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ad8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ada:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005adc:	f7ff ff04 	bl	80058e8 <prvInsertTimerInActiveList>
					break;
 8005ae0:	e017      	b.n	8005b12 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005ae2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ae4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005ae8:	f003 0302 	and.w	r3, r3, #2
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d103      	bne.n	8005af8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8005af0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005af2:	f000 fbe9 	bl	80062c8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005af6:	e00c      	b.n	8005b12 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005af8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005afa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005afe:	f023 0301 	bic.w	r3, r3, #1
 8005b02:	b2da      	uxtb	r2, r3
 8005b04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b06:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005b0a:	e002      	b.n	8005b12 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8005b0c:	bf00      	nop
 8005b0e:	e000      	b.n	8005b12 <prvProcessReceivedCommands+0x1a6>
					break;
 8005b10:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005b12:	4b08      	ldr	r3, [pc, #32]	@ (8005b34 <prvProcessReceivedCommands+0x1c8>)
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	1d39      	adds	r1, r7, #4
 8005b18:	2200      	movs	r2, #0
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	f7fe fb50 	bl	80041c0 <xQueueReceive>
 8005b20:	4603      	mov	r3, r0
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	f47f af26 	bne.w	8005974 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8005b28:	bf00      	nop
 8005b2a:	bf00      	nop
 8005b2c:	3730      	adds	r7, #48	@ 0x30
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	bd80      	pop	{r7, pc}
 8005b32:	bf00      	nop
 8005b34:	20000da0 	.word	0x20000da0

08005b38 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005b38:	b580      	push	{r7, lr}
 8005b3a:	b088      	sub	sp, #32
 8005b3c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005b3e:	e049      	b.n	8005bd4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005b40:	4b2e      	ldr	r3, [pc, #184]	@ (8005bfc <prvSwitchTimerLists+0xc4>)
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	68db      	ldr	r3, [r3, #12]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005b4a:	4b2c      	ldr	r3, [pc, #176]	@ (8005bfc <prvSwitchTimerLists+0xc4>)
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	68db      	ldr	r3, [r3, #12]
 8005b50:	68db      	ldr	r3, [r3, #12]
 8005b52:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	3304      	adds	r3, #4
 8005b58:	4618      	mov	r0, r3
 8005b5a:	f7fd ffeb 	bl	8003b34 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	6a1b      	ldr	r3, [r3, #32]
 8005b62:	68f8      	ldr	r0, [r7, #12]
 8005b64:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005b6c:	f003 0304 	and.w	r3, r3, #4
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d02f      	beq.n	8005bd4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	699b      	ldr	r3, [r3, #24]
 8005b78:	693a      	ldr	r2, [r7, #16]
 8005b7a:	4413      	add	r3, r2
 8005b7c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8005b7e:	68ba      	ldr	r2, [r7, #8]
 8005b80:	693b      	ldr	r3, [r7, #16]
 8005b82:	429a      	cmp	r2, r3
 8005b84:	d90e      	bls.n	8005ba4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	68ba      	ldr	r2, [r7, #8]
 8005b8a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	68fa      	ldr	r2, [r7, #12]
 8005b90:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005b92:	4b1a      	ldr	r3, [pc, #104]	@ (8005bfc <prvSwitchTimerLists+0xc4>)
 8005b94:	681a      	ldr	r2, [r3, #0]
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	3304      	adds	r3, #4
 8005b9a:	4619      	mov	r1, r3
 8005b9c:	4610      	mov	r0, r2
 8005b9e:	f7fd ff90 	bl	8003ac2 <vListInsert>
 8005ba2:	e017      	b.n	8005bd4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	9300      	str	r3, [sp, #0]
 8005ba8:	2300      	movs	r3, #0
 8005baa:	693a      	ldr	r2, [r7, #16]
 8005bac:	2100      	movs	r1, #0
 8005bae:	68f8      	ldr	r0, [r7, #12]
 8005bb0:	f7ff fd58 	bl	8005664 <xTimerGenericCommand>
 8005bb4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d10b      	bne.n	8005bd4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8005bbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bc0:	f383 8811 	msr	BASEPRI, r3
 8005bc4:	f3bf 8f6f 	isb	sy
 8005bc8:	f3bf 8f4f 	dsb	sy
 8005bcc:	603b      	str	r3, [r7, #0]
}
 8005bce:	bf00      	nop
 8005bd0:	bf00      	nop
 8005bd2:	e7fd      	b.n	8005bd0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005bd4:	4b09      	ldr	r3, [pc, #36]	@ (8005bfc <prvSwitchTimerLists+0xc4>)
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d1b0      	bne.n	8005b40 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8005bde:	4b07      	ldr	r3, [pc, #28]	@ (8005bfc <prvSwitchTimerLists+0xc4>)
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8005be4:	4b06      	ldr	r3, [pc, #24]	@ (8005c00 <prvSwitchTimerLists+0xc8>)
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	4a04      	ldr	r2, [pc, #16]	@ (8005bfc <prvSwitchTimerLists+0xc4>)
 8005bea:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8005bec:	4a04      	ldr	r2, [pc, #16]	@ (8005c00 <prvSwitchTimerLists+0xc8>)
 8005bee:	697b      	ldr	r3, [r7, #20]
 8005bf0:	6013      	str	r3, [r2, #0]
}
 8005bf2:	bf00      	nop
 8005bf4:	3718      	adds	r7, #24
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	bd80      	pop	{r7, pc}
 8005bfa:	bf00      	nop
 8005bfc:	20000d98 	.word	0x20000d98
 8005c00:	20000d9c 	.word	0x20000d9c

08005c04 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	b082      	sub	sp, #8
 8005c08:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8005c0a:	f000 f96d 	bl	8005ee8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005c0e:	4b15      	ldr	r3, [pc, #84]	@ (8005c64 <prvCheckForValidListAndQueue+0x60>)
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d120      	bne.n	8005c58 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8005c16:	4814      	ldr	r0, [pc, #80]	@ (8005c68 <prvCheckForValidListAndQueue+0x64>)
 8005c18:	f7fd ff02 	bl	8003a20 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005c1c:	4813      	ldr	r0, [pc, #76]	@ (8005c6c <prvCheckForValidListAndQueue+0x68>)
 8005c1e:	f7fd feff 	bl	8003a20 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005c22:	4b13      	ldr	r3, [pc, #76]	@ (8005c70 <prvCheckForValidListAndQueue+0x6c>)
 8005c24:	4a10      	ldr	r2, [pc, #64]	@ (8005c68 <prvCheckForValidListAndQueue+0x64>)
 8005c26:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005c28:	4b12      	ldr	r3, [pc, #72]	@ (8005c74 <prvCheckForValidListAndQueue+0x70>)
 8005c2a:	4a10      	ldr	r2, [pc, #64]	@ (8005c6c <prvCheckForValidListAndQueue+0x68>)
 8005c2c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005c2e:	2300      	movs	r3, #0
 8005c30:	9300      	str	r3, [sp, #0]
 8005c32:	4b11      	ldr	r3, [pc, #68]	@ (8005c78 <prvCheckForValidListAndQueue+0x74>)
 8005c34:	4a11      	ldr	r2, [pc, #68]	@ (8005c7c <prvCheckForValidListAndQueue+0x78>)
 8005c36:	2110      	movs	r1, #16
 8005c38:	200a      	movs	r0, #10
 8005c3a:	f7fe f80f 	bl	8003c5c <xQueueGenericCreateStatic>
 8005c3e:	4603      	mov	r3, r0
 8005c40:	4a08      	ldr	r2, [pc, #32]	@ (8005c64 <prvCheckForValidListAndQueue+0x60>)
 8005c42:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005c44:	4b07      	ldr	r3, [pc, #28]	@ (8005c64 <prvCheckForValidListAndQueue+0x60>)
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d005      	beq.n	8005c58 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005c4c:	4b05      	ldr	r3, [pc, #20]	@ (8005c64 <prvCheckForValidListAndQueue+0x60>)
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	490b      	ldr	r1, [pc, #44]	@ (8005c80 <prvCheckForValidListAndQueue+0x7c>)
 8005c52:	4618      	mov	r0, r3
 8005c54:	f7fe fcb4 	bl	80045c0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005c58:	f000 f978 	bl	8005f4c <vPortExitCritical>
}
 8005c5c:	bf00      	nop
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	bd80      	pop	{r7, pc}
 8005c62:	bf00      	nop
 8005c64:	20000da0 	.word	0x20000da0
 8005c68:	20000d70 	.word	0x20000d70
 8005c6c:	20000d84 	.word	0x20000d84
 8005c70:	20000d98 	.word	0x20000d98
 8005c74:	20000d9c 	.word	0x20000d9c
 8005c78:	20000e4c 	.word	0x20000e4c
 8005c7c:	20000dac 	.word	0x20000dac
 8005c80:	08007508 	.word	0x08007508

08005c84 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005c84:	b480      	push	{r7}
 8005c86:	b085      	sub	sp, #20
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	60f8      	str	r0, [r7, #12]
 8005c8c:	60b9      	str	r1, [r7, #8]
 8005c8e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	3b04      	subs	r3, #4
 8005c94:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005c9c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	3b04      	subs	r3, #4
 8005ca2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	f023 0201 	bic.w	r2, r3, #1
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	3b04      	subs	r3, #4
 8005cb2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005cb4:	4a0c      	ldr	r2, [pc, #48]	@ (8005ce8 <pxPortInitialiseStack+0x64>)
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	3b14      	subs	r3, #20
 8005cbe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005cc0:	687a      	ldr	r2, [r7, #4]
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	3b04      	subs	r3, #4
 8005cca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	f06f 0202 	mvn.w	r2, #2
 8005cd2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	3b20      	subs	r3, #32
 8005cd8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005cda:	68fb      	ldr	r3, [r7, #12]
}
 8005cdc:	4618      	mov	r0, r3
 8005cde:	3714      	adds	r7, #20
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce6:	4770      	bx	lr
 8005ce8:	08005ced 	.word	0x08005ced

08005cec <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005cec:	b480      	push	{r7}
 8005cee:	b085      	sub	sp, #20
 8005cf0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005cf6:	4b13      	ldr	r3, [pc, #76]	@ (8005d44 <prvTaskExitError+0x58>)
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cfe:	d00b      	beq.n	8005d18 <prvTaskExitError+0x2c>
	__asm volatile
 8005d00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d04:	f383 8811 	msr	BASEPRI, r3
 8005d08:	f3bf 8f6f 	isb	sy
 8005d0c:	f3bf 8f4f 	dsb	sy
 8005d10:	60fb      	str	r3, [r7, #12]
}
 8005d12:	bf00      	nop
 8005d14:	bf00      	nop
 8005d16:	e7fd      	b.n	8005d14 <prvTaskExitError+0x28>
	__asm volatile
 8005d18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d1c:	f383 8811 	msr	BASEPRI, r3
 8005d20:	f3bf 8f6f 	isb	sy
 8005d24:	f3bf 8f4f 	dsb	sy
 8005d28:	60bb      	str	r3, [r7, #8]
}
 8005d2a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005d2c:	bf00      	nop
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d0fc      	beq.n	8005d2e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005d34:	bf00      	nop
 8005d36:	bf00      	nop
 8005d38:	3714      	adds	r7, #20
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d40:	4770      	bx	lr
 8005d42:	bf00      	nop
 8005d44:	20000024 	.word	0x20000024
	...

08005d50 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005d50:	4b07      	ldr	r3, [pc, #28]	@ (8005d70 <pxCurrentTCBConst2>)
 8005d52:	6819      	ldr	r1, [r3, #0]
 8005d54:	6808      	ldr	r0, [r1, #0]
 8005d56:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d5a:	f380 8809 	msr	PSP, r0
 8005d5e:	f3bf 8f6f 	isb	sy
 8005d62:	f04f 0000 	mov.w	r0, #0
 8005d66:	f380 8811 	msr	BASEPRI, r0
 8005d6a:	4770      	bx	lr
 8005d6c:	f3af 8000 	nop.w

08005d70 <pxCurrentTCBConst2>:
 8005d70:	20000870 	.word	0x20000870
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005d74:	bf00      	nop
 8005d76:	bf00      	nop

08005d78 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005d78:	4808      	ldr	r0, [pc, #32]	@ (8005d9c <prvPortStartFirstTask+0x24>)
 8005d7a:	6800      	ldr	r0, [r0, #0]
 8005d7c:	6800      	ldr	r0, [r0, #0]
 8005d7e:	f380 8808 	msr	MSP, r0
 8005d82:	f04f 0000 	mov.w	r0, #0
 8005d86:	f380 8814 	msr	CONTROL, r0
 8005d8a:	b662      	cpsie	i
 8005d8c:	b661      	cpsie	f
 8005d8e:	f3bf 8f4f 	dsb	sy
 8005d92:	f3bf 8f6f 	isb	sy
 8005d96:	df00      	svc	0
 8005d98:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005d9a:	bf00      	nop
 8005d9c:	e000ed08 	.word	0xe000ed08

08005da0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005da0:	b580      	push	{r7, lr}
 8005da2:	b086      	sub	sp, #24
 8005da4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005da6:	4b47      	ldr	r3, [pc, #284]	@ (8005ec4 <xPortStartScheduler+0x124>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	4a47      	ldr	r2, [pc, #284]	@ (8005ec8 <xPortStartScheduler+0x128>)
 8005dac:	4293      	cmp	r3, r2
 8005dae:	d10b      	bne.n	8005dc8 <xPortStartScheduler+0x28>
	__asm volatile
 8005db0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005db4:	f383 8811 	msr	BASEPRI, r3
 8005db8:	f3bf 8f6f 	isb	sy
 8005dbc:	f3bf 8f4f 	dsb	sy
 8005dc0:	60fb      	str	r3, [r7, #12]
}
 8005dc2:	bf00      	nop
 8005dc4:	bf00      	nop
 8005dc6:	e7fd      	b.n	8005dc4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005dc8:	4b3e      	ldr	r3, [pc, #248]	@ (8005ec4 <xPortStartScheduler+0x124>)
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	4a3f      	ldr	r2, [pc, #252]	@ (8005ecc <xPortStartScheduler+0x12c>)
 8005dce:	4293      	cmp	r3, r2
 8005dd0:	d10b      	bne.n	8005dea <xPortStartScheduler+0x4a>
	__asm volatile
 8005dd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dd6:	f383 8811 	msr	BASEPRI, r3
 8005dda:	f3bf 8f6f 	isb	sy
 8005dde:	f3bf 8f4f 	dsb	sy
 8005de2:	613b      	str	r3, [r7, #16]
}
 8005de4:	bf00      	nop
 8005de6:	bf00      	nop
 8005de8:	e7fd      	b.n	8005de6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005dea:	4b39      	ldr	r3, [pc, #228]	@ (8005ed0 <xPortStartScheduler+0x130>)
 8005dec:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005dee:	697b      	ldr	r3, [r7, #20]
 8005df0:	781b      	ldrb	r3, [r3, #0]
 8005df2:	b2db      	uxtb	r3, r3
 8005df4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005df6:	697b      	ldr	r3, [r7, #20]
 8005df8:	22ff      	movs	r2, #255	@ 0xff
 8005dfa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005dfc:	697b      	ldr	r3, [r7, #20]
 8005dfe:	781b      	ldrb	r3, [r3, #0]
 8005e00:	b2db      	uxtb	r3, r3
 8005e02:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005e04:	78fb      	ldrb	r3, [r7, #3]
 8005e06:	b2db      	uxtb	r3, r3
 8005e08:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005e0c:	b2da      	uxtb	r2, r3
 8005e0e:	4b31      	ldr	r3, [pc, #196]	@ (8005ed4 <xPortStartScheduler+0x134>)
 8005e10:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005e12:	4b31      	ldr	r3, [pc, #196]	@ (8005ed8 <xPortStartScheduler+0x138>)
 8005e14:	2207      	movs	r2, #7
 8005e16:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005e18:	e009      	b.n	8005e2e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8005e1a:	4b2f      	ldr	r3, [pc, #188]	@ (8005ed8 <xPortStartScheduler+0x138>)
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	3b01      	subs	r3, #1
 8005e20:	4a2d      	ldr	r2, [pc, #180]	@ (8005ed8 <xPortStartScheduler+0x138>)
 8005e22:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005e24:	78fb      	ldrb	r3, [r7, #3]
 8005e26:	b2db      	uxtb	r3, r3
 8005e28:	005b      	lsls	r3, r3, #1
 8005e2a:	b2db      	uxtb	r3, r3
 8005e2c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005e2e:	78fb      	ldrb	r3, [r7, #3]
 8005e30:	b2db      	uxtb	r3, r3
 8005e32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e36:	2b80      	cmp	r3, #128	@ 0x80
 8005e38:	d0ef      	beq.n	8005e1a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005e3a:	4b27      	ldr	r3, [pc, #156]	@ (8005ed8 <xPortStartScheduler+0x138>)
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f1c3 0307 	rsb	r3, r3, #7
 8005e42:	2b04      	cmp	r3, #4
 8005e44:	d00b      	beq.n	8005e5e <xPortStartScheduler+0xbe>
	__asm volatile
 8005e46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e4a:	f383 8811 	msr	BASEPRI, r3
 8005e4e:	f3bf 8f6f 	isb	sy
 8005e52:	f3bf 8f4f 	dsb	sy
 8005e56:	60bb      	str	r3, [r7, #8]
}
 8005e58:	bf00      	nop
 8005e5a:	bf00      	nop
 8005e5c:	e7fd      	b.n	8005e5a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005e5e:	4b1e      	ldr	r3, [pc, #120]	@ (8005ed8 <xPortStartScheduler+0x138>)
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	021b      	lsls	r3, r3, #8
 8005e64:	4a1c      	ldr	r2, [pc, #112]	@ (8005ed8 <xPortStartScheduler+0x138>)
 8005e66:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005e68:	4b1b      	ldr	r3, [pc, #108]	@ (8005ed8 <xPortStartScheduler+0x138>)
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005e70:	4a19      	ldr	r2, [pc, #100]	@ (8005ed8 <xPortStartScheduler+0x138>)
 8005e72:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	b2da      	uxtb	r2, r3
 8005e78:	697b      	ldr	r3, [r7, #20]
 8005e7a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005e7c:	4b17      	ldr	r3, [pc, #92]	@ (8005edc <xPortStartScheduler+0x13c>)
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	4a16      	ldr	r2, [pc, #88]	@ (8005edc <xPortStartScheduler+0x13c>)
 8005e82:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005e86:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005e88:	4b14      	ldr	r3, [pc, #80]	@ (8005edc <xPortStartScheduler+0x13c>)
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	4a13      	ldr	r2, [pc, #76]	@ (8005edc <xPortStartScheduler+0x13c>)
 8005e8e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005e92:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005e94:	f000 f8da 	bl	800604c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005e98:	4b11      	ldr	r3, [pc, #68]	@ (8005ee0 <xPortStartScheduler+0x140>)
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005e9e:	f000 f8f9 	bl	8006094 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005ea2:	4b10      	ldr	r3, [pc, #64]	@ (8005ee4 <xPortStartScheduler+0x144>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	4a0f      	ldr	r2, [pc, #60]	@ (8005ee4 <xPortStartScheduler+0x144>)
 8005ea8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8005eac:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005eae:	f7ff ff63 	bl	8005d78 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005eb2:	f7ff f83b 	bl	8004f2c <vTaskSwitchContext>
	prvTaskExitError();
 8005eb6:	f7ff ff19 	bl	8005cec <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005eba:	2300      	movs	r3, #0
}
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	3718      	adds	r7, #24
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	bd80      	pop	{r7, pc}
 8005ec4:	e000ed00 	.word	0xe000ed00
 8005ec8:	410fc271 	.word	0x410fc271
 8005ecc:	410fc270 	.word	0x410fc270
 8005ed0:	e000e400 	.word	0xe000e400
 8005ed4:	20000ea0 	.word	0x20000ea0
 8005ed8:	20000ea4 	.word	0x20000ea4
 8005edc:	e000ed20 	.word	0xe000ed20
 8005ee0:	20000024 	.word	0x20000024
 8005ee4:	e000ef34 	.word	0xe000ef34

08005ee8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005ee8:	b480      	push	{r7}
 8005eea:	b083      	sub	sp, #12
 8005eec:	af00      	add	r7, sp, #0
	__asm volatile
 8005eee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ef2:	f383 8811 	msr	BASEPRI, r3
 8005ef6:	f3bf 8f6f 	isb	sy
 8005efa:	f3bf 8f4f 	dsb	sy
 8005efe:	607b      	str	r3, [r7, #4]
}
 8005f00:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005f02:	4b10      	ldr	r3, [pc, #64]	@ (8005f44 <vPortEnterCritical+0x5c>)
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	3301      	adds	r3, #1
 8005f08:	4a0e      	ldr	r2, [pc, #56]	@ (8005f44 <vPortEnterCritical+0x5c>)
 8005f0a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005f0c:	4b0d      	ldr	r3, [pc, #52]	@ (8005f44 <vPortEnterCritical+0x5c>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	2b01      	cmp	r3, #1
 8005f12:	d110      	bne.n	8005f36 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005f14:	4b0c      	ldr	r3, [pc, #48]	@ (8005f48 <vPortEnterCritical+0x60>)
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	b2db      	uxtb	r3, r3
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d00b      	beq.n	8005f36 <vPortEnterCritical+0x4e>
	__asm volatile
 8005f1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f22:	f383 8811 	msr	BASEPRI, r3
 8005f26:	f3bf 8f6f 	isb	sy
 8005f2a:	f3bf 8f4f 	dsb	sy
 8005f2e:	603b      	str	r3, [r7, #0]
}
 8005f30:	bf00      	nop
 8005f32:	bf00      	nop
 8005f34:	e7fd      	b.n	8005f32 <vPortEnterCritical+0x4a>
	}
}
 8005f36:	bf00      	nop
 8005f38:	370c      	adds	r7, #12
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f40:	4770      	bx	lr
 8005f42:	bf00      	nop
 8005f44:	20000024 	.word	0x20000024
 8005f48:	e000ed04 	.word	0xe000ed04

08005f4c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005f4c:	b480      	push	{r7}
 8005f4e:	b083      	sub	sp, #12
 8005f50:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005f52:	4b12      	ldr	r3, [pc, #72]	@ (8005f9c <vPortExitCritical+0x50>)
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d10b      	bne.n	8005f72 <vPortExitCritical+0x26>
	__asm volatile
 8005f5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f5e:	f383 8811 	msr	BASEPRI, r3
 8005f62:	f3bf 8f6f 	isb	sy
 8005f66:	f3bf 8f4f 	dsb	sy
 8005f6a:	607b      	str	r3, [r7, #4]
}
 8005f6c:	bf00      	nop
 8005f6e:	bf00      	nop
 8005f70:	e7fd      	b.n	8005f6e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005f72:	4b0a      	ldr	r3, [pc, #40]	@ (8005f9c <vPortExitCritical+0x50>)
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	3b01      	subs	r3, #1
 8005f78:	4a08      	ldr	r2, [pc, #32]	@ (8005f9c <vPortExitCritical+0x50>)
 8005f7a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005f7c:	4b07      	ldr	r3, [pc, #28]	@ (8005f9c <vPortExitCritical+0x50>)
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d105      	bne.n	8005f90 <vPortExitCritical+0x44>
 8005f84:	2300      	movs	r3, #0
 8005f86:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005f88:	683b      	ldr	r3, [r7, #0]
 8005f8a:	f383 8811 	msr	BASEPRI, r3
}
 8005f8e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005f90:	bf00      	nop
 8005f92:	370c      	adds	r7, #12
 8005f94:	46bd      	mov	sp, r7
 8005f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9a:	4770      	bx	lr
 8005f9c:	20000024 	.word	0x20000024

08005fa0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005fa0:	f3ef 8009 	mrs	r0, PSP
 8005fa4:	f3bf 8f6f 	isb	sy
 8005fa8:	4b15      	ldr	r3, [pc, #84]	@ (8006000 <pxCurrentTCBConst>)
 8005faa:	681a      	ldr	r2, [r3, #0]
 8005fac:	f01e 0f10 	tst.w	lr, #16
 8005fb0:	bf08      	it	eq
 8005fb2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005fb6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fba:	6010      	str	r0, [r2, #0]
 8005fbc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005fc0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005fc4:	f380 8811 	msr	BASEPRI, r0
 8005fc8:	f3bf 8f4f 	dsb	sy
 8005fcc:	f3bf 8f6f 	isb	sy
 8005fd0:	f7fe ffac 	bl	8004f2c <vTaskSwitchContext>
 8005fd4:	f04f 0000 	mov.w	r0, #0
 8005fd8:	f380 8811 	msr	BASEPRI, r0
 8005fdc:	bc09      	pop	{r0, r3}
 8005fde:	6819      	ldr	r1, [r3, #0]
 8005fe0:	6808      	ldr	r0, [r1, #0]
 8005fe2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fe6:	f01e 0f10 	tst.w	lr, #16
 8005fea:	bf08      	it	eq
 8005fec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005ff0:	f380 8809 	msr	PSP, r0
 8005ff4:	f3bf 8f6f 	isb	sy
 8005ff8:	4770      	bx	lr
 8005ffa:	bf00      	nop
 8005ffc:	f3af 8000 	nop.w

08006000 <pxCurrentTCBConst>:
 8006000:	20000870 	.word	0x20000870
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006004:	bf00      	nop
 8006006:	bf00      	nop

08006008 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006008:	b580      	push	{r7, lr}
 800600a:	b082      	sub	sp, #8
 800600c:	af00      	add	r7, sp, #0
	__asm volatile
 800600e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006012:	f383 8811 	msr	BASEPRI, r3
 8006016:	f3bf 8f6f 	isb	sy
 800601a:	f3bf 8f4f 	dsb	sy
 800601e:	607b      	str	r3, [r7, #4]
}
 8006020:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006022:	f7fe fec9 	bl	8004db8 <xTaskIncrementTick>
 8006026:	4603      	mov	r3, r0
 8006028:	2b00      	cmp	r3, #0
 800602a:	d003      	beq.n	8006034 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800602c:	4b06      	ldr	r3, [pc, #24]	@ (8006048 <xPortSysTickHandler+0x40>)
 800602e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006032:	601a      	str	r2, [r3, #0]
 8006034:	2300      	movs	r3, #0
 8006036:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	f383 8811 	msr	BASEPRI, r3
}
 800603e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006040:	bf00      	nop
 8006042:	3708      	adds	r7, #8
 8006044:	46bd      	mov	sp, r7
 8006046:	bd80      	pop	{r7, pc}
 8006048:	e000ed04 	.word	0xe000ed04

0800604c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800604c:	b480      	push	{r7}
 800604e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006050:	4b0b      	ldr	r3, [pc, #44]	@ (8006080 <vPortSetupTimerInterrupt+0x34>)
 8006052:	2200      	movs	r2, #0
 8006054:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006056:	4b0b      	ldr	r3, [pc, #44]	@ (8006084 <vPortSetupTimerInterrupt+0x38>)
 8006058:	2200      	movs	r2, #0
 800605a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800605c:	4b0a      	ldr	r3, [pc, #40]	@ (8006088 <vPortSetupTimerInterrupt+0x3c>)
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	4a0a      	ldr	r2, [pc, #40]	@ (800608c <vPortSetupTimerInterrupt+0x40>)
 8006062:	fba2 2303 	umull	r2, r3, r2, r3
 8006066:	099b      	lsrs	r3, r3, #6
 8006068:	4a09      	ldr	r2, [pc, #36]	@ (8006090 <vPortSetupTimerInterrupt+0x44>)
 800606a:	3b01      	subs	r3, #1
 800606c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800606e:	4b04      	ldr	r3, [pc, #16]	@ (8006080 <vPortSetupTimerInterrupt+0x34>)
 8006070:	2207      	movs	r2, #7
 8006072:	601a      	str	r2, [r3, #0]
}
 8006074:	bf00      	nop
 8006076:	46bd      	mov	sp, r7
 8006078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607c:	4770      	bx	lr
 800607e:	bf00      	nop
 8006080:	e000e010 	.word	0xe000e010
 8006084:	e000e018 	.word	0xe000e018
 8006088:	20000018 	.word	0x20000018
 800608c:	10624dd3 	.word	0x10624dd3
 8006090:	e000e014 	.word	0xe000e014

08006094 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006094:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80060a4 <vPortEnableVFP+0x10>
 8006098:	6801      	ldr	r1, [r0, #0]
 800609a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800609e:	6001      	str	r1, [r0, #0]
 80060a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80060a2:	bf00      	nop
 80060a4:	e000ed88 	.word	0xe000ed88

080060a8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80060a8:	b480      	push	{r7}
 80060aa:	b085      	sub	sp, #20
 80060ac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80060ae:	f3ef 8305 	mrs	r3, IPSR
 80060b2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	2b0f      	cmp	r3, #15
 80060b8:	d915      	bls.n	80060e6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80060ba:	4a18      	ldr	r2, [pc, #96]	@ (800611c <vPortValidateInterruptPriority+0x74>)
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	4413      	add	r3, r2
 80060c0:	781b      	ldrb	r3, [r3, #0]
 80060c2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80060c4:	4b16      	ldr	r3, [pc, #88]	@ (8006120 <vPortValidateInterruptPriority+0x78>)
 80060c6:	781b      	ldrb	r3, [r3, #0]
 80060c8:	7afa      	ldrb	r2, [r7, #11]
 80060ca:	429a      	cmp	r2, r3
 80060cc:	d20b      	bcs.n	80060e6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80060ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060d2:	f383 8811 	msr	BASEPRI, r3
 80060d6:	f3bf 8f6f 	isb	sy
 80060da:	f3bf 8f4f 	dsb	sy
 80060de:	607b      	str	r3, [r7, #4]
}
 80060e0:	bf00      	nop
 80060e2:	bf00      	nop
 80060e4:	e7fd      	b.n	80060e2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80060e6:	4b0f      	ldr	r3, [pc, #60]	@ (8006124 <vPortValidateInterruptPriority+0x7c>)
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80060ee:	4b0e      	ldr	r3, [pc, #56]	@ (8006128 <vPortValidateInterruptPriority+0x80>)
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	429a      	cmp	r2, r3
 80060f4:	d90b      	bls.n	800610e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80060f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060fa:	f383 8811 	msr	BASEPRI, r3
 80060fe:	f3bf 8f6f 	isb	sy
 8006102:	f3bf 8f4f 	dsb	sy
 8006106:	603b      	str	r3, [r7, #0]
}
 8006108:	bf00      	nop
 800610a:	bf00      	nop
 800610c:	e7fd      	b.n	800610a <vPortValidateInterruptPriority+0x62>
	}
 800610e:	bf00      	nop
 8006110:	3714      	adds	r7, #20
 8006112:	46bd      	mov	sp, r7
 8006114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006118:	4770      	bx	lr
 800611a:	bf00      	nop
 800611c:	e000e3f0 	.word	0xe000e3f0
 8006120:	20000ea0 	.word	0x20000ea0
 8006124:	e000ed0c 	.word	0xe000ed0c
 8006128:	20000ea4 	.word	0x20000ea4

0800612c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800612c:	b580      	push	{r7, lr}
 800612e:	b08a      	sub	sp, #40	@ 0x28
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006134:	2300      	movs	r3, #0
 8006136:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006138:	f7fe fd82 	bl	8004c40 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800613c:	4b5c      	ldr	r3, [pc, #368]	@ (80062b0 <pvPortMalloc+0x184>)
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d101      	bne.n	8006148 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006144:	f000 f924 	bl	8006390 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006148:	4b5a      	ldr	r3, [pc, #360]	@ (80062b4 <pvPortMalloc+0x188>)
 800614a:	681a      	ldr	r2, [r3, #0]
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	4013      	ands	r3, r2
 8006150:	2b00      	cmp	r3, #0
 8006152:	f040 8095 	bne.w	8006280 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	2b00      	cmp	r3, #0
 800615a:	d01e      	beq.n	800619a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800615c:	2208      	movs	r2, #8
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	4413      	add	r3, r2
 8006162:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	f003 0307 	and.w	r3, r3, #7
 800616a:	2b00      	cmp	r3, #0
 800616c:	d015      	beq.n	800619a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	f023 0307 	bic.w	r3, r3, #7
 8006174:	3308      	adds	r3, #8
 8006176:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	f003 0307 	and.w	r3, r3, #7
 800617e:	2b00      	cmp	r3, #0
 8006180:	d00b      	beq.n	800619a <pvPortMalloc+0x6e>
	__asm volatile
 8006182:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006186:	f383 8811 	msr	BASEPRI, r3
 800618a:	f3bf 8f6f 	isb	sy
 800618e:	f3bf 8f4f 	dsb	sy
 8006192:	617b      	str	r3, [r7, #20]
}
 8006194:	bf00      	nop
 8006196:	bf00      	nop
 8006198:	e7fd      	b.n	8006196 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2b00      	cmp	r3, #0
 800619e:	d06f      	beq.n	8006280 <pvPortMalloc+0x154>
 80061a0:	4b45      	ldr	r3, [pc, #276]	@ (80062b8 <pvPortMalloc+0x18c>)
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	687a      	ldr	r2, [r7, #4]
 80061a6:	429a      	cmp	r2, r3
 80061a8:	d86a      	bhi.n	8006280 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80061aa:	4b44      	ldr	r3, [pc, #272]	@ (80062bc <pvPortMalloc+0x190>)
 80061ac:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80061ae:	4b43      	ldr	r3, [pc, #268]	@ (80062bc <pvPortMalloc+0x190>)
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80061b4:	e004      	b.n	80061c0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80061b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061b8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80061ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80061c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061c2:	685b      	ldr	r3, [r3, #4]
 80061c4:	687a      	ldr	r2, [r7, #4]
 80061c6:	429a      	cmp	r2, r3
 80061c8:	d903      	bls.n	80061d2 <pvPortMalloc+0xa6>
 80061ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d1f1      	bne.n	80061b6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80061d2:	4b37      	ldr	r3, [pc, #220]	@ (80062b0 <pvPortMalloc+0x184>)
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061d8:	429a      	cmp	r2, r3
 80061da:	d051      	beq.n	8006280 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80061dc:	6a3b      	ldr	r3, [r7, #32]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	2208      	movs	r2, #8
 80061e2:	4413      	add	r3, r2
 80061e4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80061e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061e8:	681a      	ldr	r2, [r3, #0]
 80061ea:	6a3b      	ldr	r3, [r7, #32]
 80061ec:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80061ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061f0:	685a      	ldr	r2, [r3, #4]
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	1ad2      	subs	r2, r2, r3
 80061f6:	2308      	movs	r3, #8
 80061f8:	005b      	lsls	r3, r3, #1
 80061fa:	429a      	cmp	r2, r3
 80061fc:	d920      	bls.n	8006240 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80061fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	4413      	add	r3, r2
 8006204:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006206:	69bb      	ldr	r3, [r7, #24]
 8006208:	f003 0307 	and.w	r3, r3, #7
 800620c:	2b00      	cmp	r3, #0
 800620e:	d00b      	beq.n	8006228 <pvPortMalloc+0xfc>
	__asm volatile
 8006210:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006214:	f383 8811 	msr	BASEPRI, r3
 8006218:	f3bf 8f6f 	isb	sy
 800621c:	f3bf 8f4f 	dsb	sy
 8006220:	613b      	str	r3, [r7, #16]
}
 8006222:	bf00      	nop
 8006224:	bf00      	nop
 8006226:	e7fd      	b.n	8006224 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800622a:	685a      	ldr	r2, [r3, #4]
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	1ad2      	subs	r2, r2, r3
 8006230:	69bb      	ldr	r3, [r7, #24]
 8006232:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006236:	687a      	ldr	r2, [r7, #4]
 8006238:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800623a:	69b8      	ldr	r0, [r7, #24]
 800623c:	f000 f90a 	bl	8006454 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006240:	4b1d      	ldr	r3, [pc, #116]	@ (80062b8 <pvPortMalloc+0x18c>)
 8006242:	681a      	ldr	r2, [r3, #0]
 8006244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006246:	685b      	ldr	r3, [r3, #4]
 8006248:	1ad3      	subs	r3, r2, r3
 800624a:	4a1b      	ldr	r2, [pc, #108]	@ (80062b8 <pvPortMalloc+0x18c>)
 800624c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800624e:	4b1a      	ldr	r3, [pc, #104]	@ (80062b8 <pvPortMalloc+0x18c>)
 8006250:	681a      	ldr	r2, [r3, #0]
 8006252:	4b1b      	ldr	r3, [pc, #108]	@ (80062c0 <pvPortMalloc+0x194>)
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	429a      	cmp	r2, r3
 8006258:	d203      	bcs.n	8006262 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800625a:	4b17      	ldr	r3, [pc, #92]	@ (80062b8 <pvPortMalloc+0x18c>)
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	4a18      	ldr	r2, [pc, #96]	@ (80062c0 <pvPortMalloc+0x194>)
 8006260:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006262:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006264:	685a      	ldr	r2, [r3, #4]
 8006266:	4b13      	ldr	r3, [pc, #76]	@ (80062b4 <pvPortMalloc+0x188>)
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	431a      	orrs	r2, r3
 800626c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800626e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006272:	2200      	movs	r2, #0
 8006274:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006276:	4b13      	ldr	r3, [pc, #76]	@ (80062c4 <pvPortMalloc+0x198>)
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	3301      	adds	r3, #1
 800627c:	4a11      	ldr	r2, [pc, #68]	@ (80062c4 <pvPortMalloc+0x198>)
 800627e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006280:	f7fe fcec 	bl	8004c5c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006284:	69fb      	ldr	r3, [r7, #28]
 8006286:	f003 0307 	and.w	r3, r3, #7
 800628a:	2b00      	cmp	r3, #0
 800628c:	d00b      	beq.n	80062a6 <pvPortMalloc+0x17a>
	__asm volatile
 800628e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006292:	f383 8811 	msr	BASEPRI, r3
 8006296:	f3bf 8f6f 	isb	sy
 800629a:	f3bf 8f4f 	dsb	sy
 800629e:	60fb      	str	r3, [r7, #12]
}
 80062a0:	bf00      	nop
 80062a2:	bf00      	nop
 80062a4:	e7fd      	b.n	80062a2 <pvPortMalloc+0x176>
	return pvReturn;
 80062a6:	69fb      	ldr	r3, [r7, #28]
}
 80062a8:	4618      	mov	r0, r3
 80062aa:	3728      	adds	r7, #40	@ 0x28
 80062ac:	46bd      	mov	sp, r7
 80062ae:	bd80      	pop	{r7, pc}
 80062b0:	20004ab0 	.word	0x20004ab0
 80062b4:	20004ac4 	.word	0x20004ac4
 80062b8:	20004ab4 	.word	0x20004ab4
 80062bc:	20004aa8 	.word	0x20004aa8
 80062c0:	20004ab8 	.word	0x20004ab8
 80062c4:	20004abc 	.word	0x20004abc

080062c8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b086      	sub	sp, #24
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d04f      	beq.n	800637a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80062da:	2308      	movs	r3, #8
 80062dc:	425b      	negs	r3, r3
 80062de:	697a      	ldr	r2, [r7, #20]
 80062e0:	4413      	add	r3, r2
 80062e2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80062e4:	697b      	ldr	r3, [r7, #20]
 80062e6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80062e8:	693b      	ldr	r3, [r7, #16]
 80062ea:	685a      	ldr	r2, [r3, #4]
 80062ec:	4b25      	ldr	r3, [pc, #148]	@ (8006384 <vPortFree+0xbc>)
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	4013      	ands	r3, r2
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d10b      	bne.n	800630e <vPortFree+0x46>
	__asm volatile
 80062f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062fa:	f383 8811 	msr	BASEPRI, r3
 80062fe:	f3bf 8f6f 	isb	sy
 8006302:	f3bf 8f4f 	dsb	sy
 8006306:	60fb      	str	r3, [r7, #12]
}
 8006308:	bf00      	nop
 800630a:	bf00      	nop
 800630c:	e7fd      	b.n	800630a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800630e:	693b      	ldr	r3, [r7, #16]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d00b      	beq.n	800632e <vPortFree+0x66>
	__asm volatile
 8006316:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800631a:	f383 8811 	msr	BASEPRI, r3
 800631e:	f3bf 8f6f 	isb	sy
 8006322:	f3bf 8f4f 	dsb	sy
 8006326:	60bb      	str	r3, [r7, #8]
}
 8006328:	bf00      	nop
 800632a:	bf00      	nop
 800632c:	e7fd      	b.n	800632a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800632e:	693b      	ldr	r3, [r7, #16]
 8006330:	685a      	ldr	r2, [r3, #4]
 8006332:	4b14      	ldr	r3, [pc, #80]	@ (8006384 <vPortFree+0xbc>)
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	4013      	ands	r3, r2
 8006338:	2b00      	cmp	r3, #0
 800633a:	d01e      	beq.n	800637a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800633c:	693b      	ldr	r3, [r7, #16]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d11a      	bne.n	800637a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006344:	693b      	ldr	r3, [r7, #16]
 8006346:	685a      	ldr	r2, [r3, #4]
 8006348:	4b0e      	ldr	r3, [pc, #56]	@ (8006384 <vPortFree+0xbc>)
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	43db      	mvns	r3, r3
 800634e:	401a      	ands	r2, r3
 8006350:	693b      	ldr	r3, [r7, #16]
 8006352:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006354:	f7fe fc74 	bl	8004c40 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006358:	693b      	ldr	r3, [r7, #16]
 800635a:	685a      	ldr	r2, [r3, #4]
 800635c:	4b0a      	ldr	r3, [pc, #40]	@ (8006388 <vPortFree+0xc0>)
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	4413      	add	r3, r2
 8006362:	4a09      	ldr	r2, [pc, #36]	@ (8006388 <vPortFree+0xc0>)
 8006364:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006366:	6938      	ldr	r0, [r7, #16]
 8006368:	f000 f874 	bl	8006454 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800636c:	4b07      	ldr	r3, [pc, #28]	@ (800638c <vPortFree+0xc4>)
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	3301      	adds	r3, #1
 8006372:	4a06      	ldr	r2, [pc, #24]	@ (800638c <vPortFree+0xc4>)
 8006374:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006376:	f7fe fc71 	bl	8004c5c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800637a:	bf00      	nop
 800637c:	3718      	adds	r7, #24
 800637e:	46bd      	mov	sp, r7
 8006380:	bd80      	pop	{r7, pc}
 8006382:	bf00      	nop
 8006384:	20004ac4 	.word	0x20004ac4
 8006388:	20004ab4 	.word	0x20004ab4
 800638c:	20004ac0 	.word	0x20004ac0

08006390 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006390:	b480      	push	{r7}
 8006392:	b085      	sub	sp, #20
 8006394:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006396:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800639a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800639c:	4b27      	ldr	r3, [pc, #156]	@ (800643c <prvHeapInit+0xac>)
 800639e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	f003 0307 	and.w	r3, r3, #7
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d00c      	beq.n	80063c4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	3307      	adds	r3, #7
 80063ae:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	f023 0307 	bic.w	r3, r3, #7
 80063b6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80063b8:	68ba      	ldr	r2, [r7, #8]
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	1ad3      	subs	r3, r2, r3
 80063be:	4a1f      	ldr	r2, [pc, #124]	@ (800643c <prvHeapInit+0xac>)
 80063c0:	4413      	add	r3, r2
 80063c2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80063c8:	4a1d      	ldr	r2, [pc, #116]	@ (8006440 <prvHeapInit+0xb0>)
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80063ce:	4b1c      	ldr	r3, [pc, #112]	@ (8006440 <prvHeapInit+0xb0>)
 80063d0:	2200      	movs	r2, #0
 80063d2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	68ba      	ldr	r2, [r7, #8]
 80063d8:	4413      	add	r3, r2
 80063da:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80063dc:	2208      	movs	r2, #8
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	1a9b      	subs	r3, r3, r2
 80063e2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	f023 0307 	bic.w	r3, r3, #7
 80063ea:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	4a15      	ldr	r2, [pc, #84]	@ (8006444 <prvHeapInit+0xb4>)
 80063f0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80063f2:	4b14      	ldr	r3, [pc, #80]	@ (8006444 <prvHeapInit+0xb4>)
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	2200      	movs	r2, #0
 80063f8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80063fa:	4b12      	ldr	r3, [pc, #72]	@ (8006444 <prvHeapInit+0xb4>)
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	2200      	movs	r2, #0
 8006400:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006406:	683b      	ldr	r3, [r7, #0]
 8006408:	68fa      	ldr	r2, [r7, #12]
 800640a:	1ad2      	subs	r2, r2, r3
 800640c:	683b      	ldr	r3, [r7, #0]
 800640e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006410:	4b0c      	ldr	r3, [pc, #48]	@ (8006444 <prvHeapInit+0xb4>)
 8006412:	681a      	ldr	r2, [r3, #0]
 8006414:	683b      	ldr	r3, [r7, #0]
 8006416:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006418:	683b      	ldr	r3, [r7, #0]
 800641a:	685b      	ldr	r3, [r3, #4]
 800641c:	4a0a      	ldr	r2, [pc, #40]	@ (8006448 <prvHeapInit+0xb8>)
 800641e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006420:	683b      	ldr	r3, [r7, #0]
 8006422:	685b      	ldr	r3, [r3, #4]
 8006424:	4a09      	ldr	r2, [pc, #36]	@ (800644c <prvHeapInit+0xbc>)
 8006426:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006428:	4b09      	ldr	r3, [pc, #36]	@ (8006450 <prvHeapInit+0xc0>)
 800642a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800642e:	601a      	str	r2, [r3, #0]
}
 8006430:	bf00      	nop
 8006432:	3714      	adds	r7, #20
 8006434:	46bd      	mov	sp, r7
 8006436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643a:	4770      	bx	lr
 800643c:	20000ea8 	.word	0x20000ea8
 8006440:	20004aa8 	.word	0x20004aa8
 8006444:	20004ab0 	.word	0x20004ab0
 8006448:	20004ab8 	.word	0x20004ab8
 800644c:	20004ab4 	.word	0x20004ab4
 8006450:	20004ac4 	.word	0x20004ac4

08006454 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006454:	b480      	push	{r7}
 8006456:	b085      	sub	sp, #20
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800645c:	4b28      	ldr	r3, [pc, #160]	@ (8006500 <prvInsertBlockIntoFreeList+0xac>)
 800645e:	60fb      	str	r3, [r7, #12]
 8006460:	e002      	b.n	8006468 <prvInsertBlockIntoFreeList+0x14>
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	60fb      	str	r3, [r7, #12]
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	687a      	ldr	r2, [r7, #4]
 800646e:	429a      	cmp	r2, r3
 8006470:	d8f7      	bhi.n	8006462 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	685b      	ldr	r3, [r3, #4]
 800647a:	68ba      	ldr	r2, [r7, #8]
 800647c:	4413      	add	r3, r2
 800647e:	687a      	ldr	r2, [r7, #4]
 8006480:	429a      	cmp	r2, r3
 8006482:	d108      	bne.n	8006496 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	685a      	ldr	r2, [r3, #4]
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	685b      	ldr	r3, [r3, #4]
 800648c:	441a      	add	r2, r3
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	685b      	ldr	r3, [r3, #4]
 800649e:	68ba      	ldr	r2, [r7, #8]
 80064a0:	441a      	add	r2, r3
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	429a      	cmp	r2, r3
 80064a8:	d118      	bne.n	80064dc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681a      	ldr	r2, [r3, #0]
 80064ae:	4b15      	ldr	r3, [pc, #84]	@ (8006504 <prvInsertBlockIntoFreeList+0xb0>)
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	429a      	cmp	r2, r3
 80064b4:	d00d      	beq.n	80064d2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	685a      	ldr	r2, [r3, #4]
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	685b      	ldr	r3, [r3, #4]
 80064c0:	441a      	add	r2, r3
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	681a      	ldr	r2, [r3, #0]
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	601a      	str	r2, [r3, #0]
 80064d0:	e008      	b.n	80064e4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80064d2:	4b0c      	ldr	r3, [pc, #48]	@ (8006504 <prvInsertBlockIntoFreeList+0xb0>)
 80064d4:	681a      	ldr	r2, [r3, #0]
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	601a      	str	r2, [r3, #0]
 80064da:	e003      	b.n	80064e4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	681a      	ldr	r2, [r3, #0]
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80064e4:	68fa      	ldr	r2, [r7, #12]
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	429a      	cmp	r2, r3
 80064ea:	d002      	beq.n	80064f2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	687a      	ldr	r2, [r7, #4]
 80064f0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80064f2:	bf00      	nop
 80064f4:	3714      	adds	r7, #20
 80064f6:	46bd      	mov	sp, r7
 80064f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fc:	4770      	bx	lr
 80064fe:	bf00      	nop
 8006500:	20004aa8 	.word	0x20004aa8
 8006504:	20004ab0 	.word	0x20004ab0

08006508 <std>:
 8006508:	2300      	movs	r3, #0
 800650a:	b510      	push	{r4, lr}
 800650c:	4604      	mov	r4, r0
 800650e:	e9c0 3300 	strd	r3, r3, [r0]
 8006512:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006516:	6083      	str	r3, [r0, #8]
 8006518:	8181      	strh	r1, [r0, #12]
 800651a:	6643      	str	r3, [r0, #100]	@ 0x64
 800651c:	81c2      	strh	r2, [r0, #14]
 800651e:	6183      	str	r3, [r0, #24]
 8006520:	4619      	mov	r1, r3
 8006522:	2208      	movs	r2, #8
 8006524:	305c      	adds	r0, #92	@ 0x5c
 8006526:	f000 f906 	bl	8006736 <memset>
 800652a:	4b0d      	ldr	r3, [pc, #52]	@ (8006560 <std+0x58>)
 800652c:	6263      	str	r3, [r4, #36]	@ 0x24
 800652e:	4b0d      	ldr	r3, [pc, #52]	@ (8006564 <std+0x5c>)
 8006530:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006532:	4b0d      	ldr	r3, [pc, #52]	@ (8006568 <std+0x60>)
 8006534:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006536:	4b0d      	ldr	r3, [pc, #52]	@ (800656c <std+0x64>)
 8006538:	6323      	str	r3, [r4, #48]	@ 0x30
 800653a:	4b0d      	ldr	r3, [pc, #52]	@ (8006570 <std+0x68>)
 800653c:	6224      	str	r4, [r4, #32]
 800653e:	429c      	cmp	r4, r3
 8006540:	d006      	beq.n	8006550 <std+0x48>
 8006542:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006546:	4294      	cmp	r4, r2
 8006548:	d002      	beq.n	8006550 <std+0x48>
 800654a:	33d0      	adds	r3, #208	@ 0xd0
 800654c:	429c      	cmp	r4, r3
 800654e:	d105      	bne.n	800655c <std+0x54>
 8006550:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006554:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006558:	f000 b966 	b.w	8006828 <__retarget_lock_init_recursive>
 800655c:	bd10      	pop	{r4, pc}
 800655e:	bf00      	nop
 8006560:	080066b1 	.word	0x080066b1
 8006564:	080066d3 	.word	0x080066d3
 8006568:	0800670b 	.word	0x0800670b
 800656c:	0800672f 	.word	0x0800672f
 8006570:	20004ac8 	.word	0x20004ac8

08006574 <stdio_exit_handler>:
 8006574:	4a02      	ldr	r2, [pc, #8]	@ (8006580 <stdio_exit_handler+0xc>)
 8006576:	4903      	ldr	r1, [pc, #12]	@ (8006584 <stdio_exit_handler+0x10>)
 8006578:	4803      	ldr	r0, [pc, #12]	@ (8006588 <stdio_exit_handler+0x14>)
 800657a:	f000 b869 	b.w	8006650 <_fwalk_sglue>
 800657e:	bf00      	nop
 8006580:	20000028 	.word	0x20000028
 8006584:	080070e1 	.word	0x080070e1
 8006588:	20000038 	.word	0x20000038

0800658c <cleanup_stdio>:
 800658c:	6841      	ldr	r1, [r0, #4]
 800658e:	4b0c      	ldr	r3, [pc, #48]	@ (80065c0 <cleanup_stdio+0x34>)
 8006590:	4299      	cmp	r1, r3
 8006592:	b510      	push	{r4, lr}
 8006594:	4604      	mov	r4, r0
 8006596:	d001      	beq.n	800659c <cleanup_stdio+0x10>
 8006598:	f000 fda2 	bl	80070e0 <_fflush_r>
 800659c:	68a1      	ldr	r1, [r4, #8]
 800659e:	4b09      	ldr	r3, [pc, #36]	@ (80065c4 <cleanup_stdio+0x38>)
 80065a0:	4299      	cmp	r1, r3
 80065a2:	d002      	beq.n	80065aa <cleanup_stdio+0x1e>
 80065a4:	4620      	mov	r0, r4
 80065a6:	f000 fd9b 	bl	80070e0 <_fflush_r>
 80065aa:	68e1      	ldr	r1, [r4, #12]
 80065ac:	4b06      	ldr	r3, [pc, #24]	@ (80065c8 <cleanup_stdio+0x3c>)
 80065ae:	4299      	cmp	r1, r3
 80065b0:	d004      	beq.n	80065bc <cleanup_stdio+0x30>
 80065b2:	4620      	mov	r0, r4
 80065b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065b8:	f000 bd92 	b.w	80070e0 <_fflush_r>
 80065bc:	bd10      	pop	{r4, pc}
 80065be:	bf00      	nop
 80065c0:	20004ac8 	.word	0x20004ac8
 80065c4:	20004b30 	.word	0x20004b30
 80065c8:	20004b98 	.word	0x20004b98

080065cc <global_stdio_init.part.0>:
 80065cc:	b510      	push	{r4, lr}
 80065ce:	4b0b      	ldr	r3, [pc, #44]	@ (80065fc <global_stdio_init.part.0+0x30>)
 80065d0:	4c0b      	ldr	r4, [pc, #44]	@ (8006600 <global_stdio_init.part.0+0x34>)
 80065d2:	4a0c      	ldr	r2, [pc, #48]	@ (8006604 <global_stdio_init.part.0+0x38>)
 80065d4:	601a      	str	r2, [r3, #0]
 80065d6:	4620      	mov	r0, r4
 80065d8:	2200      	movs	r2, #0
 80065da:	2104      	movs	r1, #4
 80065dc:	f7ff ff94 	bl	8006508 <std>
 80065e0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80065e4:	2201      	movs	r2, #1
 80065e6:	2109      	movs	r1, #9
 80065e8:	f7ff ff8e 	bl	8006508 <std>
 80065ec:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80065f0:	2202      	movs	r2, #2
 80065f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065f6:	2112      	movs	r1, #18
 80065f8:	f7ff bf86 	b.w	8006508 <std>
 80065fc:	20004c00 	.word	0x20004c00
 8006600:	20004ac8 	.word	0x20004ac8
 8006604:	08006575 	.word	0x08006575

08006608 <__sfp_lock_acquire>:
 8006608:	4801      	ldr	r0, [pc, #4]	@ (8006610 <__sfp_lock_acquire+0x8>)
 800660a:	f000 b90e 	b.w	800682a <__retarget_lock_acquire_recursive>
 800660e:	bf00      	nop
 8006610:	20004c09 	.word	0x20004c09

08006614 <__sfp_lock_release>:
 8006614:	4801      	ldr	r0, [pc, #4]	@ (800661c <__sfp_lock_release+0x8>)
 8006616:	f000 b909 	b.w	800682c <__retarget_lock_release_recursive>
 800661a:	bf00      	nop
 800661c:	20004c09 	.word	0x20004c09

08006620 <__sinit>:
 8006620:	b510      	push	{r4, lr}
 8006622:	4604      	mov	r4, r0
 8006624:	f7ff fff0 	bl	8006608 <__sfp_lock_acquire>
 8006628:	6a23      	ldr	r3, [r4, #32]
 800662a:	b11b      	cbz	r3, 8006634 <__sinit+0x14>
 800662c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006630:	f7ff bff0 	b.w	8006614 <__sfp_lock_release>
 8006634:	4b04      	ldr	r3, [pc, #16]	@ (8006648 <__sinit+0x28>)
 8006636:	6223      	str	r3, [r4, #32]
 8006638:	4b04      	ldr	r3, [pc, #16]	@ (800664c <__sinit+0x2c>)
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	2b00      	cmp	r3, #0
 800663e:	d1f5      	bne.n	800662c <__sinit+0xc>
 8006640:	f7ff ffc4 	bl	80065cc <global_stdio_init.part.0>
 8006644:	e7f2      	b.n	800662c <__sinit+0xc>
 8006646:	bf00      	nop
 8006648:	0800658d 	.word	0x0800658d
 800664c:	20004c00 	.word	0x20004c00

08006650 <_fwalk_sglue>:
 8006650:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006654:	4607      	mov	r7, r0
 8006656:	4688      	mov	r8, r1
 8006658:	4614      	mov	r4, r2
 800665a:	2600      	movs	r6, #0
 800665c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006660:	f1b9 0901 	subs.w	r9, r9, #1
 8006664:	d505      	bpl.n	8006672 <_fwalk_sglue+0x22>
 8006666:	6824      	ldr	r4, [r4, #0]
 8006668:	2c00      	cmp	r4, #0
 800666a:	d1f7      	bne.n	800665c <_fwalk_sglue+0xc>
 800666c:	4630      	mov	r0, r6
 800666e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006672:	89ab      	ldrh	r3, [r5, #12]
 8006674:	2b01      	cmp	r3, #1
 8006676:	d907      	bls.n	8006688 <_fwalk_sglue+0x38>
 8006678:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800667c:	3301      	adds	r3, #1
 800667e:	d003      	beq.n	8006688 <_fwalk_sglue+0x38>
 8006680:	4629      	mov	r1, r5
 8006682:	4638      	mov	r0, r7
 8006684:	47c0      	blx	r8
 8006686:	4306      	orrs	r6, r0
 8006688:	3568      	adds	r5, #104	@ 0x68
 800668a:	e7e9      	b.n	8006660 <_fwalk_sglue+0x10>

0800668c <iprintf>:
 800668c:	b40f      	push	{r0, r1, r2, r3}
 800668e:	b507      	push	{r0, r1, r2, lr}
 8006690:	4906      	ldr	r1, [pc, #24]	@ (80066ac <iprintf+0x20>)
 8006692:	ab04      	add	r3, sp, #16
 8006694:	6808      	ldr	r0, [r1, #0]
 8006696:	f853 2b04 	ldr.w	r2, [r3], #4
 800669a:	6881      	ldr	r1, [r0, #8]
 800669c:	9301      	str	r3, [sp, #4]
 800669e:	f000 f9f7 	bl	8006a90 <_vfiprintf_r>
 80066a2:	b003      	add	sp, #12
 80066a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80066a8:	b004      	add	sp, #16
 80066aa:	4770      	bx	lr
 80066ac:	20000034 	.word	0x20000034

080066b0 <__sread>:
 80066b0:	b510      	push	{r4, lr}
 80066b2:	460c      	mov	r4, r1
 80066b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066b8:	f000 f868 	bl	800678c <_read_r>
 80066bc:	2800      	cmp	r0, #0
 80066be:	bfab      	itete	ge
 80066c0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80066c2:	89a3      	ldrhlt	r3, [r4, #12]
 80066c4:	181b      	addge	r3, r3, r0
 80066c6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80066ca:	bfac      	ite	ge
 80066cc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80066ce:	81a3      	strhlt	r3, [r4, #12]
 80066d0:	bd10      	pop	{r4, pc}

080066d2 <__swrite>:
 80066d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066d6:	461f      	mov	r7, r3
 80066d8:	898b      	ldrh	r3, [r1, #12]
 80066da:	05db      	lsls	r3, r3, #23
 80066dc:	4605      	mov	r5, r0
 80066de:	460c      	mov	r4, r1
 80066e0:	4616      	mov	r6, r2
 80066e2:	d505      	bpl.n	80066f0 <__swrite+0x1e>
 80066e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066e8:	2302      	movs	r3, #2
 80066ea:	2200      	movs	r2, #0
 80066ec:	f000 f83c 	bl	8006768 <_lseek_r>
 80066f0:	89a3      	ldrh	r3, [r4, #12]
 80066f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80066f6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80066fa:	81a3      	strh	r3, [r4, #12]
 80066fc:	4632      	mov	r2, r6
 80066fe:	463b      	mov	r3, r7
 8006700:	4628      	mov	r0, r5
 8006702:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006706:	f000 b853 	b.w	80067b0 <_write_r>

0800670a <__sseek>:
 800670a:	b510      	push	{r4, lr}
 800670c:	460c      	mov	r4, r1
 800670e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006712:	f000 f829 	bl	8006768 <_lseek_r>
 8006716:	1c43      	adds	r3, r0, #1
 8006718:	89a3      	ldrh	r3, [r4, #12]
 800671a:	bf15      	itete	ne
 800671c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800671e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006722:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006726:	81a3      	strheq	r3, [r4, #12]
 8006728:	bf18      	it	ne
 800672a:	81a3      	strhne	r3, [r4, #12]
 800672c:	bd10      	pop	{r4, pc}

0800672e <__sclose>:
 800672e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006732:	f000 b809 	b.w	8006748 <_close_r>

08006736 <memset>:
 8006736:	4402      	add	r2, r0
 8006738:	4603      	mov	r3, r0
 800673a:	4293      	cmp	r3, r2
 800673c:	d100      	bne.n	8006740 <memset+0xa>
 800673e:	4770      	bx	lr
 8006740:	f803 1b01 	strb.w	r1, [r3], #1
 8006744:	e7f9      	b.n	800673a <memset+0x4>
	...

08006748 <_close_r>:
 8006748:	b538      	push	{r3, r4, r5, lr}
 800674a:	4d06      	ldr	r5, [pc, #24]	@ (8006764 <_close_r+0x1c>)
 800674c:	2300      	movs	r3, #0
 800674e:	4604      	mov	r4, r0
 8006750:	4608      	mov	r0, r1
 8006752:	602b      	str	r3, [r5, #0]
 8006754:	f7fb fa2f 	bl	8001bb6 <_close>
 8006758:	1c43      	adds	r3, r0, #1
 800675a:	d102      	bne.n	8006762 <_close_r+0x1a>
 800675c:	682b      	ldr	r3, [r5, #0]
 800675e:	b103      	cbz	r3, 8006762 <_close_r+0x1a>
 8006760:	6023      	str	r3, [r4, #0]
 8006762:	bd38      	pop	{r3, r4, r5, pc}
 8006764:	20004c04 	.word	0x20004c04

08006768 <_lseek_r>:
 8006768:	b538      	push	{r3, r4, r5, lr}
 800676a:	4d07      	ldr	r5, [pc, #28]	@ (8006788 <_lseek_r+0x20>)
 800676c:	4604      	mov	r4, r0
 800676e:	4608      	mov	r0, r1
 8006770:	4611      	mov	r1, r2
 8006772:	2200      	movs	r2, #0
 8006774:	602a      	str	r2, [r5, #0]
 8006776:	461a      	mov	r2, r3
 8006778:	f7fb fa44 	bl	8001c04 <_lseek>
 800677c:	1c43      	adds	r3, r0, #1
 800677e:	d102      	bne.n	8006786 <_lseek_r+0x1e>
 8006780:	682b      	ldr	r3, [r5, #0]
 8006782:	b103      	cbz	r3, 8006786 <_lseek_r+0x1e>
 8006784:	6023      	str	r3, [r4, #0]
 8006786:	bd38      	pop	{r3, r4, r5, pc}
 8006788:	20004c04 	.word	0x20004c04

0800678c <_read_r>:
 800678c:	b538      	push	{r3, r4, r5, lr}
 800678e:	4d07      	ldr	r5, [pc, #28]	@ (80067ac <_read_r+0x20>)
 8006790:	4604      	mov	r4, r0
 8006792:	4608      	mov	r0, r1
 8006794:	4611      	mov	r1, r2
 8006796:	2200      	movs	r2, #0
 8006798:	602a      	str	r2, [r5, #0]
 800679a:	461a      	mov	r2, r3
 800679c:	f7fb f9d2 	bl	8001b44 <_read>
 80067a0:	1c43      	adds	r3, r0, #1
 80067a2:	d102      	bne.n	80067aa <_read_r+0x1e>
 80067a4:	682b      	ldr	r3, [r5, #0]
 80067a6:	b103      	cbz	r3, 80067aa <_read_r+0x1e>
 80067a8:	6023      	str	r3, [r4, #0]
 80067aa:	bd38      	pop	{r3, r4, r5, pc}
 80067ac:	20004c04 	.word	0x20004c04

080067b0 <_write_r>:
 80067b0:	b538      	push	{r3, r4, r5, lr}
 80067b2:	4d07      	ldr	r5, [pc, #28]	@ (80067d0 <_write_r+0x20>)
 80067b4:	4604      	mov	r4, r0
 80067b6:	4608      	mov	r0, r1
 80067b8:	4611      	mov	r1, r2
 80067ba:	2200      	movs	r2, #0
 80067bc:	602a      	str	r2, [r5, #0]
 80067be:	461a      	mov	r2, r3
 80067c0:	f7fb f9dd 	bl	8001b7e <_write>
 80067c4:	1c43      	adds	r3, r0, #1
 80067c6:	d102      	bne.n	80067ce <_write_r+0x1e>
 80067c8:	682b      	ldr	r3, [r5, #0]
 80067ca:	b103      	cbz	r3, 80067ce <_write_r+0x1e>
 80067cc:	6023      	str	r3, [r4, #0]
 80067ce:	bd38      	pop	{r3, r4, r5, pc}
 80067d0:	20004c04 	.word	0x20004c04

080067d4 <__errno>:
 80067d4:	4b01      	ldr	r3, [pc, #4]	@ (80067dc <__errno+0x8>)
 80067d6:	6818      	ldr	r0, [r3, #0]
 80067d8:	4770      	bx	lr
 80067da:	bf00      	nop
 80067dc:	20000034 	.word	0x20000034

080067e0 <__libc_init_array>:
 80067e0:	b570      	push	{r4, r5, r6, lr}
 80067e2:	4d0d      	ldr	r5, [pc, #52]	@ (8006818 <__libc_init_array+0x38>)
 80067e4:	4c0d      	ldr	r4, [pc, #52]	@ (800681c <__libc_init_array+0x3c>)
 80067e6:	1b64      	subs	r4, r4, r5
 80067e8:	10a4      	asrs	r4, r4, #2
 80067ea:	2600      	movs	r6, #0
 80067ec:	42a6      	cmp	r6, r4
 80067ee:	d109      	bne.n	8006804 <__libc_init_array+0x24>
 80067f0:	4d0b      	ldr	r5, [pc, #44]	@ (8006820 <__libc_init_array+0x40>)
 80067f2:	4c0c      	ldr	r4, [pc, #48]	@ (8006824 <__libc_init_array+0x44>)
 80067f4:	f000 fde6 	bl	80073c4 <_init>
 80067f8:	1b64      	subs	r4, r4, r5
 80067fa:	10a4      	asrs	r4, r4, #2
 80067fc:	2600      	movs	r6, #0
 80067fe:	42a6      	cmp	r6, r4
 8006800:	d105      	bne.n	800680e <__libc_init_array+0x2e>
 8006802:	bd70      	pop	{r4, r5, r6, pc}
 8006804:	f855 3b04 	ldr.w	r3, [r5], #4
 8006808:	4798      	blx	r3
 800680a:	3601      	adds	r6, #1
 800680c:	e7ee      	b.n	80067ec <__libc_init_array+0xc>
 800680e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006812:	4798      	blx	r3
 8006814:	3601      	adds	r6, #1
 8006816:	e7f2      	b.n	80067fe <__libc_init_array+0x1e>
 8006818:	08007564 	.word	0x08007564
 800681c:	08007564 	.word	0x08007564
 8006820:	08007564 	.word	0x08007564
 8006824:	08007568 	.word	0x08007568

08006828 <__retarget_lock_init_recursive>:
 8006828:	4770      	bx	lr

0800682a <__retarget_lock_acquire_recursive>:
 800682a:	4770      	bx	lr

0800682c <__retarget_lock_release_recursive>:
 800682c:	4770      	bx	lr

0800682e <memcpy>:
 800682e:	440a      	add	r2, r1
 8006830:	4291      	cmp	r1, r2
 8006832:	f100 33ff 	add.w	r3, r0, #4294967295
 8006836:	d100      	bne.n	800683a <memcpy+0xc>
 8006838:	4770      	bx	lr
 800683a:	b510      	push	{r4, lr}
 800683c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006840:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006844:	4291      	cmp	r1, r2
 8006846:	d1f9      	bne.n	800683c <memcpy+0xe>
 8006848:	bd10      	pop	{r4, pc}
	...

0800684c <_free_r>:
 800684c:	b538      	push	{r3, r4, r5, lr}
 800684e:	4605      	mov	r5, r0
 8006850:	2900      	cmp	r1, #0
 8006852:	d041      	beq.n	80068d8 <_free_r+0x8c>
 8006854:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006858:	1f0c      	subs	r4, r1, #4
 800685a:	2b00      	cmp	r3, #0
 800685c:	bfb8      	it	lt
 800685e:	18e4      	addlt	r4, r4, r3
 8006860:	f000 f8e0 	bl	8006a24 <__malloc_lock>
 8006864:	4a1d      	ldr	r2, [pc, #116]	@ (80068dc <_free_r+0x90>)
 8006866:	6813      	ldr	r3, [r2, #0]
 8006868:	b933      	cbnz	r3, 8006878 <_free_r+0x2c>
 800686a:	6063      	str	r3, [r4, #4]
 800686c:	6014      	str	r4, [r2, #0]
 800686e:	4628      	mov	r0, r5
 8006870:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006874:	f000 b8dc 	b.w	8006a30 <__malloc_unlock>
 8006878:	42a3      	cmp	r3, r4
 800687a:	d908      	bls.n	800688e <_free_r+0x42>
 800687c:	6820      	ldr	r0, [r4, #0]
 800687e:	1821      	adds	r1, r4, r0
 8006880:	428b      	cmp	r3, r1
 8006882:	bf01      	itttt	eq
 8006884:	6819      	ldreq	r1, [r3, #0]
 8006886:	685b      	ldreq	r3, [r3, #4]
 8006888:	1809      	addeq	r1, r1, r0
 800688a:	6021      	streq	r1, [r4, #0]
 800688c:	e7ed      	b.n	800686a <_free_r+0x1e>
 800688e:	461a      	mov	r2, r3
 8006890:	685b      	ldr	r3, [r3, #4]
 8006892:	b10b      	cbz	r3, 8006898 <_free_r+0x4c>
 8006894:	42a3      	cmp	r3, r4
 8006896:	d9fa      	bls.n	800688e <_free_r+0x42>
 8006898:	6811      	ldr	r1, [r2, #0]
 800689a:	1850      	adds	r0, r2, r1
 800689c:	42a0      	cmp	r0, r4
 800689e:	d10b      	bne.n	80068b8 <_free_r+0x6c>
 80068a0:	6820      	ldr	r0, [r4, #0]
 80068a2:	4401      	add	r1, r0
 80068a4:	1850      	adds	r0, r2, r1
 80068a6:	4283      	cmp	r3, r0
 80068a8:	6011      	str	r1, [r2, #0]
 80068aa:	d1e0      	bne.n	800686e <_free_r+0x22>
 80068ac:	6818      	ldr	r0, [r3, #0]
 80068ae:	685b      	ldr	r3, [r3, #4]
 80068b0:	6053      	str	r3, [r2, #4]
 80068b2:	4408      	add	r0, r1
 80068b4:	6010      	str	r0, [r2, #0]
 80068b6:	e7da      	b.n	800686e <_free_r+0x22>
 80068b8:	d902      	bls.n	80068c0 <_free_r+0x74>
 80068ba:	230c      	movs	r3, #12
 80068bc:	602b      	str	r3, [r5, #0]
 80068be:	e7d6      	b.n	800686e <_free_r+0x22>
 80068c0:	6820      	ldr	r0, [r4, #0]
 80068c2:	1821      	adds	r1, r4, r0
 80068c4:	428b      	cmp	r3, r1
 80068c6:	bf04      	itt	eq
 80068c8:	6819      	ldreq	r1, [r3, #0]
 80068ca:	685b      	ldreq	r3, [r3, #4]
 80068cc:	6063      	str	r3, [r4, #4]
 80068ce:	bf04      	itt	eq
 80068d0:	1809      	addeq	r1, r1, r0
 80068d2:	6021      	streq	r1, [r4, #0]
 80068d4:	6054      	str	r4, [r2, #4]
 80068d6:	e7ca      	b.n	800686e <_free_r+0x22>
 80068d8:	bd38      	pop	{r3, r4, r5, pc}
 80068da:	bf00      	nop
 80068dc:	20004c10 	.word	0x20004c10

080068e0 <sbrk_aligned>:
 80068e0:	b570      	push	{r4, r5, r6, lr}
 80068e2:	4e0f      	ldr	r6, [pc, #60]	@ (8006920 <sbrk_aligned+0x40>)
 80068e4:	460c      	mov	r4, r1
 80068e6:	6831      	ldr	r1, [r6, #0]
 80068e8:	4605      	mov	r5, r0
 80068ea:	b911      	cbnz	r1, 80068f2 <sbrk_aligned+0x12>
 80068ec:	f000 fcb4 	bl	8007258 <_sbrk_r>
 80068f0:	6030      	str	r0, [r6, #0]
 80068f2:	4621      	mov	r1, r4
 80068f4:	4628      	mov	r0, r5
 80068f6:	f000 fcaf 	bl	8007258 <_sbrk_r>
 80068fa:	1c43      	adds	r3, r0, #1
 80068fc:	d103      	bne.n	8006906 <sbrk_aligned+0x26>
 80068fe:	f04f 34ff 	mov.w	r4, #4294967295
 8006902:	4620      	mov	r0, r4
 8006904:	bd70      	pop	{r4, r5, r6, pc}
 8006906:	1cc4      	adds	r4, r0, #3
 8006908:	f024 0403 	bic.w	r4, r4, #3
 800690c:	42a0      	cmp	r0, r4
 800690e:	d0f8      	beq.n	8006902 <sbrk_aligned+0x22>
 8006910:	1a21      	subs	r1, r4, r0
 8006912:	4628      	mov	r0, r5
 8006914:	f000 fca0 	bl	8007258 <_sbrk_r>
 8006918:	3001      	adds	r0, #1
 800691a:	d1f2      	bne.n	8006902 <sbrk_aligned+0x22>
 800691c:	e7ef      	b.n	80068fe <sbrk_aligned+0x1e>
 800691e:	bf00      	nop
 8006920:	20004c0c 	.word	0x20004c0c

08006924 <_malloc_r>:
 8006924:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006928:	1ccd      	adds	r5, r1, #3
 800692a:	f025 0503 	bic.w	r5, r5, #3
 800692e:	3508      	adds	r5, #8
 8006930:	2d0c      	cmp	r5, #12
 8006932:	bf38      	it	cc
 8006934:	250c      	movcc	r5, #12
 8006936:	2d00      	cmp	r5, #0
 8006938:	4606      	mov	r6, r0
 800693a:	db01      	blt.n	8006940 <_malloc_r+0x1c>
 800693c:	42a9      	cmp	r1, r5
 800693e:	d904      	bls.n	800694a <_malloc_r+0x26>
 8006940:	230c      	movs	r3, #12
 8006942:	6033      	str	r3, [r6, #0]
 8006944:	2000      	movs	r0, #0
 8006946:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800694a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006a20 <_malloc_r+0xfc>
 800694e:	f000 f869 	bl	8006a24 <__malloc_lock>
 8006952:	f8d8 3000 	ldr.w	r3, [r8]
 8006956:	461c      	mov	r4, r3
 8006958:	bb44      	cbnz	r4, 80069ac <_malloc_r+0x88>
 800695a:	4629      	mov	r1, r5
 800695c:	4630      	mov	r0, r6
 800695e:	f7ff ffbf 	bl	80068e0 <sbrk_aligned>
 8006962:	1c43      	adds	r3, r0, #1
 8006964:	4604      	mov	r4, r0
 8006966:	d158      	bne.n	8006a1a <_malloc_r+0xf6>
 8006968:	f8d8 4000 	ldr.w	r4, [r8]
 800696c:	4627      	mov	r7, r4
 800696e:	2f00      	cmp	r7, #0
 8006970:	d143      	bne.n	80069fa <_malloc_r+0xd6>
 8006972:	2c00      	cmp	r4, #0
 8006974:	d04b      	beq.n	8006a0e <_malloc_r+0xea>
 8006976:	6823      	ldr	r3, [r4, #0]
 8006978:	4639      	mov	r1, r7
 800697a:	4630      	mov	r0, r6
 800697c:	eb04 0903 	add.w	r9, r4, r3
 8006980:	f000 fc6a 	bl	8007258 <_sbrk_r>
 8006984:	4581      	cmp	r9, r0
 8006986:	d142      	bne.n	8006a0e <_malloc_r+0xea>
 8006988:	6821      	ldr	r1, [r4, #0]
 800698a:	1a6d      	subs	r5, r5, r1
 800698c:	4629      	mov	r1, r5
 800698e:	4630      	mov	r0, r6
 8006990:	f7ff ffa6 	bl	80068e0 <sbrk_aligned>
 8006994:	3001      	adds	r0, #1
 8006996:	d03a      	beq.n	8006a0e <_malloc_r+0xea>
 8006998:	6823      	ldr	r3, [r4, #0]
 800699a:	442b      	add	r3, r5
 800699c:	6023      	str	r3, [r4, #0]
 800699e:	f8d8 3000 	ldr.w	r3, [r8]
 80069a2:	685a      	ldr	r2, [r3, #4]
 80069a4:	bb62      	cbnz	r2, 8006a00 <_malloc_r+0xdc>
 80069a6:	f8c8 7000 	str.w	r7, [r8]
 80069aa:	e00f      	b.n	80069cc <_malloc_r+0xa8>
 80069ac:	6822      	ldr	r2, [r4, #0]
 80069ae:	1b52      	subs	r2, r2, r5
 80069b0:	d420      	bmi.n	80069f4 <_malloc_r+0xd0>
 80069b2:	2a0b      	cmp	r2, #11
 80069b4:	d917      	bls.n	80069e6 <_malloc_r+0xc2>
 80069b6:	1961      	adds	r1, r4, r5
 80069b8:	42a3      	cmp	r3, r4
 80069ba:	6025      	str	r5, [r4, #0]
 80069bc:	bf18      	it	ne
 80069be:	6059      	strne	r1, [r3, #4]
 80069c0:	6863      	ldr	r3, [r4, #4]
 80069c2:	bf08      	it	eq
 80069c4:	f8c8 1000 	streq.w	r1, [r8]
 80069c8:	5162      	str	r2, [r4, r5]
 80069ca:	604b      	str	r3, [r1, #4]
 80069cc:	4630      	mov	r0, r6
 80069ce:	f000 f82f 	bl	8006a30 <__malloc_unlock>
 80069d2:	f104 000b 	add.w	r0, r4, #11
 80069d6:	1d23      	adds	r3, r4, #4
 80069d8:	f020 0007 	bic.w	r0, r0, #7
 80069dc:	1ac2      	subs	r2, r0, r3
 80069de:	bf1c      	itt	ne
 80069e0:	1a1b      	subne	r3, r3, r0
 80069e2:	50a3      	strne	r3, [r4, r2]
 80069e4:	e7af      	b.n	8006946 <_malloc_r+0x22>
 80069e6:	6862      	ldr	r2, [r4, #4]
 80069e8:	42a3      	cmp	r3, r4
 80069ea:	bf0c      	ite	eq
 80069ec:	f8c8 2000 	streq.w	r2, [r8]
 80069f0:	605a      	strne	r2, [r3, #4]
 80069f2:	e7eb      	b.n	80069cc <_malloc_r+0xa8>
 80069f4:	4623      	mov	r3, r4
 80069f6:	6864      	ldr	r4, [r4, #4]
 80069f8:	e7ae      	b.n	8006958 <_malloc_r+0x34>
 80069fa:	463c      	mov	r4, r7
 80069fc:	687f      	ldr	r7, [r7, #4]
 80069fe:	e7b6      	b.n	800696e <_malloc_r+0x4a>
 8006a00:	461a      	mov	r2, r3
 8006a02:	685b      	ldr	r3, [r3, #4]
 8006a04:	42a3      	cmp	r3, r4
 8006a06:	d1fb      	bne.n	8006a00 <_malloc_r+0xdc>
 8006a08:	2300      	movs	r3, #0
 8006a0a:	6053      	str	r3, [r2, #4]
 8006a0c:	e7de      	b.n	80069cc <_malloc_r+0xa8>
 8006a0e:	230c      	movs	r3, #12
 8006a10:	6033      	str	r3, [r6, #0]
 8006a12:	4630      	mov	r0, r6
 8006a14:	f000 f80c 	bl	8006a30 <__malloc_unlock>
 8006a18:	e794      	b.n	8006944 <_malloc_r+0x20>
 8006a1a:	6005      	str	r5, [r0, #0]
 8006a1c:	e7d6      	b.n	80069cc <_malloc_r+0xa8>
 8006a1e:	bf00      	nop
 8006a20:	20004c10 	.word	0x20004c10

08006a24 <__malloc_lock>:
 8006a24:	4801      	ldr	r0, [pc, #4]	@ (8006a2c <__malloc_lock+0x8>)
 8006a26:	f7ff bf00 	b.w	800682a <__retarget_lock_acquire_recursive>
 8006a2a:	bf00      	nop
 8006a2c:	20004c08 	.word	0x20004c08

08006a30 <__malloc_unlock>:
 8006a30:	4801      	ldr	r0, [pc, #4]	@ (8006a38 <__malloc_unlock+0x8>)
 8006a32:	f7ff befb 	b.w	800682c <__retarget_lock_release_recursive>
 8006a36:	bf00      	nop
 8006a38:	20004c08 	.word	0x20004c08

08006a3c <__sfputc_r>:
 8006a3c:	6893      	ldr	r3, [r2, #8]
 8006a3e:	3b01      	subs	r3, #1
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	b410      	push	{r4}
 8006a44:	6093      	str	r3, [r2, #8]
 8006a46:	da08      	bge.n	8006a5a <__sfputc_r+0x1e>
 8006a48:	6994      	ldr	r4, [r2, #24]
 8006a4a:	42a3      	cmp	r3, r4
 8006a4c:	db01      	blt.n	8006a52 <__sfputc_r+0x16>
 8006a4e:	290a      	cmp	r1, #10
 8006a50:	d103      	bne.n	8006a5a <__sfputc_r+0x1e>
 8006a52:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006a56:	f000 bb6b 	b.w	8007130 <__swbuf_r>
 8006a5a:	6813      	ldr	r3, [r2, #0]
 8006a5c:	1c58      	adds	r0, r3, #1
 8006a5e:	6010      	str	r0, [r2, #0]
 8006a60:	7019      	strb	r1, [r3, #0]
 8006a62:	4608      	mov	r0, r1
 8006a64:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006a68:	4770      	bx	lr

08006a6a <__sfputs_r>:
 8006a6a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a6c:	4606      	mov	r6, r0
 8006a6e:	460f      	mov	r7, r1
 8006a70:	4614      	mov	r4, r2
 8006a72:	18d5      	adds	r5, r2, r3
 8006a74:	42ac      	cmp	r4, r5
 8006a76:	d101      	bne.n	8006a7c <__sfputs_r+0x12>
 8006a78:	2000      	movs	r0, #0
 8006a7a:	e007      	b.n	8006a8c <__sfputs_r+0x22>
 8006a7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a80:	463a      	mov	r2, r7
 8006a82:	4630      	mov	r0, r6
 8006a84:	f7ff ffda 	bl	8006a3c <__sfputc_r>
 8006a88:	1c43      	adds	r3, r0, #1
 8006a8a:	d1f3      	bne.n	8006a74 <__sfputs_r+0xa>
 8006a8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006a90 <_vfiprintf_r>:
 8006a90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a94:	460d      	mov	r5, r1
 8006a96:	b09d      	sub	sp, #116	@ 0x74
 8006a98:	4614      	mov	r4, r2
 8006a9a:	4698      	mov	r8, r3
 8006a9c:	4606      	mov	r6, r0
 8006a9e:	b118      	cbz	r0, 8006aa8 <_vfiprintf_r+0x18>
 8006aa0:	6a03      	ldr	r3, [r0, #32]
 8006aa2:	b90b      	cbnz	r3, 8006aa8 <_vfiprintf_r+0x18>
 8006aa4:	f7ff fdbc 	bl	8006620 <__sinit>
 8006aa8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006aaa:	07d9      	lsls	r1, r3, #31
 8006aac:	d405      	bmi.n	8006aba <_vfiprintf_r+0x2a>
 8006aae:	89ab      	ldrh	r3, [r5, #12]
 8006ab0:	059a      	lsls	r2, r3, #22
 8006ab2:	d402      	bmi.n	8006aba <_vfiprintf_r+0x2a>
 8006ab4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006ab6:	f7ff feb8 	bl	800682a <__retarget_lock_acquire_recursive>
 8006aba:	89ab      	ldrh	r3, [r5, #12]
 8006abc:	071b      	lsls	r3, r3, #28
 8006abe:	d501      	bpl.n	8006ac4 <_vfiprintf_r+0x34>
 8006ac0:	692b      	ldr	r3, [r5, #16]
 8006ac2:	b99b      	cbnz	r3, 8006aec <_vfiprintf_r+0x5c>
 8006ac4:	4629      	mov	r1, r5
 8006ac6:	4630      	mov	r0, r6
 8006ac8:	f000 fb70 	bl	80071ac <__swsetup_r>
 8006acc:	b170      	cbz	r0, 8006aec <_vfiprintf_r+0x5c>
 8006ace:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006ad0:	07dc      	lsls	r4, r3, #31
 8006ad2:	d504      	bpl.n	8006ade <_vfiprintf_r+0x4e>
 8006ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8006ad8:	b01d      	add	sp, #116	@ 0x74
 8006ada:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ade:	89ab      	ldrh	r3, [r5, #12]
 8006ae0:	0598      	lsls	r0, r3, #22
 8006ae2:	d4f7      	bmi.n	8006ad4 <_vfiprintf_r+0x44>
 8006ae4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006ae6:	f7ff fea1 	bl	800682c <__retarget_lock_release_recursive>
 8006aea:	e7f3      	b.n	8006ad4 <_vfiprintf_r+0x44>
 8006aec:	2300      	movs	r3, #0
 8006aee:	9309      	str	r3, [sp, #36]	@ 0x24
 8006af0:	2320      	movs	r3, #32
 8006af2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006af6:	f8cd 800c 	str.w	r8, [sp, #12]
 8006afa:	2330      	movs	r3, #48	@ 0x30
 8006afc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006cac <_vfiprintf_r+0x21c>
 8006b00:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006b04:	f04f 0901 	mov.w	r9, #1
 8006b08:	4623      	mov	r3, r4
 8006b0a:	469a      	mov	sl, r3
 8006b0c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006b10:	b10a      	cbz	r2, 8006b16 <_vfiprintf_r+0x86>
 8006b12:	2a25      	cmp	r2, #37	@ 0x25
 8006b14:	d1f9      	bne.n	8006b0a <_vfiprintf_r+0x7a>
 8006b16:	ebba 0b04 	subs.w	fp, sl, r4
 8006b1a:	d00b      	beq.n	8006b34 <_vfiprintf_r+0xa4>
 8006b1c:	465b      	mov	r3, fp
 8006b1e:	4622      	mov	r2, r4
 8006b20:	4629      	mov	r1, r5
 8006b22:	4630      	mov	r0, r6
 8006b24:	f7ff ffa1 	bl	8006a6a <__sfputs_r>
 8006b28:	3001      	adds	r0, #1
 8006b2a:	f000 80a7 	beq.w	8006c7c <_vfiprintf_r+0x1ec>
 8006b2e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006b30:	445a      	add	r2, fp
 8006b32:	9209      	str	r2, [sp, #36]	@ 0x24
 8006b34:	f89a 3000 	ldrb.w	r3, [sl]
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	f000 809f 	beq.w	8006c7c <_vfiprintf_r+0x1ec>
 8006b3e:	2300      	movs	r3, #0
 8006b40:	f04f 32ff 	mov.w	r2, #4294967295
 8006b44:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006b48:	f10a 0a01 	add.w	sl, sl, #1
 8006b4c:	9304      	str	r3, [sp, #16]
 8006b4e:	9307      	str	r3, [sp, #28]
 8006b50:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006b54:	931a      	str	r3, [sp, #104]	@ 0x68
 8006b56:	4654      	mov	r4, sl
 8006b58:	2205      	movs	r2, #5
 8006b5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b5e:	4853      	ldr	r0, [pc, #332]	@ (8006cac <_vfiprintf_r+0x21c>)
 8006b60:	f7f9 fb56 	bl	8000210 <memchr>
 8006b64:	9a04      	ldr	r2, [sp, #16]
 8006b66:	b9d8      	cbnz	r0, 8006ba0 <_vfiprintf_r+0x110>
 8006b68:	06d1      	lsls	r1, r2, #27
 8006b6a:	bf44      	itt	mi
 8006b6c:	2320      	movmi	r3, #32
 8006b6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006b72:	0713      	lsls	r3, r2, #28
 8006b74:	bf44      	itt	mi
 8006b76:	232b      	movmi	r3, #43	@ 0x2b
 8006b78:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006b7c:	f89a 3000 	ldrb.w	r3, [sl]
 8006b80:	2b2a      	cmp	r3, #42	@ 0x2a
 8006b82:	d015      	beq.n	8006bb0 <_vfiprintf_r+0x120>
 8006b84:	9a07      	ldr	r2, [sp, #28]
 8006b86:	4654      	mov	r4, sl
 8006b88:	2000      	movs	r0, #0
 8006b8a:	f04f 0c0a 	mov.w	ip, #10
 8006b8e:	4621      	mov	r1, r4
 8006b90:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006b94:	3b30      	subs	r3, #48	@ 0x30
 8006b96:	2b09      	cmp	r3, #9
 8006b98:	d94b      	bls.n	8006c32 <_vfiprintf_r+0x1a2>
 8006b9a:	b1b0      	cbz	r0, 8006bca <_vfiprintf_r+0x13a>
 8006b9c:	9207      	str	r2, [sp, #28]
 8006b9e:	e014      	b.n	8006bca <_vfiprintf_r+0x13a>
 8006ba0:	eba0 0308 	sub.w	r3, r0, r8
 8006ba4:	fa09 f303 	lsl.w	r3, r9, r3
 8006ba8:	4313      	orrs	r3, r2
 8006baa:	9304      	str	r3, [sp, #16]
 8006bac:	46a2      	mov	sl, r4
 8006bae:	e7d2      	b.n	8006b56 <_vfiprintf_r+0xc6>
 8006bb0:	9b03      	ldr	r3, [sp, #12]
 8006bb2:	1d19      	adds	r1, r3, #4
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	9103      	str	r1, [sp, #12]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	bfbb      	ittet	lt
 8006bbc:	425b      	neglt	r3, r3
 8006bbe:	f042 0202 	orrlt.w	r2, r2, #2
 8006bc2:	9307      	strge	r3, [sp, #28]
 8006bc4:	9307      	strlt	r3, [sp, #28]
 8006bc6:	bfb8      	it	lt
 8006bc8:	9204      	strlt	r2, [sp, #16]
 8006bca:	7823      	ldrb	r3, [r4, #0]
 8006bcc:	2b2e      	cmp	r3, #46	@ 0x2e
 8006bce:	d10a      	bne.n	8006be6 <_vfiprintf_r+0x156>
 8006bd0:	7863      	ldrb	r3, [r4, #1]
 8006bd2:	2b2a      	cmp	r3, #42	@ 0x2a
 8006bd4:	d132      	bne.n	8006c3c <_vfiprintf_r+0x1ac>
 8006bd6:	9b03      	ldr	r3, [sp, #12]
 8006bd8:	1d1a      	adds	r2, r3, #4
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	9203      	str	r2, [sp, #12]
 8006bde:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006be2:	3402      	adds	r4, #2
 8006be4:	9305      	str	r3, [sp, #20]
 8006be6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006cbc <_vfiprintf_r+0x22c>
 8006bea:	7821      	ldrb	r1, [r4, #0]
 8006bec:	2203      	movs	r2, #3
 8006bee:	4650      	mov	r0, sl
 8006bf0:	f7f9 fb0e 	bl	8000210 <memchr>
 8006bf4:	b138      	cbz	r0, 8006c06 <_vfiprintf_r+0x176>
 8006bf6:	9b04      	ldr	r3, [sp, #16]
 8006bf8:	eba0 000a 	sub.w	r0, r0, sl
 8006bfc:	2240      	movs	r2, #64	@ 0x40
 8006bfe:	4082      	lsls	r2, r0
 8006c00:	4313      	orrs	r3, r2
 8006c02:	3401      	adds	r4, #1
 8006c04:	9304      	str	r3, [sp, #16]
 8006c06:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c0a:	4829      	ldr	r0, [pc, #164]	@ (8006cb0 <_vfiprintf_r+0x220>)
 8006c0c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006c10:	2206      	movs	r2, #6
 8006c12:	f7f9 fafd 	bl	8000210 <memchr>
 8006c16:	2800      	cmp	r0, #0
 8006c18:	d03f      	beq.n	8006c9a <_vfiprintf_r+0x20a>
 8006c1a:	4b26      	ldr	r3, [pc, #152]	@ (8006cb4 <_vfiprintf_r+0x224>)
 8006c1c:	bb1b      	cbnz	r3, 8006c66 <_vfiprintf_r+0x1d6>
 8006c1e:	9b03      	ldr	r3, [sp, #12]
 8006c20:	3307      	adds	r3, #7
 8006c22:	f023 0307 	bic.w	r3, r3, #7
 8006c26:	3308      	adds	r3, #8
 8006c28:	9303      	str	r3, [sp, #12]
 8006c2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c2c:	443b      	add	r3, r7
 8006c2e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c30:	e76a      	b.n	8006b08 <_vfiprintf_r+0x78>
 8006c32:	fb0c 3202 	mla	r2, ip, r2, r3
 8006c36:	460c      	mov	r4, r1
 8006c38:	2001      	movs	r0, #1
 8006c3a:	e7a8      	b.n	8006b8e <_vfiprintf_r+0xfe>
 8006c3c:	2300      	movs	r3, #0
 8006c3e:	3401      	adds	r4, #1
 8006c40:	9305      	str	r3, [sp, #20]
 8006c42:	4619      	mov	r1, r3
 8006c44:	f04f 0c0a 	mov.w	ip, #10
 8006c48:	4620      	mov	r0, r4
 8006c4a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006c4e:	3a30      	subs	r2, #48	@ 0x30
 8006c50:	2a09      	cmp	r2, #9
 8006c52:	d903      	bls.n	8006c5c <_vfiprintf_r+0x1cc>
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d0c6      	beq.n	8006be6 <_vfiprintf_r+0x156>
 8006c58:	9105      	str	r1, [sp, #20]
 8006c5a:	e7c4      	b.n	8006be6 <_vfiprintf_r+0x156>
 8006c5c:	fb0c 2101 	mla	r1, ip, r1, r2
 8006c60:	4604      	mov	r4, r0
 8006c62:	2301      	movs	r3, #1
 8006c64:	e7f0      	b.n	8006c48 <_vfiprintf_r+0x1b8>
 8006c66:	ab03      	add	r3, sp, #12
 8006c68:	9300      	str	r3, [sp, #0]
 8006c6a:	462a      	mov	r2, r5
 8006c6c:	4b12      	ldr	r3, [pc, #72]	@ (8006cb8 <_vfiprintf_r+0x228>)
 8006c6e:	a904      	add	r1, sp, #16
 8006c70:	4630      	mov	r0, r6
 8006c72:	f3af 8000 	nop.w
 8006c76:	4607      	mov	r7, r0
 8006c78:	1c78      	adds	r0, r7, #1
 8006c7a:	d1d6      	bne.n	8006c2a <_vfiprintf_r+0x19a>
 8006c7c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006c7e:	07d9      	lsls	r1, r3, #31
 8006c80:	d405      	bmi.n	8006c8e <_vfiprintf_r+0x1fe>
 8006c82:	89ab      	ldrh	r3, [r5, #12]
 8006c84:	059a      	lsls	r2, r3, #22
 8006c86:	d402      	bmi.n	8006c8e <_vfiprintf_r+0x1fe>
 8006c88:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006c8a:	f7ff fdcf 	bl	800682c <__retarget_lock_release_recursive>
 8006c8e:	89ab      	ldrh	r3, [r5, #12]
 8006c90:	065b      	lsls	r3, r3, #25
 8006c92:	f53f af1f 	bmi.w	8006ad4 <_vfiprintf_r+0x44>
 8006c96:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006c98:	e71e      	b.n	8006ad8 <_vfiprintf_r+0x48>
 8006c9a:	ab03      	add	r3, sp, #12
 8006c9c:	9300      	str	r3, [sp, #0]
 8006c9e:	462a      	mov	r2, r5
 8006ca0:	4b05      	ldr	r3, [pc, #20]	@ (8006cb8 <_vfiprintf_r+0x228>)
 8006ca2:	a904      	add	r1, sp, #16
 8006ca4:	4630      	mov	r0, r6
 8006ca6:	f000 f879 	bl	8006d9c <_printf_i>
 8006caa:	e7e4      	b.n	8006c76 <_vfiprintf_r+0x1e6>
 8006cac:	08007528 	.word	0x08007528
 8006cb0:	08007532 	.word	0x08007532
 8006cb4:	00000000 	.word	0x00000000
 8006cb8:	08006a6b 	.word	0x08006a6b
 8006cbc:	0800752e 	.word	0x0800752e

08006cc0 <_printf_common>:
 8006cc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006cc4:	4616      	mov	r6, r2
 8006cc6:	4698      	mov	r8, r3
 8006cc8:	688a      	ldr	r2, [r1, #8]
 8006cca:	690b      	ldr	r3, [r1, #16]
 8006ccc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006cd0:	4293      	cmp	r3, r2
 8006cd2:	bfb8      	it	lt
 8006cd4:	4613      	movlt	r3, r2
 8006cd6:	6033      	str	r3, [r6, #0]
 8006cd8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006cdc:	4607      	mov	r7, r0
 8006cde:	460c      	mov	r4, r1
 8006ce0:	b10a      	cbz	r2, 8006ce6 <_printf_common+0x26>
 8006ce2:	3301      	adds	r3, #1
 8006ce4:	6033      	str	r3, [r6, #0]
 8006ce6:	6823      	ldr	r3, [r4, #0]
 8006ce8:	0699      	lsls	r1, r3, #26
 8006cea:	bf42      	ittt	mi
 8006cec:	6833      	ldrmi	r3, [r6, #0]
 8006cee:	3302      	addmi	r3, #2
 8006cf0:	6033      	strmi	r3, [r6, #0]
 8006cf2:	6825      	ldr	r5, [r4, #0]
 8006cf4:	f015 0506 	ands.w	r5, r5, #6
 8006cf8:	d106      	bne.n	8006d08 <_printf_common+0x48>
 8006cfa:	f104 0a19 	add.w	sl, r4, #25
 8006cfe:	68e3      	ldr	r3, [r4, #12]
 8006d00:	6832      	ldr	r2, [r6, #0]
 8006d02:	1a9b      	subs	r3, r3, r2
 8006d04:	42ab      	cmp	r3, r5
 8006d06:	dc26      	bgt.n	8006d56 <_printf_common+0x96>
 8006d08:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006d0c:	6822      	ldr	r2, [r4, #0]
 8006d0e:	3b00      	subs	r3, #0
 8006d10:	bf18      	it	ne
 8006d12:	2301      	movne	r3, #1
 8006d14:	0692      	lsls	r2, r2, #26
 8006d16:	d42b      	bmi.n	8006d70 <_printf_common+0xb0>
 8006d18:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006d1c:	4641      	mov	r1, r8
 8006d1e:	4638      	mov	r0, r7
 8006d20:	47c8      	blx	r9
 8006d22:	3001      	adds	r0, #1
 8006d24:	d01e      	beq.n	8006d64 <_printf_common+0xa4>
 8006d26:	6823      	ldr	r3, [r4, #0]
 8006d28:	6922      	ldr	r2, [r4, #16]
 8006d2a:	f003 0306 	and.w	r3, r3, #6
 8006d2e:	2b04      	cmp	r3, #4
 8006d30:	bf02      	ittt	eq
 8006d32:	68e5      	ldreq	r5, [r4, #12]
 8006d34:	6833      	ldreq	r3, [r6, #0]
 8006d36:	1aed      	subeq	r5, r5, r3
 8006d38:	68a3      	ldr	r3, [r4, #8]
 8006d3a:	bf0c      	ite	eq
 8006d3c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006d40:	2500      	movne	r5, #0
 8006d42:	4293      	cmp	r3, r2
 8006d44:	bfc4      	itt	gt
 8006d46:	1a9b      	subgt	r3, r3, r2
 8006d48:	18ed      	addgt	r5, r5, r3
 8006d4a:	2600      	movs	r6, #0
 8006d4c:	341a      	adds	r4, #26
 8006d4e:	42b5      	cmp	r5, r6
 8006d50:	d11a      	bne.n	8006d88 <_printf_common+0xc8>
 8006d52:	2000      	movs	r0, #0
 8006d54:	e008      	b.n	8006d68 <_printf_common+0xa8>
 8006d56:	2301      	movs	r3, #1
 8006d58:	4652      	mov	r2, sl
 8006d5a:	4641      	mov	r1, r8
 8006d5c:	4638      	mov	r0, r7
 8006d5e:	47c8      	blx	r9
 8006d60:	3001      	adds	r0, #1
 8006d62:	d103      	bne.n	8006d6c <_printf_common+0xac>
 8006d64:	f04f 30ff 	mov.w	r0, #4294967295
 8006d68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d6c:	3501      	adds	r5, #1
 8006d6e:	e7c6      	b.n	8006cfe <_printf_common+0x3e>
 8006d70:	18e1      	adds	r1, r4, r3
 8006d72:	1c5a      	adds	r2, r3, #1
 8006d74:	2030      	movs	r0, #48	@ 0x30
 8006d76:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006d7a:	4422      	add	r2, r4
 8006d7c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006d80:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006d84:	3302      	adds	r3, #2
 8006d86:	e7c7      	b.n	8006d18 <_printf_common+0x58>
 8006d88:	2301      	movs	r3, #1
 8006d8a:	4622      	mov	r2, r4
 8006d8c:	4641      	mov	r1, r8
 8006d8e:	4638      	mov	r0, r7
 8006d90:	47c8      	blx	r9
 8006d92:	3001      	adds	r0, #1
 8006d94:	d0e6      	beq.n	8006d64 <_printf_common+0xa4>
 8006d96:	3601      	adds	r6, #1
 8006d98:	e7d9      	b.n	8006d4e <_printf_common+0x8e>
	...

08006d9c <_printf_i>:
 8006d9c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006da0:	7e0f      	ldrb	r7, [r1, #24]
 8006da2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006da4:	2f78      	cmp	r7, #120	@ 0x78
 8006da6:	4691      	mov	r9, r2
 8006da8:	4680      	mov	r8, r0
 8006daa:	460c      	mov	r4, r1
 8006dac:	469a      	mov	sl, r3
 8006dae:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006db2:	d807      	bhi.n	8006dc4 <_printf_i+0x28>
 8006db4:	2f62      	cmp	r7, #98	@ 0x62
 8006db6:	d80a      	bhi.n	8006dce <_printf_i+0x32>
 8006db8:	2f00      	cmp	r7, #0
 8006dba:	f000 80d1 	beq.w	8006f60 <_printf_i+0x1c4>
 8006dbe:	2f58      	cmp	r7, #88	@ 0x58
 8006dc0:	f000 80b8 	beq.w	8006f34 <_printf_i+0x198>
 8006dc4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006dc8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006dcc:	e03a      	b.n	8006e44 <_printf_i+0xa8>
 8006dce:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006dd2:	2b15      	cmp	r3, #21
 8006dd4:	d8f6      	bhi.n	8006dc4 <_printf_i+0x28>
 8006dd6:	a101      	add	r1, pc, #4	@ (adr r1, 8006ddc <_printf_i+0x40>)
 8006dd8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006ddc:	08006e35 	.word	0x08006e35
 8006de0:	08006e49 	.word	0x08006e49
 8006de4:	08006dc5 	.word	0x08006dc5
 8006de8:	08006dc5 	.word	0x08006dc5
 8006dec:	08006dc5 	.word	0x08006dc5
 8006df0:	08006dc5 	.word	0x08006dc5
 8006df4:	08006e49 	.word	0x08006e49
 8006df8:	08006dc5 	.word	0x08006dc5
 8006dfc:	08006dc5 	.word	0x08006dc5
 8006e00:	08006dc5 	.word	0x08006dc5
 8006e04:	08006dc5 	.word	0x08006dc5
 8006e08:	08006f47 	.word	0x08006f47
 8006e0c:	08006e73 	.word	0x08006e73
 8006e10:	08006f01 	.word	0x08006f01
 8006e14:	08006dc5 	.word	0x08006dc5
 8006e18:	08006dc5 	.word	0x08006dc5
 8006e1c:	08006f69 	.word	0x08006f69
 8006e20:	08006dc5 	.word	0x08006dc5
 8006e24:	08006e73 	.word	0x08006e73
 8006e28:	08006dc5 	.word	0x08006dc5
 8006e2c:	08006dc5 	.word	0x08006dc5
 8006e30:	08006f09 	.word	0x08006f09
 8006e34:	6833      	ldr	r3, [r6, #0]
 8006e36:	1d1a      	adds	r2, r3, #4
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	6032      	str	r2, [r6, #0]
 8006e3c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006e40:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006e44:	2301      	movs	r3, #1
 8006e46:	e09c      	b.n	8006f82 <_printf_i+0x1e6>
 8006e48:	6833      	ldr	r3, [r6, #0]
 8006e4a:	6820      	ldr	r0, [r4, #0]
 8006e4c:	1d19      	adds	r1, r3, #4
 8006e4e:	6031      	str	r1, [r6, #0]
 8006e50:	0606      	lsls	r6, r0, #24
 8006e52:	d501      	bpl.n	8006e58 <_printf_i+0xbc>
 8006e54:	681d      	ldr	r5, [r3, #0]
 8006e56:	e003      	b.n	8006e60 <_printf_i+0xc4>
 8006e58:	0645      	lsls	r5, r0, #25
 8006e5a:	d5fb      	bpl.n	8006e54 <_printf_i+0xb8>
 8006e5c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006e60:	2d00      	cmp	r5, #0
 8006e62:	da03      	bge.n	8006e6c <_printf_i+0xd0>
 8006e64:	232d      	movs	r3, #45	@ 0x2d
 8006e66:	426d      	negs	r5, r5
 8006e68:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e6c:	4858      	ldr	r0, [pc, #352]	@ (8006fd0 <_printf_i+0x234>)
 8006e6e:	230a      	movs	r3, #10
 8006e70:	e011      	b.n	8006e96 <_printf_i+0xfa>
 8006e72:	6821      	ldr	r1, [r4, #0]
 8006e74:	6833      	ldr	r3, [r6, #0]
 8006e76:	0608      	lsls	r0, r1, #24
 8006e78:	f853 5b04 	ldr.w	r5, [r3], #4
 8006e7c:	d402      	bmi.n	8006e84 <_printf_i+0xe8>
 8006e7e:	0649      	lsls	r1, r1, #25
 8006e80:	bf48      	it	mi
 8006e82:	b2ad      	uxthmi	r5, r5
 8006e84:	2f6f      	cmp	r7, #111	@ 0x6f
 8006e86:	4852      	ldr	r0, [pc, #328]	@ (8006fd0 <_printf_i+0x234>)
 8006e88:	6033      	str	r3, [r6, #0]
 8006e8a:	bf14      	ite	ne
 8006e8c:	230a      	movne	r3, #10
 8006e8e:	2308      	moveq	r3, #8
 8006e90:	2100      	movs	r1, #0
 8006e92:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006e96:	6866      	ldr	r6, [r4, #4]
 8006e98:	60a6      	str	r6, [r4, #8]
 8006e9a:	2e00      	cmp	r6, #0
 8006e9c:	db05      	blt.n	8006eaa <_printf_i+0x10e>
 8006e9e:	6821      	ldr	r1, [r4, #0]
 8006ea0:	432e      	orrs	r6, r5
 8006ea2:	f021 0104 	bic.w	r1, r1, #4
 8006ea6:	6021      	str	r1, [r4, #0]
 8006ea8:	d04b      	beq.n	8006f42 <_printf_i+0x1a6>
 8006eaa:	4616      	mov	r6, r2
 8006eac:	fbb5 f1f3 	udiv	r1, r5, r3
 8006eb0:	fb03 5711 	mls	r7, r3, r1, r5
 8006eb4:	5dc7      	ldrb	r7, [r0, r7]
 8006eb6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006eba:	462f      	mov	r7, r5
 8006ebc:	42bb      	cmp	r3, r7
 8006ebe:	460d      	mov	r5, r1
 8006ec0:	d9f4      	bls.n	8006eac <_printf_i+0x110>
 8006ec2:	2b08      	cmp	r3, #8
 8006ec4:	d10b      	bne.n	8006ede <_printf_i+0x142>
 8006ec6:	6823      	ldr	r3, [r4, #0]
 8006ec8:	07df      	lsls	r7, r3, #31
 8006eca:	d508      	bpl.n	8006ede <_printf_i+0x142>
 8006ecc:	6923      	ldr	r3, [r4, #16]
 8006ece:	6861      	ldr	r1, [r4, #4]
 8006ed0:	4299      	cmp	r1, r3
 8006ed2:	bfde      	ittt	le
 8006ed4:	2330      	movle	r3, #48	@ 0x30
 8006ed6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006eda:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006ede:	1b92      	subs	r2, r2, r6
 8006ee0:	6122      	str	r2, [r4, #16]
 8006ee2:	f8cd a000 	str.w	sl, [sp]
 8006ee6:	464b      	mov	r3, r9
 8006ee8:	aa03      	add	r2, sp, #12
 8006eea:	4621      	mov	r1, r4
 8006eec:	4640      	mov	r0, r8
 8006eee:	f7ff fee7 	bl	8006cc0 <_printf_common>
 8006ef2:	3001      	adds	r0, #1
 8006ef4:	d14a      	bne.n	8006f8c <_printf_i+0x1f0>
 8006ef6:	f04f 30ff 	mov.w	r0, #4294967295
 8006efa:	b004      	add	sp, #16
 8006efc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f00:	6823      	ldr	r3, [r4, #0]
 8006f02:	f043 0320 	orr.w	r3, r3, #32
 8006f06:	6023      	str	r3, [r4, #0]
 8006f08:	4832      	ldr	r0, [pc, #200]	@ (8006fd4 <_printf_i+0x238>)
 8006f0a:	2778      	movs	r7, #120	@ 0x78
 8006f0c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006f10:	6823      	ldr	r3, [r4, #0]
 8006f12:	6831      	ldr	r1, [r6, #0]
 8006f14:	061f      	lsls	r7, r3, #24
 8006f16:	f851 5b04 	ldr.w	r5, [r1], #4
 8006f1a:	d402      	bmi.n	8006f22 <_printf_i+0x186>
 8006f1c:	065f      	lsls	r7, r3, #25
 8006f1e:	bf48      	it	mi
 8006f20:	b2ad      	uxthmi	r5, r5
 8006f22:	6031      	str	r1, [r6, #0]
 8006f24:	07d9      	lsls	r1, r3, #31
 8006f26:	bf44      	itt	mi
 8006f28:	f043 0320 	orrmi.w	r3, r3, #32
 8006f2c:	6023      	strmi	r3, [r4, #0]
 8006f2e:	b11d      	cbz	r5, 8006f38 <_printf_i+0x19c>
 8006f30:	2310      	movs	r3, #16
 8006f32:	e7ad      	b.n	8006e90 <_printf_i+0xf4>
 8006f34:	4826      	ldr	r0, [pc, #152]	@ (8006fd0 <_printf_i+0x234>)
 8006f36:	e7e9      	b.n	8006f0c <_printf_i+0x170>
 8006f38:	6823      	ldr	r3, [r4, #0]
 8006f3a:	f023 0320 	bic.w	r3, r3, #32
 8006f3e:	6023      	str	r3, [r4, #0]
 8006f40:	e7f6      	b.n	8006f30 <_printf_i+0x194>
 8006f42:	4616      	mov	r6, r2
 8006f44:	e7bd      	b.n	8006ec2 <_printf_i+0x126>
 8006f46:	6833      	ldr	r3, [r6, #0]
 8006f48:	6825      	ldr	r5, [r4, #0]
 8006f4a:	6961      	ldr	r1, [r4, #20]
 8006f4c:	1d18      	adds	r0, r3, #4
 8006f4e:	6030      	str	r0, [r6, #0]
 8006f50:	062e      	lsls	r6, r5, #24
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	d501      	bpl.n	8006f5a <_printf_i+0x1be>
 8006f56:	6019      	str	r1, [r3, #0]
 8006f58:	e002      	b.n	8006f60 <_printf_i+0x1c4>
 8006f5a:	0668      	lsls	r0, r5, #25
 8006f5c:	d5fb      	bpl.n	8006f56 <_printf_i+0x1ba>
 8006f5e:	8019      	strh	r1, [r3, #0]
 8006f60:	2300      	movs	r3, #0
 8006f62:	6123      	str	r3, [r4, #16]
 8006f64:	4616      	mov	r6, r2
 8006f66:	e7bc      	b.n	8006ee2 <_printf_i+0x146>
 8006f68:	6833      	ldr	r3, [r6, #0]
 8006f6a:	1d1a      	adds	r2, r3, #4
 8006f6c:	6032      	str	r2, [r6, #0]
 8006f6e:	681e      	ldr	r6, [r3, #0]
 8006f70:	6862      	ldr	r2, [r4, #4]
 8006f72:	2100      	movs	r1, #0
 8006f74:	4630      	mov	r0, r6
 8006f76:	f7f9 f94b 	bl	8000210 <memchr>
 8006f7a:	b108      	cbz	r0, 8006f80 <_printf_i+0x1e4>
 8006f7c:	1b80      	subs	r0, r0, r6
 8006f7e:	6060      	str	r0, [r4, #4]
 8006f80:	6863      	ldr	r3, [r4, #4]
 8006f82:	6123      	str	r3, [r4, #16]
 8006f84:	2300      	movs	r3, #0
 8006f86:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006f8a:	e7aa      	b.n	8006ee2 <_printf_i+0x146>
 8006f8c:	6923      	ldr	r3, [r4, #16]
 8006f8e:	4632      	mov	r2, r6
 8006f90:	4649      	mov	r1, r9
 8006f92:	4640      	mov	r0, r8
 8006f94:	47d0      	blx	sl
 8006f96:	3001      	adds	r0, #1
 8006f98:	d0ad      	beq.n	8006ef6 <_printf_i+0x15a>
 8006f9a:	6823      	ldr	r3, [r4, #0]
 8006f9c:	079b      	lsls	r3, r3, #30
 8006f9e:	d413      	bmi.n	8006fc8 <_printf_i+0x22c>
 8006fa0:	68e0      	ldr	r0, [r4, #12]
 8006fa2:	9b03      	ldr	r3, [sp, #12]
 8006fa4:	4298      	cmp	r0, r3
 8006fa6:	bfb8      	it	lt
 8006fa8:	4618      	movlt	r0, r3
 8006faa:	e7a6      	b.n	8006efa <_printf_i+0x15e>
 8006fac:	2301      	movs	r3, #1
 8006fae:	4632      	mov	r2, r6
 8006fb0:	4649      	mov	r1, r9
 8006fb2:	4640      	mov	r0, r8
 8006fb4:	47d0      	blx	sl
 8006fb6:	3001      	adds	r0, #1
 8006fb8:	d09d      	beq.n	8006ef6 <_printf_i+0x15a>
 8006fba:	3501      	adds	r5, #1
 8006fbc:	68e3      	ldr	r3, [r4, #12]
 8006fbe:	9903      	ldr	r1, [sp, #12]
 8006fc0:	1a5b      	subs	r3, r3, r1
 8006fc2:	42ab      	cmp	r3, r5
 8006fc4:	dcf2      	bgt.n	8006fac <_printf_i+0x210>
 8006fc6:	e7eb      	b.n	8006fa0 <_printf_i+0x204>
 8006fc8:	2500      	movs	r5, #0
 8006fca:	f104 0619 	add.w	r6, r4, #25
 8006fce:	e7f5      	b.n	8006fbc <_printf_i+0x220>
 8006fd0:	08007539 	.word	0x08007539
 8006fd4:	0800754a 	.word	0x0800754a

08006fd8 <__sflush_r>:
 8006fd8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006fdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006fe0:	0716      	lsls	r6, r2, #28
 8006fe2:	4605      	mov	r5, r0
 8006fe4:	460c      	mov	r4, r1
 8006fe6:	d454      	bmi.n	8007092 <__sflush_r+0xba>
 8006fe8:	684b      	ldr	r3, [r1, #4]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	dc02      	bgt.n	8006ff4 <__sflush_r+0x1c>
 8006fee:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	dd48      	ble.n	8007086 <__sflush_r+0xae>
 8006ff4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006ff6:	2e00      	cmp	r6, #0
 8006ff8:	d045      	beq.n	8007086 <__sflush_r+0xae>
 8006ffa:	2300      	movs	r3, #0
 8006ffc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007000:	682f      	ldr	r7, [r5, #0]
 8007002:	6a21      	ldr	r1, [r4, #32]
 8007004:	602b      	str	r3, [r5, #0]
 8007006:	d030      	beq.n	800706a <__sflush_r+0x92>
 8007008:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800700a:	89a3      	ldrh	r3, [r4, #12]
 800700c:	0759      	lsls	r1, r3, #29
 800700e:	d505      	bpl.n	800701c <__sflush_r+0x44>
 8007010:	6863      	ldr	r3, [r4, #4]
 8007012:	1ad2      	subs	r2, r2, r3
 8007014:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007016:	b10b      	cbz	r3, 800701c <__sflush_r+0x44>
 8007018:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800701a:	1ad2      	subs	r2, r2, r3
 800701c:	2300      	movs	r3, #0
 800701e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007020:	6a21      	ldr	r1, [r4, #32]
 8007022:	4628      	mov	r0, r5
 8007024:	47b0      	blx	r6
 8007026:	1c43      	adds	r3, r0, #1
 8007028:	89a3      	ldrh	r3, [r4, #12]
 800702a:	d106      	bne.n	800703a <__sflush_r+0x62>
 800702c:	6829      	ldr	r1, [r5, #0]
 800702e:	291d      	cmp	r1, #29
 8007030:	d82b      	bhi.n	800708a <__sflush_r+0xb2>
 8007032:	4a2a      	ldr	r2, [pc, #168]	@ (80070dc <__sflush_r+0x104>)
 8007034:	40ca      	lsrs	r2, r1
 8007036:	07d6      	lsls	r6, r2, #31
 8007038:	d527      	bpl.n	800708a <__sflush_r+0xb2>
 800703a:	2200      	movs	r2, #0
 800703c:	6062      	str	r2, [r4, #4]
 800703e:	04d9      	lsls	r1, r3, #19
 8007040:	6922      	ldr	r2, [r4, #16]
 8007042:	6022      	str	r2, [r4, #0]
 8007044:	d504      	bpl.n	8007050 <__sflush_r+0x78>
 8007046:	1c42      	adds	r2, r0, #1
 8007048:	d101      	bne.n	800704e <__sflush_r+0x76>
 800704a:	682b      	ldr	r3, [r5, #0]
 800704c:	b903      	cbnz	r3, 8007050 <__sflush_r+0x78>
 800704e:	6560      	str	r0, [r4, #84]	@ 0x54
 8007050:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007052:	602f      	str	r7, [r5, #0]
 8007054:	b1b9      	cbz	r1, 8007086 <__sflush_r+0xae>
 8007056:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800705a:	4299      	cmp	r1, r3
 800705c:	d002      	beq.n	8007064 <__sflush_r+0x8c>
 800705e:	4628      	mov	r0, r5
 8007060:	f7ff fbf4 	bl	800684c <_free_r>
 8007064:	2300      	movs	r3, #0
 8007066:	6363      	str	r3, [r4, #52]	@ 0x34
 8007068:	e00d      	b.n	8007086 <__sflush_r+0xae>
 800706a:	2301      	movs	r3, #1
 800706c:	4628      	mov	r0, r5
 800706e:	47b0      	blx	r6
 8007070:	4602      	mov	r2, r0
 8007072:	1c50      	adds	r0, r2, #1
 8007074:	d1c9      	bne.n	800700a <__sflush_r+0x32>
 8007076:	682b      	ldr	r3, [r5, #0]
 8007078:	2b00      	cmp	r3, #0
 800707a:	d0c6      	beq.n	800700a <__sflush_r+0x32>
 800707c:	2b1d      	cmp	r3, #29
 800707e:	d001      	beq.n	8007084 <__sflush_r+0xac>
 8007080:	2b16      	cmp	r3, #22
 8007082:	d11e      	bne.n	80070c2 <__sflush_r+0xea>
 8007084:	602f      	str	r7, [r5, #0]
 8007086:	2000      	movs	r0, #0
 8007088:	e022      	b.n	80070d0 <__sflush_r+0xf8>
 800708a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800708e:	b21b      	sxth	r3, r3
 8007090:	e01b      	b.n	80070ca <__sflush_r+0xf2>
 8007092:	690f      	ldr	r7, [r1, #16]
 8007094:	2f00      	cmp	r7, #0
 8007096:	d0f6      	beq.n	8007086 <__sflush_r+0xae>
 8007098:	0793      	lsls	r3, r2, #30
 800709a:	680e      	ldr	r6, [r1, #0]
 800709c:	bf08      	it	eq
 800709e:	694b      	ldreq	r3, [r1, #20]
 80070a0:	600f      	str	r7, [r1, #0]
 80070a2:	bf18      	it	ne
 80070a4:	2300      	movne	r3, #0
 80070a6:	eba6 0807 	sub.w	r8, r6, r7
 80070aa:	608b      	str	r3, [r1, #8]
 80070ac:	f1b8 0f00 	cmp.w	r8, #0
 80070b0:	dde9      	ble.n	8007086 <__sflush_r+0xae>
 80070b2:	6a21      	ldr	r1, [r4, #32]
 80070b4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80070b6:	4643      	mov	r3, r8
 80070b8:	463a      	mov	r2, r7
 80070ba:	4628      	mov	r0, r5
 80070bc:	47b0      	blx	r6
 80070be:	2800      	cmp	r0, #0
 80070c0:	dc08      	bgt.n	80070d4 <__sflush_r+0xfc>
 80070c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80070c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80070ca:	81a3      	strh	r3, [r4, #12]
 80070cc:	f04f 30ff 	mov.w	r0, #4294967295
 80070d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80070d4:	4407      	add	r7, r0
 80070d6:	eba8 0800 	sub.w	r8, r8, r0
 80070da:	e7e7      	b.n	80070ac <__sflush_r+0xd4>
 80070dc:	20400001 	.word	0x20400001

080070e0 <_fflush_r>:
 80070e0:	b538      	push	{r3, r4, r5, lr}
 80070e2:	690b      	ldr	r3, [r1, #16]
 80070e4:	4605      	mov	r5, r0
 80070e6:	460c      	mov	r4, r1
 80070e8:	b913      	cbnz	r3, 80070f0 <_fflush_r+0x10>
 80070ea:	2500      	movs	r5, #0
 80070ec:	4628      	mov	r0, r5
 80070ee:	bd38      	pop	{r3, r4, r5, pc}
 80070f0:	b118      	cbz	r0, 80070fa <_fflush_r+0x1a>
 80070f2:	6a03      	ldr	r3, [r0, #32]
 80070f4:	b90b      	cbnz	r3, 80070fa <_fflush_r+0x1a>
 80070f6:	f7ff fa93 	bl	8006620 <__sinit>
 80070fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d0f3      	beq.n	80070ea <_fflush_r+0xa>
 8007102:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007104:	07d0      	lsls	r0, r2, #31
 8007106:	d404      	bmi.n	8007112 <_fflush_r+0x32>
 8007108:	0599      	lsls	r1, r3, #22
 800710a:	d402      	bmi.n	8007112 <_fflush_r+0x32>
 800710c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800710e:	f7ff fb8c 	bl	800682a <__retarget_lock_acquire_recursive>
 8007112:	4628      	mov	r0, r5
 8007114:	4621      	mov	r1, r4
 8007116:	f7ff ff5f 	bl	8006fd8 <__sflush_r>
 800711a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800711c:	07da      	lsls	r2, r3, #31
 800711e:	4605      	mov	r5, r0
 8007120:	d4e4      	bmi.n	80070ec <_fflush_r+0xc>
 8007122:	89a3      	ldrh	r3, [r4, #12]
 8007124:	059b      	lsls	r3, r3, #22
 8007126:	d4e1      	bmi.n	80070ec <_fflush_r+0xc>
 8007128:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800712a:	f7ff fb7f 	bl	800682c <__retarget_lock_release_recursive>
 800712e:	e7dd      	b.n	80070ec <_fflush_r+0xc>

08007130 <__swbuf_r>:
 8007130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007132:	460e      	mov	r6, r1
 8007134:	4614      	mov	r4, r2
 8007136:	4605      	mov	r5, r0
 8007138:	b118      	cbz	r0, 8007142 <__swbuf_r+0x12>
 800713a:	6a03      	ldr	r3, [r0, #32]
 800713c:	b90b      	cbnz	r3, 8007142 <__swbuf_r+0x12>
 800713e:	f7ff fa6f 	bl	8006620 <__sinit>
 8007142:	69a3      	ldr	r3, [r4, #24]
 8007144:	60a3      	str	r3, [r4, #8]
 8007146:	89a3      	ldrh	r3, [r4, #12]
 8007148:	071a      	lsls	r2, r3, #28
 800714a:	d501      	bpl.n	8007150 <__swbuf_r+0x20>
 800714c:	6923      	ldr	r3, [r4, #16]
 800714e:	b943      	cbnz	r3, 8007162 <__swbuf_r+0x32>
 8007150:	4621      	mov	r1, r4
 8007152:	4628      	mov	r0, r5
 8007154:	f000 f82a 	bl	80071ac <__swsetup_r>
 8007158:	b118      	cbz	r0, 8007162 <__swbuf_r+0x32>
 800715a:	f04f 37ff 	mov.w	r7, #4294967295
 800715e:	4638      	mov	r0, r7
 8007160:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007162:	6823      	ldr	r3, [r4, #0]
 8007164:	6922      	ldr	r2, [r4, #16]
 8007166:	1a98      	subs	r0, r3, r2
 8007168:	6963      	ldr	r3, [r4, #20]
 800716a:	b2f6      	uxtb	r6, r6
 800716c:	4283      	cmp	r3, r0
 800716e:	4637      	mov	r7, r6
 8007170:	dc05      	bgt.n	800717e <__swbuf_r+0x4e>
 8007172:	4621      	mov	r1, r4
 8007174:	4628      	mov	r0, r5
 8007176:	f7ff ffb3 	bl	80070e0 <_fflush_r>
 800717a:	2800      	cmp	r0, #0
 800717c:	d1ed      	bne.n	800715a <__swbuf_r+0x2a>
 800717e:	68a3      	ldr	r3, [r4, #8]
 8007180:	3b01      	subs	r3, #1
 8007182:	60a3      	str	r3, [r4, #8]
 8007184:	6823      	ldr	r3, [r4, #0]
 8007186:	1c5a      	adds	r2, r3, #1
 8007188:	6022      	str	r2, [r4, #0]
 800718a:	701e      	strb	r6, [r3, #0]
 800718c:	6962      	ldr	r2, [r4, #20]
 800718e:	1c43      	adds	r3, r0, #1
 8007190:	429a      	cmp	r2, r3
 8007192:	d004      	beq.n	800719e <__swbuf_r+0x6e>
 8007194:	89a3      	ldrh	r3, [r4, #12]
 8007196:	07db      	lsls	r3, r3, #31
 8007198:	d5e1      	bpl.n	800715e <__swbuf_r+0x2e>
 800719a:	2e0a      	cmp	r6, #10
 800719c:	d1df      	bne.n	800715e <__swbuf_r+0x2e>
 800719e:	4621      	mov	r1, r4
 80071a0:	4628      	mov	r0, r5
 80071a2:	f7ff ff9d 	bl	80070e0 <_fflush_r>
 80071a6:	2800      	cmp	r0, #0
 80071a8:	d0d9      	beq.n	800715e <__swbuf_r+0x2e>
 80071aa:	e7d6      	b.n	800715a <__swbuf_r+0x2a>

080071ac <__swsetup_r>:
 80071ac:	b538      	push	{r3, r4, r5, lr}
 80071ae:	4b29      	ldr	r3, [pc, #164]	@ (8007254 <__swsetup_r+0xa8>)
 80071b0:	4605      	mov	r5, r0
 80071b2:	6818      	ldr	r0, [r3, #0]
 80071b4:	460c      	mov	r4, r1
 80071b6:	b118      	cbz	r0, 80071c0 <__swsetup_r+0x14>
 80071b8:	6a03      	ldr	r3, [r0, #32]
 80071ba:	b90b      	cbnz	r3, 80071c0 <__swsetup_r+0x14>
 80071bc:	f7ff fa30 	bl	8006620 <__sinit>
 80071c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80071c4:	0719      	lsls	r1, r3, #28
 80071c6:	d422      	bmi.n	800720e <__swsetup_r+0x62>
 80071c8:	06da      	lsls	r2, r3, #27
 80071ca:	d407      	bmi.n	80071dc <__swsetup_r+0x30>
 80071cc:	2209      	movs	r2, #9
 80071ce:	602a      	str	r2, [r5, #0]
 80071d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80071d4:	81a3      	strh	r3, [r4, #12]
 80071d6:	f04f 30ff 	mov.w	r0, #4294967295
 80071da:	e033      	b.n	8007244 <__swsetup_r+0x98>
 80071dc:	0758      	lsls	r0, r3, #29
 80071de:	d512      	bpl.n	8007206 <__swsetup_r+0x5a>
 80071e0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80071e2:	b141      	cbz	r1, 80071f6 <__swsetup_r+0x4a>
 80071e4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80071e8:	4299      	cmp	r1, r3
 80071ea:	d002      	beq.n	80071f2 <__swsetup_r+0x46>
 80071ec:	4628      	mov	r0, r5
 80071ee:	f7ff fb2d 	bl	800684c <_free_r>
 80071f2:	2300      	movs	r3, #0
 80071f4:	6363      	str	r3, [r4, #52]	@ 0x34
 80071f6:	89a3      	ldrh	r3, [r4, #12]
 80071f8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80071fc:	81a3      	strh	r3, [r4, #12]
 80071fe:	2300      	movs	r3, #0
 8007200:	6063      	str	r3, [r4, #4]
 8007202:	6923      	ldr	r3, [r4, #16]
 8007204:	6023      	str	r3, [r4, #0]
 8007206:	89a3      	ldrh	r3, [r4, #12]
 8007208:	f043 0308 	orr.w	r3, r3, #8
 800720c:	81a3      	strh	r3, [r4, #12]
 800720e:	6923      	ldr	r3, [r4, #16]
 8007210:	b94b      	cbnz	r3, 8007226 <__swsetup_r+0x7a>
 8007212:	89a3      	ldrh	r3, [r4, #12]
 8007214:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007218:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800721c:	d003      	beq.n	8007226 <__swsetup_r+0x7a>
 800721e:	4621      	mov	r1, r4
 8007220:	4628      	mov	r0, r5
 8007222:	f000 f84f 	bl	80072c4 <__smakebuf_r>
 8007226:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800722a:	f013 0201 	ands.w	r2, r3, #1
 800722e:	d00a      	beq.n	8007246 <__swsetup_r+0x9a>
 8007230:	2200      	movs	r2, #0
 8007232:	60a2      	str	r2, [r4, #8]
 8007234:	6962      	ldr	r2, [r4, #20]
 8007236:	4252      	negs	r2, r2
 8007238:	61a2      	str	r2, [r4, #24]
 800723a:	6922      	ldr	r2, [r4, #16]
 800723c:	b942      	cbnz	r2, 8007250 <__swsetup_r+0xa4>
 800723e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007242:	d1c5      	bne.n	80071d0 <__swsetup_r+0x24>
 8007244:	bd38      	pop	{r3, r4, r5, pc}
 8007246:	0799      	lsls	r1, r3, #30
 8007248:	bf58      	it	pl
 800724a:	6962      	ldrpl	r2, [r4, #20]
 800724c:	60a2      	str	r2, [r4, #8]
 800724e:	e7f4      	b.n	800723a <__swsetup_r+0x8e>
 8007250:	2000      	movs	r0, #0
 8007252:	e7f7      	b.n	8007244 <__swsetup_r+0x98>
 8007254:	20000034 	.word	0x20000034

08007258 <_sbrk_r>:
 8007258:	b538      	push	{r3, r4, r5, lr}
 800725a:	4d06      	ldr	r5, [pc, #24]	@ (8007274 <_sbrk_r+0x1c>)
 800725c:	2300      	movs	r3, #0
 800725e:	4604      	mov	r4, r0
 8007260:	4608      	mov	r0, r1
 8007262:	602b      	str	r3, [r5, #0]
 8007264:	f7fa fcdc 	bl	8001c20 <_sbrk>
 8007268:	1c43      	adds	r3, r0, #1
 800726a:	d102      	bne.n	8007272 <_sbrk_r+0x1a>
 800726c:	682b      	ldr	r3, [r5, #0]
 800726e:	b103      	cbz	r3, 8007272 <_sbrk_r+0x1a>
 8007270:	6023      	str	r3, [r4, #0]
 8007272:	bd38      	pop	{r3, r4, r5, pc}
 8007274:	20004c04 	.word	0x20004c04

08007278 <__swhatbuf_r>:
 8007278:	b570      	push	{r4, r5, r6, lr}
 800727a:	460c      	mov	r4, r1
 800727c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007280:	2900      	cmp	r1, #0
 8007282:	b096      	sub	sp, #88	@ 0x58
 8007284:	4615      	mov	r5, r2
 8007286:	461e      	mov	r6, r3
 8007288:	da0d      	bge.n	80072a6 <__swhatbuf_r+0x2e>
 800728a:	89a3      	ldrh	r3, [r4, #12]
 800728c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007290:	f04f 0100 	mov.w	r1, #0
 8007294:	bf14      	ite	ne
 8007296:	2340      	movne	r3, #64	@ 0x40
 8007298:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800729c:	2000      	movs	r0, #0
 800729e:	6031      	str	r1, [r6, #0]
 80072a0:	602b      	str	r3, [r5, #0]
 80072a2:	b016      	add	sp, #88	@ 0x58
 80072a4:	bd70      	pop	{r4, r5, r6, pc}
 80072a6:	466a      	mov	r2, sp
 80072a8:	f000 f848 	bl	800733c <_fstat_r>
 80072ac:	2800      	cmp	r0, #0
 80072ae:	dbec      	blt.n	800728a <__swhatbuf_r+0x12>
 80072b0:	9901      	ldr	r1, [sp, #4]
 80072b2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80072b6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80072ba:	4259      	negs	r1, r3
 80072bc:	4159      	adcs	r1, r3
 80072be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80072c2:	e7eb      	b.n	800729c <__swhatbuf_r+0x24>

080072c4 <__smakebuf_r>:
 80072c4:	898b      	ldrh	r3, [r1, #12]
 80072c6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80072c8:	079d      	lsls	r5, r3, #30
 80072ca:	4606      	mov	r6, r0
 80072cc:	460c      	mov	r4, r1
 80072ce:	d507      	bpl.n	80072e0 <__smakebuf_r+0x1c>
 80072d0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80072d4:	6023      	str	r3, [r4, #0]
 80072d6:	6123      	str	r3, [r4, #16]
 80072d8:	2301      	movs	r3, #1
 80072da:	6163      	str	r3, [r4, #20]
 80072dc:	b003      	add	sp, #12
 80072de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80072e0:	ab01      	add	r3, sp, #4
 80072e2:	466a      	mov	r2, sp
 80072e4:	f7ff ffc8 	bl	8007278 <__swhatbuf_r>
 80072e8:	9f00      	ldr	r7, [sp, #0]
 80072ea:	4605      	mov	r5, r0
 80072ec:	4639      	mov	r1, r7
 80072ee:	4630      	mov	r0, r6
 80072f0:	f7ff fb18 	bl	8006924 <_malloc_r>
 80072f4:	b948      	cbnz	r0, 800730a <__smakebuf_r+0x46>
 80072f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80072fa:	059a      	lsls	r2, r3, #22
 80072fc:	d4ee      	bmi.n	80072dc <__smakebuf_r+0x18>
 80072fe:	f023 0303 	bic.w	r3, r3, #3
 8007302:	f043 0302 	orr.w	r3, r3, #2
 8007306:	81a3      	strh	r3, [r4, #12]
 8007308:	e7e2      	b.n	80072d0 <__smakebuf_r+0xc>
 800730a:	89a3      	ldrh	r3, [r4, #12]
 800730c:	6020      	str	r0, [r4, #0]
 800730e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007312:	81a3      	strh	r3, [r4, #12]
 8007314:	9b01      	ldr	r3, [sp, #4]
 8007316:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800731a:	b15b      	cbz	r3, 8007334 <__smakebuf_r+0x70>
 800731c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007320:	4630      	mov	r0, r6
 8007322:	f000 f81d 	bl	8007360 <_isatty_r>
 8007326:	b128      	cbz	r0, 8007334 <__smakebuf_r+0x70>
 8007328:	89a3      	ldrh	r3, [r4, #12]
 800732a:	f023 0303 	bic.w	r3, r3, #3
 800732e:	f043 0301 	orr.w	r3, r3, #1
 8007332:	81a3      	strh	r3, [r4, #12]
 8007334:	89a3      	ldrh	r3, [r4, #12]
 8007336:	431d      	orrs	r5, r3
 8007338:	81a5      	strh	r5, [r4, #12]
 800733a:	e7cf      	b.n	80072dc <__smakebuf_r+0x18>

0800733c <_fstat_r>:
 800733c:	b538      	push	{r3, r4, r5, lr}
 800733e:	4d07      	ldr	r5, [pc, #28]	@ (800735c <_fstat_r+0x20>)
 8007340:	2300      	movs	r3, #0
 8007342:	4604      	mov	r4, r0
 8007344:	4608      	mov	r0, r1
 8007346:	4611      	mov	r1, r2
 8007348:	602b      	str	r3, [r5, #0]
 800734a:	f7fa fc40 	bl	8001bce <_fstat>
 800734e:	1c43      	adds	r3, r0, #1
 8007350:	d102      	bne.n	8007358 <_fstat_r+0x1c>
 8007352:	682b      	ldr	r3, [r5, #0]
 8007354:	b103      	cbz	r3, 8007358 <_fstat_r+0x1c>
 8007356:	6023      	str	r3, [r4, #0]
 8007358:	bd38      	pop	{r3, r4, r5, pc}
 800735a:	bf00      	nop
 800735c:	20004c04 	.word	0x20004c04

08007360 <_isatty_r>:
 8007360:	b538      	push	{r3, r4, r5, lr}
 8007362:	4d06      	ldr	r5, [pc, #24]	@ (800737c <_isatty_r+0x1c>)
 8007364:	2300      	movs	r3, #0
 8007366:	4604      	mov	r4, r0
 8007368:	4608      	mov	r0, r1
 800736a:	602b      	str	r3, [r5, #0]
 800736c:	f7fa fc3f 	bl	8001bee <_isatty>
 8007370:	1c43      	adds	r3, r0, #1
 8007372:	d102      	bne.n	800737a <_isatty_r+0x1a>
 8007374:	682b      	ldr	r3, [r5, #0]
 8007376:	b103      	cbz	r3, 800737a <_isatty_r+0x1a>
 8007378:	6023      	str	r3, [r4, #0]
 800737a:	bd38      	pop	{r3, r4, r5, pc}
 800737c:	20004c04 	.word	0x20004c04

08007380 <sqrtf>:
 8007380:	b508      	push	{r3, lr}
 8007382:	ed2d 8b02 	vpush	{d8}
 8007386:	eeb0 8a40 	vmov.f32	s16, s0
 800738a:	f000 f817 	bl	80073bc <__ieee754_sqrtf>
 800738e:	eeb4 8a48 	vcmp.f32	s16, s16
 8007392:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007396:	d60c      	bvs.n	80073b2 <sqrtf+0x32>
 8007398:	eddf 8a07 	vldr	s17, [pc, #28]	@ 80073b8 <sqrtf+0x38>
 800739c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80073a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80073a4:	d505      	bpl.n	80073b2 <sqrtf+0x32>
 80073a6:	f7ff fa15 	bl	80067d4 <__errno>
 80073aa:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80073ae:	2321      	movs	r3, #33	@ 0x21
 80073b0:	6003      	str	r3, [r0, #0]
 80073b2:	ecbd 8b02 	vpop	{d8}
 80073b6:	bd08      	pop	{r3, pc}
 80073b8:	00000000 	.word	0x00000000

080073bc <__ieee754_sqrtf>:
 80073bc:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80073c0:	4770      	bx	lr
	...

080073c4 <_init>:
 80073c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073c6:	bf00      	nop
 80073c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80073ca:	bc08      	pop	{r3}
 80073cc:	469e      	mov	lr, r3
 80073ce:	4770      	bx	lr

080073d0 <_fini>:
 80073d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073d2:	bf00      	nop
 80073d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80073d6:	bc08      	pop	{r3}
 80073d8:	469e      	mov	lr, r3
 80073da:	4770      	bx	lr
