e work.ADDMACC_MACRO n C:/MentorGraphics/PS2017.2_64-bit/Mgc_home/pkgs/rtlc_psr/rtlc/lib/unimacro.v
e work.ADDSUB_MACRO n C:/MentorGraphics/PS2017.2_64-bit/Mgc_home/pkgs/rtlc_psr/rtlc/lib/unimacro.v
e work.BRAM_SDP_MACRO n C:/MentorGraphics/PS2017.2_64-bit/Mgc_home/pkgs/rtlc_psr/rtlc/lib/unimacro.v
e work.BRAM_SINGLE_MACRO n C:/MentorGraphics/PS2017.2_64-bit/Mgc_home/pkgs/rtlc_psr/rtlc/lib/unimacro.v
e work.BRAM_TDP_MACRO n C:/MentorGraphics/PS2017.2_64-bit/Mgc_home/pkgs/rtlc_psr/rtlc/lib/unimacro.v
e work.COUNTER_LOAD_MACRO n C:/MentorGraphics/PS2017.2_64-bit/Mgc_home/pkgs/rtlc_psr/rtlc/lib/unimacro.v
e work.COUNTER_TC_MACRO n C:/MentorGraphics/PS2017.2_64-bit/Mgc_home/pkgs/rtlc_psr/rtlc/lib/unimacro.v
e work.EQ_COMPARE_MACRO n C:/MentorGraphics/PS2017.2_64-bit/Mgc_home/pkgs/rtlc_psr/rtlc/lib/unimacro.v
e work.FIFO_DUALCLOCK_MACRO n C:/MentorGraphics/PS2017.2_64-bit/Mgc_home/pkgs/rtlc_psr/rtlc/lib/unimacro.v
e work.FIFO_SYNC_MACRO n C:/MentorGraphics/PS2017.2_64-bit/Mgc_home/pkgs/rtlc_psr/rtlc/lib/unimacro.v
e work.MACC_MACRO n C:/MentorGraphics/PS2017.2_64-bit/Mgc_home/pkgs/rtlc_psr/rtlc/lib/unimacro.v
e work.MULT_MACRO n C:/MentorGraphics/PS2017.2_64-bit/Mgc_home/pkgs/rtlc_psr/rtlc/lib/unimacro.v
e DSP48E1 b
e DSP48A1 b
e DSP48E b
e RAMB18 b
e RAMB18SDP b
e RAMB36 b
e RAMB36SDP b
e RAMB18E1 b
e RAMB36E1 b
e RAMB8BWER b
e RAMB16BWER b
e FIFO18 b
e FIFO18_36 b
e FIFO36 b
e FIFO36_72 b
e FIFO18E1 b
e FIFO36E1 b
h UART.control_operation n C:/d_drive/Builds/HDS/hds_aeshak_GIT_HDS_Main_hint_2020.2_4316671_hint/examples/uart/hdl/control_operation_fsm.vhd
h UART.cpu_interface t C:/d_drive/Builds/HDS/hds_aeshak_GIT_HDS_Main_hint_2020.2_4316671_hint/examples/uart/hdl/cpu_interface_intconx.vhd
h UART.clock_divider t C:/d_drive/Builds/HDS/hds_aeshak_GIT_HDS_Main_hint_2020.2_4316671_hint/examples/uart/hdl/clock_divider_flow.vhd
h UART.xmit_rcv_control n C:/d_drive/Builds/HDS/hds_aeshak_GIT_HDS_Main_hint_2020.2_4316671_hint/examples/uart/hdl/xmit_rcv_control_fsm.vhd
h UART.status_registers n C:/d_drive/Builds/HDS/hds_aeshak_GIT_HDS_Main_hint_2020.2_4316671_hint/examples/uart/hdl/status_registers_spec.vhd
h UART.address_decode t C:/d_drive/Builds/HDS/hds_aeshak_GIT_HDS_Main_hint_2020.2_4316671_hint/examples/uart/hdl/address_decode_tbl.vhd
h UART.serial_interface t C:/d_drive/Builds/HDS/hds_aeshak_GIT_HDS_Main_hint_2020.2_4316671_hint/examples/uart/hdl/serial_interface_struct.vhd
h address_decode b
h serial_interface b
h clock_divider b
h cpu_interface b
h git_UART_GUI.uart_top t C:/d_drive/Work/HDS_work/Projects/GIT/GIT_workspaces/repo3_from_hds/cloned_files/repo1/git_UART_GUI/hdl/uart_top_struct.vhd
