Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun May 18 22:20:33 2025
| Host         : yannos running 64-bit major release  (build 9200)
| Command      : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z007sclg400-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 52
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| DPIP-1      | Warning  | Input pipelining                                            | 5          |
| PDCN-1569   | Warning  | LUT equation term check                                     | 3          |
| PDRC-153    | Warning  | Gated clock check                                           | 21         |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 6          |
| REQP-1840   | Warning  | RAMB18 async control check                                  | 16         |
| RTSTAT-10   | Warning  | No routable loads                                           | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk/data_processing_inst/half_pipeline_genblock.mlt_reg_reg input design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk/data_processing_inst/half_pipeline_genblock.mlt_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk/data_processing_inst/half_pipeline_genblock.mlt_reg_reg input design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk/data_processing_inst/half_pipeline_genblock.mlt_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk/data_processing_inst/half_pipeline_genblock.mlt_reg_reg input design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk/data_processing_inst/half_pipeline_genblock.mlt_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk/data_processing_inst/half_pipeline_genblock.mlt_reg_reg input design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk/data_processing_inst/half_pipeline_genblock.mlt_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk/data_processing_inst/half_pipeline_genblock.mlt_reg_reg input design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk/data_processing_inst/half_pipeline_genblock.mlt_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

PDCN-1569#1 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A2)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#2 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A5)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#3 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A4)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk/axis_register_l_inst/err_unalligned_data_reg_reg is a gated clock net sourced by a combinational pin design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk/axis_register_l_inst/samples_out[1]_i_1/O, cell design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk/axis_register_l_inst/samples_out[1]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk/axis_register_l_inst/samples_in_0 is a gated clock net sourced by a combinational pin design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk/axis_register_l_inst/samples_out[0]_i_1__0/O, cell design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk/axis_register_l_inst/samples_out[0]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk/control_unit/fsm_state_next_reg[2]/G0 is a gated clock net sourced by a combinational pin design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk/control_unit/fsm_state_next_reg[2]/L3_2/O, cell design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk/control_unit/fsm_state_next_reg[2]/L3_2 (in design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk/control_unit/fsm_state_next_reg[2] macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk/control_unit/fsm_state_next_reg[2]/G0 is a gated clock net sourced by a combinational pin design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk/control_unit/fsm_state_next_reg[2]/L3_2/O, cell design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk/control_unit/fsm_state_next_reg[2]/L3_2 (in design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk/control_unit/fsm_state_next_reg[2] macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk/control_unit/fsm_state_next_reg[2]/G0 is a gated clock net sourced by a combinational pin design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk/control_unit/fsm_state_next_reg[2]/L3_2/O, cell design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk/control_unit/fsm_state_next_reg[2]/L3_2 (in design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk/control_unit/fsm_state_next_reg[2] macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk/control_unit/fsm_state_next_reg[2]/G0 is a gated clock net sourced by a combinational pin design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk/control_unit/fsm_state_next_reg[2]/L3_2/O, cell design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk/control_unit/fsm_state_next_reg[2]/L3_2 (in design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk/control_unit/fsm_state_next_reg[2] macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/i_/fsm_state_next_reg[2]_i_2__0_n_0 is a gated clock net sourced by a combinational pin design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/i_/fsm_state_next_reg[2]_i_2__0/O, cell design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/i_/fsm_state_next_reg[2]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/i_/fsm_state_next_reg[2]_i_2__1_n_0 is a gated clock net sourced by a combinational pin design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/i_/fsm_state_next_reg[2]_i_2__1/O, cell design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/i_/fsm_state_next_reg[2]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/i_/fsm_state_next_reg[2]_i_2__2_n_0 is a gated clock net sourced by a combinational pin design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/i_/fsm_state_next_reg[2]_i_2__2/O, cell design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/i_/fsm_state_next_reg[2]_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/i_/fsm_state_next_reg[2]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/i_/fsm_state_next_reg[2]_i_2/O, cell design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/i_/fsm_state_next_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/rst_pipeline_reg[3]_0 is a gated clock net sourced by a combinational pin design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/samples_out[1]_i_1__0/O, cell design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/samples_out[1]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/samples_in_0_5 is a gated clock net sourced by a combinational pin design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/samples_out[0]_i_1__1/O, cell design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/samples_out[0]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#13 Warning
Gated clock check  
Net design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/data_chn_genblock[0].MCULocalFSM_data_pos_inst/FSM_sequential_loc_fsm_state_next_reg[1]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/data_chn_genblock[0].MCULocalFSM_data_pos_inst/FSM_sequential_loc_fsm_state_next_reg[1]_i_2/O, cell design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/data_chn_genblock[0].MCULocalFSM_data_pos_inst/FSM_sequential_loc_fsm_state_next_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#14 Warning
Gated clock check  
Net design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/glo_fsm_state_next_reg[2]/G0 is a gated clock net sourced by a combinational pin design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/glo_fsm_state_next_reg[2]/L3_2/O, cell design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/glo_fsm_state_next_reg[2]/L3_2 (in design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/glo_fsm_state_next_reg[2] macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#15 Warning
Gated clock check  
Net design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/glo_fsm_state_next_reg[2]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/glo_fsm_state_next_reg[2]_i_2/O, cell design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/glo_fsm_state_next_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#16 Warning
Gated clock check  
Net design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/grid_share_genblock.MCULocalFSM_grid_pos_inst/loc_fsm_state_next_reg[1]/G0 is a gated clock net sourced by a combinational pin design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/grid_share_genblock.MCULocalFSM_grid_pos_inst/loc_fsm_state_next_reg[1]/L3_2/O, cell design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/grid_share_genblock.MCULocalFSM_grid_pos_inst/loc_fsm_state_next_reg[1]/L3_2 (in design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/grid_share_genblock.MCULocalFSM_grid_pos_inst/loc_fsm_state_next_reg[1] macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#17 Warning
Gated clock check  
Net design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/grid_share_genblock.MCULocalFSM_grid_pos_inst/loc_fsm_state_next_reg[1]_i_2__0_n_0 is a gated clock net sourced by a combinational pin design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/grid_share_genblock.MCULocalFSM_grid_pos_inst/loc_fsm_state_next_reg[1]_i_2__0/O, cell design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/grid_share_genblock.MCULocalFSM_grid_pos_inst/loc_fsm_state_next_reg[1]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#18 Warning
Gated clock check  
Net design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/operation_error_reg_0 is a gated clock net sourced by a combinational pin design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/samples_out[1]_i_1__1/O, cell design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/samples_out[1]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#19 Warning
Gated clock check  
Net design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/samples_in_0 is a gated clock net sourced by a combinational pin design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/samples_out[0]_i_1/O, cell design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/samples_out[0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#20 Warning
Gated clock check  
Net design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/scle_share_genblock.MCULocalFSM_scle_pos_inst/loc_fsm_state_next_reg[1]/G0 is a gated clock net sourced by a combinational pin design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/scle_share_genblock.MCULocalFSM_scle_pos_inst/loc_fsm_state_next_reg[1]/L3_2/O, cell design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/scle_share_genblock.MCULocalFSM_scle_pos_inst/loc_fsm_state_next_reg[1]/L3_2 (in design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/scle_share_genblock.MCULocalFSM_scle_pos_inst/loc_fsm_state_next_reg[1] macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#21 Warning
Gated clock check  
Net design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/scle_share_genblock.MCULocalFSM_scle_pos_inst/loc_fsm_state_next_reg[1]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/scle_share_genblock.MCULocalFSM_scle_pos_inst/loc_fsm_state_next_reg[1]_i_2/O, cell design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/scle_share_genblock.MCULocalFSM_scle_pos_inst/loc_fsm_state_next_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk/axis_register_l_inst/samples_out[0]_i_1__0 is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/KanLayerInst_0/inst/wrapper/ccu/genblk1[1].sampler_peripheral_op_error_inst/samples_out_reg[0]
Related violations: <none>

PLHOLDVIO-2#2 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk/axis_register_l_inst/samples_out[1]_i_1 is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/KanLayerInst_0/inst/wrapper/ccu/genblk1[1].sampler_peripheral_op_error_inst/samples_out_reg[1]
Related violations: <none>

PLHOLDVIO-2#3 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/samples_out[0]_i_1__1 is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/KanLayerInst_0/inst/wrapper/ccu/genblk1[2].sampler_peripheral_op_error_inst/samples_out_reg[0]
Related violations: <none>

PLHOLDVIO-2#4 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/KanLayerInst_0/inst/wrapper/data_processor_inst/parallelized_lpa_inst/samples_out[1]_i_1__0 is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/KanLayerInst_0/inst/wrapper/ccu/genblk1[2].sampler_peripheral_op_error_inst/samples_out_reg[1]
Related violations: <none>

PLHOLDVIO-2#5 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/samples_out[0]_i_1 is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/KanLayerInst_0/inst/wrapper/ccu/genblk1[0].sampler_peripheral_op_error_inst/samples_out_reg[0]
Related violations: <none>

PLHOLDVIO-2#6 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/KanLayerInst_0/inst/wrapper/mcu_inst/samples_out[1]_i_1__1 is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/KanLayerInst_0/inst/wrapper/ccu/genblk1[0].sampler_peripheral_op_error_inst/samples_out_reg[1]
Related violations: <none>

REQP-1840#1 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/KanLayerInst_0/inst/wrapper/axil_ram_grid_inst/internal_bram_inst/genblk1[0].bram_inst/ram_reg has an input control pin design_1_i/KanLayerInst_0/inst/wrapper/axil_ram_grid_inst/internal_bram_inst/genblk1[0].bram_inst/ram_reg/WEBWE[0] (net: design_1_i/KanLayerInst_0/inst/wrapper/axil_ram_grid_inst/internal_bram_inst/genblk1[0].bram_inst/p_0_in[0]) which is driven by a register (design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#2 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/KanLayerInst_0/inst/wrapper/axil_ram_grid_inst/internal_bram_inst/genblk1[0].bram_inst/ram_reg has an input control pin design_1_i/KanLayerInst_0/inst/wrapper/axil_ram_grid_inst/internal_bram_inst/genblk1[0].bram_inst/ram_reg/WEBWE[1] (net: design_1_i/KanLayerInst_0/inst/wrapper/axil_ram_grid_inst/internal_bram_inst/genblk1[0].bram_inst/p_0_in[8]) which is driven by a register (design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#3 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/KanLayerInst_0/inst/wrapper/axil_ram_scle_inst/internal_bram_inst/genblk1[0].bram_inst/ram_reg has an input control pin design_1_i/KanLayerInst_0/inst/wrapper/axil_ram_scle_inst/internal_bram_inst/genblk1[0].bram_inst/ram_reg/WEBWE[0] (net: design_1_i/KanLayerInst_0/inst/wrapper/axil_ram_scle_inst/internal_bram_inst/genblk1[0].bram_inst/p_0_in[0]) which is driven by a register (design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#4 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/KanLayerInst_0/inst/wrapper/axil_ram_scle_inst/internal_bram_inst/genblk1[0].bram_inst/ram_reg has an input control pin design_1_i/KanLayerInst_0/inst/wrapper/axil_ram_scle_inst/internal_bram_inst/genblk1[0].bram_inst/ram_reg/WEBWE[1] (net: design_1_i/KanLayerInst_0/inst/wrapper/axil_ram_scle_inst/internal_bram_inst/genblk1[0].bram_inst/p_0_in[8]) which is driven by a register (design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#5 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/KanLayerInst_0/inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[0].bram_inst/ram_reg has an input control pin design_1_i/KanLayerInst_0/inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[0].bram_inst/ram_reg/ENARDEN (net: design_1_i/KanLayerInst_0/inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[0].bram_inst/bram00_ctrl_data_en_0) which is driven by a register (design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#6 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/KanLayerInst_0/inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[0].bram_inst/ram_reg has an input control pin design_1_i/KanLayerInst_0/inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[0].bram_inst/ram_reg/WEA[0] (net: design_1_i/KanLayerInst_0/inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[0].bram_inst/bram00_ctrl_data_we[0]) which is driven by a register (design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#7 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/KanLayerInst_0/inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[0].bram_inst/ram_reg has an input control pin design_1_i/KanLayerInst_0/inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[0].bram_inst/ram_reg/WEA[1] (net: design_1_i/KanLayerInst_0/inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[0].bram_inst/bram00_ctrl_data_we[1]) which is driven by a register (design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#8 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/KanLayerInst_0/inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[1].bram_inst/ram_reg has an input control pin design_1_i/KanLayerInst_0/inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[1].bram_inst/ram_reg/ENARDEN (net: design_1_i/KanLayerInst_0/inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[1].bram_inst/ram_reg_0) which is driven by a register (design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#9 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/KanLayerInst_0/inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[1].bram_inst/ram_reg has an input control pin design_1_i/KanLayerInst_0/inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[1].bram_inst/ram_reg/WEA[0] (net: design_1_i/KanLayerInst_0/inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[1].bram_inst/bram00_ctrl_data_we[0]) which is driven by a register (design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#10 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/KanLayerInst_0/inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[1].bram_inst/ram_reg has an input control pin design_1_i/KanLayerInst_0/inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[1].bram_inst/ram_reg/WEA[1] (net: design_1_i/KanLayerInst_0/inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[1].bram_inst/bram00_ctrl_data_we[1]) which is driven by a register (design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#11 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/KanLayerInst_0/inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[2].bram_inst/ram_reg has an input control pin design_1_i/KanLayerInst_0/inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[2].bram_inst/ram_reg/ENARDEN (net: design_1_i/KanLayerInst_0/inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[2].bram_inst/ena[0]) which is driven by a register (design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#12 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/KanLayerInst_0/inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[2].bram_inst/ram_reg has an input control pin design_1_i/KanLayerInst_0/inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[2].bram_inst/ram_reg/WEA[0] (net: design_1_i/KanLayerInst_0/inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[2].bram_inst/bram00_ctrl_data_we[0]) which is driven by a register (design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#13 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/KanLayerInst_0/inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[2].bram_inst/ram_reg has an input control pin design_1_i/KanLayerInst_0/inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[2].bram_inst/ram_reg/WEA[1] (net: design_1_i/KanLayerInst_0/inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[2].bram_inst/bram00_ctrl_data_we[1]) which is driven by a register (design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#14 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/KanLayerInst_0/inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[3].bram_inst/ram_reg has an input control pin design_1_i/KanLayerInst_0/inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[3].bram_inst/ram_reg/ENARDEN (net: design_1_i/KanLayerInst_0/inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[3].bram_inst/ena[0]) which is driven by a register (design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#15 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/KanLayerInst_0/inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[3].bram_inst/ram_reg has an input control pin design_1_i/KanLayerInst_0/inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[3].bram_inst/ram_reg/WEA[0] (net: design_1_i/KanLayerInst_0/inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[3].bram_inst/bram00_ctrl_data_we[0]) which is driven by a register (design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#16 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/KanLayerInst_0/inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[3].bram_inst/ram_reg has an input control pin design_1_i/KanLayerInst_0/inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[3].bram_inst/ram_reg/WEA[1] (net: design_1_i/KanLayerInst_0/inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[3].bram_inst/bram00_ctrl_data_we[1]) which is driven by a register (design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
123 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0],
design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0],
design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
design_1_i/axi_mem_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i
 (the first 15 of 71 listed).
Related violations: <none>


