INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Harid/College/Win 2020/ECE3003/Project/RISC-V/Vivado Project/rv32i/rv32i.ip_user_files/bd/Data_RAM/ip/Data_RAM_blk_mem_gen_0_0/sim/Data_RAM_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_RAM_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Harid/College/Win 2020/ECE3003/Project/RISC-V/Vivado Project/rv32i/rv32i.ip_user_files/bd/PLL/ip/PLL_clk_wiz_0_0/PLL_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PLL_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Harid/College/Win 2020/ECE3003/Project/RISC-V/Vivado Project/rv32i/rv32i.ip_user_files/bd/PLL/ip/PLL_clk_wiz_0_0/PLL_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PLL_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Harid/College/Win 2020/ECE3003/Project/RISC-V/Vivado Project/rv32i/rv32i.ip_user_files/bd/BRAM_32B_SDP/ip/BRAM_32B_SDP_blk_mem_gen_0_0/sim/BRAM_32B_SDP_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_32B_SDP_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Harid/College/Win 2020/ECE3003/Project/RISC-V/Vivado Project/rv32i/rv32i.ip_user_files/bd/Instr_ROM/ip/Instr_ROM_blk_mem_gen_0_0/sim/Instr_ROM_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_ROM_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Harid/College/Win 2020/ECE3003/Project/RISC-V/Vivado Project/rv32i/rv32i.ip_user_files/bd/Instr_ROM/sim/Instr_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Harid/College/Win 2020/ECE3003/Project/RISC-V/Vivado Project/rv32i/rv32i.ip_user_files/bd/BRAM_32B_SDP/sim/BRAM_32B_SDP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_32B_SDP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Harid/College/Win 2020/ECE3003/Project/RISC-V/Vivado Project/rv32i/rv32i.ip_user_files/bd/Data_RAM/sim/Data_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_RAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Harid/College/Win 2020/ECE3003/Project/RISC-V/Vivado Project/rv32i/rv32i.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Harid/College/Win 2020/ECE3003/Project/RISC-V/Vivado Project/rv32i/rv32i.srcs/sources_1/new/branch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Harid/College/Win 2020/ECE3003/Project/RISC-V/Vivado Project/rv32i/rv32i.srcs/sources_1/new/core_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_top
WARNING: [VRFC 10-3380] identifier 'w_ret_addr_valid' is used before its declaration [D:/Harid/College/Win 2020/ECE3003/Project/RISC-V/Vivado Project/rv32i/rv32i.srcs/sources_1/new/core_top.sv:132]
WARNING: [VRFC 10-3380] identifier 'w_ret_addr_valid' is used before its declaration [D:/Harid/College/Win 2020/ECE3003/Project/RISC-V/Vivado Project/rv32i/rv32i.srcs/sources_1/new/core_top.sv:134]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Harid/College/Win 2020/ECE3003/Project/RISC-V/Vivado Project/rv32i/rv32i.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Harid/College/Win 2020/ECE3003/Project/RISC-V/Vivado Project/rv32i/rv32i.srcs/sources_1/new/data_mmu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Harid/College/Win 2020/ECE3003/Project/RISC-V/Vivado Project/rv32i/rv32i.srcs/sources_1/new/instr_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Harid/College/Win 2020/ECE3003/Project/RISC-V/Vivado Project/rv32i/rv32i.srcs/sources_1/new/instr_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Harid/College/Win 2020/ECE3003/Project/RISC-V/Vivado Project/rv32i/rv32i.srcs/sources_1/new/instruction_fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Harid/College/Win 2020/ECE3003/Project/RISC-V/Vivado Project/rv32i/rv32i.srcs/sources_1/new/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Harid/College/Win 2020/ECE3003/Project/RISC-V/Vivado Project/rv32i/rv32i.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Harid/College/Win 2020/ECE3003/Project/RISC-V/Vivado Project/rv32i/rv32i.srcs/sources_1/new/anton_mcu_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module anton_mcu_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Harid/College/Win 2020/ECE3003/Project/RISC-V/Vivado Project/rv32i/rv32i.srcs/sources_1/new/gpio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
