MIG: 20:42:19 : Running synthesis.xit
MIG: 20:42:19 : ################# RUNNING MIG BATCH ###################
MIG: 20:42:19 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:42:19 : synp_flow:  -- synthesis_mode: Other
MIG: 20:42:19 : outputDirectory: d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:42:19 : vivado_mode: xpg_bd
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 1
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 :  locked false  
MIG: 20:42:19 : HDL Language: Verilog
MIG: 20:42:19 : compInfo: false
MIG: 20:42:19 : Vivado Options xc7a200t sbg484 -1
MIG: 20:42:19 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:42:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 20:42:19 : xilinx_path: D:/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 20:42:19 : I am in catch area
MIG: 20:42:19 : Running D:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:42:38 : XML_INPUT_FILE: d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:42:38 : Component_Name: design_1_mig_7series_0_0
MIG: 20:42:38 : Moving design_1_mig_7series_0_0 ...
MIG: 20:42:38 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:42:38 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:42:38 : Running vlog_synth_rpr.xit
MIG: 20:42:38 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:42:38 : ERR:     <Version>2.1</Version> <==>     <Version>4.1</Version> 
MIG: 20:42:38 : ################# RUNNING MIG BATCH ###################
MIG: 20:42:38 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:42:38 : synp_flow:  -- synthesis_mode: Other
MIG: 20:42:38 : outputDirectory: d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:42:38 : vivado_mode: xpg_bd
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 1
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 :  locked false  
MIG: 20:42:38 : HDL Language: Verilog
MIG: 20:42:38 : compInfo: false
MIG: 20:42:38 : Vivado Options xc7a200t sbg484 -1
MIG: 20:42:38 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:42:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 20:42:38 : xilinx_path: D:/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 20:42:38 : I am in catch area
MIG: 20:42:38 : Running D:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:42:51 : XML_INPUT_FILE: d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:42:51 : Component_Name: design_1_mig_7series_0_0
MIG: 20:42:51 : Moving design_1_mig_7series_0_0 ...
MIG: 20:42:51 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:42:51 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:42:52 : Running simulation.xit
MIG: 20:42:52 : ################# RUNNING MIG BATCH ###################
MIG: 20:42:52 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:42:52 : synp_flow:  -- synthesis_mode: Other
MIG: 20:42:52 : outputDirectory: d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:42:52 : vivado_mode: xpg_bd
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 1
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 :  locked false  
MIG: 20:42:52 : HDL Language: Verilog
MIG: 20:42:52 : compInfo: false
MIG: 20:42:52 : Vivado Options xc7a200t sbg484 -1
MIG: 20:42:52 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:42:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 20:42:52 : xilinx_path: D:/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 20:42:52 : I am in catch area
MIG: 20:42:52 : Running D:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:43:05 : XML_INPUT_FILE: d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:43:05 : Component_Name: design_1_mig_7series_0_0
MIG: 20:43:05 : Moving design_1_mig_7series_0_0 ...
MIG: 20:43:05 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:43:05 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:43:06 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:43:06 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:43:06 : ERR:     <Version>2.1</Version> <==>     <Version>4.1</Version> 
MIG: 20:43:06 : ################# RUNNING MIG BATCH ###################
MIG: 20:43:06 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:43:06 : synp_flow:  -- synthesis_mode: Other
MIG: 20:43:06 : outputDirectory: d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:43:06 : vivado_mode: xpg_bd
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 1
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 :  locked false  
MIG: 20:43:06 : HDL Language: Verilog
MIG: 20:43:06 : compInfo: false
MIG: 20:43:06 : Vivado Options xc7a200t sbg484 -1
MIG: 20:43:06 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:43:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 20:43:06 : xilinx_path: D:/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 20:43:06 : I am in catch area
MIG: 20:43:06 : Running D:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:43:19 : XML_INPUT_FILE: d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:43:19 : Component_Name: design_1_mig_7series_0_0
MIG: 20:43:19 : Moving design_1_mig_7series_0_0 ...
MIG: 20:43:19 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:43:19 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:43:19 : Running implementation.xit
MIG: 20:43:19 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:43:19 : ERR:     <Version>2.1</Version> <==>     <Version>4.1</Version> 
MIG: 20:43:19 : ################# RUNNING MIG BATCH ###################
MIG: 20:43:19 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:43:19 : synp_flow:  -- synthesis_mode: Other
MIG: 20:43:19 : outputDirectory: d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:43:19 : vivado_mode: xpg_bd
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 1
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 :  locked false  
MIG: 20:43:19 : HDL Language: Verilog
MIG: 20:43:19 : compInfo: false
MIG: 20:43:19 : Vivado Options xc7a200t sbg484 -1
MIG: 20:43:19 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:43:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 20:43:19 : xilinx_path: D:/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 20:43:19 : I am in catch area
MIG: 20:43:19 : Running D:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:43:35 : XML_INPUT_FILE: d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:43:35 : Component_Name: design_1_mig_7series_0_0
MIG: 20:43:35 : Moving design_1_mig_7series_0_0 ...
MIG: 20:43:35 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:43:35 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 19:57:00 : Running synthesis.xit
MIG: 19:57:00 : ################# RUNNING MIG BATCH ###################
MIG: 19:57:00 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/jaina/Downloads/MENG Pro/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 19:57:00 : synp_flow:  -- synthesis_mode: Other
MIG: 19:57:00 : outputDirectory: c:/Users/jaina/Downloads/MENG Pro/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 19:57:00 : vivado_mode: xpg_bd
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 1
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 : isPortInterface: 0
MIG: 19:57:00 :  locked false  
MIG: 19:57:00 : HDL Language: Verilog
MIG: 19:57:00 : compInfo: false
MIG: 19:57:00 : Vivado Options xc7a200t sbg484 -1
MIG: 19:57:00 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:57:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 19:57:00 : xilinx_path: C:/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 19:57:00 : I am in catch area
MIG: 19:57:00 : Running C:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp {c:/Users/jaina/Downloads/MENG Pro/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in} -cg_exc_out {c:/Users/jaina/Downloads/MENG Pro/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out} ... 
MIG: 19:57:21 : XML_INPUT_FILE: c:/Users/jaina/Downloads/MENG Pro/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 19:57:21 : Component_Name: design_1_mig_7series_0_0
MIG: 19:57:21 : Moving design_1_mig_7series_0_0 ...
MIG: 19:57:21 : Moving design_1_mig_7series_0_0.veo ...
MIG: 19:57:21 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 19:57:21 : Running vlog_synth_rpr.xit
MIG: 19:57:21 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 19:57:21 : ERR:     <Version>2.1</Version> <==>     <Version>4.1</Version> 
MIG: 19:57:21 : ################# RUNNING MIG BATCH ###################
MIG: 19:57:21 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/jaina/Downloads/MENG Pro/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 19:57:21 : synp_flow:  -- synthesis_mode: Other
MIG: 19:57:21 : outputDirectory: c:/Users/jaina/Downloads/MENG Pro/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 19:57:21 : vivado_mode: xpg_bd
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:21 : isPortInterface: 0
MIG: 19:57:22 : isPortInterface: 0
MIG: 19:57:22 : isPortInterface: 0
MIG: 19:57:22 : isPortInterface: 0
MIG: 19:57:22 : isPortInterface: 0
MIG: 19:57:22 : isPortInterface: 0
MIG: 19:57:22 : isPortInterface: 0
MIG: 19:57:22 : isPortInterface: 0
MIG: 19:57:22 : isPortInterface: 0
MIG: 19:57:22 : isPortInterface: 0
MIG: 19:57:22 : isPortInterface: 0
MIG: 19:57:22 : isPortInterface: 0
MIG: 19:57:22 : isPortInterface: 0
MIG: 19:57:22 : isPortInterface: 0
MIG: 19:57:22 : isPortInterface: 0
MIG: 19:57:22 : isPortInterface: 0
MIG: 19:57:22 : isPortInterface: 0
MIG: 19:57:22 : isPortInterface: 0
MIG: 19:57:22 : isPortInterface: 0
MIG: 19:57:22 : isPortInterface: 0
MIG: 19:57:22 : isPortInterface: 0
MIG: 19:57:22 : isPortInterface: 0
MIG: 19:57:22 : isPortInterface: 0
MIG: 19:57:22 : isPortInterface: 0
MIG: 19:57:22 : isPortInterface: 0
MIG: 19:57:22 : isPortInterface: 0
MIG: 19:57:22 : isPortInterface: 0
MIG: 19:57:22 : isPortInterface: 0
MIG: 19:57:22 : isPortInterface: 0
MIG: 19:57:22 : isPortInterface: 0
MIG: 19:57:22 : isPortInterface: 0
MIG: 19:57:22 : isPortInterface: 0
MIG: 19:57:22 : isPortInterface: 0
MIG: 19:57:22 : isPortInterface: 0
MIG: 19:57:22 : isPortInterface: 0
MIG: 19:57:22 : isPortInterface: 0
MIG: 19:57:22 : isPortInterface: 0
MIG: 19:57:22 : isPortInterface: 1
MIG: 19:57:22 : isPortInterface: 0
MIG: 19:57:22 : isPortInterface: 0
MIG: 19:57:22 : isPortInterface: 0
MIG: 19:57:22 : isPortInterface: 0
MIG: 19:57:22 : isPortInterface: 0
MIG: 19:57:22 : isPortInterface: 0
MIG: 19:57:22 : isPortInterface: 0
MIG: 19:57:22 : isPortInterface: 0
MIG: 19:57:22 : isPortInterface: 0
MIG: 19:57:22 : isPortInterface: 0
MIG: 19:57:22 :  locked false  
MIG: 19:57:22 : HDL Language: Verilog
MIG: 19:57:22 : compInfo: false
MIG: 19:57:22 : Vivado Options xc7a200t sbg484 -1
MIG: 19:57:22 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:57:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 19:57:22 : xilinx_path: C:/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 19:57:22 : I am in catch area
MIG: 19:57:22 : Running C:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp {c:/Users/jaina/Downloads/MENG Pro/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in} -cg_exc_out {c:/Users/jaina/Downloads/MENG Pro/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out} ... 
MIG: 19:57:31 : XML_INPUT_FILE: c:/Users/jaina/Downloads/MENG Pro/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 19:57:31 : Component_Name: design_1_mig_7series_0_0
MIG: 19:57:31 : Moving design_1_mig_7series_0_0 ...
MIG: 19:57:31 : Moving design_1_mig_7series_0_0.veo ...
MIG: 19:57:31 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 19:57:32 : Running simulation.xit
MIG: 19:57:32 : ################# RUNNING MIG BATCH ###################
MIG: 19:57:32 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/jaina/Downloads/MENG Pro/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 19:57:32 : synp_flow:  -- synthesis_mode: Other
MIG: 19:57:32 : outputDirectory: c:/Users/jaina/Downloads/MENG Pro/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 19:57:32 : vivado_mode: xpg_bd
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 1
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 : isPortInterface: 0
MIG: 19:57:32 :  locked false  
MIG: 19:57:32 : HDL Language: Verilog
MIG: 19:57:32 : compInfo: false
MIG: 19:57:32 : Vivado Options xc7a200t sbg484 -1
MIG: 19:57:32 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:57:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 19:57:32 : xilinx_path: C:/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 19:57:32 : I am in catch area
MIG: 19:57:32 : Running C:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp {c:/Users/jaina/Downloads/MENG Pro/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in} -cg_exc_out {c:/Users/jaina/Downloads/MENG Pro/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out} ... 
MIG: 19:57:41 : XML_INPUT_FILE: c:/Users/jaina/Downloads/MENG Pro/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 19:57:41 : Component_Name: design_1_mig_7series_0_0
MIG: 19:57:41 : Moving design_1_mig_7series_0_0 ...
MIG: 19:57:41 : Moving design_1_mig_7series_0_0.veo ...
MIG: 19:57:41 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 19:57:41 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 19:57:41 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 19:57:41 : ERR:     <Version>2.1</Version> <==>     <Version>4.1</Version> 
MIG: 19:57:41 : ################# RUNNING MIG BATCH ###################
MIG: 19:57:41 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/jaina/Downloads/MENG Pro/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 19:57:41 : synp_flow:  -- synthesis_mode: Other
MIG: 19:57:41 : outputDirectory: c:/Users/jaina/Downloads/MENG Pro/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 19:57:41 : vivado_mode: xpg_bd
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:41 : isPortInterface: 0
MIG: 19:57:42 : isPortInterface: 0
MIG: 19:57:42 : isPortInterface: 0
MIG: 19:57:42 : isPortInterface: 0
MIG: 19:57:42 : isPortInterface: 1
MIG: 19:57:42 : isPortInterface: 0
MIG: 19:57:42 : isPortInterface: 0
MIG: 19:57:42 : isPortInterface: 0
MIG: 19:57:42 : isPortInterface: 0
MIG: 19:57:42 : isPortInterface: 0
MIG: 19:57:42 : isPortInterface: 0
MIG: 19:57:42 : isPortInterface: 0
MIG: 19:57:42 : isPortInterface: 0
MIG: 19:57:42 : isPortInterface: 0
MIG: 19:57:42 : isPortInterface: 0
MIG: 19:57:42 :  locked false  
MIG: 19:57:42 : HDL Language: Verilog
MIG: 19:57:42 : compInfo: false
MIG: 19:57:42 : Vivado Options xc7a200t sbg484 -1
MIG: 19:57:42 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:57:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 19:57:42 : xilinx_path: C:/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 19:57:42 : I am in catch area
MIG: 19:57:42 : Running C:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp {c:/Users/jaina/Downloads/MENG Pro/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in} -cg_exc_out {c:/Users/jaina/Downloads/MENG Pro/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out} ... 
MIG: 19:57:50 : XML_INPUT_FILE: c:/Users/jaina/Downloads/MENG Pro/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 19:57:50 : Component_Name: design_1_mig_7series_0_0
MIG: 19:57:50 : Moving design_1_mig_7series_0_0 ...
MIG: 19:57:50 : Moving design_1_mig_7series_0_0.veo ...
MIG: 19:57:50 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 19:57:51 : Running implementation.xit
MIG: 19:57:51 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 19:57:51 : ERR:     <Version>2.1</Version> <==>     <Version>4.1</Version> 
MIG: 19:57:51 : ################# RUNNING MIG BATCH ###################
MIG: 19:57:51 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/jaina/Downloads/MENG Pro/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 19:57:51 : synp_flow:  -- synthesis_mode: Other
MIG: 19:57:51 : outputDirectory: c:/Users/jaina/Downloads/MENG Pro/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 19:57:51 : vivado_mode: xpg_bd
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 1
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 : isPortInterface: 0
MIG: 19:57:51 :  locked false  
MIG: 19:57:51 : HDL Language: Verilog
MIG: 19:57:51 : compInfo: false
MIG: 19:57:51 : Vivado Options xc7a200t sbg484 -1
MIG: 19:57:51 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:57:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 19:57:51 : xilinx_path: C:/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 19:57:51 : I am in catch area
MIG: 19:57:51 : Running C:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp {c:/Users/jaina/Downloads/MENG Pro/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in} -cg_exc_out {c:/Users/jaina/Downloads/MENG Pro/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out} ... 
MIG: 19:58:00 : XML_INPUT_FILE: c:/Users/jaina/Downloads/MENG Pro/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 19:58:00 : Component_Name: design_1_mig_7series_0_0
MIG: 19:58:00 : Moving design_1_mig_7series_0_0 ...
MIG: 19:58:00 : Moving design_1_mig_7series_0_0.veo ...
MIG: 19:58:00 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
