

================================================================
== Vivado HLS Report for 'relu_array_array_ap_fixed_16u_relu_config4_s'
================================================================
* Date:           Mon Dec  6 16:55:43 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.670 ns |   0.42 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      679|      679| 2.263 us | 2.263 us |  679|  679|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |      677|      677|         3|          1|          1|   676|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|    1086|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      -|        -|       -|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|     354|    -|
|Register             |        -|      -|       52|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|      0|       52|    1440|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln415_16_fu_513_p2            |     +    |      0|  0|  11|           3|           3|
    |add_ln415_17_fu_661_p2            |     +    |      0|  0|  11|           3|           3|
    |add_ln415_18_fu_809_p2            |     +    |      0|  0|  11|           3|           3|
    |add_ln415_19_fu_957_p2            |     +    |      0|  0|  11|           3|           3|
    |add_ln415_20_fu_1105_p2           |     +    |      0|  0|  11|           3|           3|
    |add_ln415_21_fu_1253_p2           |     +    |      0|  0|  11|           3|           3|
    |add_ln415_22_fu_1401_p2           |     +    |      0|  0|  11|           3|           3|
    |add_ln415_23_fu_1549_p2           |     +    |      0|  0|  11|           3|           3|
    |add_ln415_24_fu_1697_p2           |     +    |      0|  0|  11|           3|           3|
    |add_ln415_25_fu_1845_p2           |     +    |      0|  0|  11|           3|           3|
    |add_ln415_26_fu_1993_p2           |     +    |      0|  0|  11|           3|           3|
    |add_ln415_27_fu_2141_p2           |     +    |      0|  0|  11|           3|           3|
    |add_ln415_28_fu_2289_p2           |     +    |      0|  0|  11|           3|           3|
    |add_ln415_29_fu_2437_p2           |     +    |      0|  0|  11|           3|           3|
    |add_ln415_30_fu_2585_p2           |     +    |      0|  0|  11|           3|           3|
    |add_ln415_fu_365_p2               |     +    |      0|  0|  11|           3|           3|
    |add_ln416_16_fu_519_p2            |     +    |      0|  0|   9|           2|           2|
    |add_ln416_17_fu_667_p2            |     +    |      0|  0|   9|           2|           2|
    |add_ln416_18_fu_815_p2            |     +    |      0|  0|   9|           2|           2|
    |add_ln416_19_fu_963_p2            |     +    |      0|  0|   9|           2|           2|
    |add_ln416_20_fu_1111_p2           |     +    |      0|  0|   9|           2|           2|
    |add_ln416_21_fu_1259_p2           |     +    |      0|  0|   9|           2|           2|
    |add_ln416_22_fu_1407_p2           |     +    |      0|  0|   9|           2|           2|
    |add_ln416_23_fu_1555_p2           |     +    |      0|  0|   9|           2|           2|
    |add_ln416_24_fu_1703_p2           |     +    |      0|  0|   9|           2|           2|
    |add_ln416_25_fu_1851_p2           |     +    |      0|  0|   9|           2|           2|
    |add_ln416_26_fu_1999_p2           |     +    |      0|  0|   9|           2|           2|
    |add_ln416_27_fu_2147_p2           |     +    |      0|  0|   9|           2|           2|
    |add_ln416_28_fu_2295_p2           |     +    |      0|  0|   9|           2|           2|
    |add_ln416_29_fu_2443_p2           |     +    |      0|  0|   9|           2|           2|
    |add_ln416_30_fu_2591_p2           |     +    |      0|  0|   9|           2|           2|
    |add_ln416_fu_371_p2               |     +    |      0|  0|   9|           2|           2|
    |i_fu_245_p2                       |     +    |      0|  0|  17|          10|           1|
    |and_ln416_16_fu_539_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln416_17_fu_687_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln416_18_fu_835_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln416_19_fu_983_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln416_20_fu_1131_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln416_21_fu_1279_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln416_22_fu_1427_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln416_23_fu_1575_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln416_24_fu_1723_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln416_25_fu_1871_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln416_26_fu_2019_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln416_27_fu_2167_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln416_28_fu_2315_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln416_29_fu_2463_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln416_30_fu_2611_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln416_fu_391_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op416         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op44          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_10_fu_1795_p2         |   icmp   |      0|  0|  13|          12|           1|
    |icmp_ln1494_11_fu_1943_p2         |   icmp   |      0|  0|  13|          12|           1|
    |icmp_ln1494_12_fu_2091_p2         |   icmp   |      0|  0|  13|          12|           1|
    |icmp_ln1494_13_fu_2239_p2         |   icmp   |      0|  0|  13|          12|           1|
    |icmp_ln1494_14_fu_2387_p2         |   icmp   |      0|  0|  13|          12|           1|
    |icmp_ln1494_15_fu_2535_p2         |   icmp   |      0|  0|  13|          12|           1|
    |icmp_ln1494_1_fu_463_p2           |   icmp   |      0|  0|  13|          12|           1|
    |icmp_ln1494_2_fu_611_p2           |   icmp   |      0|  0|  13|          12|           1|
    |icmp_ln1494_3_fu_759_p2           |   icmp   |      0|  0|  13|          12|           1|
    |icmp_ln1494_4_fu_907_p2           |   icmp   |      0|  0|  13|          12|           1|
    |icmp_ln1494_5_fu_1055_p2          |   icmp   |      0|  0|  13|          12|           1|
    |icmp_ln1494_6_fu_1203_p2          |   icmp   |      0|  0|  13|          12|           1|
    |icmp_ln1494_7_fu_1351_p2          |   icmp   |      0|  0|  13|          12|           1|
    |icmp_ln1494_8_fu_1499_p2          |   icmp   |      0|  0|  13|          12|           1|
    |icmp_ln1494_9_fu_1647_p2          |   icmp   |      0|  0|  13|          12|           1|
    |icmp_ln1494_fu_315_p2             |   icmp   |      0|  0|  13|          12|           1|
    |icmp_ln60_fu_239_p2               |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln768_16_fu_569_p2           |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln768_17_fu_717_p2           |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln768_18_fu_865_p2           |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln768_19_fu_1013_p2          |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln768_20_fu_1161_p2          |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln768_21_fu_1309_p2          |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln768_22_fu_1457_p2          |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln768_23_fu_1605_p2          |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln768_24_fu_1753_p2          |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln768_25_fu_1901_p2          |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln768_26_fu_2049_p2          |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln768_27_fu_2197_p2          |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln768_28_fu_2345_p2          |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln768_29_fu_2493_p2          |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln768_30_fu_2641_p2          |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln768_fu_421_p2              |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln879_16_fu_563_p2           |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln879_17_fu_711_p2           |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln879_18_fu_859_p2           |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln879_19_fu_1007_p2          |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln879_20_fu_1155_p2          |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln879_21_fu_1303_p2          |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln879_22_fu_1451_p2          |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln879_23_fu_1599_p2          |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln879_24_fu_1747_p2          |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln879_25_fu_1895_p2          |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln879_26_fu_2043_p2          |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln879_27_fu_2191_p2          |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln879_28_fu_2339_p2          |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln879_29_fu_2487_p2          |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln879_30_fu_2635_p2          |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln879_fu_415_p2              |   icmp   |      0|  0|   9|           4|           2|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |or_ln340_10_fu_1921_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln340_11_fu_2069_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln340_12_fu_2217_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln340_13_fu_2365_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln340_14_fu_2513_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln340_15_fu_2661_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1_fu_589_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2_fu_737_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_3_fu_885_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_4_fu_1033_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_5_fu_1181_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_6_fu_1329_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_7_fu_1477_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_8_fu_1625_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_9_fu_1773_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_441_p2                |    or    |      0|  0|   2|           1|           1|
    |select_ln340_10_fu_1927_p3        |  select  |      0|  0|   2|           1|           2|
    |select_ln340_11_fu_2075_p3        |  select  |      0|  0|   2|           1|           2|
    |select_ln340_12_fu_2223_p3        |  select  |      0|  0|   2|           1|           2|
    |select_ln340_13_fu_2371_p3        |  select  |      0|  0|   2|           1|           2|
    |select_ln340_14_fu_2519_p3        |  select  |      0|  0|   2|           1|           2|
    |select_ln340_15_fu_2667_p3        |  select  |      0|  0|   2|           1|           2|
    |select_ln340_1_fu_595_p3          |  select  |      0|  0|   2|           1|           2|
    |select_ln340_2_fu_743_p3          |  select  |      0|  0|   2|           1|           2|
    |select_ln340_3_fu_891_p3          |  select  |      0|  0|   2|           1|           2|
    |select_ln340_4_fu_1039_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln340_5_fu_1187_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln340_6_fu_1335_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln340_7_fu_1483_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln340_8_fu_1631_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln340_9_fu_1779_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln340_fu_447_p3            |  select  |      0|  0|   2|           1|           2|
    |select_ln777_16_fu_575_p3         |  select  |      0|  0|   2|           1|           1|
    |select_ln777_17_fu_723_p3         |  select  |      0|  0|   2|           1|           1|
    |select_ln777_18_fu_871_p3         |  select  |      0|  0|   2|           1|           1|
    |select_ln777_19_fu_1019_p3        |  select  |      0|  0|   2|           1|           1|
    |select_ln777_20_fu_1167_p3        |  select  |      0|  0|   2|           1|           1|
    |select_ln777_21_fu_1315_p3        |  select  |      0|  0|   2|           1|           1|
    |select_ln777_22_fu_1463_p3        |  select  |      0|  0|   2|           1|           1|
    |select_ln777_23_fu_1611_p3        |  select  |      0|  0|   2|           1|           1|
    |select_ln777_24_fu_1759_p3        |  select  |      0|  0|   2|           1|           1|
    |select_ln777_25_fu_1907_p3        |  select  |      0|  0|   2|           1|           1|
    |select_ln777_26_fu_2055_p3        |  select  |      0|  0|   2|           1|           1|
    |select_ln777_27_fu_2203_p3        |  select  |      0|  0|   2|           1|           1|
    |select_ln777_28_fu_2351_p3        |  select  |      0|  0|   2|           1|           1|
    |select_ln777_29_fu_2499_p3        |  select  |      0|  0|   2|           1|           1|
    |select_ln777_30_fu_2647_p3        |  select  |      0|  0|   2|           1|           1|
    |select_ln777_fu_427_p3            |  select  |      0|  0|   2|           1|           1|
    |tmp_data_0_V_fu_455_p3            |  select  |      0|  0|   2|           1|           2|
    |tmp_data_10_V_fu_1935_p3          |  select  |      0|  0|   2|           1|           2|
    |tmp_data_11_V_fu_2083_p3          |  select  |      0|  0|   2|           1|           2|
    |tmp_data_12_V_fu_2231_p3          |  select  |      0|  0|   2|           1|           2|
    |tmp_data_13_V_fu_2379_p3          |  select  |      0|  0|   2|           1|           2|
    |tmp_data_14_V_fu_2527_p3          |  select  |      0|  0|   2|           1|           2|
    |tmp_data_15_V_fu_2675_p3          |  select  |      0|  0|   2|           1|           2|
    |tmp_data_1_V_fu_603_p3            |  select  |      0|  0|   2|           1|           2|
    |tmp_data_2_V_fu_751_p3            |  select  |      0|  0|   2|           1|           2|
    |tmp_data_3_V_fu_899_p3            |  select  |      0|  0|   2|           1|           2|
    |tmp_data_4_V_fu_1047_p3           |  select  |      0|  0|   2|           1|           2|
    |tmp_data_5_V_fu_1195_p3           |  select  |      0|  0|   2|           1|           2|
    |tmp_data_6_V_fu_1343_p3           |  select  |      0|  0|   2|           1|           2|
    |tmp_data_7_V_fu_1491_p3           |  select  |      0|  0|   2|           1|           2|
    |tmp_data_8_V_fu_1639_p3           |  select  |      0|  0|   2|           1|           2|
    |tmp_data_9_V_fu_1787_p3           |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln416_16_fu_533_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_17_fu_681_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_18_fu_829_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_19_fu_977_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_20_fu_1125_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_21_fu_1273_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_22_fu_1421_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_23_fu_1569_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_24_fu_1717_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_25_fu_1865_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_26_fu_2013_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_27_fu_2161_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_28_fu_2309_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_29_fu_2457_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_30_fu_2605_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_fu_385_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_10_fu_1915_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_11_fu_2063_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_12_fu_2211_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_13_fu_2359_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_14_fu_2507_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_15_fu_2655_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_1_fu_583_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_2_fu_731_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_3_fu_879_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_4_fu_1027_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_5_fu_1175_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_6_fu_1323_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_7_fu_1471_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_8_fu_1619_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_9_fu_1767_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_fu_435_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|1086|         541|         340|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_10_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_11_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_12_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_13_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_14_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_15_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_8_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_9_V_blk_n    |   9|          2|    1|          2|
    |i_0_reg_228              |   9|          2|   10|         20|
    |real_start               |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_10_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_11_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_12_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_13_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_14_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_15_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_8_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_9_V_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 354|         78|   47|         96|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |i_0_reg_228                       |  10|   0|   10|          0|
    |icmp_ln60_reg_2747                |   1|   0|    1|          0|
    |icmp_ln60_reg_2747_pp0_iter1_reg  |   1|   0|    1|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |tmp_data_0_V_reg_2756             |   2|   0|    2|          0|
    |tmp_data_10_V_reg_2806            |   2|   0|    2|          0|
    |tmp_data_11_V_reg_2811            |   2|   0|    2|          0|
    |tmp_data_12_V_reg_2816            |   2|   0|    2|          0|
    |tmp_data_13_V_reg_2821            |   2|   0|    2|          0|
    |tmp_data_14_V_reg_2826            |   2|   0|    2|          0|
    |tmp_data_15_V_reg_2831            |   2|   0|    2|          0|
    |tmp_data_1_V_reg_2761             |   2|   0|    2|          0|
    |tmp_data_2_V_reg_2766             |   2|   0|    2|          0|
    |tmp_data_3_V_reg_2771             |   2|   0|    2|          0|
    |tmp_data_4_V_reg_2776             |   2|   0|    2|          0|
    |tmp_data_5_V_reg_2781             |   2|   0|    2|          0|
    |tmp_data_6_V_reg_2786             |   2|   0|    2|          0|
    |tmp_data_7_V_reg_2791             |   2|   0|    2|          0|
    |tmp_data_8_V_reg_2796             |   2|   0|    2|          0|
    |tmp_data_9_V_reg_2801             |   2|   0|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  52|   0|   52|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+----------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+--------------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | relu<array,array<ap_fixed,16u>,relu_config4> | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | relu<array,array<ap_fixed,16u>,relu_config4> | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | relu<array,array<ap_fixed,16u>,relu_config4> | return value |
|start_full_n              |  in |    1| ap_ctrl_hs | relu<array,array<ap_fixed,16u>,relu_config4> | return value |
|ap_done                   | out |    1| ap_ctrl_hs | relu<array,array<ap_fixed,16u>,relu_config4> | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | relu<array,array<ap_fixed,16u>,relu_config4> | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | relu<array,array<ap_fixed,16u>,relu_config4> | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | relu<array,array<ap_fixed,16u>,relu_config4> | return value |
|start_out                 | out |    1| ap_ctrl_hs | relu<array,array<ap_fixed,16u>,relu_config4> | return value |
|start_write               | out |    1| ap_ctrl_hs | relu<array,array<ap_fixed,16u>,relu_config4> | return value |
|data_V_data_0_V_dout      |  in |   12|   ap_fifo  |                data_V_data_0_V               |    pointer   |
|data_V_data_0_V_empty_n   |  in |    1|   ap_fifo  |                data_V_data_0_V               |    pointer   |
|data_V_data_0_V_read      | out |    1|   ap_fifo  |                data_V_data_0_V               |    pointer   |
|data_V_data_1_V_dout      |  in |   12|   ap_fifo  |                data_V_data_1_V               |    pointer   |
|data_V_data_1_V_empty_n   |  in |    1|   ap_fifo  |                data_V_data_1_V               |    pointer   |
|data_V_data_1_V_read      | out |    1|   ap_fifo  |                data_V_data_1_V               |    pointer   |
|data_V_data_2_V_dout      |  in |   12|   ap_fifo  |                data_V_data_2_V               |    pointer   |
|data_V_data_2_V_empty_n   |  in |    1|   ap_fifo  |                data_V_data_2_V               |    pointer   |
|data_V_data_2_V_read      | out |    1|   ap_fifo  |                data_V_data_2_V               |    pointer   |
|data_V_data_3_V_dout      |  in |   12|   ap_fifo  |                data_V_data_3_V               |    pointer   |
|data_V_data_3_V_empty_n   |  in |    1|   ap_fifo  |                data_V_data_3_V               |    pointer   |
|data_V_data_3_V_read      | out |    1|   ap_fifo  |                data_V_data_3_V               |    pointer   |
|data_V_data_4_V_dout      |  in |   12|   ap_fifo  |                data_V_data_4_V               |    pointer   |
|data_V_data_4_V_empty_n   |  in |    1|   ap_fifo  |                data_V_data_4_V               |    pointer   |
|data_V_data_4_V_read      | out |    1|   ap_fifo  |                data_V_data_4_V               |    pointer   |
|data_V_data_5_V_dout      |  in |   12|   ap_fifo  |                data_V_data_5_V               |    pointer   |
|data_V_data_5_V_empty_n   |  in |    1|   ap_fifo  |                data_V_data_5_V               |    pointer   |
|data_V_data_5_V_read      | out |    1|   ap_fifo  |                data_V_data_5_V               |    pointer   |
|data_V_data_6_V_dout      |  in |   12|   ap_fifo  |                data_V_data_6_V               |    pointer   |
|data_V_data_6_V_empty_n   |  in |    1|   ap_fifo  |                data_V_data_6_V               |    pointer   |
|data_V_data_6_V_read      | out |    1|   ap_fifo  |                data_V_data_6_V               |    pointer   |
|data_V_data_7_V_dout      |  in |   12|   ap_fifo  |                data_V_data_7_V               |    pointer   |
|data_V_data_7_V_empty_n   |  in |    1|   ap_fifo  |                data_V_data_7_V               |    pointer   |
|data_V_data_7_V_read      | out |    1|   ap_fifo  |                data_V_data_7_V               |    pointer   |
|data_V_data_8_V_dout      |  in |   12|   ap_fifo  |                data_V_data_8_V               |    pointer   |
|data_V_data_8_V_empty_n   |  in |    1|   ap_fifo  |                data_V_data_8_V               |    pointer   |
|data_V_data_8_V_read      | out |    1|   ap_fifo  |                data_V_data_8_V               |    pointer   |
|data_V_data_9_V_dout      |  in |   12|   ap_fifo  |                data_V_data_9_V               |    pointer   |
|data_V_data_9_V_empty_n   |  in |    1|   ap_fifo  |                data_V_data_9_V               |    pointer   |
|data_V_data_9_V_read      | out |    1|   ap_fifo  |                data_V_data_9_V               |    pointer   |
|data_V_data_10_V_dout     |  in |   12|   ap_fifo  |               data_V_data_10_V               |    pointer   |
|data_V_data_10_V_empty_n  |  in |    1|   ap_fifo  |               data_V_data_10_V               |    pointer   |
|data_V_data_10_V_read     | out |    1|   ap_fifo  |               data_V_data_10_V               |    pointer   |
|data_V_data_11_V_dout     |  in |   12|   ap_fifo  |               data_V_data_11_V               |    pointer   |
|data_V_data_11_V_empty_n  |  in |    1|   ap_fifo  |               data_V_data_11_V               |    pointer   |
|data_V_data_11_V_read     | out |    1|   ap_fifo  |               data_V_data_11_V               |    pointer   |
|data_V_data_12_V_dout     |  in |   12|   ap_fifo  |               data_V_data_12_V               |    pointer   |
|data_V_data_12_V_empty_n  |  in |    1|   ap_fifo  |               data_V_data_12_V               |    pointer   |
|data_V_data_12_V_read     | out |    1|   ap_fifo  |               data_V_data_12_V               |    pointer   |
|data_V_data_13_V_dout     |  in |   12|   ap_fifo  |               data_V_data_13_V               |    pointer   |
|data_V_data_13_V_empty_n  |  in |    1|   ap_fifo  |               data_V_data_13_V               |    pointer   |
|data_V_data_13_V_read     | out |    1|   ap_fifo  |               data_V_data_13_V               |    pointer   |
|data_V_data_14_V_dout     |  in |   12|   ap_fifo  |               data_V_data_14_V               |    pointer   |
|data_V_data_14_V_empty_n  |  in |    1|   ap_fifo  |               data_V_data_14_V               |    pointer   |
|data_V_data_14_V_read     | out |    1|   ap_fifo  |               data_V_data_14_V               |    pointer   |
|data_V_data_15_V_dout     |  in |   12|   ap_fifo  |               data_V_data_15_V               |    pointer   |
|data_V_data_15_V_empty_n  |  in |    1|   ap_fifo  |               data_V_data_15_V               |    pointer   |
|data_V_data_15_V_read     | out |    1|   ap_fifo  |               data_V_data_15_V               |    pointer   |
|res_V_data_0_V_din        | out |    3|   ap_fifo  |                res_V_data_0_V                |    pointer   |
|res_V_data_0_V_full_n     |  in |    1|   ap_fifo  |                res_V_data_0_V                |    pointer   |
|res_V_data_0_V_write      | out |    1|   ap_fifo  |                res_V_data_0_V                |    pointer   |
|res_V_data_1_V_din        | out |    3|   ap_fifo  |                res_V_data_1_V                |    pointer   |
|res_V_data_1_V_full_n     |  in |    1|   ap_fifo  |                res_V_data_1_V                |    pointer   |
|res_V_data_1_V_write      | out |    1|   ap_fifo  |                res_V_data_1_V                |    pointer   |
|res_V_data_2_V_din        | out |    3|   ap_fifo  |                res_V_data_2_V                |    pointer   |
|res_V_data_2_V_full_n     |  in |    1|   ap_fifo  |                res_V_data_2_V                |    pointer   |
|res_V_data_2_V_write      | out |    1|   ap_fifo  |                res_V_data_2_V                |    pointer   |
|res_V_data_3_V_din        | out |    3|   ap_fifo  |                res_V_data_3_V                |    pointer   |
|res_V_data_3_V_full_n     |  in |    1|   ap_fifo  |                res_V_data_3_V                |    pointer   |
|res_V_data_3_V_write      | out |    1|   ap_fifo  |                res_V_data_3_V                |    pointer   |
|res_V_data_4_V_din        | out |    3|   ap_fifo  |                res_V_data_4_V                |    pointer   |
|res_V_data_4_V_full_n     |  in |    1|   ap_fifo  |                res_V_data_4_V                |    pointer   |
|res_V_data_4_V_write      | out |    1|   ap_fifo  |                res_V_data_4_V                |    pointer   |
|res_V_data_5_V_din        | out |    3|   ap_fifo  |                res_V_data_5_V                |    pointer   |
|res_V_data_5_V_full_n     |  in |    1|   ap_fifo  |                res_V_data_5_V                |    pointer   |
|res_V_data_5_V_write      | out |    1|   ap_fifo  |                res_V_data_5_V                |    pointer   |
|res_V_data_6_V_din        | out |    3|   ap_fifo  |                res_V_data_6_V                |    pointer   |
|res_V_data_6_V_full_n     |  in |    1|   ap_fifo  |                res_V_data_6_V                |    pointer   |
|res_V_data_6_V_write      | out |    1|   ap_fifo  |                res_V_data_6_V                |    pointer   |
|res_V_data_7_V_din        | out |    3|   ap_fifo  |                res_V_data_7_V                |    pointer   |
|res_V_data_7_V_full_n     |  in |    1|   ap_fifo  |                res_V_data_7_V                |    pointer   |
|res_V_data_7_V_write      | out |    1|   ap_fifo  |                res_V_data_7_V                |    pointer   |
|res_V_data_8_V_din        | out |    3|   ap_fifo  |                res_V_data_8_V                |    pointer   |
|res_V_data_8_V_full_n     |  in |    1|   ap_fifo  |                res_V_data_8_V                |    pointer   |
|res_V_data_8_V_write      | out |    1|   ap_fifo  |                res_V_data_8_V                |    pointer   |
|res_V_data_9_V_din        | out |    3|   ap_fifo  |                res_V_data_9_V                |    pointer   |
|res_V_data_9_V_full_n     |  in |    1|   ap_fifo  |                res_V_data_9_V                |    pointer   |
|res_V_data_9_V_write      | out |    1|   ap_fifo  |                res_V_data_9_V                |    pointer   |
|res_V_data_10_V_din       | out |    3|   ap_fifo  |                res_V_data_10_V               |    pointer   |
|res_V_data_10_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_10_V               |    pointer   |
|res_V_data_10_V_write     | out |    1|   ap_fifo  |                res_V_data_10_V               |    pointer   |
|res_V_data_11_V_din       | out |    3|   ap_fifo  |                res_V_data_11_V               |    pointer   |
|res_V_data_11_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_11_V               |    pointer   |
|res_V_data_11_V_write     | out |    1|   ap_fifo  |                res_V_data_11_V               |    pointer   |
|res_V_data_12_V_din       | out |    3|   ap_fifo  |                res_V_data_12_V               |    pointer   |
|res_V_data_12_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_12_V               |    pointer   |
|res_V_data_12_V_write     | out |    1|   ap_fifo  |                res_V_data_12_V               |    pointer   |
|res_V_data_13_V_din       | out |    3|   ap_fifo  |                res_V_data_13_V               |    pointer   |
|res_V_data_13_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_13_V               |    pointer   |
|res_V_data_13_V_write     | out |    1|   ap_fifo  |                res_V_data_13_V               |    pointer   |
|res_V_data_14_V_din       | out |    3|   ap_fifo  |                res_V_data_14_V               |    pointer   |
|res_V_data_14_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_14_V               |    pointer   |
|res_V_data_14_V_write     | out |    1|   ap_fifo  |                res_V_data_14_V               |    pointer   |
|res_V_data_15_V_din       | out |    3|   ap_fifo  |                res_V_data_15_V               |    pointer   |
|res_V_data_15_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_15_V               |    pointer   |
|res_V_data_15_V_write     | out |    1|   ap_fifo  |                res_V_data_15_V               |    pointer   |
+--------------------------+-----+-----+------------+----------------------------------------------+--------------+

