#pragma once

#include "fattn-mma-kvarn.cuh"

static __device__ __forceinline__ uint8_t ggml_cuda_fattn_kvarn_unpack_record(
        const uint8_t * record, const int index, const int bits) {
    if (bits == 8) {
        return record[index];
    }
    if (bits == 4) {
        const uint8_t packed = record[index >> 1];
        return (packed >> ((index & 1) << 2)) & 0x0fu;
    }
    if (bits == 2) {
        const uint8_t packed = record[index >> 2];
        return (packed >> ((index & 3) << 1)) & 0x03u;
    }
    const int bit_offset = index * bits;
    const int byte_offset = bit_offset >> 3;
    const int bit_in_byte = bit_offset & 7;
    const uint16_t packed = (uint16_t) record[byte_offset] | ((uint16_t) record[byte_offset + 1] << 8);
    return (packed >> bit_in_byte) & ((1u << bits) - 1u);
}

// Decode two consecutive values at an even element index. KVarN value records
// are row-major and the MMA loader consumes dimensions in pairs, so one packed
// window and one bit-offset calculation serve both output lanes.
static __device__ __forceinline__ uint16_t ggml_cuda_fattn_kvarn_unpack_record_pair(
        const uint8_t * record, const int index, const int bits) {
    if (bits == 8) {
        return (uint16_t) record[index] | ((uint16_t) record[index + 1] << 8);
    }
    if (bits == 4) {
        const uint8_t packed = record[index >> 1];
        return (uint16_t) (packed & 0x0fu) | ((uint16_t) (packed >> 4) << 8);
    }
    if (bits == 2) {
        const uint8_t packed = record[index >> 2];
        const int shift = (index & 3) << 1;
        return (uint16_t) ((packed >> shift) & 0x03u) |
            ((uint16_t) ((packed >> (shift + 2)) & 0x03u) << 8);
    }
    const int bit_offset = index * bits;
    const int byte_offset = bit_offset >> 3;
    const int bit_in_byte = bit_offset & 7;
    const uint16_t packed = (uint16_t) record[byte_offset] | ((uint16_t) record[byte_offset + 1] << 8);
    const uint16_t mask = (1u << bits) - 1u;
    return (uint16_t) ((packed >> bit_in_byte) & mask) |
        (uint16_t) (((packed >> (bit_in_byte + bits)) & mask) << 8);
}

static __device__ __forceinline__ float ggml_cuda_fattn_kvarn_load_stage_rotated(
        const ggml_cuda_fattn_kvarn_desc & desc,
        const int stage_pos,
        const int record_head,
        const int dim) {
    const int64_t base = ((int64_t) stage_pos * desc.n_record_heads + record_head) *
        desc.record_dim;
    return __half2float(desc.stage[base + dim]);
}

// Block-shared resolution of a token to its storage location. All fields
// depend only on (desc, token), so one thread can resolve per token and
// broadcast to the block instead of all 128 threads repeating the index
// math (64-bit div/mod, branches).
struct ggml_cuda_fattn_kvarn_resolved_token {
    bool from_stage;
    bool from_record;
    int pos;
    int stage_pos;
    const uint8_t * record;
    const half * scale_axis;
    const half * zp_axis;
    const half * other_axis;
};

static __device__ __forceinline__ ggml_cuda_fattn_kvarn_resolved_token
ggml_cuda_fattn_kvarn_resolve_token(
        const ggml_cuda_fattn_kvarn_desc & desc,
        const int token) {
    ggml_cuda_fattn_kvarn_resolved_token out = {};
    int group;
    int pos;
    bool from_stage;
    bool from_record;
    int stage_pos;
    int record_group;

    if (desc.swa || desc.read_indirect) {
        const int64_t encoded = desc.indices[token];
        if (encoded == -1) {
            return out;
        }
        bool explicitly_staged;
        int assigned_slot = -1;
        const int64_t abs_pos = ggml_cuda_fattn_kvarn_read_cell(
                desc, encoded, explicitly_staged, &assigned_slot);
        group = (int) (abs_pos / GGML_CUDA_FATTN_KVARN_DIM);
        pos   = (int) (abs_pos - (int64_t) group * GGML_CUDA_FATTN_KVARN_DIM);
        from_stage = explicitly_staged ||
            (!(desc.read_indirect && !desc.swa) && ggml_cuda_fattn_kvarn_group_from_stage(desc, group));
        from_record = !explicitly_staged && (desc.read_indirect && !desc.swa ? true :
            ggml_cuda_fattn_kvarn_group_from_record(desc, group));
        stage_pos = ggml_cuda_fattn_kvarn_stage_pos(
                desc, group, pos, assigned_slot);
        record_group = desc.swa ? group % desc.groups_per_stream :
            desc.stream * desc.groups_per_stream + group;
    } else {
        group = token / GGML_CUDA_FATTN_KVARN_DIM;
        pos   = token - group * GGML_CUDA_FATTN_KVARN_DIM;
        from_stage = ggml_cuda_fattn_kvarn_group_from_stage(desc, group);
        from_record = ggml_cuda_fattn_kvarn_group_from_record(desc, group);
        const int stage_base = desc.stream * GGML_CUDA_FATTN_KVARN_DIM * desc.stage_groups;
        stage_pos = stage_base + (group == 0 ? pos :
            GGML_CUDA_FATTN_KVARN_DIM + ((group - 1) % desc.tail_groups) * GGML_CUDA_FATTN_KVARN_DIM + pos);
        record_group = desc.stream * desc.groups_per_stream + group;
    }

    out.pos = pos;
    out.from_stage = from_stage;
    out.from_record = from_record;
    out.stage_pos = stage_pos;
    if (from_record) {
        // NOTE: record_head (slice) is applied by the caller.
        out.record = desc.records + (int64_t) record_group * desc.n_record_heads * desc.record_bytes;
        const int payload_bytes = GGML_CUDA_FATTN_KVARN_DIM * GGML_CUDA_FATTN_KVARN_DIM * desc.bits / 8;
        out.scale_axis = (const half *) (out.record + payload_bytes);
        out.zp_axis = out.scale_axis + GGML_CUDA_FATTN_KVARN_DIM;
        out.other_axis = out.zp_axis + GGML_CUDA_FATTN_KVARN_DIM;
    }
    return out;
}

static __device__ __forceinline__ float ggml_cuda_fattn_kvarn_load_resolved(
        const ggml_cuda_fattn_kvarn_desc & desc,
        const ggml_cuda_fattn_kvarn_resolved_token & rt,
        const int slice,
        const int dim) {
    const int record_head = desc.head_base + slice;
    if (rt.from_stage) {
        return ggml_cuda_fattn_kvarn_load_stage_rotated(desc, rt.stage_pos, record_head, dim);
    }
    if (!rt.from_record) {
        return 0.0f;
    }
    const uint8_t * record = rt.record + (int64_t) record_head * desc.record_bytes;
    const int payload_bytes = GGML_CUDA_FATTN_KVARN_DIM * GGML_CUDA_FATTN_KVARN_DIM * desc.bits / 8;
    const half * scale_axis = (const half *) (record + payload_bytes);
    const half * zp_axis    = scale_axis + GGML_CUDA_FATTN_KVARN_DIM;
    const half * other_axis = zp_axis + GGML_CUDA_FATTN_KVARN_DIM;
    const int row = desc.value ? rt.pos : dim;
    const int col = desc.value ? dim : rt.pos;
    const uint8_t q = ggml_cuda_fattn_kvarn_unpack_record(
        record, row * GGML_CUDA_FATTN_KVARN_DIM + col, desc.bits);
    return (float(q) * __half2float(scale_axis[row]) + __half2float(zp_axis[row])) *
        __half2float(other_axis[col]);
}

static __device__ __forceinline__ float ggml_cuda_fattn_kvarn_load_rotated(
        const ggml_cuda_fattn_kvarn_desc & desc,
        const int token,
        const int slice,
        const int dim) {
    const int record_head = desc.head_base + slice;

    int group;
    int pos;
    bool from_stage;
    bool from_record;
    int stage_pos;
    int record_group;

    if (desc.swa || desc.read_indirect) {
        const int64_t encoded = desc.indices[token];
        if (encoded == -1) {
            return 0.0f;
        }
        bool explicitly_staged;
        int assigned_slot = -1;
        const int64_t abs_pos = ggml_cuda_fattn_kvarn_read_cell(
                desc, encoded, explicitly_staged, &assigned_slot);
        group = (int) (abs_pos / GGML_CUDA_FATTN_KVARN_DIM);
        pos   = (int) (abs_pos - (int64_t) group * GGML_CUDA_FATTN_KVARN_DIM);
        from_stage = explicitly_staged ||
            (!(desc.read_indirect && !desc.swa) && ggml_cuda_fattn_kvarn_group_from_stage(desc, group));
        from_record = !explicitly_staged && (desc.read_indirect && !desc.swa ? true :
            ggml_cuda_fattn_kvarn_group_from_record(desc, group));
        stage_pos = ggml_cuda_fattn_kvarn_stage_pos(
                desc, group, pos, assigned_slot);
        record_group = desc.swa ? group % desc.groups_per_stream :
            desc.stream * desc.groups_per_stream + group;
    } else {
        group = token / GGML_CUDA_FATTN_KVARN_DIM;
        pos   = token - group * GGML_CUDA_FATTN_KVARN_DIM;
        from_stage = ggml_cuda_fattn_kvarn_group_from_stage(desc, group);
        from_record = ggml_cuda_fattn_kvarn_group_from_record(desc, group);
        const int stage_base = desc.stream * GGML_CUDA_FATTN_KVARN_DIM * desc.stage_groups;
        stage_pos = stage_base + (group == 0 ? pos :
            GGML_CUDA_FATTN_KVARN_DIM + ((group - 1) % desc.tail_groups) * GGML_CUDA_FATTN_KVARN_DIM + pos);
        record_group = desc.stream * desc.groups_per_stream + group;
    }

    if (from_stage) {
        return ggml_cuda_fattn_kvarn_load_stage_rotated(desc, stage_pos, record_head, dim);
    }

    if (!from_record) {
        return 0.0f;
    }

    const uint8_t * record = desc.records +
        ((int64_t) record_group * desc.n_record_heads + record_head) * desc.record_bytes;
    const int rows = desc.value ? GGML_CUDA_FATTN_KVARN_DIM : desc.record_dim;
    const int cols = desc.value ? desc.record_dim : GGML_CUDA_FATTN_KVARN_DIM;
    const int payload_bytes = desc.record_dim * GGML_CUDA_FATTN_KVARN_DIM * desc.bits / 8;
    const half * scale_axis = (const half *) (record + payload_bytes);
    const half * zp_axis    = scale_axis + rows;
    const half * other_axis = zp_axis + rows;
    const int row = desc.value ? pos : dim;
    const int col = desc.value ? dim : pos;
    const uint8_t q = ggml_cuda_fattn_kvarn_unpack_record(
        record, row * cols + col, desc.bits);
    return (float(q) * __half2float(scale_axis[row]) + __half2float(zp_axis[row])) *
        __half2float(other_axis[col]);
}
