#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Dec 15 15:49:45 2023
# Process ID: 16408
# Current directory: D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33708 D:\Project\FPGA\Whac_A_Mole_Verilog\Sevensegment\Sevensegment.xpr
# Log file: D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/vivado.log
# Journal file: D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment\vivado.jou
# Running On: Smile, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 14, Host memory: 16849 MB
#-----------------------------------------------------------
start_gui
open_project D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.xpr
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/SevenSeg_CTRL.v]
set_property is_enabled true [get_files  D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/sevensegment.v]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/sim_1/new/test_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/sim_1/new/test_tb.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/sim_1/new/test1_tb.v w ]
add_files -fileset sim_1 D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/sim_1/new/test1_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
source test1_tb.tcl
close_sim
launch_simulation
source test1_tb.tcl
file mkdir D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/sources_1/new
close [ open D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/sources_1/new/binary_bcd.v w ]
add_files D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/sources_1/new/binary_bcd.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/binary_to_bcd.v] -no_script -reset -force -quiet
remove_files  D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/binary_to_bcd.v
export_ip_user_files -of_objects  [get_files D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/linedecoder.v] -no_script -reset -force -quiet
remove_files  D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/linedecoder.v
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list CLK]]
set_property IOSTANDARD LVCMOS33 [get_ports [list I0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list I1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list I2]]
set_property IOSTANDARD LVCMOS33 [get_ports [list I3]]
set_property IOSTANDARD LVCMOS33 [get_ports [list I4]]
set_property IOSTANDARD LVCMOS33 [get_ports [list I5]]
set_property IOSTANDARD LVCMOS33 [get_ports [list I6]]
set_property IOSTANDARD LVCMOS33 [get_ports [list I7]]
set_property IOSTANDARD LVCMOS33 [get_ports [list N_Reset]]
set_property IOSTANDARD LVCMOS33 [get_ports [list SEG_DATA]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {SEG_COM[7]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {SEG_COM[6]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {SEG_COM[5]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {SEG_COM[4]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {SEG_COM[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {SEG_COM[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {SEG_COM[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {SEG_COM[0]}]]
place_ports CLK B6
place_ports I0 AB3
place_ports I1 AB4
place_ports I2 Y4
place_ports I3 Y5
place_ports I4 W5
place_ports I5 V6
place_ports I6 AB5
place_ports I7 AB6
place_ports N_Reset Y6
file mkdir D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/constrs_1/new
close [ open D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/constrs_1/new/sevensegement.xdc w ]
add_files -fileset constrs_1 D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/constrs_1/new/sevensegement.xdc
set_property target_constrs_file D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/constrs_1/new/sevensegement.xdc [current_fileset -constrset]
save_constraints -force
set_property package_pin "" [get_ports [list  SEG_DATA]]
close_sim
save_constraints -force
launch_simulation
refresh_design
update_compile_order -fileset sources_1
place_ports {SEG_COM[7]} P2
place_ports {SEG_COM[6]} P3
place_ports {SEG_COM[5]} R2
place_ports {SEG_COM[4]} R3
place_ports {SEG_COM[3]} R4
place_ports {SEG_COM[2]} R5
place_ports {SEG_COM[1]} T1
place_ports {SEG_COM[0]} T2
save_constraints -force
refresh_design
set_property package_pin "" [get_ports [list  {SEG_DATA[8]}]]
refresh_design
update_compile_order -fileset sources_1
refresh_design
place_ports {SEG_DATA[6]} P1
place_ports {SEG_DATA[5]} N5
place_ports {SEG_DATA[4]} N4
place_ports {SEG_DATA[3]} N3
place_ports {SEG_DATA[2]} N1
place_ports {SEG_DATA[1]} M5
place_ports {SEG_DATA[0]} M4
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.runs/impl_1/sevensegment.bit} [get_hw_devices xc7s75_0]
current_hw_device [get_hw_devices xc7s75_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s75_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property PROGRAM.FILE {D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.runs/impl_1/sevensegment.bit} [get_hw_devices xc7s75_0]
program_hw_devices [get_hw_devices xc7s75_0]
refresh_hw_device [lindex [get_hw_devices xc7s75_0] 0]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 15
wait_on_run impl_1
open_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 15
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property PROGRAM.FILE {D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.runs/impl_1/sevensegment.bit} [get_hw_devices xc7s75_0]
program_hw_devices [get_hw_devices xc7s75_0]
refresh_hw_device [lindex [get_hw_devices xc7s75_0] 0]
