{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 21 13:52:09 2015 " "Info: Processing started: Mon Dec 21 13:52:09 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab2Download -c Lab2Download --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab2Download -c Lab2Download --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[0\] " "Info: Assuming node \"KEY\[0\]\" is an undefined clock" {  } { { "Lab2Download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2Download/Lab2Download.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "KEY\[0\] register Lab2:showReselt\|controlUnit:CU\|state.decode register Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Q\[1\] 142.29 MHz 7.028 ns Internal " "Info: Clock \"KEY\[0\]\" has Internal fmax of 142.29 MHz between source register \"Lab2:showReselt\|controlUnit:CU\|state.decode\" and destination register \"Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Q\[1\]\" (period= 7.028 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.725 ns + Longest register register " "Info: + Longest register to register delay is 6.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Lab2:showReselt\|controlUnit:CU\|state.decode 1 REG LCFF_X43_Y11_N17 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y11_N17; Fanout = 14; REG Node = 'Lab2:showReselt\|controlUnit:CU\|state.decode'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Lab2:showReselt|controlUnit:CU|state.decode } "NODE_NAME" } } { "../Lab2/controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.545 ns) 0.950 ns Lab2:showReselt\|dataPath:DP\|instructionCycleOperation:part1\|multiplexer:Meminst_mux\|Output\[2\]~1 2 COMB LCCOMB_X43_Y11_N6 79 " "Info: 2: + IC(0.405 ns) + CELL(0.545 ns) = 0.950 ns; Loc. = LCCOMB_X43_Y11_N6; Fanout = 79; COMB Node = 'Lab2:showReselt\|dataPath:DP\|instructionCycleOperation:part1\|multiplexer:Meminst_mux\|Output\[2\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.950 ns" { Lab2:showReselt|controlUnit:CU|state.decode Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|multiplexer:Meminst_mux|Output[2]~1 } "NODE_NAME" } } { "../dataPath/multiplexer.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/multiplexer.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.883 ns) + CELL(0.513 ns) 3.346 ns Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Mux6~7 3 COMB LCCOMB_X47_Y12_N4 1 " "Info: 3: + IC(1.883 ns) + CELL(0.513 ns) = 3.346 ns; Loc. = LCCOMB_X47_Y12_N4; Fanout = 1; COMB Node = 'Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Mux6~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.396 ns" { Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|multiplexer:Meminst_mux|Output[2]~1 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux6~7 } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.545 ns) 4.441 ns Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Mux6~8 4 COMB LCCOMB_X46_Y12_N30 1 " "Info: 4: + IC(0.550 ns) + CELL(0.545 ns) = 4.441 ns; Loc. = LCCOMB_X46_Y12_N30; Fanout = 1; COMB Node = 'Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Mux6~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.095 ns" { Lab2:showReselt|dataPath:DP|memRAM:part2|Mux6~7 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux6~8 } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.544 ns) 5.818 ns Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Mux6~9 5 COMB LCCOMB_X43_Y12_N26 1 " "Info: 5: + IC(0.833 ns) + CELL(0.544 ns) = 5.818 ns; Loc. = LCCOMB_X43_Y12_N26; Fanout = 1; COMB Node = 'Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Mux6~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.377 ns" { Lab2:showReselt|dataPath:DP|memRAM:part2|Mux6~8 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux6~9 } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.521 ns) 6.629 ns Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Mux6~20 6 COMB LCCOMB_X43_Y12_N10 1 " "Info: 6: + IC(0.290 ns) + CELL(0.521 ns) = 6.629 ns; Loc. = LCCOMB_X43_Y12_N10; Fanout = 1; COMB Node = 'Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Mux6~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { Lab2:showReselt|dataPath:DP|memRAM:part2|Mux6~9 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux6~20 } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.725 ns Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Q\[1\] 7 REG LCFF_X43_Y12_N11 3 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 6.725 ns; Loc. = LCFF_X43_Y12_N11; Fanout = 3; REG Node = 'Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Lab2:showReselt|dataPath:DP|memRAM:part2|Mux6~20 Lab2:showReselt|dataPath:DP|memRAM:part2|Q[1] } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.764 ns ( 41.10 % ) " "Info: Total cell delay = 2.764 ns ( 41.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.961 ns ( 58.90 % ) " "Info: Total interconnect delay = 3.961 ns ( 58.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.725 ns" { Lab2:showReselt|controlUnit:CU|state.decode Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|multiplexer:Meminst_mux|Output[2]~1 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux6~7 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux6~8 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux6~9 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux6~20 Lab2:showReselt|dataPath:DP|memRAM:part2|Q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.725 ns" { Lab2:showReselt|controlUnit:CU|state.decode {} Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|multiplexer:Meminst_mux|Output[2]~1 {} Lab2:showReselt|dataPath:DP|memRAM:part2|Mux6~7 {} Lab2:showReselt|dataPath:DP|memRAM:part2|Mux6~8 {} Lab2:showReselt|dataPath:DP|memRAM:part2|Mux6~9 {} Lab2:showReselt|dataPath:DP|memRAM:part2|Mux6~20 {} Lab2:showReselt|dataPath:DP|memRAM:part2|Q[1] {} } { 0.000ns 0.405ns 1.883ns 0.550ns 0.833ns 0.290ns 0.000ns } { 0.000ns 0.545ns 0.513ns 0.545ns 0.544ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.064 ns - Smallest " "Info: - Smallest clock skew is -0.064 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 2.999 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\[0\]\" to destination register is 2.999 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns KEY\[0\] 1 CLK PIN_R22 296 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 296; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "Lab2Download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2Download/Lab2Download.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.533 ns) + CELL(0.602 ns) 2.999 ns Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Q\[1\] 2 REG LCFF_X43_Y12_N11 3 " "Info: 2: + IC(1.533 ns) + CELL(0.602 ns) = 2.999 ns; Loc. = LCFF_X43_Y12_N11; Fanout = 3; REG Node = 'Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.135 ns" { KEY[0] Lab2:showReselt|dataPath:DP|memRAM:part2|Q[1] } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 48.88 % ) " "Info: Total cell delay = 1.466 ns ( 48.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.533 ns ( 51.12 % ) " "Info: Total interconnect delay = 1.533 ns ( 51.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.999 ns" { KEY[0] Lab2:showReselt|dataPath:DP|memRAM:part2|Q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.999 ns" { KEY[0] {} KEY[0]~combout {} Lab2:showReselt|dataPath:DP|memRAM:part2|Q[1] {} } { 0.000ns 0.000ns 1.533ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 3.063 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[0\]\" to source register is 3.063 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns KEY\[0\] 1 CLK PIN_R22 296 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 296; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "Lab2Download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2Download/Lab2Download.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.597 ns) + CELL(0.602 ns) 3.063 ns Lab2:showReselt\|controlUnit:CU\|state.decode 2 REG LCFF_X43_Y11_N17 14 " "Info: 2: + IC(1.597 ns) + CELL(0.602 ns) = 3.063 ns; Loc. = LCFF_X43_Y11_N17; Fanout = 14; REG Node = 'Lab2:showReselt\|controlUnit:CU\|state.decode'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.199 ns" { KEY[0] Lab2:showReselt|controlUnit:CU|state.decode } "NODE_NAME" } } { "../Lab2/controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 47.86 % ) " "Info: Total cell delay = 1.466 ns ( 47.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.597 ns ( 52.14 % ) " "Info: Total interconnect delay = 1.597 ns ( 52.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.063 ns" { KEY[0] Lab2:showReselt|controlUnit:CU|state.decode } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.063 ns" { KEY[0] {} KEY[0]~combout {} Lab2:showReselt|controlUnit:CU|state.decode {} } { 0.000ns 0.000ns 1.597ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.999 ns" { KEY[0] Lab2:showReselt|dataPath:DP|memRAM:part2|Q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.999 ns" { KEY[0] {} KEY[0]~combout {} Lab2:showReselt|dataPath:DP|memRAM:part2|Q[1] {} } { 0.000ns 0.000ns 1.533ns } { 0.000ns 0.864ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.063 ns" { KEY[0] Lab2:showReselt|controlUnit:CU|state.decode } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.063 ns" { KEY[0] {} KEY[0]~combout {} Lab2:showReselt|controlUnit:CU|state.decode {} } { 0.000ns 0.000ns 1.597ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../Lab2/controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.725 ns" { Lab2:showReselt|controlUnit:CU|state.decode Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|multiplexer:Meminst_mux|Output[2]~1 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux6~7 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux6~8 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux6~9 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux6~20 Lab2:showReselt|dataPath:DP|memRAM:part2|Q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.725 ns" { Lab2:showReselt|controlUnit:CU|state.decode {} Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|multiplexer:Meminst_mux|Output[2]~1 {} Lab2:showReselt|dataPath:DP|memRAM:part2|Mux6~7 {} Lab2:showReselt|dataPath:DP|memRAM:part2|Mux6~8 {} Lab2:showReselt|dataPath:DP|memRAM:part2|Mux6~9 {} Lab2:showReselt|dataPath:DP|memRAM:part2|Mux6~20 {} Lab2:showReselt|dataPath:DP|memRAM:part2|Q[1] {} } { 0.000ns 0.405ns 1.883ns 0.550ns 0.833ns 0.290ns 0.000ns } { 0.000ns 0.545ns 0.513ns 0.545ns 0.544ns 0.521ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.999 ns" { KEY[0] Lab2:showReselt|dataPath:DP|memRAM:part2|Q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.999 ns" { KEY[0] {} KEY[0]~combout {} Lab2:showReselt|dataPath:DP|memRAM:part2|Q[1] {} } { 0.000ns 0.000ns 1.533ns } { 0.000ns 0.864ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.063 ns" { KEY[0] Lab2:showReselt|controlUnit:CU|state.decode } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.063 ns" { KEY[0] {} KEY[0]~combout {} Lab2:showReselt|controlUnit:CU|state.decode {} } { 0.000ns 0.000ns 1.597ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Lab2:showReselt\|dataPath:DP\|memRAM:part2\|REGISTER\[4\]\[7\] KEY\[1\] KEY\[0\] 7.404 ns register " "Info: tsu for register \"Lab2:showReselt\|dataPath:DP\|memRAM:part2\|REGISTER\[4\]\[7\]\" (data pin = \"KEY\[1\]\", clock pin = \"KEY\[0\]\") is 7.404 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.462 ns + Longest pin register " "Info: + Longest pin to register delay is 10.462 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns KEY\[1\] 1 PIN PIN_R21 49 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 49; PIN Node = 'KEY\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "Lab2Download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2Download/Lab2Download.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.903 ns) + CELL(0.513 ns) 8.280 ns Lab2:showReselt\|dataPath:DP\|memRAM:part2\|REGISTER\[4\]\[6\]~26 2 COMB LCCOMB_X44_Y11_N2 8 " "Info: 2: + IC(6.903 ns) + CELL(0.513 ns) = 8.280 ns; Loc. = LCCOMB_X44_Y11_N2; Fanout = 8; COMB Node = 'Lab2:showReselt\|dataPath:DP\|memRAM:part2\|REGISTER\[4\]\[6\]~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.416 ns" { KEY[1] Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[4][6]~26 } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.424 ns) + CELL(0.758 ns) 10.462 ns Lab2:showReselt\|dataPath:DP\|memRAM:part2\|REGISTER\[4\]\[7\] 3 REG LCFF_X39_Y10_N29 1 " "Info: 3: + IC(1.424 ns) + CELL(0.758 ns) = 10.462 ns; Loc. = LCFF_X39_Y10_N29; Fanout = 1; REG Node = 'Lab2:showReselt\|dataPath:DP\|memRAM:part2\|REGISTER\[4\]\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.182 ns" { Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[4][6]~26 Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[4][7] } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.135 ns ( 20.41 % ) " "Info: Total cell delay = 2.135 ns ( 20.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.327 ns ( 79.59 % ) " "Info: Total interconnect delay = 8.327 ns ( 79.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.462 ns" { KEY[1] Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[4][6]~26 Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[4][7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.462 ns" { KEY[1] {} KEY[1]~combout {} Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[4][6]~26 {} Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[4][7] {} } { 0.000ns 0.000ns 6.903ns 1.424ns } { 0.000ns 0.864ns 0.513ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 3.020 ns - Shortest register " "Info: - Shortest clock path from clock \"KEY\[0\]\" to destination register is 3.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns KEY\[0\] 1 CLK PIN_R22 296 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 296; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "Lab2Download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2Download/Lab2Download.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.554 ns) + CELL(0.602 ns) 3.020 ns Lab2:showReselt\|dataPath:DP\|memRAM:part2\|REGISTER\[4\]\[7\] 2 REG LCFF_X39_Y10_N29 1 " "Info: 2: + IC(1.554 ns) + CELL(0.602 ns) = 3.020 ns; Loc. = LCFF_X39_Y10_N29; Fanout = 1; REG Node = 'Lab2:showReselt\|dataPath:DP\|memRAM:part2\|REGISTER\[4\]\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.156 ns" { KEY[0] Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[4][7] } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 48.54 % ) " "Info: Total cell delay = 1.466 ns ( 48.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.554 ns ( 51.46 % ) " "Info: Total interconnect delay = 1.554 ns ( 51.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.020 ns" { KEY[0] Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[4][7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.020 ns" { KEY[0] {} KEY[0]~combout {} Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[4][7] {} } { 0.000ns 0.000ns 1.554ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.462 ns" { KEY[1] Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[4][6]~26 Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[4][7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.462 ns" { KEY[1] {} KEY[1]~combout {} Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[4][6]~26 {} Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[4][7] {} } { 0.000ns 0.000ns 6.903ns 1.424ns } { 0.000ns 0.864ns 0.513ns 0.758ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.020 ns" { KEY[0] Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[4][7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.020 ns" { KEY[0] {} KEY[0]~combout {} Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[4][7] {} } { 0.000ns 0.000ns 1.554ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "KEY\[0\] LEDR\[3\] Lab2:showReselt\|dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[3\] 7.874 ns register " "Info: tco from clock \"KEY\[0\]\" to destination pin \"LEDR\[3\]\" through register \"Lab2:showReselt\|dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[3\]\" is 7.874 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 2.920 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[0\]\" to source register is 2.920 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns KEY\[0\] 1 CLK PIN_R22 296 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 296; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "Lab2Download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2Download/Lab2Download.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.602 ns) 2.920 ns Lab2:showReselt\|dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[3\] 2 REG LCFF_X48_Y10_N1 18 " "Info: 2: + IC(1.454 ns) + CELL(0.602 ns) = 2.920 ns; Loc. = LCFF_X48_Y10_N1; Fanout = 18; REG Node = 'Lab2:showReselt\|dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.056 ns" { KEY[0] Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[3] } "NODE_NAME" } } { "../dataPath/register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 50.21 % ) " "Info: Total cell delay = 1.466 ns ( 50.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.454 ns ( 49.79 % ) " "Info: Total interconnect delay = 1.454 ns ( 49.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.920 ns" { KEY[0] Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.920 ns" { KEY[0] {} KEY[0]~combout {} Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[3] {} } { 0.000ns 0.000ns 1.454ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../dataPath/register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.677 ns + Longest register pin " "Info: + Longest register to pin delay is 4.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Lab2:showReselt\|dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[3\] 1 REG LCFF_X48_Y10_N1 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y10_N1; Fanout = 18; REG Node = 'Lab2:showReselt\|dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[3] } "NODE_NAME" } } { "../dataPath/register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.827 ns) + CELL(2.850 ns) 4.677 ns LEDR\[3\] 2 PIN PIN_Y19 0 " "Info: 2: + IC(1.827 ns) + CELL(2.850 ns) = 4.677 ns; Loc. = PIN_Y19; Fanout = 0; PIN Node = 'LEDR\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.677 ns" { Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[3] LEDR[3] } "NODE_NAME" } } { "Lab2Download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2Download/Lab2Download.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.850 ns ( 60.94 % ) " "Info: Total cell delay = 2.850 ns ( 60.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.827 ns ( 39.06 % ) " "Info: Total interconnect delay = 1.827 ns ( 39.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.677 ns" { Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[3] LEDR[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.677 ns" { Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[3] {} LEDR[3] {} } { 0.000ns 1.827ns } { 0.000ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.920 ns" { KEY[0] Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.920 ns" { KEY[0] {} KEY[0]~combout {} Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[3] {} } { 0.000ns 0.000ns 1.454ns } { 0.000ns 0.864ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.677 ns" { Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[3] LEDR[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.677 ns" { Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[3] {} LEDR[3] {} } { 0.000ns 1.827ns } { 0.000ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Lab2:showReselt\|dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[0\] SW\[1\] KEY\[0\] 0.396 ns register " "Info: th for register \"Lab2:showReselt\|dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[0\]\" (data pin = \"SW\[1\]\", clock pin = \"KEY\[0\]\") is 0.396 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 2.593 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[0\]\" to destination register is 2.593 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns KEY\[0\] 1 CLK PIN_R22 296 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 296; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "Lab2Download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2Download/Lab2Download.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.602 ns) 2.593 ns Lab2:showReselt\|dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[0\] 2 REG LCFF_X49_Y10_N17 18 " "Info: 2: + IC(1.127 ns) + CELL(0.602 ns) = 2.593 ns; Loc. = LCFF_X49_Y10_N17; Fanout = 18; REG Node = 'Lab2:showReselt\|dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { KEY[0] Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[0] } "NODE_NAME" } } { "../dataPath/register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 56.54 % ) " "Info: Total cell delay = 1.466 ns ( 56.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.127 ns ( 43.46 % ) " "Info: Total interconnect delay = 1.127 ns ( 43.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.593 ns" { KEY[0] Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.593 ns" { KEY[0] {} KEY[0]~combout {} Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[0] {} } { 0.000ns 0.000ns 1.127ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "../dataPath/register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.483 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[1\] 1 PIN PIN_L21 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 1; PIN Node = 'SW\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "Lab2Download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2Download/Lab2Download.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.521 ns) 2.387 ns Lab2:showReselt\|dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[0\]~0 2 COMB LCCOMB_X49_Y10_N16 1 " "Info: 2: + IC(0.840 ns) + CELL(0.521 ns) = 2.387 ns; Loc. = LCCOMB_X49_Y10_N16; Fanout = 1; COMB Node = 'Lab2:showReselt\|dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.361 ns" { SW[1] Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[0]~0 } "NODE_NAME" } } { "../dataPath/register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.483 ns Lab2:showReselt\|dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[0\] 3 REG LCFF_X49_Y10_N17 18 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.483 ns; Loc. = LCFF_X49_Y10_N17; Fanout = 18; REG Node = 'Lab2:showReselt\|dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[0]~0 Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[0] } "NODE_NAME" } } { "../dataPath/register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.643 ns ( 66.17 % ) " "Info: Total cell delay = 1.643 ns ( 66.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.840 ns ( 33.83 % ) " "Info: Total interconnect delay = 0.840 ns ( 33.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { SW[1] Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[0]~0 Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { SW[1] {} SW[1]~combout {} Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[0]~0 {} Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[0] {} } { 0.000ns 0.000ns 0.840ns 0.000ns } { 0.000ns 1.026ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.593 ns" { KEY[0] Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.593 ns" { KEY[0] {} KEY[0]~combout {} Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[0] {} } { 0.000ns 0.000ns 1.127ns } { 0.000ns 0.864ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { SW[1] Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[0]~0 Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { SW[1] {} SW[1]~combout {} Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[0]~0 {} Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[0] {} } { 0.000ns 0.000ns 0.840ns 0.000ns } { 0.000ns 1.026ns 0.521ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Peak virtual memory: 160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 21 13:52:10 2015 " "Info: Processing ended: Mon Dec 21 13:52:10 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
