Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Sep 15 12:47:26 2021
| Host         : DESKTOP-01OUUJ0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Car_FSM_control_sets_placed.rpt
| Design       : Car_FSM
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            6 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              82 |           15 |
| No           | No                    | Yes                    |               6 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+---------------+------------------+------------------+----------------+
|         Clock Signal         | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------------+---------------+------------------+------------------+----------------+
|  rightLED_reg[2]_i_2_n_0     |               |                  |                1 |              6 |
|  nextState                   |               |                  |                2 |              6 |
|  count_div_reg[25]           |               |                  |                2 |              6 |
|  count_div_reg[25]           |               | rst_IBUF         |                1 |              6 |
|  nextCountVal_reg[2]_i_2_n_0 |               |                  |                2 |              6 |
|  leftLED_reg[2]_i_2_n_0      |               |                  |                1 |              6 |
|  clk_IBUF_BUFG               |               |                  |                7 |             52 |
+------------------------------+---------------+------------------+------------------+----------------+


