<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcvu11p-flga2577-1-e</Part>
        <TopModelName>process_data</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <link_loop>
                <Slack>7.30</Slack>
                <TripCount>10</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
                <frame_loop>
                    <Slack>7.30</Slack>
                    <TripCount>6000</TripCount>
                    <Latency>
                        <range>
                            <min>1566000</min>
                            <max>2004000</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>15660000</min>
                            <max>20040000</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <IterationLatency>
                        <range>
                            <min>261</min>
                            <max>334</max>
                        </range>
                    </IterationLatency>
                    <InstanceList/>
                </frame_loop>
                <second_chan_loop>
                    <Slack>7.30</Slack>
                    <TripCount>256</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>undef</IterationLatency>
                    <InstanceList/>
                </second_chan_loop>
            </link_loop>
            <VITIS_LOOP_939_7>
                <Slack>7.30</Slack>
                <TripCount>47</TripCount>
                <Latency>
                    <range>
                        <min>464921133</min>
                        <max>464928465</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>4649211330</min>
                        <max>4649284650</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>9891939</min>
                        <max>9892095</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_939_7>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>9113</BRAM_18K>
            <DSP>392</DSP>
            <FF>206257</FF>
            <LUT>171400</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9216</DSP>
            <FF>2592000</FF>
            <LUT>1296000</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>process_data</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>process_data</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>process_data</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WSTRB</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWADDR</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWLEN</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWSIZE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWBURST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWLOCK</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWCACHE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWPROT</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWQOS</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWREGION</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WDATA</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WSTRB</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WLAST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARADDR</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARLEN</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARSIZE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARBURST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARLOCK</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARCACHE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARPROT</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARQOS</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARREGION</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RDATA</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RLAST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RRESP</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BRESP</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWVALID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWREADY</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWADDR</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWLEN</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWSIZE</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWBURST</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWLOCK</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWCACHE</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWPROT</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWQOS</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWREGION</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWUSER</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WVALID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WREADY</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WDATA</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WSTRB</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WLAST</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WUSER</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARVALID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARREADY</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARADDR</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARLEN</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARSIZE</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARBURST</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARLOCK</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARCACHE</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARPROT</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARQOS</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARREGION</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARUSER</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RVALID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RREADY</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RDATA</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RLAST</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RUSER</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RRESP</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_BVALID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_BREADY</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_BRESP</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_BID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_BUSER</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWVALID</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWREADY</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWADDR</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWID</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWLEN</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWSIZE</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWBURST</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWLOCK</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWCACHE</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWPROT</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWQOS</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWREGION</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWUSER</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_WVALID</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_WREADY</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_WDATA</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_WSTRB</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_WLAST</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_WID</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_WUSER</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARVALID</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARREADY</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARADDR</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARID</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARLEN</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARSIZE</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARBURST</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARLOCK</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARCACHE</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARPROT</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARQOS</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARREGION</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARUSER</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_RVALID</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_RREADY</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_RDATA</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_RLAST</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_RID</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_RUSER</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_RRESP</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_BVALID</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_BREADY</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_BRESP</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_BID</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_BUSER</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="6">
            <ModuleName>process_data</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_process_data_Pipeline_VITIS_LOOP_918_4_VITIS_LOOP_920_5_fu_6580</InstName>
                    <ModuleName>process_data_Pipeline_VITIS_LOOP_918_4_VITIS_LOOP_920_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6580</ID>
                    <BindInstances>add_ln918_1_fu_109_p2 add_ln918_fu_121_p2 mac_muladd_9ns_13ns_8ns_22_4_1_U472 mac_muladd_9ns_13ns_8ns_22_4_1_U472 add_ln920_fu_153_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_process_data_Pipeline_first_chan_loop_first_chan_frame_loop_fu_6587</InstName>
                    <ModuleName>process_data_Pipeline_first_chan_loop_first_chan_frame_loop</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6587</ID>
                    <BindInstances>add_ln372_fu_871_p2 iChan_3_fu_883_p2 sum_1_fu_1091_p2 add_ln378_fu_991_p2 mul_21ns_23ns_43_1_1_U173</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_process_data_Pipeline_frame_chan_loop_fu_6692</InstName>
                    <ModuleName>process_data_Pipeline_frame_chan_loop</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6692</ID>
                    <BindInstances>iChan_2_fu_2490_p2 add_ln163_fu_2576_p2 sub_ln102_fu_2532_p2 sub_ln106_fu_2724_p2 add_ln111_fu_2557_p2 p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_50_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_51_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_52_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_53_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_54_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_55_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_56_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_57_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_58_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_59_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_process_data_Pipeline_VITIS_LOOP_169_1_fu_6996</InstName>
                    <ModuleName>process_data_Pipeline_VITIS_LOOP_169_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6996</ID>
                    <BindInstances>add_ln169_fu_136_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_process_data_Pipeline_4_fu_7006</InstName>
                    <ModuleName>process_data_Pipeline_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7006</ID>
                    <BindInstances>add_ln202_3_fu_248_p2 add_ln202_1_fu_254_p2 add_ln202_4_fu_280_p2 add_ln201_fu_311_p2 add_ln203_fu_336_p2 add_ln203_2_fu_386_p2 add_ln203_1_fu_417_p2 add_ln203_3_fu_442_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_process_data_Pipeline_VITIS_LOOP_651_2_fu_7021</InstName>
                    <ModuleName>process_data_Pipeline_VITIS_LOOP_651_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7021</ID>
                    <BindInstances>add_ln651_fu_2050_p2 add_ln694_fu_2060_p2 add_ln656_fu_2557_p2 planes2_d0</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_process_data_Pipeline_VITIS_LOOP_399_1_fu_7251</InstName>
                    <ModuleName>process_data_Pipeline_VITIS_LOOP_399_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7251</ID>
                    <BindInstances>add_ln399_fu_2050_p2 add_ln442_fu_2060_p2 add_ln405_fu_2557_p2 planes_d0</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_myproject_fu_7481</InstName>
                    <ModuleName>myproject</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7481</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_U0</InstName>
                            <ModuleName>zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>5676</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth_fu_22</InstName>
                                    <ModuleName>zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>22</ID>
                                    <BindInstances>add_ln51_fu_64_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain_fu_28</InstName>
                                    <ModuleName>zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>28</ID>
                                    <BindInstances>add_ln59_fu_75_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth_fu_36</InstName>
                                    <ModuleName>zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>36</ID>
                                    <BindInstances>add_ln75_fu_64_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0</InstName>
                            <ModuleName>conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>5683</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s_fu_80</InstName>
                                    <ModuleName>compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>80</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s_fu_95</InstName>
                                            <ModuleName>shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>95</ID>
                                            <BindInstances>void_conv_2d_buffer_cl_stream_stream_weight_t_bias_t_line_buffer_U void_conv_2d_buffer_cl_stream_stream_weight_t_bias_t_line_buffer_1_U</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s_fu_123</InstName>
                                            <ModuleName>dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>123</ID>
                                            <BindInstances>mul_16s_16s_26_1_1_U494 sub_ln138_fu_4588_p2 w_index_fu_4470_p2 acc_48_fu_4600_p2 mul_16s_9s_25_1_1_U496 sub_ln138_1_fu_4702_p2 acc_65_fu_4714_p2 in_index_1_fu_4736_p2 outidx_U w3_U</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>add_ln313_fu_386_p2 add_ln328_fu_403_p2 add_ln317_fu_433_p2 add_ln323_fu_450_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln79_fu_136_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0</InstName>
                            <ModuleName>pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>5723</ID>
                            <BindInstances>add_ln241_fu_1402_p2 add_ln50_385_fu_6661_p2 add_ln50_388_fu_6679_p2 add_ln50_391_fu_6691_p2 add_ln50_392_fu_6697_p2 add_ln50_395_fu_6715_p2 sub_ln25_fu_9203_p2 sub_ln25_255_fu_9233_p2 add_ln50_400_fu_6739_p2 add_ln50_403_fu_6757_p2 add_ln50_406_fu_6769_p2 add_ln50_407_fu_6775_p2 add_ln50_410_fu_6793_p2 sub_ln25_256_fu_9280_p2 sub_ln25_257_fu_9310_p2 add_ln50_415_fu_6817_p2 add_ln50_418_fu_6835_p2 add_ln50_421_fu_6847_p2 add_ln50_422_fu_6853_p2 add_ln50_425_fu_6871_p2 sub_ln25_258_fu_9357_p2 sub_ln25_259_fu_9387_p2 add_ln50_430_fu_6895_p2 add_ln50_433_fu_6913_p2 add_ln50_436_fu_6925_p2 add_ln50_437_fu_6931_p2 add_ln50_440_fu_6949_p2 sub_ln25_260_fu_9434_p2 sub_ln25_261_fu_9464_p2 add_ln50_445_fu_6973_p2 add_ln50_448_fu_6991_p2 add_ln50_451_fu_7003_p2 add_ln50_452_fu_7009_p2 add_ln50_455_fu_7027_p2 sub_ln25_262_fu_9511_p2 sub_ln25_263_fu_9541_p2 add_ln50_460_fu_7051_p2 add_ln50_463_fu_7069_p2 add_ln50_466_fu_7081_p2 add_ln50_467_fu_7087_p2 add_ln50_470_fu_7105_p2 sub_ln25_264_fu_9588_p2 sub_ln25_265_fu_9618_p2 add_ln50_475_fu_7129_p2 add_ln50_478_fu_7147_p2 add_ln50_481_fu_7159_p2 add_ln50_482_fu_7165_p2 add_ln50_485_fu_7183_p2 sub_ln25_266_fu_9665_p2 sub_ln25_267_fu_9695_p2 add_ln50_490_fu_7207_p2 add_ln50_493_fu_7225_p2 add_ln50_496_fu_7237_p2 add_ln50_497_fu_7243_p2 add_ln50_500_fu_7261_p2 sub_ln25_268_fu_9742_p2 sub_ln25_269_fu_9772_p2 add_ln50_505_fu_7285_p2 add_ln50_508_fu_7303_p2 add_ln50_511_fu_7315_p2 add_ln50_512_fu_7321_p2 add_ln50_515_fu_7339_p2 sub_ln25_270_fu_9819_p2 sub_ln25_271_fu_9849_p2 add_ln50_520_fu_7363_p2 add_ln50_523_fu_7381_p2 add_ln50_526_fu_7393_p2 add_ln50_527_fu_7399_p2 add_ln50_530_fu_7417_p2 sub_ln25_272_fu_9896_p2 sub_ln25_273_fu_9926_p2 add_ln50_535_fu_7441_p2 add_ln50_538_fu_7459_p2 add_ln50_541_fu_7471_p2 add_ln50_542_fu_7477_p2 add_ln50_545_fu_7495_p2 sub_ln25_274_fu_9973_p2 sub_ln25_275_fu_10003_p2 add_ln50_550_fu_7519_p2 add_ln50_553_fu_7537_p2 add_ln50_556_fu_7549_p2 add_ln50_557_fu_7555_p2 add_ln50_560_fu_7573_p2 sub_ln25_276_fu_10050_p2 sub_ln25_277_fu_10080_p2 add_ln50_565_fu_7597_p2 add_ln50_568_fu_7615_p2 add_ln50_571_fu_7627_p2 add_ln50_572_fu_7633_p2 add_ln50_575_fu_7651_p2 sub_ln25_278_fu_10127_p2 sub_ln25_279_fu_10157_p2 add_ln50_580_fu_7675_p2 add_ln50_583_fu_7693_p2 add_ln50_586_fu_7705_p2 add_ln50_587_fu_7711_p2 add_ln50_590_fu_7729_p2 sub_ln25_280_fu_10204_p2 sub_ln25_281_fu_10234_p2 add_ln50_595_fu_7753_p2 add_ln50_598_fu_7771_p2 add_ln50_601_fu_7783_p2 add_ln50_602_fu_7789_p2 add_ln50_605_fu_7807_p2 sub_ln25_282_fu_10281_p2 sub_ln25_283_fu_10311_p2 add_ln50_610_fu_7831_p2 add_ln50_613_fu_7849_p2 add_ln50_616_fu_7861_p2 add_ln50_617_fu_7867_p2 add_ln50_620_fu_7885_p2 sub_ln25_284_fu_10358_p2 sub_ln25_285_fu_10388_p2 add_ln50_625_fu_7909_p2 add_ln50_628_fu_7927_p2 add_ln50_631_fu_7939_p2 add_ln50_632_fu_7945_p2 add_ln50_635_fu_7963_p2 sub_ln25_286_fu_10435_p2 sub_ln25_287_fu_10465_p2 add_ln50_640_fu_7987_p2 add_ln50_643_fu_8005_p2 add_ln50_646_fu_8017_p2 add_ln50_647_fu_8023_p2 add_ln50_650_fu_8041_p2 sub_ln25_288_fu_10512_p2 sub_ln25_289_fu_10542_p2 add_ln50_655_fu_8065_p2 add_ln50_658_fu_8083_p2 add_ln50_661_fu_8095_p2 add_ln50_662_fu_8101_p2 add_ln50_665_fu_8119_p2 sub_ln25_290_fu_10589_p2 sub_ln25_291_fu_10619_p2 add_ln50_670_fu_8143_p2 add_ln50_673_fu_8161_p2 add_ln50_676_fu_8173_p2 add_ln50_677_fu_8179_p2 add_ln50_680_fu_8197_p2 sub_ln25_292_fu_10666_p2 sub_ln25_293_fu_10696_p2 add_ln50_685_fu_8221_p2 add_ln50_688_fu_8239_p2 add_ln50_691_fu_8251_p2 add_ln50_692_fu_8257_p2 add_ln50_695_fu_8275_p2 sub_ln25_294_fu_10743_p2 sub_ln25_295_fu_10773_p2 add_ln50_700_fu_8299_p2 add_ln50_703_fu_8317_p2 add_ln50_706_fu_8329_p2 add_ln50_707_fu_8335_p2 add_ln50_710_fu_8353_p2 sub_ln25_296_fu_10820_p2 sub_ln25_297_fu_10850_p2 add_ln50_715_fu_8377_p2 add_ln50_718_fu_8395_p2 add_ln50_721_fu_8407_p2 add_ln50_722_fu_8413_p2 add_ln50_725_fu_8431_p2 sub_ln25_298_fu_10897_p2 sub_ln25_299_fu_10927_p2 add_ln50_730_fu_8455_p2 add_ln50_733_fu_8473_p2 add_ln50_736_fu_8485_p2 add_ln50_737_fu_8491_p2 add_ln50_740_fu_8509_p2 sub_ln25_300_fu_10974_p2 sub_ln25_301_fu_11004_p2 add_ln50_745_fu_8533_p2 add_ln50_748_fu_8551_p2 add_ln50_751_fu_8563_p2 add_ln50_752_fu_8569_p2 add_ln50_755_fu_8587_p2 sub_ln25_302_fu_11051_p2 sub_ln25_303_fu_11081_p2 add_ln50_760_fu_8611_p2 add_ln50_763_fu_8629_p2 add_ln50_766_fu_8641_p2 add_ln50_767_fu_8647_p2 add_ln50_770_fu_8665_p2 sub_ln25_304_fu_11128_p2 sub_ln25_305_fu_11158_p2 add_ln50_775_fu_8689_p2 add_ln50_778_fu_8707_p2 add_ln50_781_fu_8719_p2 add_ln50_782_fu_8725_p2 add_ln50_785_fu_8743_p2 sub_ln25_306_fu_11205_p2 sub_ln25_307_fu_11235_p2 add_ln50_790_fu_8767_p2 add_ln50_793_fu_8785_p2 add_ln50_796_fu_8797_p2 add_ln50_797_fu_8803_p2 add_ln50_800_fu_8821_p2 sub_ln25_308_fu_11282_p2 sub_ln25_309_fu_11312_p2 add_ln50_805_fu_8845_p2 add_ln50_808_fu_8863_p2 add_ln50_811_fu_8875_p2 add_ln50_812_fu_8881_p2 add_ln50_815_fu_8899_p2 sub_ln25_310_fu_11359_p2 sub_ln25_311_fu_11389_p2 add_ln50_820_fu_8923_p2 add_ln50_823_fu_8941_p2 add_ln50_826_fu_8953_p2 add_ln50_827_fu_8959_p2 add_ln50_830_fu_8977_p2 sub_ln25_312_fu_11436_p2 sub_ln25_313_fu_11466_p2 add_ln50_835_fu_9001_p2 add_ln50_838_fu_9019_p2 add_ln50_841_fu_9031_p2 add_ln50_842_fu_9037_p2 add_ln50_845_fu_9055_p2 sub_ln25_314_fu_11513_p2 sub_ln25_315_fu_11543_p2 add_ln50_850_fu_9079_p2 add_ln50_853_fu_9097_p2 add_ln50_856_fu_9109_p2 add_ln50_857_fu_9115_p2 add_ln50_860_fu_9133_p2 sub_ln25_316_fu_11590_p2 sub_ln25_317_fu_11620_p2 add_ln212_fu_1438_p2 add_ln227_fu_1464_p2 add_ln216_fu_1492_p2 add_ln222_fu_9169_p2 p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_225_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_257_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_289_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_226_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_258_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_290_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_237_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_269_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_301_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_248_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_280_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_312_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_251_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_283_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_315_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_252_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_284_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_316_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_253_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_285_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_317_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_254_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_286_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_318_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_255_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_287_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_319_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_256_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_288_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_320_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_227_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_259_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_291_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_228_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_260_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_292_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_229_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_261_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_293_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_230_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_262_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_294_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_231_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_263_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_295_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_232_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_264_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_296_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_233_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_265_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_297_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_234_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_266_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_298_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_235_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_267_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_299_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_236_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_268_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_300_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_238_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_270_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_302_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_239_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_271_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_303_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_240_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_272_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_304_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_241_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_273_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_305_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_242_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_274_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_306_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_243_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_275_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_307_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_244_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_276_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_308_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_245_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_277_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_309_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_246_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_278_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_310_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_247_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_279_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_311_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_249_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_281_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_313_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_250_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_282_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_314_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0</InstName>
                            <ModuleName>conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6697</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s_fu_886</InstName>
                                    <ModuleName>compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>886</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_fu_1021</InstName>
                                            <ModuleName>shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>1021</ID>
                                            <BindInstances>p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_319_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_351_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_320_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_352_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_331_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_363_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_342_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_374_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_345_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_377_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_346_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_378_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_347_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_379_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_348_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_380_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_349_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_381_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_350_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_382_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_321_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_353_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_322_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_354_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_323_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_355_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_324_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_356_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_325_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_357_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_326_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_358_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_327_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_359_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_328_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_360_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_329_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_361_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_330_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_362_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_332_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_364_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_333_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_365_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_334_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_366_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_335_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_367_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_336_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_368_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_337_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_369_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_338_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_370_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_339_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_371_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_340_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_372_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_341_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_373_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_343_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_375_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_344_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_376_U</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_1793</InstName>
                                            <ModuleName>dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>1793</ID>
                                            <BindInstances>mul_16s_16s_26_1_1_U843 mul_16s_16s_26_1_1_U845 mul_16s_16s_26_1_1_U846 mul_16s_16s_26_1_1_U847 mul_16s_16s_26_1_1_U848 mul_16s_16s_26_1_1_U849 mul_16s_16s_26_1_1_U850 mul_16s_16s_26_1_1_U851 mul_16s_16s_26_1_1_U852 mul_16s_16s_26_1_1_U853 mul_16s_16s_26_1_1_U854 mul_16s_16s_26_1_1_U855 mul_16s_16s_26_1_1_U856 mul_16s_16s_26_1_1_U857 mul_16s_16s_26_1_1_U858 mul_16s_16s_26_1_1_U859 mul_16s_16s_26_1_1_U860 mul_16s_16s_26_1_1_U861 mul_16s_16s_26_1_1_U862 mul_16s_16s_26_1_1_U863 mul_16s_16s_26_1_1_U864 mul_16s_16s_26_1_1_U865 mul_16s_16s_26_1_1_U866 mul_16s_16s_26_1_1_U867 mul_16s_16s_26_1_1_U868 mul_16s_16s_26_1_1_U869 mul_16s_16s_26_1_1_U870 mul_16s_16s_26_1_1_U871 mul_16s_16s_26_1_1_U872 mul_16s_16s_26_1_1_U873 mul_16s_16s_26_1_1_U874 mul_16s_16s_26_1_1_U875 mul_16s_16s_26_1_1_U876 mul_16s_16s_26_1_1_U877 mul_16s_16s_26_1_1_U878 mul_16s_16s_26_1_1_U879 mul_16s_16s_26_1_1_U880 mul_16s_16s_26_1_1_U881 mul_16s_16s_26_1_1_U882 mul_16s_16s_26_1_1_U883 mul_16s_16s_26_1_1_U884 mul_16s_16s_26_1_1_U885 mul_16s_16s_26_1_1_U886 mul_16s_16s_26_1_1_U887 mul_16s_16s_26_1_1_U888 mul_16s_16s_26_1_1_U889 mul_16s_16s_26_1_1_U890 mul_16s_16s_26_1_1_U891 mul_16s_16s_26_1_1_U892 mul_16s_16s_26_1_1_U893 mul_16s_16s_26_1_1_U894 mul_16s_16s_26_1_1_U895 mul_16s_16s_26_1_1_U896 mul_16s_16s_26_1_1_U897 mul_16s_16s_26_1_1_U898 mul_16s_16s_26_1_1_U899 mul_16s_16s_26_1_1_U900 mul_16s_16s_26_1_1_U901 mul_16s_16s_26_1_1_U902 mul_16s_16s_26_1_1_U903 mul_16s_16s_26_1_1_U904 mul_16s_16s_26_1_1_U905 mul_16s_16s_26_1_1_U906 mul_16s_16s_26_1_1_U907 mul_16s_16s_26_1_1_U908 mul_16s_16s_26_1_1_U909 mul_16s_16s_26_1_1_U910 mul_16s_16s_26_1_1_U911 mul_16s_16s_26_1_1_U912 mul_16s_16s_26_1_1_U913 mul_16s_16s_26_1_1_U914 mul_16s_16s_26_1_1_U915 mul_16s_16s_26_1_1_U916 mul_16s_16s_26_1_1_U917 mul_16s_16s_26_1_1_U918 mul_16s_16s_26_1_1_U919 mul_16s_16s_26_1_1_U920 mul_16s_16s_26_1_1_U921 mul_16s_16s_26_1_1_U922 mul_16s_16s_26_1_1_U923 mul_16s_16s_26_1_1_U924 mul_16s_16s_26_1_1_U925 mul_16s_16s_26_1_1_U926 mul_16s_16s_26_1_1_U927 mul_16s_16s_26_1_1_U928 mul_16s_16s_26_1_1_U929 mul_16s_16s_26_1_1_U930 mul_16s_16s_26_1_1_U931 mul_16s_16s_26_1_1_U932 mul_16s_16s_26_1_1_U933 mul_16s_16s_26_1_1_U934 mul_16s_16s_26_1_1_U935 mul_16s_16s_26_1_1_U936 mul_16s_16s_26_1_1_U937 mul_16s_16s_26_1_1_U938 mul_16s_16s_26_1_1_U939 mul_16s_16s_26_1_1_U940 mul_16s_16s_26_1_1_U941 mul_16s_16s_26_1_1_U942 mul_16s_16s_26_1_1_U943 mul_16s_16s_26_1_1_U944 mul_16s_16s_26_1_1_U945 mul_16s_16s_26_1_1_U946 mul_16s_16s_26_1_1_U947 mul_16s_16s_26_1_1_U948 mul_16s_16s_26_1_1_U949 mul_16s_16s_26_1_1_U950 mul_16s_16s_26_1_1_U951 mul_16s_16s_26_1_1_U952 mul_16s_16s_26_1_1_U953 mul_16s_16s_26_1_1_U954 mul_16s_16s_26_1_1_U955 mul_16s_16s_26_1_1_U956 mul_16s_16s_26_1_1_U957 mul_16s_16s_26_1_1_U958 mul_16s_16s_26_1_1_U959 mul_16s_16s_26_1_1_U960 mul_16s_16s_26_1_1_U961 mul_16s_16s_26_1_1_U962 mul_16s_16s_26_1_1_U963 mul_16s_16s_26_1_1_U964 mul_16s_16s_26_1_1_U965 mul_16s_16s_26_1_1_U966 mul_16s_16s_26_1_1_U967 mul_16s_16s_26_1_1_U968 mul_16s_16s_26_1_1_U969 mul_16s_16s_26_1_1_U970 mul_16s_8s_24_1_1_U971 w_index_fu_10787_p2 w6_U</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>add_ln313_fu_2836_p2 add_ln328_fu_2853_p2 add_ln317_fu_2883_p2 add_ln323_fu_2900_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln79_fu_1652_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0</InstName>
                            <ModuleName>pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>7417</ID>
                            <BindInstances>add_ln241_fu_884_p2 add_ln50_3_fu_3583_p2 sub_ln25_fu_3607_p2 sub_ln25_1_fu_3637_p2 add_ln50_6_fu_3665_p2 sub_ln25_2_fu_3689_p2 sub_ln25_3_fu_3719_p2 add_ln50_9_fu_3747_p2 sub_ln25_4_fu_3771_p2 sub_ln25_5_fu_3801_p2 add_ln50_12_fu_3829_p2 sub_ln25_6_fu_3853_p2 sub_ln25_7_fu_3883_p2 add_ln50_15_fu_3911_p2 sub_ln25_8_fu_3935_p2 sub_ln25_9_fu_3965_p2 add_ln50_18_fu_3993_p2 sub_ln25_10_fu_4017_p2 sub_ln25_11_fu_4047_p2 add_ln50_21_fu_4075_p2 sub_ln25_12_fu_4099_p2 sub_ln25_13_fu_4129_p2 add_ln50_24_fu_4157_p2 sub_ln25_14_fu_4181_p2 sub_ln25_15_fu_4211_p2 add_ln50_27_fu_4239_p2 sub_ln25_16_fu_4263_p2 sub_ln25_17_fu_4293_p2 add_ln50_30_fu_4321_p2 sub_ln25_18_fu_4345_p2 sub_ln25_19_fu_4375_p2 add_ln50_33_fu_4403_p2 sub_ln25_20_fu_4427_p2 sub_ln25_21_fu_4457_p2 add_ln50_36_fu_4485_p2 sub_ln25_22_fu_4509_p2 sub_ln25_23_fu_4539_p2 add_ln50_39_fu_4567_p2 sub_ln25_24_fu_4591_p2 sub_ln25_25_fu_4621_p2 add_ln50_42_fu_4649_p2 sub_ln25_26_fu_4673_p2 sub_ln25_27_fu_4703_p2 add_ln50_45_fu_4731_p2 sub_ln25_28_fu_4755_p2 sub_ln25_29_fu_4785_p2 add_ln50_48_fu_4813_p2 sub_ln25_30_fu_4837_p2 sub_ln25_31_fu_4867_p2 add_ln50_51_fu_4895_p2 sub_ln25_32_fu_4919_p2 sub_ln25_33_fu_4949_p2 add_ln50_54_fu_4977_p2 sub_ln25_34_fu_5001_p2 sub_ln25_35_fu_5031_p2 add_ln50_57_fu_5059_p2 sub_ln25_36_fu_5083_p2 sub_ln25_37_fu_5113_p2 add_ln50_60_fu_5141_p2 sub_ln25_38_fu_5165_p2 sub_ln25_39_fu_5195_p2 add_ln50_63_fu_5223_p2 sub_ln25_40_fu_5247_p2 sub_ln25_41_fu_5277_p2 add_ln50_66_fu_5305_p2 sub_ln25_42_fu_5329_p2 sub_ln25_43_fu_5359_p2 add_ln50_69_fu_5387_p2 sub_ln25_44_fu_5411_p2 sub_ln25_45_fu_5441_p2 add_ln50_72_fu_5469_p2 sub_ln25_46_fu_5493_p2 sub_ln25_47_fu_5523_p2 add_ln50_75_fu_5551_p2 sub_ln25_48_fu_5575_p2 sub_ln25_49_fu_5605_p2 add_ln50_78_fu_5633_p2 sub_ln25_50_fu_5657_p2 sub_ln25_51_fu_5687_p2 add_ln50_81_fu_5715_p2 sub_ln25_52_fu_5739_p2 sub_ln25_53_fu_5769_p2 add_ln50_84_fu_5797_p2 sub_ln25_54_fu_5821_p2 sub_ln25_55_fu_5851_p2 add_ln50_87_fu_5879_p2 sub_ln25_56_fu_5903_p2 sub_ln25_57_fu_5933_p2 add_ln50_90_fu_5961_p2 sub_ln25_58_fu_5985_p2 sub_ln25_59_fu_6015_p2 add_ln50_93_fu_6043_p2 sub_ln25_60_fu_6067_p2 sub_ln25_61_fu_6097_p2 add_ln50_96_fu_6125_p2 sub_ln25_62_fu_6149_p2 sub_ln25_63_fu_6179_p2 add_ln50_99_fu_6207_p2 sub_ln25_64_fu_6231_p2 sub_ln25_65_fu_6261_p2 add_ln50_102_fu_6289_p2 sub_ln25_66_fu_6313_p2 sub_ln25_67_fu_6343_p2 add_ln50_105_fu_6371_p2 sub_ln25_68_fu_6395_p2 sub_ln25_69_fu_6425_p2 add_ln50_108_fu_6453_p2 sub_ln25_70_fu_6477_p2 sub_ln25_71_fu_6507_p2 add_ln50_111_fu_6535_p2 sub_ln25_72_fu_6559_p2 sub_ln25_73_fu_6589_p2 add_ln50_114_fu_6617_p2 sub_ln25_74_fu_6641_p2 sub_ln25_75_fu_6671_p2 add_ln50_117_fu_6699_p2 sub_ln25_76_fu_6723_p2 sub_ln25_77_fu_6753_p2 add_ln50_120_fu_6781_p2 sub_ln25_78_fu_6805_p2 sub_ln25_79_fu_6835_p2 add_ln50_123_fu_6863_p2 sub_ln25_80_fu_6887_p2 sub_ln25_81_fu_6917_p2 add_ln50_126_fu_6945_p2 sub_ln25_82_fu_6969_p2 sub_ln25_83_fu_6999_p2 add_ln50_129_fu_7027_p2 sub_ln25_84_fu_7051_p2 sub_ln25_85_fu_7081_p2 add_ln50_132_fu_7109_p2 sub_ln25_86_fu_7133_p2 sub_ln25_87_fu_7163_p2 add_ln50_135_fu_7191_p2 sub_ln25_88_fu_7215_p2 sub_ln25_89_fu_7245_p2 add_ln50_138_fu_7273_p2 sub_ln25_90_fu_7297_p2 sub_ln25_91_fu_7327_p2 add_ln50_141_fu_7355_p2 sub_ln25_92_fu_7379_p2 sub_ln25_93_fu_7409_p2 add_ln50_144_fu_7437_p2 sub_ln25_94_fu_7461_p2 sub_ln25_95_fu_7491_p2 add_ln50_147_fu_7519_p2 sub_ln25_96_fu_7543_p2 sub_ln25_97_fu_7573_p2 add_ln50_150_fu_7601_p2 sub_ln25_98_fu_7625_p2 sub_ln25_99_fu_7655_p2 add_ln50_153_fu_7683_p2 sub_ln25_100_fu_7707_p2 sub_ln25_101_fu_7737_p2 add_ln50_156_fu_7765_p2 sub_ln25_102_fu_7789_p2 sub_ln25_103_fu_7819_p2 add_ln50_159_fu_7847_p2 sub_ln25_104_fu_7871_p2 sub_ln25_105_fu_7901_p2 add_ln50_162_fu_7929_p2 sub_ln25_106_fu_7953_p2 sub_ln25_107_fu_7983_p2 add_ln50_165_fu_8011_p2 sub_ln25_108_fu_8035_p2 sub_ln25_109_fu_8065_p2 add_ln50_168_fu_8093_p2 sub_ln25_110_fu_8117_p2 sub_ln25_111_fu_8147_p2 add_ln50_171_fu_8175_p2 sub_ln25_112_fu_8199_p2 sub_ln25_113_fu_8229_p2 add_ln50_174_fu_8257_p2 sub_ln25_114_fu_8281_p2 sub_ln25_115_fu_8311_p2 add_ln50_177_fu_8339_p2 sub_ln25_116_fu_8363_p2 sub_ln25_117_fu_8393_p2 add_ln50_180_fu_8421_p2 sub_ln25_118_fu_8445_p2 sub_ln25_119_fu_8475_p2 add_ln50_183_fu_8503_p2 sub_ln25_120_fu_8527_p2 sub_ln25_121_fu_8557_p2 add_ln50_186_fu_8585_p2 sub_ln25_122_fu_8609_p2 sub_ln25_123_fu_8639_p2 add_ln50_189_fu_8667_p2 sub_ln25_124_fu_8691_p2 sub_ln25_125_fu_8721_p2 add_ln50_192_fu_8749_p2 sub_ln25_126_fu_8773_p2 sub_ln25_127_fu_8803_p2 add_ln212_fu_920_p2 add_ln227_fu_946_p2 add_ln216_fu_974_p2 add_ln222_fu_8843_p2 void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_9_U void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_8_U void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_7_U void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_6_U void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_5_U void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_4_U void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_3_U void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_2_U void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_1_U void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_343_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_344_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_345_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_346_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_347_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_348_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_349_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_350_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_99_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_98_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_97_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_96_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_95_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_94_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_93_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_92_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_91_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_90_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_89_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_88_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_87_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_86_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_85_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_84_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_83_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_82_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_81_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_80_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_79_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_78_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_77_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_76_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_75_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_74_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_73_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_72_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_71_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_70_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_69_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_68_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_67_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_66_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_65_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_64_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_63_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_62_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_61_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_60_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_59_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_58_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_57_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_56_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_55_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_54_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0</InstName>
                            <ModuleName>conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>7815</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config9_s_fu_1718</InstName>
                                    <ModuleName>compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config9_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1718</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_fu_1983</InstName>
                                            <ModuleName>shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>1983</ID>
                                            <BindInstances>p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_511_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_63_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_512_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_62_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_523_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_51_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_534_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_40_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_93_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_29_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_82_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_18_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_71_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_7_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_66_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_2_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_65_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_1_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_64_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_513_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_61_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_514_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_60_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_515_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_59_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_516_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_58_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_517_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_57_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_518_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_56_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_519_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_55_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_520_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_54_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_521_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_53_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_522_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_52_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_524_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_50_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_525_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_49_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_526_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_48_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_527_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_47_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_528_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_46_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_529_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_45_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_530_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_44_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_531_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_43_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_532_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_42_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_533_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_41_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_535_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_39_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_536_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_38_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_537_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_37_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_538_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_36_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_99_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_35_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_98_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_34_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_97_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_33_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_96_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_32_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_95_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_31_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_94_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_30_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_92_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_28_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_91_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_27_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_90_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_26_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_89_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_25_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_88_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_24_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_87_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_23_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_86_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_22_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_85_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_21_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_84_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_20_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_83_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_19_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_81_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_17_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_80_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_16_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_79_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_15_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_78_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_14_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_77_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_13_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_76_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_12_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_75_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_11_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_74_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_10_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_73_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_9_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_72_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_8_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_70_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_6_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_69_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_5_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_68_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_4_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_67_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_3_U</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s_fu_3523</InstName>
                                            <ModuleName>dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>3523</ID>
                                            <BindInstances>mul_16s_16s_26_1_1_U1943 mul_16s_16s_26_1_1_U1945 mul_16s_16s_26_1_1_U1946 mul_16s_16s_26_1_1_U1947 mul_16s_16s_26_1_1_U1948 mul_16s_16s_26_1_1_U1949 mul_16s_16s_26_1_1_U1950 mul_16s_16s_26_1_1_U1951 mul_16s_16s_26_1_1_U1952 mul_16s_16s_26_1_1_U1953 mul_16s_16s_26_1_1_U1954 mul_16s_16s_26_1_1_U1955 mul_16s_16s_26_1_1_U1956 mul_16s_16s_26_1_1_U1957 mul_16s_16s_26_1_1_U1958 mul_16s_16s_26_1_1_U1959 mul_16s_16s_26_1_1_U1960 mul_16s_16s_26_1_1_U1961 mul_16s_16s_26_1_1_U1962 mul_16s_16s_26_1_1_U1963 mul_16s_16s_26_1_1_U1964 mul_16s_16s_26_1_1_U1965 mul_16s_16s_26_1_1_U1966 mul_16s_16s_26_1_1_U1967 mul_16s_16s_26_1_1_U1968 mul_16s_16s_26_1_1_U1969 mul_16s_16s_26_1_1_U1970 mul_16s_16s_26_1_1_U1971 mul_16s_16s_26_1_1_U1972 mul_16s_16s_26_1_1_U1973 mul_16s_16s_26_1_1_U1974 mul_16s_16s_26_1_1_U1975 mul_16s_16s_26_1_1_U1976 mul_16s_16s_26_1_1_U1977 mul_16s_16s_26_1_1_U1978 mul_16s_16s_26_1_1_U1979 mul_16s_16s_26_1_1_U1980 mul_16s_16s_26_1_1_U1981 mul_16s_16s_26_1_1_U1982 mul_16s_16s_26_1_1_U1983 mul_16s_16s_26_1_1_U1984 mul_16s_16s_26_1_1_U1985 mul_16s_16s_26_1_1_U1986 mul_16s_16s_26_1_1_U1987 mul_16s_16s_26_1_1_U1988 mul_16s_16s_26_1_1_U1989 mul_16s_16s_26_1_1_U1990 mul_16s_16s_26_1_1_U1991 mul_16s_16s_26_1_1_U1992 mul_16s_16s_26_1_1_U1993 mul_16s_16s_26_1_1_U1994 mul_16s_16s_26_1_1_U1995 mul_16s_16s_26_1_1_U1996 mul_16s_16s_26_1_1_U1997 mul_16s_16s_26_1_1_U1998 mul_16s_16s_26_1_1_U1999 mul_16s_16s_26_1_1_U2000 mul_16s_16s_26_1_1_U2001 mul_16s_16s_26_1_1_U2002 mul_16s_16s_26_1_1_U2003 mul_16s_16s_26_1_1_U2004 mul_16s_16s_26_1_1_U2005 mul_16s_16s_26_1_1_U2006 mul_16s_16s_26_1_1_U2007 mul_16s_16s_26_1_1_U2008 mul_16s_16s_26_1_1_U2009 mul_16s_16s_26_1_1_U2010 mul_16s_16s_26_1_1_U2011 mul_16s_16s_26_1_1_U2012 mul_16s_16s_26_1_1_U2013 mul_16s_16s_26_1_1_U2014 mul_16s_16s_26_1_1_U2015 mul_16s_16s_26_1_1_U2016 mul_16s_16s_26_1_1_U2017 mul_16s_16s_26_1_1_U2018 mul_16s_16s_26_1_1_U2019 mul_16s_16s_26_1_1_U2020 mul_16s_16s_26_1_1_U2021 mul_16s_16s_26_1_1_U2022 mul_16s_16s_26_1_1_U2023 mul_16s_16s_26_1_1_U2024 mul_16s_16s_26_1_1_U2025 mul_16s_16s_26_1_1_U2026 mul_16s_16s_26_1_1_U2027 mul_16s_16s_26_1_1_U2028 mul_16s_16s_26_1_1_U2029 mul_16s_16s_26_1_1_U2030 mul_16s_16s_26_1_1_U2031 mul_16s_16s_26_1_1_U2032 mul_16s_16s_26_1_1_U2033 mul_16s_16s_26_1_1_U2034 mul_16s_16s_26_1_1_U2035 mul_16s_16s_26_1_1_U2036 mul_16s_16s_26_1_1_U2037 mul_16s_16s_26_1_1_U2038 mul_16s_16s_26_1_1_U2039 mul_16s_16s_26_1_1_U2040 mul_16s_16s_26_1_1_U2041 mul_16s_16s_26_1_1_U2042 mul_16s_16s_26_1_1_U2043 mul_16s_16s_26_1_1_U2044 mul_16s_16s_26_1_1_U2045 mul_16s_16s_26_1_1_U2046 mul_16s_16s_26_1_1_U2047 mul_16s_16s_26_1_1_U2048 mul_16s_16s_26_1_1_U2049 mul_16s_16s_26_1_1_U2050 mul_16s_16s_26_1_1_U2051 mul_16s_16s_26_1_1_U2052 mul_16s_16s_26_1_1_U2053 mul_16s_16s_26_1_1_U2054 mul_16s_16s_26_1_1_U2055 mul_16s_16s_26_1_1_U2056 mul_16s_16s_26_1_1_U2057 mul_16s_16s_26_1_1_U2058 mul_16s_16s_26_1_1_U2059 mul_16s_16s_26_1_1_U2060 mul_16s_16s_26_1_1_U2061 mul_16s_16s_26_1_1_U2062 mul_16s_16s_26_1_1_U2063 mul_16s_16s_26_1_1_U2064 mul_16s_16s_26_1_1_U2065 mul_16s_16s_26_1_1_U2066 mul_16s_16s_26_1_1_U2067 mul_16s_16s_26_1_1_U2068 mul_16s_16s_26_1_1_U2069 mul_16s_16s_26_1_1_U2070 mul_16s_8s_24_1_1_U2071 w_index_fu_19991_p2 w9_U</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>add_ln313_fu_5142_p2 add_ln328_fu_5159_p2 add_ln317_fu_5189_p2 add_ln323_fu_5206_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln79_fu_3220_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0</InstName>
                            <ModuleName>pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>9239</ID>
                            <BindInstances>add_ln241_fu_884_p2 add_ln50_194_fu_3583_p2 sub_ln25_fu_3607_p2 sub_ln25_128_fu_3637_p2 add_ln50_197_fu_3665_p2 sub_ln25_129_fu_3689_p2 sub_ln25_130_fu_3719_p2 add_ln50_200_fu_3747_p2 sub_ln25_131_fu_3771_p2 sub_ln25_132_fu_3801_p2 add_ln50_203_fu_3829_p2 sub_ln25_133_fu_3853_p2 sub_ln25_134_fu_3883_p2 add_ln50_206_fu_3911_p2 sub_ln25_135_fu_3935_p2 sub_ln25_136_fu_3965_p2 add_ln50_209_fu_3993_p2 sub_ln25_137_fu_4017_p2 sub_ln25_138_fu_4047_p2 add_ln50_212_fu_4075_p2 sub_ln25_139_fu_4099_p2 sub_ln25_140_fu_4129_p2 add_ln50_215_fu_4157_p2 sub_ln25_141_fu_4181_p2 sub_ln25_142_fu_4211_p2 add_ln50_218_fu_4239_p2 sub_ln25_143_fu_4263_p2 sub_ln25_144_fu_4293_p2 add_ln50_221_fu_4321_p2 sub_ln25_145_fu_4345_p2 sub_ln25_146_fu_4375_p2 add_ln50_224_fu_4403_p2 sub_ln25_147_fu_4427_p2 sub_ln25_148_fu_4457_p2 add_ln50_227_fu_4485_p2 sub_ln25_149_fu_4509_p2 sub_ln25_150_fu_4539_p2 add_ln50_230_fu_4567_p2 sub_ln25_151_fu_4591_p2 sub_ln25_152_fu_4621_p2 add_ln50_233_fu_4649_p2 sub_ln25_153_fu_4673_p2 sub_ln25_154_fu_4703_p2 add_ln50_236_fu_4731_p2 sub_ln25_155_fu_4755_p2 sub_ln25_156_fu_4785_p2 add_ln50_239_fu_4813_p2 sub_ln25_157_fu_4837_p2 sub_ln25_158_fu_4867_p2 add_ln50_242_fu_4895_p2 sub_ln25_159_fu_4919_p2 sub_ln25_160_fu_4949_p2 add_ln50_245_fu_4977_p2 sub_ln25_161_fu_5001_p2 sub_ln25_162_fu_5031_p2 add_ln50_248_fu_5059_p2 sub_ln25_163_fu_5083_p2 sub_ln25_164_fu_5113_p2 add_ln50_251_fu_5141_p2 sub_ln25_165_fu_5165_p2 sub_ln25_166_fu_5195_p2 add_ln50_254_fu_5223_p2 sub_ln25_167_fu_5247_p2 sub_ln25_168_fu_5277_p2 add_ln50_257_fu_5305_p2 sub_ln25_169_fu_5329_p2 sub_ln25_170_fu_5359_p2 add_ln50_260_fu_5387_p2 sub_ln25_171_fu_5411_p2 sub_ln25_172_fu_5441_p2 add_ln50_263_fu_5469_p2 sub_ln25_173_fu_5493_p2 sub_ln25_174_fu_5523_p2 add_ln50_266_fu_5551_p2 sub_ln25_175_fu_5575_p2 sub_ln25_176_fu_5605_p2 add_ln50_269_fu_5633_p2 sub_ln25_177_fu_5657_p2 sub_ln25_178_fu_5687_p2 add_ln50_272_fu_5715_p2 sub_ln25_179_fu_5739_p2 sub_ln25_180_fu_5769_p2 add_ln50_275_fu_5797_p2 sub_ln25_181_fu_5821_p2 sub_ln25_182_fu_5851_p2 add_ln50_278_fu_5879_p2 sub_ln25_183_fu_5903_p2 sub_ln25_184_fu_5933_p2 add_ln50_281_fu_5961_p2 sub_ln25_185_fu_5985_p2 sub_ln25_186_fu_6015_p2 add_ln50_284_fu_6043_p2 sub_ln25_187_fu_6067_p2 sub_ln25_188_fu_6097_p2 add_ln50_287_fu_6125_p2 sub_ln25_189_fu_6149_p2 sub_ln25_190_fu_6179_p2 add_ln50_290_fu_6207_p2 sub_ln25_191_fu_6231_p2 sub_ln25_192_fu_6261_p2 add_ln50_293_fu_6289_p2 sub_ln25_193_fu_6313_p2 sub_ln25_194_fu_6343_p2 add_ln50_296_fu_6371_p2 sub_ln25_195_fu_6395_p2 sub_ln25_196_fu_6425_p2 add_ln50_299_fu_6453_p2 sub_ln25_197_fu_6477_p2 sub_ln25_198_fu_6507_p2 add_ln50_302_fu_6535_p2 sub_ln25_199_fu_6559_p2 sub_ln25_200_fu_6589_p2 add_ln50_305_fu_6617_p2 sub_ln25_201_fu_6641_p2 sub_ln25_202_fu_6671_p2 add_ln50_308_fu_6699_p2 sub_ln25_203_fu_6723_p2 sub_ln25_204_fu_6753_p2 add_ln50_311_fu_6781_p2 sub_ln25_205_fu_6805_p2 sub_ln25_206_fu_6835_p2 add_ln50_314_fu_6863_p2 sub_ln25_207_fu_6887_p2 sub_ln25_208_fu_6917_p2 add_ln50_317_fu_6945_p2 sub_ln25_209_fu_6969_p2 sub_ln25_210_fu_6999_p2 add_ln50_320_fu_7027_p2 sub_ln25_211_fu_7051_p2 sub_ln25_212_fu_7081_p2 add_ln50_323_fu_7109_p2 sub_ln25_213_fu_7133_p2 sub_ln25_214_fu_7163_p2 add_ln50_326_fu_7191_p2 sub_ln25_215_fu_7215_p2 sub_ln25_216_fu_7245_p2 add_ln50_329_fu_7273_p2 sub_ln25_217_fu_7297_p2 sub_ln25_218_fu_7327_p2 add_ln50_332_fu_7355_p2 sub_ln25_219_fu_7379_p2 sub_ln25_220_fu_7409_p2 add_ln50_335_fu_7437_p2 sub_ln25_221_fu_7461_p2 sub_ln25_222_fu_7491_p2 add_ln50_338_fu_7519_p2 sub_ln25_223_fu_7543_p2 sub_ln25_224_fu_7573_p2 add_ln50_341_fu_7601_p2 sub_ln25_225_fu_7625_p2 sub_ln25_226_fu_7655_p2 add_ln50_344_fu_7683_p2 sub_ln25_227_fu_7707_p2 sub_ln25_228_fu_7737_p2 add_ln50_347_fu_7765_p2 sub_ln25_229_fu_7789_p2 sub_ln25_230_fu_7819_p2 add_ln50_350_fu_7847_p2 sub_ln25_231_fu_7871_p2 sub_ln25_232_fu_7901_p2 add_ln50_353_fu_7929_p2 sub_ln25_233_fu_7953_p2 sub_ln25_234_fu_7983_p2 add_ln50_356_fu_8011_p2 sub_ln25_235_fu_8035_p2 sub_ln25_236_fu_8065_p2 add_ln50_359_fu_8093_p2 sub_ln25_237_fu_8117_p2 sub_ln25_238_fu_8147_p2 add_ln50_362_fu_8175_p2 sub_ln25_239_fu_8199_p2 sub_ln25_240_fu_8229_p2 add_ln50_365_fu_8257_p2 sub_ln25_241_fu_8281_p2 sub_ln25_242_fu_8311_p2 add_ln50_368_fu_8339_p2 sub_ln25_243_fu_8363_p2 sub_ln25_244_fu_8393_p2 add_ln50_371_fu_8421_p2 sub_ln25_245_fu_8445_p2 sub_ln25_246_fu_8475_p2 add_ln50_374_fu_8503_p2 sub_ln25_247_fu_8527_p2 sub_ln25_248_fu_8557_p2 add_ln50_377_fu_8585_p2 sub_ln25_249_fu_8609_p2 sub_ln25_250_fu_8639_p2 add_ln50_380_fu_8667_p2 sub_ln25_251_fu_8691_p2 sub_ln25_252_fu_8721_p2 add_ln50_383_fu_8749_p2 sub_ln25_253_fu_8773_p2 sub_ln25_254_fu_8803_p2 add_ln212_fu_920_p2 add_ln227_fu_946_p2 add_ln216_fu_974_p2 add_ln222_fu_8843_p2 void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_19_U void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_18_U void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_17_U void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_16_U void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_15_U void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_14_U void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_13_U void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_12_U void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_11_U void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_10_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_53_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_52_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_51_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_50_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_49_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_48_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_47_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_46_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_45_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_44_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_43_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_42_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_41_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_40_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_39_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_38_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_37_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_36_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_35_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_34_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_33_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_32_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_31_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_30_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_29_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_28_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_27_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_26_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_25_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_24_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_23_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_22_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_21_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_20_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_19_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_18_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_17_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_16_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_15_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_14_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_13_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_12_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_11_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_10_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_9_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_8_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_7_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_6_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_5_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_4_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_3_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_2_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_1_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_s_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0</InstName>
                            <ModuleName>conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>9637</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1718</InstName>
                                    <ModuleName>compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1718</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_fu_1983</InstName>
                                            <ModuleName>shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>1983</ID>
                                            <BindInstances>p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_383_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_447_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_384_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_448_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_395_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_459_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_406_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_470_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_417_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_481_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_428_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_492_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_439_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_503_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_444_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_508_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_445_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_509_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_446_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_510_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_385_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_449_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_386_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_450_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_387_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_451_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_388_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_452_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_389_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_453_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_390_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_454_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_391_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_455_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_392_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_456_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_393_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_457_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_394_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_458_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_396_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_460_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_397_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_461_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_398_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_462_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_399_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_463_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_400_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_464_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_401_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_465_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_402_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_466_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_403_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_467_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_404_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_468_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_405_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_469_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_407_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_471_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_408_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_472_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_409_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_473_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_410_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_474_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_411_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_475_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_412_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_476_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_413_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_477_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_414_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_478_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_415_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_479_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_416_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_480_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_418_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_482_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_419_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_483_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_420_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_484_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_421_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_485_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_422_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_486_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_423_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_487_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_424_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_488_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_425_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_489_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_426_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_490_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_427_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_491_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_429_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_493_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_430_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_494_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_431_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_495_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_432_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_496_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_433_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_497_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_434_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_498_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_435_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_499_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_436_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_500_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_437_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_501_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_438_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_502_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_440_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_504_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_441_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_505_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_442_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_506_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_443_U p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_507_U</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s_fu_3523</InstName>
                                            <ModuleName>dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>3523</ID>
                                            <BindInstances>mul_16s_16s_26_1_1_U3362 mul_16s_16s_26_1_1_U3364 mul_16s_16s_26_1_1_U3365 mul_16s_16s_26_1_1_U3366 mul_16s_16s_26_1_1_U3367 mul_16s_16s_26_1_1_U3368 mul_16s_16s_26_1_1_U3369 mul_16s_16s_26_1_1_U3370 mul_16s_16s_26_1_1_U3371 mul_16s_16s_26_1_1_U3372 mul_16s_16s_26_1_1_U3373 mul_16s_16s_26_1_1_U3374 mul_16s_16s_26_1_1_U3375 mul_16s_16s_26_1_1_U3376 mul_16s_16s_26_1_1_U3377 mul_16s_16s_26_1_1_U3378 mul_16s_16s_26_1_1_U3379 mul_16s_16s_26_1_1_U3380 mul_16s_16s_26_1_1_U3381 mul_16s_16s_26_1_1_U3382 mul_16s_16s_26_1_1_U3383 mul_16s_16s_26_1_1_U3384 mul_16s_16s_26_1_1_U3385 mul_16s_16s_26_1_1_U3386 mul_16s_16s_26_1_1_U3387 mul_16s_16s_26_1_1_U3388 mul_16s_16s_26_1_1_U3389 mul_16s_16s_26_1_1_U3390 mul_16s_16s_26_1_1_U3391 mul_16s_16s_26_1_1_U3392 mul_16s_16s_26_1_1_U3393 mul_16s_16s_26_1_1_U3394 mul_16s_16s_26_1_1_U3395 mul_16s_16s_26_1_1_U3396 mul_16s_16s_26_1_1_U3397 mul_16s_16s_26_1_1_U3398 mul_16s_16s_26_1_1_U3399 mul_16s_16s_26_1_1_U3400 mul_16s_16s_26_1_1_U3401 mul_16s_16s_26_1_1_U3402 mul_16s_16s_26_1_1_U3403 mul_16s_16s_26_1_1_U3404 mul_16s_16s_26_1_1_U3405 mul_16s_16s_26_1_1_U3406 mul_16s_16s_26_1_1_U3407 mul_16s_16s_26_1_1_U3408 mul_16s_16s_26_1_1_U3409 mul_16s_16s_26_1_1_U3410 mul_16s_16s_26_1_1_U3411 mul_16s_16s_26_1_1_U3412 mul_16s_16s_26_1_1_U3413 mul_16s_16s_26_1_1_U3414 mul_16s_16s_26_1_1_U3415 mul_16s_16s_26_1_1_U3416 mul_16s_16s_26_1_1_U3417 mul_16s_16s_26_1_1_U3418 mul_16s_16s_26_1_1_U3419 mul_16s_16s_26_1_1_U3420 mul_16s_16s_26_1_1_U3421 mul_16s_16s_26_1_1_U3422 mul_16s_16s_26_1_1_U3423 mul_16s_16s_26_1_1_U3424 mul_16s_16s_26_1_1_U3425 mul_16s_8s_24_1_1_U3426 w_index_fu_19273_p2 w12_U</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>add_ln313_fu_4950_p2 add_ln328_fu_4967_p2 add_ln317_fu_4997_p2 add_ln323_fu_5014_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln79_fu_3220_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0</InstName>
                            <ModuleName>pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>11061</ID>
                            <BindInstances>add_ln241_fu_500_p2 add_ln50_864_fu_1919_p2 sub_ln25_fu_1943_p2 sub_ln25_318_fu_1973_p2 add_ln50_867_fu_2001_p2 sub_ln25_319_fu_2025_p2 sub_ln25_320_fu_2055_p2 add_ln50_870_fu_2083_p2 sub_ln25_321_fu_2107_p2 sub_ln25_322_fu_2137_p2 add_ln50_873_fu_2165_p2 sub_ln25_323_fu_2189_p2 sub_ln25_324_fu_2219_p2 add_ln50_876_fu_2247_p2 sub_ln25_325_fu_2271_p2 sub_ln25_326_fu_2301_p2 add_ln50_879_fu_2329_p2 sub_ln25_327_fu_2353_p2 sub_ln25_328_fu_2383_p2 add_ln50_882_fu_2411_p2 sub_ln25_329_fu_2435_p2 sub_ln25_330_fu_2465_p2 add_ln50_885_fu_2493_p2 sub_ln25_331_fu_2517_p2 sub_ln25_332_fu_2547_p2 add_ln50_888_fu_2575_p2 sub_ln25_333_fu_2599_p2 sub_ln25_334_fu_2629_p2 add_ln50_891_fu_2657_p2 sub_ln25_335_fu_2681_p2 sub_ln25_336_fu_2711_p2 add_ln50_894_fu_2739_p2 sub_ln25_337_fu_2763_p2 sub_ln25_338_fu_2793_p2 add_ln50_897_fu_2821_p2 sub_ln25_339_fu_2845_p2 sub_ln25_340_fu_2875_p2 add_ln50_900_fu_2903_p2 sub_ln25_341_fu_2927_p2 sub_ln25_342_fu_2957_p2 add_ln50_903_fu_2985_p2 sub_ln25_343_fu_3009_p2 sub_ln25_344_fu_3039_p2 add_ln50_906_fu_3067_p2 sub_ln25_345_fu_3091_p2 sub_ln25_346_fu_3121_p2 add_ln50_909_fu_3149_p2 sub_ln25_347_fu_3173_p2 sub_ln25_348_fu_3203_p2 add_ln50_912_fu_3231_p2 sub_ln25_349_fu_3255_p2 sub_ln25_350_fu_3285_p2 add_ln50_915_fu_3313_p2 sub_ln25_351_fu_3337_p2 sub_ln25_352_fu_3367_p2 add_ln50_918_fu_3395_p2 sub_ln25_353_fu_3419_p2 sub_ln25_354_fu_3449_p2 add_ln50_921_fu_3477_p2 sub_ln25_355_fu_3501_p2 sub_ln25_356_fu_3531_p2 add_ln50_924_fu_3559_p2 sub_ln25_357_fu_3583_p2 sub_ln25_358_fu_3613_p2 add_ln50_927_fu_3641_p2 sub_ln25_359_fu_3665_p2 sub_ln25_360_fu_3695_p2 add_ln50_930_fu_3723_p2 sub_ln25_361_fu_3747_p2 sub_ln25_362_fu_3777_p2 add_ln50_933_fu_3805_p2 sub_ln25_363_fu_3829_p2 sub_ln25_364_fu_3859_p2 add_ln50_936_fu_3887_p2 sub_ln25_365_fu_3911_p2 sub_ln25_366_fu_3941_p2 add_ln50_939_fu_3969_p2 sub_ln25_367_fu_3993_p2 sub_ln25_368_fu_4023_p2 add_ln50_942_fu_4051_p2 sub_ln25_369_fu_4075_p2 sub_ln25_370_fu_4105_p2 add_ln50_945_fu_4133_p2 sub_ln25_371_fu_4157_p2 sub_ln25_372_fu_4187_p2 add_ln50_948_fu_4215_p2 sub_ln25_373_fu_4239_p2 sub_ln25_374_fu_4269_p2 add_ln50_951_fu_4297_p2 sub_ln25_375_fu_4321_p2 sub_ln25_376_fu_4351_p2 add_ln50_954_fu_4379_p2 sub_ln25_377_fu_4403_p2 sub_ln25_378_fu_4433_p2 add_ln50_957_fu_4461_p2 sub_ln25_379_fu_4485_p2 sub_ln25_380_fu_4515_p2 add_ln212_fu_536_p2 add_ln227_fu_562_p2 add_ln216_fu_590_p2 add_ln222_fu_4555_p2 void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_9_U void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_8_U void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_7_U void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_6_U void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_5_U void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_4_U void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_3_U void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_2_U void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_1_U void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_321_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_322_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_323_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_324_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_325_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_326_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_327_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_328_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_329_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_330_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_331_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_332_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_333_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_334_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_335_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_336_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_337_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_338_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_339_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_340_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_341_U p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_342_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0</InstName>
                            <ModuleName>dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>11267</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_3817</InstName>
                                    <ModuleName>dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>3817</ID>
                                    <BindInstances>mul_16s_16s_26_1_1_U4075 mul_16s_16s_26_1_1_U4077 mul_16s_16s_26_1_1_U4079 mul_16s_16s_26_1_1_U4081 mul_16s_16s_26_1_1_U4083 mul_16s_16s_26_1_1_U4085 mul_16s_16s_26_1_1_U4087 add_ln55_5_fu_33019_p2 mul_16s_16s_26_1_1_U4088 mul_16s_16s_26_1_1_U4089 mul_16s_16s_26_1_1_U4090 mul_16s_16s_26_1_1_U4091 mul_16s_16s_26_1_1_U4092 mul_16s_16s_26_1_1_U4093 mul_16s_16s_26_1_1_U4094 add_ln55_12_fu_33271_p2 mul_16s_16s_26_1_1_U4095 mul_16s_16s_26_1_1_U4096 mul_16s_16s_26_1_1_U4097 mul_16s_16s_26_1_1_U4098 mul_16s_16s_26_1_1_U4099 mul_16s_16s_26_1_1_U4100 mul_16s_16s_26_1_1_U4101 add_ln55_19_fu_33523_p2 mul_16s_16s_26_1_1_U4102 mul_16s_16s_26_1_1_U4103 mul_16s_16s_26_1_1_U4104 mul_16s_16s_26_1_1_U4105 mul_16s_16s_26_1_1_U4106 mul_16s_16s_26_1_1_U4107 mul_16s_16s_26_1_1_U4108 add_ln55_26_fu_33775_p2 mul_16s_16s_26_1_1_U4109 mul_16s_16s_26_1_1_U4110 mul_16s_16s_26_1_1_U4111 mul_16s_16s_26_1_1_U4112 mul_16s_16s_26_1_1_U4113 mul_16s_16s_26_1_1_U4114 mul_16s_16s_26_1_1_U4115 add_ln55_33_fu_34027_p2 mul_16s_16s_26_1_1_U4116 mul_16s_16s_26_1_1_U4117 mul_16s_16s_26_1_1_U4118 mul_16s_16s_26_1_1_U4119 mul_16s_16s_26_1_1_U4120 mul_16s_16s_26_1_1_U4121 mul_16s_16s_26_1_1_U4122 add_ln55_40_fu_34279_p2 mul_16s_16s_26_1_1_U4123 mul_16s_16s_26_1_1_U4124 mul_16s_16s_26_1_1_U4125 mul_16s_16s_26_1_1_U4126 mul_16s_16s_26_1_1_U4127 mul_16s_16s_26_1_1_U4128 mul_16s_16s_26_1_1_U4129 add_ln55_47_fu_34531_p2 mul_16s_16s_26_1_1_U4130 mul_16s_16s_26_1_1_U4131 mul_16s_16s_26_1_1_U4132 mul_16s_16s_26_1_1_U4133 mul_16s_16s_26_1_1_U4134 mul_16s_16s_26_1_1_U4135 mul_16s_8s_24_1_1_U4136 add_ln55_54_fu_34787_p2 w_index_fu_30919_p2 w16_U</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln36_fu_4733_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0</InstName>
                            <ModuleName>dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>11275</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s_fu_67</InstName>
                                    <ModuleName>dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>67</ID>
                                    <BindInstances>mul_16s_16s_26_1_1_U5038 add_ln55_fu_493_p2 mul_16s_16s_26_1_1_U5039 add_ln55_1_fu_529_p2 mul_16s_11s_26_1_1_U5040 add_ln55_2_fu_565_p2 w_index_fu_431_p2 w18_U</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0</InstName>
                            <ModuleName>softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>11283</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s_fu_20</InstName>
                                    <ModuleName>softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>20</ID>
                                    <BindInstances>sub_ln215_fu_244_p2 sub_ln215_1_fu_288_p2 sub_ln215_2_fu_332_p2 add_ln50_fu_474_p2 add_ln50_2_fu_480_p2 add_ln50_1_fu_506_p2 mul_18s_17ns_26_1_1_U5054 mul_18s_17ns_26_1_1_U5054 mul_18s_17ns_26_1_1_U5054 exp_table_U invert_table_U</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>layer2_out_U layer3_out_U layer5_out_U layer6_out_U layer8_out_U layer9_out_U layer11_out_U layer12_out_U layer14_out_U layer16_out_U layer18_out_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_process_data_Pipeline_VITIS_LOOP_930_6_fu_13031</InstName>
                    <ModuleName>process_data_Pipeline_VITIS_LOOP_930_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>13031</ID>
                    <BindInstances>add_ln930_fu_115_p2 add_ln932_fu_164_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_process_data_Pipeline_VITIS_LOOP_941_8_VITIS_LOOP_943_9_fu_13039</InstName>
                    <ModuleName>process_data_Pipeline_VITIS_LOOP_941_8_VITIS_LOOP_943_9</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>13039</ID>
                    <BindInstances>add_ln941_fu_119_p2 add_ln941_1_fu_131_p2 mac_muladd_9ns_13ns_13ns_22_4_1_U5089 add_ln945_fu_187_p2 mac_muladd_9ns_13ns_13ns_22_4_1_U5089 add_ln943_fu_163_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_process_data_Pipeline_VITIS_LOOP_954_10_fu_13047</InstName>
                    <ModuleName>process_data_Pipeline_VITIS_LOOP_954_10</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>13047</ID>
                    <BindInstances>add_ln954_fu_115_p2 add_ln956_fu_164_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>zero_padding2d_input_fifo_U layer19_out_fifo_U adc_words_U ave_U cc_prob_U cc_prob_1_U mul_32ns_34ns_65_1_1_U5097 link_2_fu_13164_p2 mul_29ns_4ns_32_1_1_U5099 add_ln233_1_fu_13179_p2 add_ln233_fu_13193_p2 add_ln109_fu_13198_p2 add_ln107_fu_13221_p2 add_ln107_1_fu_13227_p2 iFrame_1_fu_13239_p2 frame_fu_13253_p2 add_ln112_fu_13264_p2 wib_fu_13790_p2 add_ln386_fu_13812_p2 iChan_fu_13806_p2 add_ln210_fu_13829_p2 add_ln210_2_fu_13884_p2 add_ln210_1_fu_13845_p2 add_ln210_3_fu_13917_p2 add_ln397_fu_13949_p2 add_ln648_fu_13966_p2 mul_9ns_14ns_22_1_1_U5100 mul_9ns_14ns_22_1_1_U5101 add_ln939_1_fu_14039_p2 add_ln941_1_fu_14089_p2 add_ln939_fu_14104_p2 planes_U process_data_int_char_FDHDChannelMapSP_int_adc_vectors_U process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_U process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_U process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_U process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_U process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_U process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_U process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_U process_data_int_char_FDHDChannelMapSP_int_adc_vectors_9_U process_data_int_char_FDHDChannelMapSP_int_adc_vectors_10_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_10_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_11_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_12_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_13_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_14_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_15_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_16_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_17_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_18_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_19_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_20_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_21_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_22_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_23_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_24_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_25_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_26_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_27_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_28_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_29_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_30_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_31_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_32_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_33_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_34_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_35_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_36_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_37_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_38_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_39_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_40_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_41_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_42_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_43_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_44_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_45_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_46_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_47_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_48_U p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_49_U adc_vectors2_U adc_vectors3_U adc_vectors4_U adc_vectors5_U adc_vectors6_U adc_vectors7_U adc_vectors8_U adc_vectors9_U adc_vectors10_U adc_vectors11_U adc_vectors12_U adc_vectors13_U adc_vectors14_U adc_vectors15_U adc_vectors16_U adc_vectors17_U adc_vectors18_U adc_vectors19_U adc_vectors20_U adc_vectors21_U adc_vectors22_U adc_vectors23_U adc_vectors24_U adc_vectors25_U adc_vectors26_U adc_vectors27_U adc_vectors28_U adc_vectors29_U adc_vectors30_U adc_vectors31_U adc_vectors32_U adc_vectors33_U adc_vectors34_U adc_vectors35_U adc_vectors36_U adc_vectors37_U adc_vectors38_U adc_vectors39_U adc_vectors40_U adc_vectors41_U adc_vectors42_U adc_vectors43_U adc_vectors44_U adc_vectors45_U adc_vectors46_U adc_vectors47_U adc_vectors48_U adc_vectors49_U adc_vectors50_U adc_vectors51_U adc_vectors52_U adc_vectors53_U adc_vectors54_U adc_vectors55_U adc_vectors56_U adc_vectors57_U adc_vectors58_U adc_vectors59_U adc_vectors60_U planes2_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>process_data_Pipeline_frame_chan_loop</Name>
            <Loops>
                <frame_chan_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.536</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>258</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>258</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <frame_chan_loop>
                        <Name>frame_chan_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>256</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </frame_chan_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>10</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>31</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>329</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="frame_chan_loop" OPTYPE="add" PRAGMA="" RTLNAME="iChan_2_fu_2490_p2" SOURCE="kernel.cpp:119" URAM="0" VARIABLE="iChan_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="frame_chan_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_fu_2576_p2" SOURCE="kernel.cpp:163" URAM="0" VARIABLE="add_ln163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="frame_chan_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln102_fu_2532_p2" SOURCE="./WIB2Frame.hpp:102" URAM="0" VARIABLE="sub_ln102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="frame_chan_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln106_fu_2724_p2" SOURCE="./WIB2Frame.hpp:106" URAM="0" VARIABLE="sub_ln106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="frame_chan_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_2557_p2" SOURCE="./WIB2Frame.hpp:111" URAM="0" VARIABLE="add_ln111"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_50_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_50"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_51_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_51"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_52_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_52"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_53_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_53"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_54_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_54"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_55_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_55"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_56_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_56"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_57_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_57"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_58_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_58"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_59_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_59"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>process_data_Pipeline_first_chan_loop_first_chan_frame_loop</Name>
            <Loops>
                <first_chan_loop_first_chan_frame_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.305</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>25603</Best-caseLatency>
                    <Average-caseLatency>25603</Average-caseLatency>
                    <Worst-caseLatency>25603</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.256 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.256 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.256 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>25603</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <first_chan_loop_first_chan_frame_loop>
                        <Name>first_chan_loop_first_chan_frame_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>25600</TripCount>
                        <Latency>25601</Latency>
                        <AbsoluteTimeLatency>0.256 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </first_chan_loop_first_chan_frame_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>791</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>499</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="first_chan_loop_first_chan_frame_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln372_fu_871_p2" SOURCE="kernel.cpp:372" URAM="0" VARIABLE="add_ln372"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="first_chan_loop_first_chan_frame_loop" OPTYPE="add" PRAGMA="" RTLNAME="iChan_3_fu_883_p2" SOURCE="kernel.cpp:372" URAM="0" VARIABLE="iChan_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="first_chan_loop_first_chan_frame_loop" OPTYPE="add" PRAGMA="" RTLNAME="sum_1_fu_1091_p2" SOURCE="kernel.cpp:380" URAM="0" VARIABLE="sum_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="first_chan_loop_first_chan_frame_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln378_fu_991_p2" SOURCE="kernel.cpp:378" URAM="0" VARIABLE="add_ln378"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="first_chan_loop_first_chan_frame_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_21ns_23ns_43_1_1_U173" SOURCE="kernel.cpp:382" URAM="0" VARIABLE="mul_ln382"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>process_data_Pipeline_VITIS_LOOP_169_1</Name>
            <Loops>
                <VITIS_LOOP_169_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>153</Best-caseLatency>
                    <Average-caseLatency>153</Average-caseLatency>
                    <Worst-caseLatency>153</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.530 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.530 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.530 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>153</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_169_1>
                        <Name>VITIS_LOOP_169_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>150</TripCount>
                        <Latency>151</Latency>
                        <AbsoluteTimeLatency>1.510 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_169_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>241</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>177</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_169_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_fu_136_p2" SOURCE="FDHDChannelMapSP.cxx:169" URAM="0" VARIABLE="add_ln169"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>process_data_Pipeline_4</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>221</PipelineII>
                        <PipelineDepth>221</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2721</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>10563</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln202_3_fu_248_p2" SOURCE="FDHDChannelMapSP.cxx:202" URAM="0" VARIABLE="add_ln202_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln202_1_fu_254_p2" SOURCE="FDHDChannelMapSP.cxx:202" URAM="0" VARIABLE="add_ln202_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln202_4_fu_280_p2" SOURCE="FDHDChannelMapSP.cxx:202" URAM="0" VARIABLE="add_ln202_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_fu_311_p2" SOURCE="FDHDChannelMapSP.cxx:201" URAM="0" VARIABLE="add_ln201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_fu_336_p2" SOURCE="FDHDChannelMapSP.cxx:203" URAM="0" VARIABLE="add_ln203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_2_fu_386_p2" SOURCE="FDHDChannelMapSP.cxx:203" URAM="0" VARIABLE="add_ln203_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_1_fu_417_p2" SOURCE="FDHDChannelMapSP.cxx:203" URAM="0" VARIABLE="add_ln203_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_3_fu_442_p2" SOURCE="FDHDChannelMapSP.cxx:203" URAM="0" VARIABLE="add_ln203_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>process_data_Pipeline_VITIS_LOOP_651_2</Name>
            <Loops>
                <VITIS_LOOP_651_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.392</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6002</Best-caseLatency>
                    <Average-caseLatency>6002</Average-caseLatency>
                    <Worst-caseLatency>6002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.020 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_651_2>
                        <Name>VITIS_LOOP_651_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>6000</TripCount>
                        <Latency>6000</Latency>
                        <AbsoluteTimeLatency>60.000 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_651_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>103</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1965</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_651_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln651_fu_2050_p2" SOURCE="kernel.cpp:651" URAM="0" VARIABLE="add_ln651"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_651_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln694_fu_2060_p2" SOURCE="kernel.cpp:694" URAM="0" VARIABLE="add_ln694"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_651_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln656_fu_2557_p2" SOURCE="kernel.cpp:656" URAM="0" VARIABLE="add_ln656"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_651_2" OPTYPE="sub" PRAGMA="" RTLNAME="planes2_d0" SOURCE="kernel.cpp:656" URAM="0" VARIABLE="sub_ln656"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>process_data_Pipeline_VITIS_LOOP_399_1</Name>
            <Loops>
                <VITIS_LOOP_399_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.392</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6002</Best-caseLatency>
                    <Average-caseLatency>6002</Average-caseLatency>
                    <Worst-caseLatency>6002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.020 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_399_1>
                        <Name>VITIS_LOOP_399_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>6000</TripCount>
                        <Latency>6000</Latency>
                        <AbsoluteTimeLatency>60.000 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_399_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>103</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1965</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_399_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln399_fu_2050_p2" SOURCE="kernel.cpp:399" URAM="0" VARIABLE="add_ln399"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_399_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln442_fu_2060_p2" SOURCE="kernel.cpp:442" URAM="0" VARIABLE="add_ln442"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_399_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln405_fu_2557_p2" SOURCE="kernel.cpp:405" URAM="0" VARIABLE="add_ln405"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_399_1" OPTYPE="sub" PRAGMA="" RTLNAME="planes_d0" SOURCE="kernel.cpp:405" URAM="0" VARIABLE="sub_ln405"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>process_data_Pipeline_VITIS_LOOP_918_4_VITIS_LOOP_920_5</Name>
            <Loops>
                <VITIS_LOOP_918_4_VITIS_LOOP_920_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.399</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>61445</Best-caseLatency>
                    <Average-caseLatency>61445</Average-caseLatency>
                    <Worst-caseLatency>61445</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.614 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.614 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.614 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>61445</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_918_4_VITIS_LOOP_920_5>
                        <Name>VITIS_LOOP_918_4_VITIS_LOOP_920_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>61440</TripCount>
                        <Latency>61443</Latency>
                        <AbsoluteTimeLatency>0.614 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_918_4_VITIS_LOOP_920_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>59</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>177</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_918_4_VITIS_LOOP_920_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln918_1_fu_109_p2" SOURCE="kernel.cpp:918" URAM="0" VARIABLE="add_ln918_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_918_4_VITIS_LOOP_920_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln918_fu_121_p2" SOURCE="kernel.cpp:918" URAM="0" VARIABLE="add_ln918"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_918_4_VITIS_LOOP_920_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9ns_13ns_8ns_22_4_1_U472" SOURCE="kernel.cpp:922" URAM="0" VARIABLE="mul_ln922"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_918_4_VITIS_LOOP_920_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9ns_13ns_8ns_22_4_1_U472" SOURCE="kernel.cpp:922" URAM="0" VARIABLE="add_ln922"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_918_4_VITIS_LOOP_920_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln920_fu_153_p2" SOURCE="kernel.cpp:920" URAM="0" VARIABLE="add_ln920"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth</Name>
            <Loops>
                <PadTop_PadTopWidth/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.726</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2050</Best-caseLatency>
                    <Average-caseLatency>2050</Average-caseLatency>
                    <Worst-caseLatency>2050</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.500 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.500 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2050</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PadTop_PadTopWidth>
                        <Name>PadTop_PadTopWidth</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2048</TripCount>
                        <Latency>2048</Latency>
                        <AbsoluteTimeLatency>20.480 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </PadTop_PadTopWidth>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PadTop_PadTopWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_64_p2" SOURCE="./nnet_utils/nnet_padding_stream.h:51" URAM="0" VARIABLE="add_ln51"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain</Name>
            <Loops>
                <PadMain_CopyMain/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.828</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>61442</Best-caseLatency>
                    <Average-caseLatency>61442</Average-caseLatency>
                    <Worst-caseLatency>61442</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.614 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.614 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.614 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>61442</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PadMain_CopyMain>
                        <Name>PadMain_CopyMain</Name>
                        <Slack>7.30</Slack>
                        <TripCount>61440</TripCount>
                        <Latency>61440</Latency>
                        <AbsoluteTimeLatency>0.614 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </PadMain_CopyMain>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>106</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PadMain_CopyMain" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_75_p2" SOURCE="./nnet_utils/nnet_padding_stream.h:59" URAM="0" VARIABLE="add_ln59"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth</Name>
            <Loops>
                <PadBottom_PadBottomWidth/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.726</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2050</Best-caseLatency>
                    <Average-caseLatency>2050</Average-caseLatency>
                    <Worst-caseLatency>2050</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.500 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.500 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2050</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PadBottom_PadBottomWidth>
                        <Name>PadBottom_PadBottomWidth</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2048</TripCount>
                        <Latency>2048</Latency>
                        <AbsoluteTimeLatency>20.480 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </PadBottom_PadBottomWidth>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PadBottom_PadBottomWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_64_p2" SOURCE="./nnet_utils/nnet_padding_stream.h:75" URAM="0" VARIABLE="add_ln75"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.828</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65549</Best-caseLatency>
                    <Average-caseLatency>65549</Average-caseLatency>
                    <Worst-caseLatency>65549</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.655 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.655 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.655 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65549</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>62</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>394</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>1.506</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>129</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>118</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="void_conv_2d_buffer_cl_stream_stream_weight_t_bias_t_line_buffer_U" SOURCE="" URAM="0" VARIABLE="void_conv_2d_buffer_cl_stream_stream_weight_t_bias_t_line_buffer"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="void_conv_2d_buffer_cl_stream_stream_weight_t_bias_t_line_buffer_1_U" SOURCE="" URAM="0" VARIABLE="void_conv_2d_buffer_cl_stream_stream_weight_t_bias_t_line_buffer_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s</Name>
            <Loops>
                <ReuseLoop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.308</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>144</Best-caseLatency>
                    <Average-caseLatency>144</Average-caseLatency>
                    <Worst-caseLatency>145</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.440 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.440 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.450 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>144</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ReuseLoop>
                        <Name>ReuseLoop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>144</TripCount>
                        <Latency>144</Latency>
                        <AbsoluteTimeLatency>1.440 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ReuseLoop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1369</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2189</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U494" SOURCE="./nnet_utils/nnet_dense_resource.h:138" URAM="0" VARIABLE="mul_ln138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_fu_4588_p2" SOURCE="./nnet_utils/nnet_dense_resource.h:138" URAM="0" VARIABLE="sub_ln138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="w_index_fu_4470_p2" SOURCE="./nnet_utils/nnet_dense_resource.h:129" URAM="0" VARIABLE="w_index"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="acc_48_fu_4600_p2" SOURCE="./nnet_utils/nnet_dense_resource.h:138" URAM="0" VARIABLE="acc_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U496" SOURCE="./nnet_utils/nnet_dense_resource.h:138" URAM="0" VARIABLE="mul_ln138_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_1_fu_4702_p2" SOURCE="./nnet_utils/nnet_dense_resource.h:138" URAM="0" VARIABLE="sub_ln138_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="acc_65_fu_4714_p2" SOURCE="./nnet_utils/nnet_dense_resource.h:138" URAM="0" VARIABLE="acc_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="in_index_1_fu_4736_p2" SOURCE="./nnet_utils/nnet_dense_resource.h:147" URAM="0" VARIABLE="in_index_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="outidx_U" SOURCE="" URAM="0" VARIABLE="outidx"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="w3_U" SOURCE="" URAM="0" VARIABLE="w3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.768</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>50</Average-caseLatency>
                    <Worst-caseLatency>148</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.500 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.480 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 148</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2289</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2847</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln313_fu_386_p2" SOURCE="./nnet_utils/nnet_conv_stream.h:313" URAM="0" VARIABLE="add_ln313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln328_fu_403_p2" SOURCE="./nnet_utils/nnet_conv_stream.h:328" URAM="0" VARIABLE="add_ln328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln317_fu_433_p2" SOURCE="./nnet_utils/nnet_conv_stream.h:317" URAM="0" VARIABLE="add_ln317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln323_fu_450_p2" SOURCE="./nnet_utils/nnet_conv_stream.h:323" URAM="0" VARIABLE="add_ln323"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_s</Name>
            <Loops>
                <ReadInputHeight_ReadInputWidth/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.768</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>262145</Best-caseLatency>
                    <Average-caseLatency>3407873</Average-caseLatency>
                    <Worst-caseLatency>9830401</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.621 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>34.079 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.304 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>262145 ~ 9830401</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ReadInputHeight_ReadInputWidth>
                        <Name>ReadInputHeight_ReadInputWidth</Name>
                        <Slack>7.30</Slack>
                        <TripCount>65536</TripCount>
                        <Latency>262144 ~ 9830400</Latency>
                        <AbsoluteTimeLatency>2.621 ms ~ 98.304 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>4</min>
                                <max>150</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>4 ~ 150</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s_fu_80</Instance>
                        </InstanceList>
                    </ReadInputHeight_ReadInputWidth>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2328</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2965</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_136_p2" SOURCE="./nnet_utils/nnet_conv2d_stream.h:79" URAM="0" VARIABLE="add_ln79"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s</Name>
            <Loops>
                <ReadInputHeight_ReadInputWidth/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.772</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>64263</Best-caseLatency>
                    <Average-caseLatency>64263</Average-caseLatency>
                    <Worst-caseLatency>64263</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.643 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.643 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.643 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>64263</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ReadInputHeight_ReadInputWidth>
                        <Name>ReadInputHeight_ReadInputWidth</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64260</TripCount>
                        <Latency>64261</Latency>
                        <AbsoluteTimeLatency>0.643 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ReadInputHeight_ReadInputWidth>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14028</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>14348</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln241_fu_1402_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:241" URAM="0" VARIABLE="add_ln241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_385_fu_6661_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_385"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_388_fu_6679_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_388"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_391_fu_6691_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_391"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_392_fu_6697_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_392"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_395_fu_6715_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_395"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_fu_9203_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_255_fu_9233_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_400_fu_6739_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_400"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_403_fu_6757_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_403"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_406_fu_6769_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_406"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_407_fu_6775_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_407"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_410_fu_6793_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_410"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_256_fu_9280_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_257_fu_9310_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_415_fu_6817_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_415"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_418_fu_6835_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_418"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_421_fu_6847_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_421"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_422_fu_6853_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_422"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_425_fu_6871_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_425"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_258_fu_9357_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_259_fu_9387_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_430_fu_6895_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_430"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_433_fu_6913_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_433"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_436_fu_6925_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_436"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_437_fu_6931_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_437"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_440_fu_6949_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_440"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_260_fu_9434_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_261_fu_9464_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_445_fu_6973_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_445"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_448_fu_6991_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_448"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_451_fu_7003_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_451"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_452_fu_7009_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_452"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_455_fu_7027_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_455"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_262_fu_9511_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_263_fu_9541_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_460_fu_7051_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_460"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_463_fu_7069_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_463"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_466_fu_7081_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_466"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_467_fu_7087_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_467"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_470_fu_7105_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_470"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_264_fu_9588_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_265_fu_9618_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_475_fu_7129_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_475"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_478_fu_7147_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_478"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_481_fu_7159_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_481"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_482_fu_7165_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_482"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_485_fu_7183_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_485"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_266_fu_9665_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_267_fu_9695_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_490_fu_7207_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_490"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_493_fu_7225_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_493"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_496_fu_7237_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_496"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_497_fu_7243_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_497"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_500_fu_7261_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_500"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_268_fu_9742_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_269_fu_9772_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_505_fu_7285_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_505"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_508_fu_7303_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_508"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_511_fu_7315_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_511"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_512_fu_7321_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_512"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_515_fu_7339_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_515"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_270_fu_9819_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_271_fu_9849_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_520_fu_7363_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_520"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_523_fu_7381_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_523"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_526_fu_7393_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_526"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_527_fu_7399_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_527"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_530_fu_7417_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_530"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_272_fu_9896_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_273_fu_9926_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_535_fu_7441_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_535"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_538_fu_7459_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_538"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_541_fu_7471_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_541"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_542_fu_7477_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_542"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_545_fu_7495_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_545"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_274_fu_9973_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_275_fu_10003_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_550_fu_7519_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_550"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_553_fu_7537_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_553"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_556_fu_7549_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_556"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_557_fu_7555_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_557"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_560_fu_7573_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_560"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_276_fu_10050_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_277_fu_10080_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_565_fu_7597_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_565"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_568_fu_7615_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_568"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_571_fu_7627_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_571"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_572_fu_7633_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_572"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_575_fu_7651_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_575"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_278_fu_10127_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_279_fu_10157_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_279"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_580_fu_7675_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_580"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_583_fu_7693_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_583"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_586_fu_7705_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_586"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_587_fu_7711_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_587"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_590_fu_7729_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_590"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_280_fu_10204_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_281_fu_10234_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_595_fu_7753_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_595"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_598_fu_7771_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_598"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_601_fu_7783_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_601"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_602_fu_7789_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_602"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_605_fu_7807_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_605"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_282_fu_10281_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_282"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_283_fu_10311_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_610_fu_7831_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_610"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_613_fu_7849_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_613"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_616_fu_7861_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_616"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_617_fu_7867_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_617"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_620_fu_7885_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_620"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_284_fu_10358_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_285_fu_10388_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_285"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_625_fu_7909_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_625"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_628_fu_7927_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_628"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_631_fu_7939_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_631"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_632_fu_7945_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_632"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_635_fu_7963_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_635"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_286_fu_10435_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_287_fu_10465_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_640_fu_7987_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_640"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_643_fu_8005_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_643"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_646_fu_8017_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_646"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_647_fu_8023_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_647"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_650_fu_8041_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_650"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_288_fu_10512_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_288"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_289_fu_10542_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_655_fu_8065_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_655"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_658_fu_8083_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_658"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_661_fu_8095_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_661"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_662_fu_8101_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_662"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_665_fu_8119_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_665"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_290_fu_10589_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_290"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_291_fu_10619_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_291"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_670_fu_8143_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_670"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_673_fu_8161_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_673"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_676_fu_8173_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_676"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_677_fu_8179_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_677"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_680_fu_8197_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_680"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_292_fu_10666_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_293_fu_10696_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_685_fu_8221_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_685"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_688_fu_8239_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_688"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_691_fu_8251_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_691"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_692_fu_8257_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_692"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_695_fu_8275_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_695"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_294_fu_10743_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_294"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_295_fu_10773_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_295"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_700_fu_8299_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_700"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_703_fu_8317_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_706_fu_8329_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_706"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_707_fu_8335_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_707"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_710_fu_8353_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_710"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_296_fu_10820_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_296"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_297_fu_10850_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_297"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_715_fu_8377_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_715"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_718_fu_8395_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_718"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_721_fu_8407_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_721"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_722_fu_8413_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_722"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_725_fu_8431_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_725"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_298_fu_10897_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_299_fu_10927_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_730_fu_8455_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_730"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_733_fu_8473_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_733"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_736_fu_8485_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_736"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_737_fu_8491_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_737"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_740_fu_8509_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_740"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_300_fu_10974_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_300"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_301_fu_11004_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_301"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_745_fu_8533_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_745"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_748_fu_8551_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_748"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_751_fu_8563_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_751"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_752_fu_8569_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_752"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_755_fu_8587_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_755"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_302_fu_11051_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_303_fu_11081_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_760_fu_8611_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_760"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_763_fu_8629_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_763"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_766_fu_8641_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_766"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_767_fu_8647_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_767"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_770_fu_8665_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_770"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_304_fu_11128_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_304"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_305_fu_11158_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_775_fu_8689_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_775"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_778_fu_8707_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_778"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_781_fu_8719_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_781"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_782_fu_8725_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_782"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_785_fu_8743_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_785"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_306_fu_11205_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_306"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_307_fu_11235_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_307"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_790_fu_8767_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_790"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_793_fu_8785_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_793"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_796_fu_8797_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_796"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_797_fu_8803_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_797"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_800_fu_8821_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_800"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_308_fu_11282_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_308"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_309_fu_11312_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_805_fu_8845_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_805"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_808_fu_8863_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_808"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_811_fu_8875_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_811"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_812_fu_8881_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_812"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_815_fu_8899_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_815"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_310_fu_11359_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_311_fu_11389_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_311"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_820_fu_8923_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_820"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_823_fu_8941_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_823"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_826_fu_8953_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_826"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_827_fu_8959_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_827"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_830_fu_8977_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_830"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_312_fu_11436_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_313_fu_11466_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_835_fu_9001_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_835"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_838_fu_9019_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_838"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_841_fu_9031_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_841"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_842_fu_9037_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_842"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_845_fu_9055_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_845"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_314_fu_11513_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_314"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_315_fu_11543_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_315"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_850_fu_9079_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_850"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_853_fu_9097_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_853"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_856_fu_9109_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_856"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_857_fu_9115_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_857"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_860_fu_9133_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_860"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_316_fu_11590_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_317_fu_11620_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln212_fu_1438_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:212" URAM="0" VARIABLE="add_ln212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln227_fu_1464_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:227" URAM="0" VARIABLE="add_ln227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln216_fu_1492_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:216" URAM="0" VARIABLE="add_ln216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln222_fu_9169_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:222" URAM="0" VARIABLE="add_ln222"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_225_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_225"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_257_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_257"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_289_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_289"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_226_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_226"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_258_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_258"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_290_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_290"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_237_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_237"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_269_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_269"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_301_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_301"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_248_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_248"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_280_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_280"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_312_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_312"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_251_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_251"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_283_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_283"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_315_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_315"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_252_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_252"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_284_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_284"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_316_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_316"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_253_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_253"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_285_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_285"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_317_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_317"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_254_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_254"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_286_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_286"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_318_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_318"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_255_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_255"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_287_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_287"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_319_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_319"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_256_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_256"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_288_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_288"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_320_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_320"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_227_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_227"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_259_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_259"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_291_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_291"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_228_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_228"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_260_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_260"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_292_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_292"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_229_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_229"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_261_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_261"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_293_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_293"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_230_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_230"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_262_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_262"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_294_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_294"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_231_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_231"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_263_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_263"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_295_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_295"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_232_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_232"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_264_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_264"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_296_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_296"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_233_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_233"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_265_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_265"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_297_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_297"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_234_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_234"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_266_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_266"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_298_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_298"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_235_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_235"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_267_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_267"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_299_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_299"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_236_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_236"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_268_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_268"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_300_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_300"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_238_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_238"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_270_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_270"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_302_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_302"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_239_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_239"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_271_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_271"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_303_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_303"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_240_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_240"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_272_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_272"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_304_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_304"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_241_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_241"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_273_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_273"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_305_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_305"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_242_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_242"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_274_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_274"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_306_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_306"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_243_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_243"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_275_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_275"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_307_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_307"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_244_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_244"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_276_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_276"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_308_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_308"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_245_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_245"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_277_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_277"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_309_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_309"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_246_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_246"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_278_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_278"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_310_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_310"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_247_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_247"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_279_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_279"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_311_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_311"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_249_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_249"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_281_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_281"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_313_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_313"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_250_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_250"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_282_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_282"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_314_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_314"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>1.506</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4097</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3776</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_319_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_319"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_351_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_351"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_320_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_320"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_352_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_352"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_331_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_331"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_363_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_363"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_342_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_342"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_374_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_374"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_345_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_345"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_377_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_377"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_346_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_346"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_378_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_378"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_347_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_347"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_379_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_379"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_348_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_348"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_380_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_380"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_349_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_349"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_381_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_381"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_350_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_350"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_382_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_382"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_321_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_321"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_353_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_353"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_322_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_322"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_354_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_354"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_323_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_323"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_355_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_355"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_324_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_324"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_356_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_356"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_325_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_325"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_357_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_357"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_326_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_326"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_358_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_358"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_327_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_327"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_359_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_359"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_328_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_328"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_360_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_360"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_329_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_329"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_361_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_361"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_330_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_330"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_362_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_362"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_332_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_332"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_364_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_364"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_333_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_333"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_365_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_365"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_334_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_334"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_366_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_366"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_335_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_335"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_367_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_367"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_336_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_336"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_368_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_368"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_337_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_337"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_369_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_369"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_338_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_338"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_370_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_370"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_339_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_339"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_371_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_371"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_340_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_340"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_372_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_372"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_341_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_341"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_373_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_373"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_343_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_343"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_375_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_375"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_344_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_344"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_376_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_376"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s</Name>
            <Loops>
                <ReuseLoop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.098</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>144</Best-caseLatency>
                    <Average-caseLatency>144</Average-caseLatency>
                    <Worst-caseLatency>145</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.440 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.440 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.450 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>144</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ReuseLoop>
                        <Name>ReuseLoop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>144</TripCount>
                        <Latency>144</Latency>
                        <AbsoluteTimeLatency>1.440 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ReuseLoop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>57</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>128</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>11285</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>10638</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U843" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U845" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U846" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U847" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U848" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U849" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U850" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U851" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U852" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U853" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U854" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U855" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U856" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U857" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U858" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U859" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U860" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U861" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U862" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U863" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U864" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U865" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U866" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U867" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U868" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U869" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U870" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U871" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U872" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U873" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U874" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U875" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U876" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U877" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U878" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U879" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U880" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U881" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U882" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U883" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U884" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U885" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U886" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U887" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U888" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U889" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U890" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U891" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U892" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U893" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U894" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U895" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U896" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U897" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U898" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U899" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U900" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U901" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U902" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U903" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U904" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U905" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U906" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U907" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U908" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U909" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U910" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U911" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U912" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U913" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U914" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U915" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U916" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U917" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U918" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U919" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U920" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U921" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U922" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U923" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U924" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U925" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U926" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U927" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U928" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U929" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U930" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U931" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U932" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U933" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U934" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U935" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U936" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U937" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U938" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U939" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_279"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U940" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U941" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U942" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_282"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U943" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U944" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U945" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_285"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U946" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U947" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U948" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_288"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U949" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U950" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_290"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U951" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_291"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U952" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U953" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U954" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_294"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U955" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_295"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U956" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_296"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U957" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_297"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U958" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U959" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U960" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_300"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U961" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_301"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U962" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U963" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U964" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_304"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U965" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U966" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_306"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U967" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_307"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U968" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_308"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U969" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U970" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U971" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_311"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="w_index_fu_10787_p2" SOURCE="./nnet_utils/nnet_dense_resource.h:43" URAM="0" VARIABLE="w_index"/>
                <BindNode BINDTYPE="storage" BRAM="57" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="w6_U" SOURCE="" URAM="0" VARIABLE="w6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.824</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>50</Average-caseLatency>
                    <Worst-caseLatency>147</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.500 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.470 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 147</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>57</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>128</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>20124</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>14950</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln313_fu_2836_p2" SOURCE="./nnet_utils/nnet_conv_stream.h:313" URAM="0" VARIABLE="add_ln313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln328_fu_2853_p2" SOURCE="./nnet_utils/nnet_conv_stream.h:328" URAM="0" VARIABLE="add_ln328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln317_fu_2883_p2" SOURCE="./nnet_utils/nnet_conv_stream.h:317" URAM="0" VARIABLE="add_ln317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln323_fu_2900_p2" SOURCE="./nnet_utils/nnet_conv_stream.h:323" URAM="0" VARIABLE="add_ln323"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_s</Name>
            <Loops>
                <ReadInputHeight_ReadInputWidth/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.824</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15749</Best-caseLatency>
                    <Average-caseLatency>204725</Average-caseLatency>
                    <Worst-caseLatency>586614</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.157 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.047 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.866 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15749 ~ 586614</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ReadInputHeight_ReadInputWidth>
                        <Name>ReadInputHeight_ReadInputWidth</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3937</TripCount>
                        <Latency>15748 ~ 586613</Latency>
                        <AbsoluteTimeLatency>0.157 ms ~ 5.866 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>4</min>
                                <max>149</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>4 ~ 149</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s_fu_886</Instance>
                        </InstanceList>
                    </ReadInputHeight_ReadInputWidth>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>57</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>128</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>20654</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>15057</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_1652_p2" SOURCE="./nnet_utils/nnet_conv2d_stream.h:79" URAM="0" VARIABLE="add_ln79"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s</Name>
            <Loops>
                <ReadInputHeight_ReadInputWidth/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.938</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3628</Best-caseLatency>
                    <Average-caseLatency>3628</Average-caseLatency>
                    <Worst-caseLatency>3628</Worst-caseLatency>
                    <Best-caseRealTimeLatency>36.280 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>36.280 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>36.280 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3628</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ReadInputHeight_ReadInputWidth>
                        <Name>ReadInputHeight_ReadInputWidth</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3625</TripCount>
                        <Latency>3626</Latency>
                        <AbsoluteTimeLatency>36.260 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ReadInputHeight_ReadInputWidth>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7354</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>10199</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln241_fu_884_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:241" URAM="0" VARIABLE="add_ln241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_3_fu_3583_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_fu_3607_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_1_fu_3637_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_6_fu_3665_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_2_fu_3689_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_3_fu_3719_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_9_fu_3747_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_4_fu_3771_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_5_fu_3801_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_12_fu_3829_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_6_fu_3853_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_7_fu_3883_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_15_fu_3911_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_8_fu_3935_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_9_fu_3965_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_18_fu_3993_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_10_fu_4017_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_11_fu_4047_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_21_fu_4075_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_12_fu_4099_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_13_fu_4129_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_24_fu_4157_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_14_fu_4181_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_15_fu_4211_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_27_fu_4239_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_16_fu_4263_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_17_fu_4293_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_30_fu_4321_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_18_fu_4345_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_19_fu_4375_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_33_fu_4403_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_20_fu_4427_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_21_fu_4457_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_36_fu_4485_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_22_fu_4509_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_23_fu_4539_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_39_fu_4567_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_24_fu_4591_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_25_fu_4621_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_42_fu_4649_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_26_fu_4673_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_27_fu_4703_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_45_fu_4731_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_28_fu_4755_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_29_fu_4785_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_48_fu_4813_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_30_fu_4837_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_31_fu_4867_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_51_fu_4895_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_32_fu_4919_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_33_fu_4949_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_54_fu_4977_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_34_fu_5001_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_35_fu_5031_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_57_fu_5059_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_36_fu_5083_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_37_fu_5113_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_60_fu_5141_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_38_fu_5165_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_39_fu_5195_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_63_fu_5223_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_40_fu_5247_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_41_fu_5277_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_66_fu_5305_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_42_fu_5329_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_43_fu_5359_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_69_fu_5387_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_44_fu_5411_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_45_fu_5441_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_72_fu_5469_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_46_fu_5493_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_47_fu_5523_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_75_fu_5551_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_48_fu_5575_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_49_fu_5605_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_78_fu_5633_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_50_fu_5657_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_51_fu_5687_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_81_fu_5715_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_52_fu_5739_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_53_fu_5769_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_84_fu_5797_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_54_fu_5821_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_55_fu_5851_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_87_fu_5879_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_56_fu_5903_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_57_fu_5933_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_90_fu_5961_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_58_fu_5985_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_59_fu_6015_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_93_fu_6043_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_60_fu_6067_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_61_fu_6097_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_96_fu_6125_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_62_fu_6149_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_63_fu_6179_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_99_fu_6207_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_64_fu_6231_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_65_fu_6261_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_102_fu_6289_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_66_fu_6313_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_67_fu_6343_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_105_fu_6371_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_68_fu_6395_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_69_fu_6425_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_108_fu_6453_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_70_fu_6477_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_71_fu_6507_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_111_fu_6535_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_72_fu_6559_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_73_fu_6589_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_114_fu_6617_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_74_fu_6641_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_75_fu_6671_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_117_fu_6699_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_76_fu_6723_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_77_fu_6753_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_120_fu_6781_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_78_fu_6805_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_79_fu_6835_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_123_fu_6863_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_80_fu_6887_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_81_fu_6917_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_126_fu_6945_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_82_fu_6969_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_83_fu_6999_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_129_fu_7027_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_84_fu_7051_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_85_fu_7081_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_132_fu_7109_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_86_fu_7133_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_87_fu_7163_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_135_fu_7191_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_88_fu_7215_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_89_fu_7245_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_138_fu_7273_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_90_fu_7297_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_91_fu_7327_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_141_fu_7355_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_92_fu_7379_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_93_fu_7409_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_144_fu_7437_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_94_fu_7461_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_95_fu_7491_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_147_fu_7519_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_96_fu_7543_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_97_fu_7573_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_150_fu_7601_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_98_fu_7625_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_99_fu_7655_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_153_fu_7683_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_100_fu_7707_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_101_fu_7737_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_156_fu_7765_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_102_fu_7789_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_103_fu_7819_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_159_fu_7847_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_104_fu_7871_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_105_fu_7901_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_162_fu_7929_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_106_fu_7953_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_107_fu_7983_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_165_fu_8011_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_108_fu_8035_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_109_fu_8065_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_168_fu_8093_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_110_fu_8117_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_111_fu_8147_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_171_fu_8175_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_112_fu_8199_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_113_fu_8229_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_174_fu_8257_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_114_fu_8281_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_115_fu_8311_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_177_fu_8339_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_116_fu_8363_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_117_fu_8393_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_180_fu_8421_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_118_fu_8445_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_119_fu_8475_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_183_fu_8503_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_120_fu_8527_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_121_fu_8557_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_186_fu_8585_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_122_fu_8609_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_123_fu_8639_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_189_fu_8667_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_124_fu_8691_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_125_fu_8721_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_192_fu_8749_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_126_fu_8773_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_127_fu_8803_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln212_fu_920_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:212" URAM="0" VARIABLE="add_ln212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln227_fu_946_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:227" URAM="0" VARIABLE="add_ln227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln216_fu_974_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:216" URAM="0" VARIABLE="add_ln216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln222_fu_8843_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:222" URAM="0" VARIABLE="add_ln222"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_9_U" SOURCE="" URAM="0" VARIABLE="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_8_U" SOURCE="" URAM="0" VARIABLE="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_7_U" SOURCE="" URAM="0" VARIABLE="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_6_U" SOURCE="" URAM="0" VARIABLE="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_5_U" SOURCE="" URAM="0" VARIABLE="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_4_U" SOURCE="" URAM="0" VARIABLE="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_3_U" SOURCE="" URAM="0" VARIABLE="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_2_U" SOURCE="" URAM="0" VARIABLE="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_1_U" SOURCE="" URAM="0" VARIABLE="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_U" SOURCE="" URAM="0" VARIABLE="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_343_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_343"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_344_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_344"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_345_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_345"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_346_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_346"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_347_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_347"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_348_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_348"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_349_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_349"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_350_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_350"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_99_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_99"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_98_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_98"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_97_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_97"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_96_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_96"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_95_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_95"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_94_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_94"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_93_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_93"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_92_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_92"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_91_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_91"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_90_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_90"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_89_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_89"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_88_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_88"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_87_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_87"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_86_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_86"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_85_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_85"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_84_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_84"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_83_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_83"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_82_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_82"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_81_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_81"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_80_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_80"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_79_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_79"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_78_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_78"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_77_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_77"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_76_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_76"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_75_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_75"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_74_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_74"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_73_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_73"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_72_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_72"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_71_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_71"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_70_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_70"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_69_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_69"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_68_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_68"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_67_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_67"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_66_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_66"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_65_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_65"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_64_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_64"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_63_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_63"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_62_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_62"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_61_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_61"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_60_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_60"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_59_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_59"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_58_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_58"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_57_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_57"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_56_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_56"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_55_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_55"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_54_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>1.506</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8193</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>7552</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_511_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_511"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_63_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_63"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_512_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_512"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_62_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_62"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_523_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_523"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_51_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_51"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_534_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_534"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_40_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_40"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_93_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_93"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_29_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_82_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_82"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_18_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_71_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_71"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_7_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_66_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_66"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_2_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_65_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_65"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_1_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_64_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_64"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_513_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_513"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_61_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_61"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_514_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_514"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_60_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_60"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_515_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_515"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_59_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_59"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_516_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_516"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_58_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_58"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_517_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_517"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_57_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_57"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_518_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_518"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_56_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_56"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_519_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_519"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_55_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_55"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_520_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_520"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_54_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_54"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_521_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_521"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_53_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_53"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_522_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_522"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_52_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_52"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_524_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_524"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_50_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_50"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_525_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_525"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_49_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_49"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_526_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_526"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_48_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_48"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_527_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_527"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_47_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_47"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_528_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_528"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_46_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_46"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_529_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_529"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_45_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_45"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_530_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_530"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_44_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_44"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_531_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_531"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_43_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_43"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_532_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_532"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_42_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_42"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_533_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_533"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_41_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_41"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_535_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_535"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_39_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_39"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_536_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_536"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_38_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_537_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_537"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_37_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_538_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_538"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_36_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_99_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_99"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_35_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_98_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_98"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_34_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_97_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_97"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_33_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_96_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_96"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_32_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_95_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_95"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_31_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_94_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_94"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_30_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_92_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_92"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_28_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_91_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_91"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_27_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_90_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_90"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_26_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_89_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_89"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_25_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_88_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_88"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_24_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_87_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_87"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_23_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_86_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_86"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_22_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_85_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_85"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_21_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_84_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_84"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_20_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_83_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_83"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_19_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_81_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_81"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_17_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_80_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_80"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_16_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_79_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_79"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_15_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_78_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_78"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_14_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_77_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_77"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_13_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_76_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_76"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_12_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_75_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_75"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_11_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_74_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_74"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_10_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_73_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_73"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_9_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_72_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_72"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_8_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_70_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_70"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_6_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_69_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_69"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_5_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_68_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_68"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_4_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_67_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_67"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_3_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s</Name>
            <Loops>
                <ReuseLoop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.168</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>288</Best-caseLatency>
                    <Average-caseLatency>288</Average-caseLatency>
                    <Worst-caseLatency>289</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.880 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.880 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.890 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>288</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ReuseLoop>
                        <Name>ReuseLoop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>288</TripCount>
                        <Latency>288</Latency>
                        <AbsoluteTimeLatency>2.880 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ReuseLoop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>57</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>128</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>20503</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>17362</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1943" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1945" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1946" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1947" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1948" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1949" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1950" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1951" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1952" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1953" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1954" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1955" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1956" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1957" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1958" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1959" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1960" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1961" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1962" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1963" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1964" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1965" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1966" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1967" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1968" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1969" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1970" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1971" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1972" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1973" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1974" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1975" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1976" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1977" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1978" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1979" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1980" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1981" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1982" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1983" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1984" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1985" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1986" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1987" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1988" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1989" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1990" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1991" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1992" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1993" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1994" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1995" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1996" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1997" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1998" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1999" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2000" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2001" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2002" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2003" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2004" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2005" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2006" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2007" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2008" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2009" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2010" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2011" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2012" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2013" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2014" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2015" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2016" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2017" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2018" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2019" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2020" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2021" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2022" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2023" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2024" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2025" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2026" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2027" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2028" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2029" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2030" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2031" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2032" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2033" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2034" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2035" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2036" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2037" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2038" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2039" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2040" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2041" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2042" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2043" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2044" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2045" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2046" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2047" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2048" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2049" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2050" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2051" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2052" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2053" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2054" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2055" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2056" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2057" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2058" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2059" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2060" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2061" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2062" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2063" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2064" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2065" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2066" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2067" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2068" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2069" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2070" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U2071" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="w_index_fu_19991_p2" SOURCE="./nnet_utils/nnet_dense_resource.h:43" URAM="0" VARIABLE="w_index"/>
                <BindNode BINDTYPE="storage" BRAM="57" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="w9_U" SOURCE="" URAM="0" VARIABLE="w9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config9_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.168</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>98</Average-caseLatency>
                    <Worst-caseLatency>291</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.910 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 291</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>57</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>128</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>38046</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>25450</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln313_fu_5142_p2" SOURCE="./nnet_utils/nnet_conv_stream.h:313" URAM="0" VARIABLE="add_ln313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln328_fu_5159_p2" SOURCE="./nnet_utils/nnet_conv_stream.h:328" URAM="0" VARIABLE="add_ln328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln317_fu_5189_p2" SOURCE="./nnet_utils/nnet_conv_stream.h:317" URAM="0" VARIABLE="add_ln317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln323_fu_5206_p2" SOURCE="./nnet_utils/nnet_conv_stream.h:323" URAM="0" VARIABLE="add_ln323"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s</Name>
            <Loops>
                <ReadInputHeight_ReadInputWidth/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.168</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3473</Best-caseLatency>
                    <Average-caseLatency>86801</Average-caseLatency>
                    <Worst-caseLatency>254325</Worst-caseLatency>
                    <Best-caseRealTimeLatency>34.730 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.868 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.543 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3473 ~ 254325</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ReadInputHeight_ReadInputWidth>
                        <Name>ReadInputHeight_ReadInputWidth</Name>
                        <Slack>7.30</Slack>
                        <TripCount>868</TripCount>
                        <Latency>3472 ~ 254324</Latency>
                        <AbsoluteTimeLatency>34.720 us ~ 2.543 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>4</min>
                                <max>293</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>4 ~ 293</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config9_s_fu_1718</Instance>
                        </InstanceList>
                    </ReadInputHeight_ReadInputWidth>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>57</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>128</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>39086</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>25553</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_3220_p2" SOURCE="./nnet_utils/nnet_conv2d_stream.h:79" URAM="0" VARIABLE="add_ln79"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s</Name>
            <Loops>
                <ReadInputHeight_ReadInputWidth/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.212</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>723</Best-caseLatency>
                    <Average-caseLatency>723</Average-caseLatency>
                    <Worst-caseLatency>723</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.230 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.230 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.230 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>723</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ReadInputHeight_ReadInputWidth>
                        <Name>ReadInputHeight_ReadInputWidth</Name>
                        <Slack>7.30</Slack>
                        <TripCount>720</TripCount>
                        <Latency>721</Latency>
                        <AbsoluteTimeLatency>7.210 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ReadInputHeight_ReadInputWidth>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7352</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>10195</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln241_fu_884_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:241" URAM="0" VARIABLE="add_ln241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_194_fu_3583_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_fu_3607_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_128_fu_3637_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_197_fu_3665_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_129_fu_3689_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_130_fu_3719_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_200_fu_3747_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_131_fu_3771_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_132_fu_3801_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_203_fu_3829_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_133_fu_3853_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_134_fu_3883_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_206_fu_3911_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_135_fu_3935_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_136_fu_3965_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_209_fu_3993_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_137_fu_4017_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_138_fu_4047_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_212_fu_4075_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_139_fu_4099_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_140_fu_4129_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_215_fu_4157_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_141_fu_4181_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_142_fu_4211_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_218_fu_4239_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_143_fu_4263_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_144_fu_4293_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_221_fu_4321_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_145_fu_4345_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_146_fu_4375_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_224_fu_4403_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_147_fu_4427_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_148_fu_4457_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_227_fu_4485_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_149_fu_4509_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_150_fu_4539_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_230_fu_4567_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_151_fu_4591_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_152_fu_4621_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_233_fu_4649_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_153_fu_4673_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_154_fu_4703_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_236_fu_4731_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_155_fu_4755_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_156_fu_4785_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_239_fu_4813_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_157_fu_4837_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_158_fu_4867_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_242_fu_4895_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_159_fu_4919_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_160_fu_4949_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_245_fu_4977_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_161_fu_5001_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_162_fu_5031_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_248_fu_5059_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_163_fu_5083_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_164_fu_5113_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_251_fu_5141_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_165_fu_5165_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_166_fu_5195_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_254_fu_5223_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_167_fu_5247_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_168_fu_5277_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_257_fu_5305_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_169_fu_5329_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_170_fu_5359_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_260_fu_5387_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_171_fu_5411_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_172_fu_5441_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_263_fu_5469_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_173_fu_5493_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_174_fu_5523_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_266_fu_5551_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_175_fu_5575_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_176_fu_5605_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_269_fu_5633_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_177_fu_5657_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_178_fu_5687_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_272_fu_5715_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_179_fu_5739_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_180_fu_5769_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_275_fu_5797_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_181_fu_5821_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_182_fu_5851_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_278_fu_5879_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_183_fu_5903_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_184_fu_5933_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_281_fu_5961_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_185_fu_5985_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_186_fu_6015_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_284_fu_6043_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_187_fu_6067_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_188_fu_6097_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_287_fu_6125_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_189_fu_6149_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_190_fu_6179_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_290_fu_6207_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_290"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_191_fu_6231_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_192_fu_6261_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_293_fu_6289_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_193_fu_6313_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_194_fu_6343_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_296_fu_6371_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_296"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_195_fu_6395_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_196_fu_6425_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_299_fu_6453_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_197_fu_6477_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_198_fu_6507_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_302_fu_6535_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_199_fu_6559_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_200_fu_6589_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_305_fu_6617_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_201_fu_6641_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_202_fu_6671_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_308_fu_6699_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_308"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_203_fu_6723_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_204_fu_6753_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_311_fu_6781_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_311"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_205_fu_6805_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_206_fu_6835_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_314_fu_6863_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_314"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_207_fu_6887_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_208_fu_6917_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_317_fu_6945_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_209_fu_6969_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_210_fu_6999_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_320_fu_7027_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_320"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_211_fu_7051_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_212_fu_7081_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_323_fu_7109_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_323"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_213_fu_7133_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_214_fu_7163_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_326_fu_7191_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_326"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_215_fu_7215_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_216_fu_7245_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_329_fu_7273_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_329"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_217_fu_7297_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_218_fu_7327_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_332_fu_7355_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_332"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_219_fu_7379_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_220_fu_7409_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_335_fu_7437_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_335"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_221_fu_7461_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_222_fu_7491_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_338_fu_7519_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_223_fu_7543_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_224_fu_7573_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_341_fu_7601_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_341"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_225_fu_7625_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_226_fu_7655_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_344_fu_7683_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_344"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_227_fu_7707_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_228_fu_7737_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_347_fu_7765_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_229_fu_7789_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_230_fu_7819_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_350_fu_7847_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_350"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_231_fu_7871_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_232_fu_7901_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_353_fu_7929_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_353"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_233_fu_7953_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_234_fu_7983_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_356_fu_8011_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_356"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_235_fu_8035_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_236_fu_8065_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_359_fu_8093_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_359"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_237_fu_8117_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_238_fu_8147_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_362_fu_8175_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_362"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_239_fu_8199_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_240_fu_8229_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_365_fu_8257_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_365"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_241_fu_8281_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_242_fu_8311_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_368_fu_8339_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_368"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_243_fu_8363_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_244_fu_8393_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_371_fu_8421_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_371"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_245_fu_8445_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_246_fu_8475_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_374_fu_8503_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_374"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_247_fu_8527_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_248_fu_8557_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_377_fu_8585_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_377"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_249_fu_8609_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_250_fu_8639_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_380_fu_8667_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_380"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_251_fu_8691_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_252_fu_8721_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_383_fu_8749_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_383"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_253_fu_8773_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_254_fu_8803_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln212_fu_920_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:212" URAM="0" VARIABLE="add_ln212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln227_fu_946_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:227" URAM="0" VARIABLE="add_ln227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln216_fu_974_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:216" URAM="0" VARIABLE="add_ln216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln222_fu_8843_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:222" URAM="0" VARIABLE="add_ln222"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_19_U" SOURCE="" URAM="0" VARIABLE="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_18_U" SOURCE="" URAM="0" VARIABLE="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_17_U" SOURCE="" URAM="0" VARIABLE="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_16_U" SOURCE="" URAM="0" VARIABLE="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_15_U" SOURCE="" URAM="0" VARIABLE="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_14_U" SOURCE="" URAM="0" VARIABLE="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_13_U" SOURCE="" URAM="0" VARIABLE="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_12_U" SOURCE="" URAM="0" VARIABLE="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_11_U" SOURCE="" URAM="0" VARIABLE="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_10_U" SOURCE="" URAM="0" VARIABLE="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_53_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_53"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_52_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_52"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_51_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_51"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_50_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_50"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_49_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_49"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_48_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_48"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_47_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_47"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_46_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_46"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_45_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_45"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_44_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_44"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_43_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_43"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_42_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_42"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_41_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_41"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_40_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_40"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_39_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_39"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_38_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_37_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_36_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_35_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_34_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_33_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_32_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_31_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_30_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_29_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_28_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_27_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_26_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_25_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_24_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_23_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_22_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_21_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_20_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_19_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_18_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_17_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_16_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_15_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_14_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_13_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_12_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_11_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_10_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_9_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_8_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_7_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_6_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_5_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_4_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_3_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_2_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_1_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_s_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_s"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>1.506</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8193</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>7552</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_383_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_383"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_447_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_447"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_384_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_384"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_448_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_448"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_395_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_395"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_459_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_459"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_406_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_406"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_470_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_470"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_417_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_417"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_481_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_481"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_428_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_428"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_492_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_492"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_439_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_439"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_503_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_503"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_444_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_444"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_508_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_508"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_445_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_445"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_509_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_509"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_446_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_446"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_510_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_510"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_385_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_385"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_449_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_449"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_386_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_386"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_450_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_450"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_387_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_387"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_451_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_451"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_388_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_388"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_452_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_452"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_389_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_389"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_453_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_453"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_390_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_390"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_454_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_454"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_391_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_391"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_455_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_455"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_392_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_392"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_456_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_456"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_393_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_393"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_457_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_457"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_394_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_394"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_458_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_458"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_396_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_396"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_460_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_460"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_397_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_397"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_461_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_461"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_398_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_398"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_462_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_462"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_399_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_399"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_463_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_463"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_400_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_400"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_464_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_464"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_401_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_401"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_465_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_465"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_402_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_402"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_466_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_466"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_403_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_403"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_467_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_467"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_404_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_404"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_468_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_468"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_405_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_405"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_469_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_469"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_407_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_407"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_471_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_471"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_408_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_408"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_472_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_472"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_409_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_409"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_473_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_473"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_410_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_410"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_474_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_474"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_411_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_411"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_475_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_475"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_412_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_412"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_476_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_476"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_413_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_413"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_477_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_477"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_414_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_414"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_478_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_478"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_415_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_415"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_479_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_479"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_416_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_416"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_480_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_480"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_418_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_418"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_482_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_482"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_419_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_419"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_483_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_483"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_420_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_420"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_484_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_484"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_421_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_421"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_485_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_485"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_422_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_422"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_486_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_486"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_423_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_423"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_487_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_487"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_424_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_424"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_488_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_488"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_425_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_425"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_489_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_489"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_426_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_426"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_490_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_490"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_427_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_427"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_491_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_491"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_429_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_429"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_493_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_493"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_430_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_430"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_494_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_494"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_431_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_431"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_495_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_495"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_432_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_432"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_496_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_496"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_433_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_433"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_497_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_497"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_434_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_434"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_498_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_498"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_435_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_435"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_499_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_499"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_436_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_436"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_500_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_500"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_437_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_437"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_501_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_501"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_438_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_438"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_502_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_502"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_440_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_440"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_504_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_504"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_441_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_441"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_505_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_505"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_442_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_442"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_506_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_506"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_443_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_443"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_507_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_507"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s</Name>
            <Loops>
                <ReuseLoop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.168</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>288</Best-caseLatency>
                    <Average-caseLatency>288</Average-caseLatency>
                    <Worst-caseLatency>289</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.880 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.880 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.890 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>288</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ReuseLoop>
                        <Name>ReuseLoop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>288</TripCount>
                        <Latency>288</Latency>
                        <AbsoluteTimeLatency>2.880 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ReuseLoop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>29</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>64</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>19479</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>15442</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3362" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3364" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3365" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3366" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_314"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3367" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_315"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3368" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3369" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3370" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3371" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3372" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_320"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3373" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_321"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3374" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_322"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3375" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_323"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3376" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_324"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3377" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_325"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3378" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_326"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3379" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_327"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3380" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3381" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_329"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3382" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_330"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3383" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_331"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3384" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_332"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3385" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_333"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3386" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_334"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3387" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_335"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3388" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_336"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3389" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_337"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3390" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3391" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_339"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3392" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3393" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_341"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3394" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_342"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3395" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_343"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3396" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_344"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3397" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_345"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3398" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_346"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3399" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3400" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_348"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3401" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_349"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3402" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_350"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3403" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_351"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3404" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_352"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3405" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_353"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3406" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_354"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3407" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_355"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3408" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_356"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3409" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_357"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3410" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_358"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3411" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_359"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3412" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_360"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3413" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_361"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3414" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_362"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3415" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_363"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3416" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_364"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3417" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_365"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3418" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_366"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3419" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_367"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3420" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_368"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3421" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_369"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3422" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_370"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3423" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_371"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3424" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_372"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3425" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_373"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U3426" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_374"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="w_index_fu_19273_p2" SOURCE="./nnet_utils/nnet_dense_resource.h:43" URAM="0" VARIABLE="w_index"/>
                <BindNode BINDTYPE="storage" BRAM="29" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="w12_U" SOURCE="" URAM="0" VARIABLE="w12"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.958</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>98</Average-caseLatency>
                    <Worst-caseLatency>291</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.910 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 291</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>29</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>64</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>37022</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>23530</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln313_fu_4950_p2" SOURCE="./nnet_utils/nnet_conv_stream.h:313" URAM="0" VARIABLE="add_ln313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln328_fu_4967_p2" SOURCE="./nnet_utils/nnet_conv_stream.h:328" URAM="0" VARIABLE="add_ln328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln317_fu_4997_p2" SOURCE="./nnet_utils/nnet_conv_stream.h:317" URAM="0" VARIABLE="add_ln317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln323_fu_5014_p2" SOURCE="./nnet_utils/nnet_conv_stream.h:323" URAM="0" VARIABLE="add_ln323"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_s</Name>
            <Loops>
                <ReadInputHeight_ReadInputWidth/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.958</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>721</Best-caseLatency>
                    <Average-caseLatency>18001</Average-caseLatency>
                    <Worst-caseLatency>52741</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.210 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.527 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>721 ~ 52741</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ReadInputHeight_ReadInputWidth>
                        <Name>ReadInputHeight_ReadInputWidth</Name>
                        <Slack>7.30</Slack>
                        <TripCount>180</TripCount>
                        <Latency>720 ~ 52740</Latency>
                        <AbsoluteTimeLatency>7.200 us ~ 0.527 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>4</min>
                                <max>293</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>4 ~ 293</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1718</Instance>
                        </InstanceList>
                    </ReadInputHeight_ReadInputWidth>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>29</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>64</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>38060</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>23629</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_3220_p2" SOURCE="./nnet_utils/nnet_conv2d_stream.h:79" URAM="0" VARIABLE="add_ln79"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s</Name>
            <Loops>
                <ReadInputHeight_ReadInputWidth/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.002</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>115</Best-caseLatency>
                    <Average-caseLatency>115</Average-caseLatency>
                    <Worst-caseLatency>115</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>115</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ReadInputHeight_ReadInputWidth>
                        <Name>ReadInputHeight_ReadInputWidth</Name>
                        <Slack>7.30</Slack>
                        <TripCount>112</TripCount>
                        <Latency>113</Latency>
                        <AbsoluteTimeLatency>1.130 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ReadInputHeight_ReadInputWidth>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3765</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5389</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln241_fu_500_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:241" URAM="0" VARIABLE="add_ln241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_864_fu_1919_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_864"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_fu_1943_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_318_fu_1973_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_867_fu_2001_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_867"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_319_fu_2025_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_320_fu_2055_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_320"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_870_fu_2083_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_870"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_321_fu_2107_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_321"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_322_fu_2137_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_322"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_873_fu_2165_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_873"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_323_fu_2189_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_323"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_324_fu_2219_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_324"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_876_fu_2247_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_876"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_325_fu_2271_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_325"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_326_fu_2301_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_326"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_879_fu_2329_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_879"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_327_fu_2353_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_327"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_328_fu_2383_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_882_fu_2411_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_882"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_329_fu_2435_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_329"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_330_fu_2465_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_330"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_885_fu_2493_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_885"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_331_fu_2517_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_331"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_332_fu_2547_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_332"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_888_fu_2575_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_888"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_333_fu_2599_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_333"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_334_fu_2629_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_334"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_891_fu_2657_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_891"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_335_fu_2681_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_335"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_336_fu_2711_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_336"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_894_fu_2739_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_894"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_337_fu_2763_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_337"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_338_fu_2793_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_897_fu_2821_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_897"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_339_fu_2845_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_339"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_340_fu_2875_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_900_fu_2903_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_900"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_341_fu_2927_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_341"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_342_fu_2957_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_342"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_903_fu_2985_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_903"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_343_fu_3009_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_343"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_344_fu_3039_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_344"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_906_fu_3067_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_906"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_345_fu_3091_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_345"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_346_fu_3121_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_346"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_909_fu_3149_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_909"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_347_fu_3173_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_348_fu_3203_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_348"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_912_fu_3231_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_912"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_349_fu_3255_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_349"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_350_fu_3285_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_350"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_915_fu_3313_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_915"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_351_fu_3337_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_351"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_352_fu_3367_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_352"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_918_fu_3395_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_918"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_353_fu_3419_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_353"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_354_fu_3449_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_354"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_921_fu_3477_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_921"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_355_fu_3501_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_355"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_356_fu_3531_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_356"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_924_fu_3559_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_924"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_357_fu_3583_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_357"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_358_fu_3613_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_358"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_927_fu_3641_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_927"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_359_fu_3665_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_359"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_360_fu_3695_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_360"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_930_fu_3723_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_930"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_361_fu_3747_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_361"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_362_fu_3777_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_362"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_933_fu_3805_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_933"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_363_fu_3829_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_363"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_364_fu_3859_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_364"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_936_fu_3887_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_936"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_365_fu_3911_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_365"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_366_fu_3941_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_366"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_939_fu_3969_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_939"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_367_fu_3993_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_367"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_368_fu_4023_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_368"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_942_fu_4051_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_942"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_369_fu_4075_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_369"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_370_fu_4105_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_370"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_945_fu_4133_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_945"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_371_fu_4157_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_371"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_372_fu_4187_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_372"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_948_fu_4215_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_948"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_373_fu_4239_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_373"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_374_fu_4269_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_374"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_951_fu_4297_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_951"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_375_fu_4321_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_375"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_376_fu_4351_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_376"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_954_fu_4379_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_954"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_377_fu_4403_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_377"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_378_fu_4433_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_378"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_957_fu_4461_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_957"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_379_fu_4485_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_379"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_380_fu_4515_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:25" URAM="0" VARIABLE="sub_ln25_380"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln212_fu_536_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:212" URAM="0" VARIABLE="add_ln212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln227_fu_562_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:227" URAM="0" VARIABLE="add_ln227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln216_fu_590_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:216" URAM="0" VARIABLE="add_ln216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadInputHeight_ReadInputWidth" OPTYPE="add" PRAGMA="" RTLNAME="add_ln222_fu_4555_p2" SOURCE="./nnet_utils/nnet_pooling_stream.h:222" URAM="0" VARIABLE="add_ln222"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_9_U" SOURCE="" URAM="0" VARIABLE="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_8_U" SOURCE="" URAM="0" VARIABLE="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_7_U" SOURCE="" URAM="0" VARIABLE="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_6_U" SOURCE="" URAM="0" VARIABLE="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_5_U" SOURCE="" URAM="0" VARIABLE="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_4_U" SOURCE="" URAM="0" VARIABLE="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_3_U" SOURCE="" URAM="0" VARIABLE="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_2_U" SOURCE="" URAM="0" VARIABLE="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_1_U" SOURCE="" URAM="0" VARIABLE="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_U" SOURCE="" URAM="0" VARIABLE="void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_321_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_321"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_322_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_322"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_323_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_323"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_324_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_324"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_325_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_325"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_326_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_326"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_327_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_327"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_328_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_328"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_329_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_329"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_330_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_330"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_331_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_331"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_332_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_332"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_333_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_333"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_334_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_334"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_335_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_335"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_336_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_336"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_337_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_337"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_338_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_338"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_339_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_339"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_340_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_340"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_341_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_341"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_342_U" SOURCE="" URAM="0" VARIABLE="p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_342"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s</Name>
            <Loops>
                <ReuseLoop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.048</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>128</Best-caseLatency>
                    <Average-caseLatency>128</Average-caseLatency>
                    <Worst-caseLatency>129</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.280 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.280 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.290 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>128</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ReuseLoop>
                        <Name>ReuseLoop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>128</TripCount>
                        <Latency>128</Latency>
                        <AbsoluteTimeLatency>1.280 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ReuseLoop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>25</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>56</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>28947</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>22309</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4075" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4077" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4079" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4081" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4083" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4085" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4087" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_5_fu_33019_p2" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="add_ln55_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4088" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4089" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4090" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4091" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4092" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4093" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4094" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_12_fu_33271_p2" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="add_ln55_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4095" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4096" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4097" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4098" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4099" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4100" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4101" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_19_fu_33523_p2" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="add_ln55_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4102" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4103" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4104" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4105" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4106" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4107" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4108" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_26_fu_33775_p2" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="add_ln55_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4109" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4110" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4111" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4112" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4113" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4114" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4115" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_33_fu_34027_p2" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="add_ln55_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4116" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4117" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4118" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4119" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4120" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4121" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4122" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_40_fu_34279_p2" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="add_ln55_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4123" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4124" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4125" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4126" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4127" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4128" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4129" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_47_fu_34531_p2" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="add_ln55_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4130" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4131" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4132" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4133" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4134" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4135" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U4136" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_54_fu_34787_p2" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="add_ln55_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="w_index_fu_30919_p2" SOURCE="./nnet_utils/nnet_dense_resource.h:43" URAM="0" VARIABLE="w_index"/>
                <BindNode BINDTYPE="storage" BRAM="25" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="w16_U" SOURCE="" URAM="0" VARIABLE="w16"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_s</Name>
            <Loops>
                <DataPrepare/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.048</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>187</Best-caseLatency>
                    <Average-caseLatency>187</Average-caseLatency>
                    <Worst-caseLatency>188</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.870 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.870 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.880 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>187 ~ 188</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <DataPrepare>
                        <Name>DataPrepare</Name>
                        <Slack>7.30</Slack>
                        <TripCount>28</TripCount>
                        <Latency>56</Latency>
                        <AbsoluteTimeLatency>0.560 us</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </DataPrepare>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>25</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>56</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>57765</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>22413</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DataPrepare" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_4733_p2" SOURCE="./nnet_utils/nnet_dense_stream.h:36" URAM="0" VARIABLE="add_ln36"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s</Name>
            <Loops>
                <ReuseLoop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.834</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8</Best-caseLatency>
                    <Average-caseLatency>8</Average-caseLatency>
                    <Worst-caseLatency>9</Worst-caseLatency>
                    <Best-caseRealTimeLatency>80.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>80.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ReuseLoop>
                        <Name>ReuseLoop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ReuseLoop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>406</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>417</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U5038" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_493_p2" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="add_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U5039" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_1_fu_529_p2" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="add_ln55_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U5040" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="mul_ln55_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_2_fu_565_p2" SOURCE="./nnet_utils/nnet_dense_resource.h:55" URAM="0" VARIABLE="add_ln55_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="w_index_fu_431_p2" SOURCE="./nnet_utils/nnet_dense_resource.h:43" URAM="0" VARIABLE="w_index"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="w18_U" SOURCE="" URAM="0" VARIABLE="w18"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.936</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>9</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9 ~ 10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>539</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>469</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.427</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>3</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>145</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>432</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln215_fu_244_p2" SOURCE="./nnet_utils/nnet_activation_stream.h:215" URAM="0" VARIABLE="sub_ln215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln215_1_fu_288_p2" SOURCE="./nnet_utils/nnet_activation_stream.h:215" URAM="0" VARIABLE="sub_ln215_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln215_2_fu_332_p2" SOURCE="./nnet_utils/nnet_activation_stream.h:215" URAM="0" VARIABLE="sub_ln215_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_474_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_2_fu_480_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_1_fu_506_p2" SOURCE="./nnet_utils/nnet_common.h:50" URAM="0" VARIABLE="add_ln50_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17ns_26_1_1_U5054" SOURCE="./nnet_utils/nnet_activation_stream.h:244" URAM="0" VARIABLE="mul_ln244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17ns_26_1_1_U5054" SOURCE="./nnet_utils/nnet_activation_stream.h:244" URAM="0" VARIABLE="mul_ln244_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17ns_26_1_1_U5054" SOURCE="./nnet_utils/nnet_activation_stream.h:244" URAM="0" VARIABLE="mul_ln244_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="exp_table_U" SOURCE="" URAM="0" VARIABLE="exp_table"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="invert_table_U" SOURCE="" URAM="0" VARIABLE="invert_table"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.427</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>3</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>149</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>475</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>myproject</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.212</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9830412</Best-caseLatency>
                    <Average-caseLatency>9830412</Average-caseLatency>
                    <Worst-caseLatency>9830568</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.304 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.304 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.306 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>262146</min>
                            <max>9830402</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>262146 ~ 9830402</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2599</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>64</UTIL_BRAM>
                    <DSP>382</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>192800</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>7</UTIL_FF>
                    <LUT>131777</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>10</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="60" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_U" SOURCE="" URAM="0" VARIABLE="layer2_out"/>
                <BindNode BINDTYPE="storage" BRAM="1796" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_U" SOURCE="" URAM="0" VARIABLE="layer3_out"/>
                <BindNode BINDTYPE="storage" BRAM="114" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer5_out_U" SOURCE="" URAM="0" VARIABLE="layer5_out"/>
                <BindNode BINDTYPE="storage" BRAM="228" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_U" SOURCE="" URAM="0" VARIABLE="layer6_out"/>
                <BindNode BINDTYPE="storage" BRAM="57" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer8_out_U" SOURCE="" URAM="0" VARIABLE="layer8_out"/>
                <BindNode BINDTYPE="storage" BRAM="57" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer9_out_U" SOURCE="" URAM="0" VARIABLE="layer9_out"/>
                <BindNode BINDTYPE="storage" BRAM="57" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer11_out_U" SOURCE="" URAM="0" VARIABLE="layer11_out"/>
                <BindNode BINDTYPE="storage" BRAM="29" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer12_out_U" SOURCE="" URAM="0" VARIABLE="layer12_out"/>
                <BindNode BINDTYPE="storage" BRAM="29" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer14_out_U" SOURCE="" URAM="0" VARIABLE="layer14_out"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer16_out_U" SOURCE="" URAM="0" VARIABLE="layer16_out"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_U" SOURCE="" URAM="0" VARIABLE="layer18_out"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>process_data_Pipeline_VITIS_LOOP_930_6</Name>
            <Loops>
                <VITIS_LOOP_930_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_930_6>
                        <Name>VITIS_LOOP_930_6</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_930_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>109</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_930_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln930_fu_115_p2" SOURCE="kernel.cpp:930" URAM="0" VARIABLE="add_ln930"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_930_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln932_fu_164_p2" SOURCE="kernel.cpp:932" URAM="0" VARIABLE="add_ln932"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>process_data_Pipeline_VITIS_LOOP_941_8_VITIS_LOOP_943_9</Name>
            <Loops>
                <VITIS_LOOP_941_8_VITIS_LOOP_943_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.399</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>61445</Best-caseLatency>
                    <Average-caseLatency>61445</Average-caseLatency>
                    <Worst-caseLatency>61445</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.614 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.614 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.614 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>61445</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_941_8_VITIS_LOOP_943_9>
                        <Name>VITIS_LOOP_941_8_VITIS_LOOP_943_9</Name>
                        <Slack>7.30</Slack>
                        <TripCount>61440</TripCount>
                        <Latency>61443</Latency>
                        <AbsoluteTimeLatency>0.614 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_941_8_VITIS_LOOP_943_9>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>59</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_941_8_VITIS_LOOP_943_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln941_fu_119_p2" SOURCE="kernel.cpp:941" URAM="0" VARIABLE="add_ln941"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_941_8_VITIS_LOOP_943_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln941_1_fu_131_p2" SOURCE="kernel.cpp:941" URAM="0" VARIABLE="add_ln941_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_941_8_VITIS_LOOP_943_9" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9ns_13ns_13ns_22_4_1_U5089" SOURCE="kernel.cpp:945" URAM="0" VARIABLE="mul_ln945"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_941_8_VITIS_LOOP_943_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln945_fu_187_p2" SOURCE="kernel.cpp:945" URAM="0" VARIABLE="add_ln945"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_941_8_VITIS_LOOP_943_9" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9ns_13ns_13ns_22_4_1_U5089" SOURCE="kernel.cpp:945" URAM="0" VARIABLE="add_ln945_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_941_8_VITIS_LOOP_943_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln943_fu_163_p2" SOURCE="kernel.cpp:943" URAM="0" VARIABLE="add_ln943"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>process_data_Pipeline_VITIS_LOOP_954_10</Name>
            <Loops>
                <VITIS_LOOP_954_10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_954_10>
                        <Name>VITIS_LOOP_954_10</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_954_10>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>109</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_954_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln954_fu_115_p2" SOURCE="kernel.cpp:954" URAM="0" VARIABLE="add_ln954"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_954_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln956_fu_164_p2" SOURCE="kernel.cpp:956" URAM="0" VARIABLE="add_ln956"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>process_data</Name>
            <Loops>
                <link_loop>
                    <frame_loop/>
                    <second_chan_loop/>
                </link_loop>
                <VITIS_LOOP_939_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <link_loop>
                        <Name>link_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_process_data_Pipeline_first_chan_loop_first_chan_frame_loop_fu_6587</Instance>
                        </InstanceList>
                        <frame_loop>
                            <Name>frame_loop</Name>
                            <Slack>7.30</Slack>
                            <TripCount>6000</TripCount>
                            <Latency>1566000 ~ 2004000</Latency>
                            <AbsoluteTimeLatency>15.660 ms ~ 20.040 ms</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>261</min>
                                    <max>334</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>261 ~ 334</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_process_data_Pipeline_frame_chan_loop_fu_6692</Instance>
                            </InstanceList>
                        </frame_loop>
                        <second_chan_loop>
                            <Name>second_chan_loop</Name>
                            <Slack>7.30</Slack>
                            <TripCount>256</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_process_data_Pipeline_VITIS_LOOP_169_1_fu_6996</Instance>
                                <Instance>grp_process_data_Pipeline_4_fu_7006</Instance>
                                <Instance>grp_process_data_Pipeline_VITIS_LOOP_651_2_fu_7021</Instance>
                                <Instance>grp_process_data_Pipeline_VITIS_LOOP_399_1_fu_7251</Instance>
                            </InstanceList>
                        </second_chan_loop>
                    </link_loop>
                    <VITIS_LOOP_939_7>
                        <Name>VITIS_LOOP_939_7</Name>
                        <Slack>7.30</Slack>
                        <TripCount>47</TripCount>
                        <Latency>464921133 ~ 464928465</Latency>
                        <AbsoluteTimeLatency>4.649 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>9891939</min>
                                <max>9892095</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>9891939 ~ 9892095</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_process_data_Pipeline_VITIS_LOOP_941_8_VITIS_LOOP_943_9_fu_13039</Instance>
                            <Instance>grp_process_data_Pipeline_VITIS_LOOP_954_10_fu_13047</Instance>
                        </InstanceList>
                    </VITIS_LOOP_939_7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>9113</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>226</UTIL_BRAM>
                    <DSP>392</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>206257</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>7</UTIL_FF>
                    <LUT>171400</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>13</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="zero_padding2d_input_fifo_U" SOURCE="" URAM="0" VARIABLE="zero_padding2d_input"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer19_out_fifo_U" SOURCE="" URAM="0" VARIABLE="layer19_out"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="adc_words_U" SOURCE="./WIB2Frame.hpp:97" URAM="0" VARIABLE="adc_words"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="ave_U" SOURCE="kernel.cpp:99" URAM="0" VARIABLE="ave"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="cc_prob_U" SOURCE="kernel.cpp:929" URAM="0" VARIABLE="cc_prob"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="cc_prob_1_U" SOURCE="kernel.cpp:952" URAM="0" VARIABLE="cc_prob_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U5097" SOURCE="kernel.cpp:92" URAM="0" VARIABLE="mul_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="link_loop" OPTYPE="add" PRAGMA="" RTLNAME="link_2_fu_13164_p2" SOURCE="kernel.cpp:97" URAM="0" VARIABLE="link_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="link_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_29ns_4ns_32_1_1_U5099" SOURCE="kernel.cpp:103" URAM="0" VARIABLE="mul_ln103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="link_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_1_fu_13179_p2" SOURCE="./Fragment.hpp:233" URAM="0" VARIABLE="add_ln233_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="link_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_fu_13193_p2" SOURCE="./Fragment.hpp:233" URAM="0" VARIABLE="add_ln233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="link_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_13198_p2" SOURCE="kernel.cpp:109" URAM="0" VARIABLE="add_ln109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="frame_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_fu_13221_p2" SOURCE="kernel.cpp:107" URAM="0" VARIABLE="add_ln107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="frame_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_1_fu_13227_p2" SOURCE="kernel.cpp:107" URAM="0" VARIABLE="add_ln107_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="frame_loop" OPTYPE="add" PRAGMA="" RTLNAME="iFrame_1_fu_13239_p2" SOURCE="kernel.cpp:107" URAM="0" VARIABLE="iFrame_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="frame_loop" OPTYPE="add" PRAGMA="" RTLNAME="frame_fu_13253_p2" SOURCE="kernel.cpp:109" URAM="0" VARIABLE="frame"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="frame_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_13264_p2" SOURCE="kernel.cpp:112" URAM="0" VARIABLE="add_ln112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="link_loop" OPTYPE="add" PRAGMA="" RTLNAME="wib_fu_13790_p2" SOURCE="kernel.cpp:107" URAM="0" VARIABLE="wib"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="second_chan_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln386_fu_13812_p2" SOURCE="kernel.cpp:386" URAM="0" VARIABLE="add_ln386"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="second_chan_loop" OPTYPE="add" PRAGMA="" RTLNAME="iChan_fu_13806_p2" SOURCE="kernel.cpp:386" URAM="0" VARIABLE="iChan"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="second_chan_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln210_fu_13829_p2" SOURCE="FDHDChannelMapSP.cxx:210" URAM="0" VARIABLE="add_ln210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="second_chan_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln210_2_fu_13884_p2" SOURCE="FDHDChannelMapSP.cxx:210" URAM="0" VARIABLE="add_ln210_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="second_chan_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln210_1_fu_13845_p2" SOURCE="FDHDChannelMapSP.cxx:210" URAM="0" VARIABLE="add_ln210_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="second_chan_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln210_3_fu_13917_p2" SOURCE="FDHDChannelMapSP.cxx:210" URAM="0" VARIABLE="add_ln210_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="second_chan_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln397_fu_13949_p2" SOURCE="kernel.cpp:397" URAM="0" VARIABLE="add_ln397"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="second_chan_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln648_fu_13966_p2" SOURCE="kernel.cpp:648" URAM="0" VARIABLE="add_ln648"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="second_chan_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_14ns_22_1_1_U5100" SOURCE="kernel.cpp:656" URAM="0" VARIABLE="mul_ln656"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="second_chan_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_14ns_22_1_1_U5101" SOURCE="kernel.cpp:405" URAM="0" VARIABLE="mul_ln405"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_939_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln939_1_fu_14039_p2" SOURCE="kernel.cpp:939" URAM="0" VARIABLE="add_ln939_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_939_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln941_1_fu_14089_p2" SOURCE="kernel.cpp:941" URAM="0" VARIABLE="add_ln941_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_939_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln939_fu_14104_p2" SOURCE="kernel.cpp:939" URAM="0" VARIABLE="add_ln939"/>
                <BindNode BINDTYPE="storage" BRAM="2464" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="planes_U" SOURCE="" URAM="0" VARIABLE="planes"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_U" SOURCE="" URAM="0" VARIABLE="process_data_int_char_FDHDChannelMapSP_int_adc_vectors"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_U" SOURCE="" URAM="0" VARIABLE="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_U" SOURCE="" URAM="0" VARIABLE="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_U" SOURCE="" URAM="0" VARIABLE="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_U" SOURCE="" URAM="0" VARIABLE="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_U" SOURCE="" URAM="0" VARIABLE="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_U" SOURCE="" URAM="0" VARIABLE="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_U" SOURCE="" URAM="0" VARIABLE="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_9_U" SOURCE="" URAM="0" VARIABLE="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_10_U" SOURCE="" URAM="0" VARIABLE="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_10_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_11_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_12_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_13_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_14_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_15_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_16_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_17_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_18_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_19_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_20_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_21_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_22_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_23_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_24_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_25_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_26_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_27_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_28_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_29_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_30_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_31_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_31"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_32_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_32"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_33_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_33"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_34_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_34"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_35_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_35"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_36_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_36"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_37_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_37"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_38_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_38"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_39_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_39"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_40_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_40"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_41_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_41"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_42_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_42"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_43_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_43"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_44_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_44"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_45_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_45"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_46_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_46"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_47_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_47"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_48_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_48"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_49_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_49"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors2_U" SOURCE="" URAM="0" VARIABLE="adc_vectors2"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors3_U" SOURCE="" URAM="0" VARIABLE="adc_vectors3"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors4_U" SOURCE="" URAM="0" VARIABLE="adc_vectors4"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors5_U" SOURCE="" URAM="0" VARIABLE="adc_vectors5"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors6_U" SOURCE="" URAM="0" VARIABLE="adc_vectors6"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors7_U" SOURCE="" URAM="0" VARIABLE="adc_vectors7"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors8_U" SOURCE="" URAM="0" VARIABLE="adc_vectors8"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors9_U" SOURCE="" URAM="0" VARIABLE="adc_vectors9"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors10_U" SOURCE="" URAM="0" VARIABLE="adc_vectors10"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors11_U" SOURCE="" URAM="0" VARIABLE="adc_vectors11"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors12_U" SOURCE="" URAM="0" VARIABLE="adc_vectors12"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors13_U" SOURCE="" URAM="0" VARIABLE="adc_vectors13"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors14_U" SOURCE="" URAM="0" VARIABLE="adc_vectors14"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors15_U" SOURCE="" URAM="0" VARIABLE="adc_vectors15"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors16_U" SOURCE="" URAM="0" VARIABLE="adc_vectors16"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors17_U" SOURCE="" URAM="0" VARIABLE="adc_vectors17"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors18_U" SOURCE="" URAM="0" VARIABLE="adc_vectors18"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors19_U" SOURCE="" URAM="0" VARIABLE="adc_vectors19"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors20_U" SOURCE="" URAM="0" VARIABLE="adc_vectors20"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors21_U" SOURCE="" URAM="0" VARIABLE="adc_vectors21"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors22_U" SOURCE="" URAM="0" VARIABLE="adc_vectors22"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors23_U" SOURCE="" URAM="0" VARIABLE="adc_vectors23"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors24_U" SOURCE="" URAM="0" VARIABLE="adc_vectors24"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors25_U" SOURCE="" URAM="0" VARIABLE="adc_vectors25"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors26_U" SOURCE="" URAM="0" VARIABLE="adc_vectors26"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors27_U" SOURCE="" URAM="0" VARIABLE="adc_vectors27"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors28_U" SOURCE="" URAM="0" VARIABLE="adc_vectors28"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors29_U" SOURCE="" URAM="0" VARIABLE="adc_vectors29"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors30_U" SOURCE="" URAM="0" VARIABLE="adc_vectors30"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors31_U" SOURCE="" URAM="0" VARIABLE="adc_vectors31"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors32_U" SOURCE="" URAM="0" VARIABLE="adc_vectors32"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors33_U" SOURCE="" URAM="0" VARIABLE="adc_vectors33"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors34_U" SOURCE="" URAM="0" VARIABLE="adc_vectors34"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors35_U" SOURCE="" URAM="0" VARIABLE="adc_vectors35"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors36_U" SOURCE="" URAM="0" VARIABLE="adc_vectors36"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors37_U" SOURCE="" URAM="0" VARIABLE="adc_vectors37"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors38_U" SOURCE="" URAM="0" VARIABLE="adc_vectors38"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors39_U" SOURCE="" URAM="0" VARIABLE="adc_vectors39"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors40_U" SOURCE="" URAM="0" VARIABLE="adc_vectors40"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors41_U" SOURCE="" URAM="0" VARIABLE="adc_vectors41"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors42_U" SOURCE="" URAM="0" VARIABLE="adc_vectors42"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors43_U" SOURCE="" URAM="0" VARIABLE="adc_vectors43"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors44_U" SOURCE="" URAM="0" VARIABLE="adc_vectors44"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors45_U" SOURCE="" URAM="0" VARIABLE="adc_vectors45"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors46_U" SOURCE="" URAM="0" VARIABLE="adc_vectors46"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors47_U" SOURCE="" URAM="0" VARIABLE="adc_vectors47"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors48_U" SOURCE="" URAM="0" VARIABLE="adc_vectors48"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors49_U" SOURCE="" URAM="0" VARIABLE="adc_vectors49"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors50_U" SOURCE="" URAM="0" VARIABLE="adc_vectors50"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors51_U" SOURCE="" URAM="0" VARIABLE="adc_vectors51"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors52_U" SOURCE="" URAM="0" VARIABLE="adc_vectors52"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors53_U" SOURCE="" URAM="0" VARIABLE="adc_vectors53"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors54_U" SOURCE="" URAM="0" VARIABLE="adc_vectors54"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors55_U" SOURCE="" URAM="0" VARIABLE="adc_vectors55"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors56_U" SOURCE="" URAM="0" VARIABLE="adc_vectors56"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors57_U" SOURCE="" URAM="0" VARIABLE="adc_vectors57"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors58_U" SOURCE="" URAM="0" VARIABLE="adc_vectors58"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors59_U" SOURCE="" URAM="0" VARIABLE="adc_vectors59"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="adc_vectors60_U" SOURCE="" URAM="0" VARIABLE="adc_vectors60"/>
                <BindNode BINDTYPE="storage" BRAM="2464" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="planes2_U" SOURCE="" URAM="0" VARIABLE="planes2"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>layer2_out_U</Name>
            <ParentInst>grp_myproject_fu_7481</ParentInst>
            <StaticDepth>65536</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>layer3_out_U</Name>
            <ParentInst>grp_myproject_fu_7481</ParentInst>
            <StaticDepth>64260</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>layer5_out_U</Name>
            <ParentInst>grp_myproject_fu_7481</ParentInst>
            <StaticDepth>3937</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>layer6_out_U</Name>
            <ParentInst>grp_myproject_fu_7481</ParentInst>
            <StaticDepth>3625</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>layer8_out_U</Name>
            <ParentInst>grp_myproject_fu_7481</ParentInst>
            <StaticDepth>868</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>layer9_out_U</Name>
            <ParentInst>grp_myproject_fu_7481</ParentInst>
            <StaticDepth>720</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>layer11_out_U</Name>
            <ParentInst>grp_myproject_fu_7481</ParentInst>
            <StaticDepth>180</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>layer12_out_U</Name>
            <ParentInst>grp_myproject_fu_7481</ParentInst>
            <StaticDepth>112</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>layer14_out_U</Name>
            <ParentInst>grp_myproject_fu_7481</ParentInst>
            <StaticDepth>28</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>layer16_out_U</Name>
            <ParentInst>grp_myproject_fu_7481</ParentInst>
            <StaticDepth>1</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>layer18_out_U</Name>
            <ParentInst>grp_myproject_fu_7481</ParentInst>
            <StaticDepth>1</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="infile_size" index="0" direction="in" srcType="int const " srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="infile_size" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="infiledata" index="1" direction="in" srcType="char*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="infiledata_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="infiledata_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="chanmap" index="2" direction="in" srcType="FDHDChannelMapSP&amp;" srcSize="2982784">
            <hwRefs>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="address" direction="in"/>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="address" direction="in"/>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="address" direction="in"/>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="address" direction="in"/>
                <hwRef type="interface" interface="m_axi_gmem4" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="outdata" index="3" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem5" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="outdata_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="outdata_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="infile_size" access="W" description="Data signal of infile_size" range="32">
                    <fields>
                        <field offset="0" width="32" name="infile_size" access="W" description="Bit 31 to 0 of infile_size"/>
                    </fields>
                </register>
                <register offset="0x18" name="infiledata_1" access="W" description="Data signal of infiledata" range="32">
                    <fields>
                        <field offset="0" width="32" name="infiledata" access="W" description="Bit 31 to 0 of infiledata"/>
                    </fields>
                </register>
                <register offset="0x1c" name="infiledata_2" access="W" description="Data signal of infiledata" range="32">
                    <fields>
                        <field offset="0" width="32" name="infiledata" access="W" description="Bit 63 to 32 of infiledata"/>
                    </fields>
                </register>
                <register offset="0x24" name="chanmap_fNAPAs" access="W" description="Data signal of chanmap_fNAPAs" range="32">
                    <fields>
                        <field offset="0" width="32" name="chanmap_fNAPAs" access="W" description="Bit 31 to 0 of chanmap_fNAPAs"/>
                    </fields>
                </register>
                <register offset="0x2c" name="chanmap_fNChans" access="W" description="Data signal of chanmap_fNChans" range="32">
                    <fields>
                        <field offset="0" width="32" name="chanmap_fNChans" access="W" description="Bit 31 to 0 of chanmap_fNChans"/>
                    </fields>
                </register>
                <register offset="0x34" name="chanmap_fAPANameFromCrate_1" access="W" description="Data signal of chanmap_fAPANameFromCrate" range="32">
                    <fields>
                        <field offset="0" width="32" name="chanmap_fAPANameFromCrate" access="W" description="Bit 31 to 0 of chanmap_fAPANameFromCrate"/>
                    </fields>
                </register>
                <register offset="0x38" name="chanmap_fAPANameFromCrate_2" access="W" description="Data signal of chanmap_fAPANameFromCrate" range="32">
                    <fields>
                        <field offset="0" width="32" name="chanmap_fAPANameFromCrate" access="W" description="Bit 63 to 32 of chanmap_fAPANameFromCrate"/>
                    </fields>
                </register>
                <register offset="0x40" name="chanmap_fUprightFromCrate_1" access="W" description="Data signal of chanmap_fUprightFromCrate" range="32">
                    <fields>
                        <field offset="0" width="32" name="chanmap_fUprightFromCrate" access="W" description="Bit 31 to 0 of chanmap_fUprightFromCrate"/>
                    </fields>
                </register>
                <register offset="0x44" name="chanmap_fUprightFromCrate_2" access="W" description="Data signal of chanmap_fUprightFromCrate" range="32">
                    <fields>
                        <field offset="0" width="32" name="chanmap_fUprightFromCrate" access="W" description="Bit 63 to 32 of chanmap_fUprightFromCrate"/>
                    </fields>
                </register>
                <register offset="0x4c" name="chanmap_fCrateFromTPCSet_1" access="W" description="Data signal of chanmap_fCrateFromTPCSet" range="32">
                    <fields>
                        <field offset="0" width="32" name="chanmap_fCrateFromTPCSet" access="W" description="Bit 31 to 0 of chanmap_fCrateFromTPCSet"/>
                    </fields>
                </register>
                <register offset="0x50" name="chanmap_fCrateFromTPCSet_2" access="W" description="Data signal of chanmap_fCrateFromTPCSet" range="32">
                    <fields>
                        <field offset="0" width="32" name="chanmap_fCrateFromTPCSet" access="W" description="Bit 63 to 32 of chanmap_fCrateFromTPCSet"/>
                    </fields>
                </register>
                <register offset="0x58" name="chanmap_fTPCSetFromCrate_1" access="W" description="Data signal of chanmap_fTPCSetFromCrate" range="32">
                    <fields>
                        <field offset="0" width="32" name="chanmap_fTPCSetFromCrate" access="W" description="Bit 31 to 0 of chanmap_fTPCSetFromCrate"/>
                    </fields>
                </register>
                <register offset="0x5c" name="chanmap_fTPCSetFromCrate_2" access="W" description="Data signal of chanmap_fTPCSetFromCrate" range="32">
                    <fields>
                        <field offset="0" width="32" name="chanmap_fTPCSetFromCrate" access="W" description="Bit 63 to 32 of chanmap_fTPCSetFromCrate"/>
                    </fields>
                </register>
                <register offset="0x64" name="chanmap_DetToChanInfo_1" access="W" description="Data signal of chanmap_DetToChanInfo" range="32">
                    <fields>
                        <field offset="0" width="32" name="chanmap_DetToChanInfo" access="W" description="Bit 31 to 0 of chanmap_DetToChanInfo"/>
                    </fields>
                </register>
                <register offset="0x68" name="chanmap_DetToChanInfo_2" access="W" description="Data signal of chanmap_DetToChanInfo" range="32">
                    <fields>
                        <field offset="0" width="32" name="chanmap_DetToChanInfo" access="W" description="Bit 63 to 32 of chanmap_DetToChanInfo"/>
                    </fields>
                </register>
                <register offset="0x70" name="outdata_1" access="W" description="Data signal of outdata" range="32">
                    <fields>
                        <field offset="0" width="32" name="outdata" access="W" description="Bit 31 to 0 of outdata"/>
                    </fields>
                </register>
                <register offset="0x74" name="outdata_2" access="W" description="Data signal of outdata" range="32">
                    <fields>
                        <field offset="0" width="32" name="outdata" access="W" description="Bit 63 to 32 of outdata"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="infile_size"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="infiledata"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="36" argName="chanmap"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="44" argName="chanmap"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="chanmap"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="chanmap"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="chanmap"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="chanmap"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="100" argName="chanmap"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="112" argName="outdata"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2:m_axi_gmem3:m_axi_gmem4:m_axi_gmem5</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="256" addrWidth="64" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="infiledata"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="256" argName="infiledata"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="chanmap"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="256" argName="chanmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="128" addrWidth="64" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="chanmap"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="128" argName="chanmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="64" addrWidth="64" portPrefix="m_axi_gmem2_" paramPrefix="C_M_AXI_GMEM2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem2_ARADDR</port>
                <port>m_axi_gmem2_ARBURST</port>
                <port>m_axi_gmem2_ARCACHE</port>
                <port>m_axi_gmem2_ARID</port>
                <port>m_axi_gmem2_ARLEN</port>
                <port>m_axi_gmem2_ARLOCK</port>
                <port>m_axi_gmem2_ARPROT</port>
                <port>m_axi_gmem2_ARQOS</port>
                <port>m_axi_gmem2_ARREADY</port>
                <port>m_axi_gmem2_ARREGION</port>
                <port>m_axi_gmem2_ARSIZE</port>
                <port>m_axi_gmem2_ARUSER</port>
                <port>m_axi_gmem2_ARVALID</port>
                <port>m_axi_gmem2_AWADDR</port>
                <port>m_axi_gmem2_AWBURST</port>
                <port>m_axi_gmem2_AWCACHE</port>
                <port>m_axi_gmem2_AWID</port>
                <port>m_axi_gmem2_AWLEN</port>
                <port>m_axi_gmem2_AWLOCK</port>
                <port>m_axi_gmem2_AWPROT</port>
                <port>m_axi_gmem2_AWQOS</port>
                <port>m_axi_gmem2_AWREADY</port>
                <port>m_axi_gmem2_AWREGION</port>
                <port>m_axi_gmem2_AWSIZE</port>
                <port>m_axi_gmem2_AWUSER</port>
                <port>m_axi_gmem2_AWVALID</port>
                <port>m_axi_gmem2_BID</port>
                <port>m_axi_gmem2_BREADY</port>
                <port>m_axi_gmem2_BRESP</port>
                <port>m_axi_gmem2_BUSER</port>
                <port>m_axi_gmem2_BVALID</port>
                <port>m_axi_gmem2_RDATA</port>
                <port>m_axi_gmem2_RID</port>
                <port>m_axi_gmem2_RLAST</port>
                <port>m_axi_gmem2_RREADY</port>
                <port>m_axi_gmem2_RRESP</port>
                <port>m_axi_gmem2_RUSER</port>
                <port>m_axi_gmem2_RVALID</port>
                <port>m_axi_gmem2_WDATA</port>
                <port>m_axi_gmem2_WID</port>
                <port>m_axi_gmem2_WLAST</port>
                <port>m_axi_gmem2_WREADY</port>
                <port>m_axi_gmem2_WSTRB</port>
                <port>m_axi_gmem2_WUSER</port>
                <port>m_axi_gmem2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="chanmap"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="64" argName="chanmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="64" addrWidth="64" portPrefix="m_axi_gmem3_" paramPrefix="C_M_AXI_GMEM3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem3_ARADDR</port>
                <port>m_axi_gmem3_ARBURST</port>
                <port>m_axi_gmem3_ARCACHE</port>
                <port>m_axi_gmem3_ARID</port>
                <port>m_axi_gmem3_ARLEN</port>
                <port>m_axi_gmem3_ARLOCK</port>
                <port>m_axi_gmem3_ARPROT</port>
                <port>m_axi_gmem3_ARQOS</port>
                <port>m_axi_gmem3_ARREADY</port>
                <port>m_axi_gmem3_ARREGION</port>
                <port>m_axi_gmem3_ARSIZE</port>
                <port>m_axi_gmem3_ARUSER</port>
                <port>m_axi_gmem3_ARVALID</port>
                <port>m_axi_gmem3_AWADDR</port>
                <port>m_axi_gmem3_AWBURST</port>
                <port>m_axi_gmem3_AWCACHE</port>
                <port>m_axi_gmem3_AWID</port>
                <port>m_axi_gmem3_AWLEN</port>
                <port>m_axi_gmem3_AWLOCK</port>
                <port>m_axi_gmem3_AWPROT</port>
                <port>m_axi_gmem3_AWQOS</port>
                <port>m_axi_gmem3_AWREADY</port>
                <port>m_axi_gmem3_AWREGION</port>
                <port>m_axi_gmem3_AWSIZE</port>
                <port>m_axi_gmem3_AWUSER</port>
                <port>m_axi_gmem3_AWVALID</port>
                <port>m_axi_gmem3_BID</port>
                <port>m_axi_gmem3_BREADY</port>
                <port>m_axi_gmem3_BRESP</port>
                <port>m_axi_gmem3_BUSER</port>
                <port>m_axi_gmem3_BVALID</port>
                <port>m_axi_gmem3_RDATA</port>
                <port>m_axi_gmem3_RID</port>
                <port>m_axi_gmem3_RLAST</port>
                <port>m_axi_gmem3_RREADY</port>
                <port>m_axi_gmem3_RRESP</port>
                <port>m_axi_gmem3_RUSER</port>
                <port>m_axi_gmem3_RVALID</port>
                <port>m_axi_gmem3_WDATA</port>
                <port>m_axi_gmem3_WID</port>
                <port>m_axi_gmem3_WLAST</port>
                <port>m_axi_gmem3_WREADY</port>
                <port>m_axi_gmem3_WSTRB</port>
                <port>m_axi_gmem3_WUSER</port>
                <port>m_axi_gmem3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="chanmap"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="64" argName="chanmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem4" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem4_" paramPrefix="C_M_AXI_GMEM4_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem4_ARADDR</port>
                <port>m_axi_gmem4_ARBURST</port>
                <port>m_axi_gmem4_ARCACHE</port>
                <port>m_axi_gmem4_ARID</port>
                <port>m_axi_gmem4_ARLEN</port>
                <port>m_axi_gmem4_ARLOCK</port>
                <port>m_axi_gmem4_ARPROT</port>
                <port>m_axi_gmem4_ARQOS</port>
                <port>m_axi_gmem4_ARREADY</port>
                <port>m_axi_gmem4_ARREGION</port>
                <port>m_axi_gmem4_ARSIZE</port>
                <port>m_axi_gmem4_ARUSER</port>
                <port>m_axi_gmem4_ARVALID</port>
                <port>m_axi_gmem4_AWADDR</port>
                <port>m_axi_gmem4_AWBURST</port>
                <port>m_axi_gmem4_AWCACHE</port>
                <port>m_axi_gmem4_AWID</port>
                <port>m_axi_gmem4_AWLEN</port>
                <port>m_axi_gmem4_AWLOCK</port>
                <port>m_axi_gmem4_AWPROT</port>
                <port>m_axi_gmem4_AWQOS</port>
                <port>m_axi_gmem4_AWREADY</port>
                <port>m_axi_gmem4_AWREGION</port>
                <port>m_axi_gmem4_AWSIZE</port>
                <port>m_axi_gmem4_AWUSER</port>
                <port>m_axi_gmem4_AWVALID</port>
                <port>m_axi_gmem4_BID</port>
                <port>m_axi_gmem4_BREADY</port>
                <port>m_axi_gmem4_BRESP</port>
                <port>m_axi_gmem4_BUSER</port>
                <port>m_axi_gmem4_BVALID</port>
                <port>m_axi_gmem4_RDATA</port>
                <port>m_axi_gmem4_RID</port>
                <port>m_axi_gmem4_RLAST</port>
                <port>m_axi_gmem4_RREADY</port>
                <port>m_axi_gmem4_RRESP</port>
                <port>m_axi_gmem4_RUSER</port>
                <port>m_axi_gmem4_RVALID</port>
                <port>m_axi_gmem4_WDATA</port>
                <port>m_axi_gmem4_WID</port>
                <port>m_axi_gmem4_WLAST</port>
                <port>m_axi_gmem4_WREADY</port>
                <port>m_axi_gmem4_WSTRB</port>
                <port>m_axi_gmem4_WUSER</port>
                <port>m_axi_gmem4_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="chanmap"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="576" final_bitwidth="512" argName="chanmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem5" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem5_" paramPrefix="C_M_AXI_GMEM5_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem5_ARADDR</port>
                <port>m_axi_gmem5_ARBURST</port>
                <port>m_axi_gmem5_ARCACHE</port>
                <port>m_axi_gmem5_ARID</port>
                <port>m_axi_gmem5_ARLEN</port>
                <port>m_axi_gmem5_ARLOCK</port>
                <port>m_axi_gmem5_ARPROT</port>
                <port>m_axi_gmem5_ARQOS</port>
                <port>m_axi_gmem5_ARREADY</port>
                <port>m_axi_gmem5_ARREGION</port>
                <port>m_axi_gmem5_ARSIZE</port>
                <port>m_axi_gmem5_ARUSER</port>
                <port>m_axi_gmem5_ARVALID</port>
                <port>m_axi_gmem5_AWADDR</port>
                <port>m_axi_gmem5_AWBURST</port>
                <port>m_axi_gmem5_AWCACHE</port>
                <port>m_axi_gmem5_AWID</port>
                <port>m_axi_gmem5_AWLEN</port>
                <port>m_axi_gmem5_AWLOCK</port>
                <port>m_axi_gmem5_AWPROT</port>
                <port>m_axi_gmem5_AWQOS</port>
                <port>m_axi_gmem5_AWREADY</port>
                <port>m_axi_gmem5_AWREGION</port>
                <port>m_axi_gmem5_AWSIZE</port>
                <port>m_axi_gmem5_AWUSER</port>
                <port>m_axi_gmem5_AWVALID</port>
                <port>m_axi_gmem5_BID</port>
                <port>m_axi_gmem5_BREADY</port>
                <port>m_axi_gmem5_BRESP</port>
                <port>m_axi_gmem5_BUSER</port>
                <port>m_axi_gmem5_BVALID</port>
                <port>m_axi_gmem5_RDATA</port>
                <port>m_axi_gmem5_RID</port>
                <port>m_axi_gmem5_RLAST</port>
                <port>m_axi_gmem5_RREADY</port>
                <port>m_axi_gmem5_RRESP</port>
                <port>m_axi_gmem5_RUSER</port>
                <port>m_axi_gmem5_RVALID</port>
                <port>m_axi_gmem5_WDATA</port>
                <port>m_axi_gmem5_WID</port>
                <port>m_axi_gmem5_WLAST</port>
                <port>m_axi_gmem5_WREADY</port>
                <port>m_axi_gmem5_WSTRB</port>
                <port>m_axi_gmem5_WUSER</port>
                <port>m_axi_gmem5_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="outdata"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="outdata"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem0">8 -&gt; 256, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_gmem1">64 -&gt; 128, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=16</column>
                    <column name="m_axi_gmem2">64 -&gt; 64, 64, 64, slave, 0, 512, 16, 16, 16, 16, </column>
                    <column name="m_axi_gmem3">64 -&gt; 64, 64, 64, slave, 0, 512, 16, 16, 16, 16, </column>
                    <column name="m_axi_gmem4">576 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=58</column>
                    <column name="m_axi_gmem5">32 -&gt; 32, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=4</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">infile_size, 0x10, 32, W, Data signal of infile_size, </column>
                    <column name="s_axi_control">infiledata_1, 0x18, 32, W, Data signal of infiledata, </column>
                    <column name="s_axi_control">infiledata_2, 0x1c, 32, W, Data signal of infiledata, </column>
                    <column name="s_axi_control">chanmap_fNAPAs, 0x24, 32, W, Data signal of chanmap_fNAPAs, </column>
                    <column name="s_axi_control">chanmap_fNChans, 0x2c, 32, W, Data signal of chanmap_fNChans, </column>
                    <column name="s_axi_control">chanmap_fAPANameFromCrate_1, 0x34, 32, W, Data signal of chanmap_fAPANameFromCrate, </column>
                    <column name="s_axi_control">chanmap_fAPANameFromCrate_2, 0x38, 32, W, Data signal of chanmap_fAPANameFromCrate, </column>
                    <column name="s_axi_control">chanmap_fUprightFromCrate_1, 0x40, 32, W, Data signal of chanmap_fUprightFromCrate, </column>
                    <column name="s_axi_control">chanmap_fUprightFromCrate_2, 0x44, 32, W, Data signal of chanmap_fUprightFromCrate, </column>
                    <column name="s_axi_control">chanmap_fCrateFromTPCSet_1, 0x4c, 32, W, Data signal of chanmap_fCrateFromTPCSet, </column>
                    <column name="s_axi_control">chanmap_fCrateFromTPCSet_2, 0x50, 32, W, Data signal of chanmap_fCrateFromTPCSet, </column>
                    <column name="s_axi_control">chanmap_fTPCSetFromCrate_1, 0x58, 32, W, Data signal of chanmap_fTPCSetFromCrate, </column>
                    <column name="s_axi_control">chanmap_fTPCSetFromCrate_2, 0x5c, 32, W, Data signal of chanmap_fTPCSetFromCrate, </column>
                    <column name="s_axi_control">chanmap_DetToChanInfo_1, 0x64, 32, W, Data signal of chanmap_DetToChanInfo, </column>
                    <column name="s_axi_control">chanmap_DetToChanInfo_2, 0x68, 32, W, Data signal of chanmap_DetToChanInfo, </column>
                    <column name="s_axi_control">outdata_1, 0x70, 32, W, Data signal of outdata, </column>
                    <column name="s_axi_control">outdata_2, 0x74, 32, W, Data signal of outdata, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="infile_size">in, int const </column>
                    <column name="infiledata">in, char*</column>
                    <column name="chanmap">in, FDHDChannelMapSP&amp;</column>
                    <column name="outdata">out, int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="infile_size">s_axi_control, register, , name=infile_size offset=0x10 range=32</column>
                    <column name="infiledata">m_axi_gmem0, interface, , </column>
                    <column name="infiledata">s_axi_control, register, offset, name=infiledata_1 offset=0x18 range=32</column>
                    <column name="infiledata">s_axi_control, register, offset, name=infiledata_2 offset=0x1c range=32</column>
                    <column name="chanmap">s_axi_control, interface, , </column>
                    <column name="chanmap">s_axi_control, interface, , </column>
                    <column name="chanmap">m_axi_gmem0, interface, , </column>
                    <column name="chanmap">s_axi_control, interface, offset, </column>
                    <column name="chanmap">m_axi_gmem1, interface, , </column>
                    <column name="chanmap">s_axi_control, interface, offset, </column>
                    <column name="chanmap">m_axi_gmem2, interface, , </column>
                    <column name="chanmap">s_axi_control, interface, offset, </column>
                    <column name="chanmap">m_axi_gmem3, interface, , </column>
                    <column name="chanmap">s_axi_control, interface, offset, </column>
                    <column name="chanmap">m_axi_gmem4, interface, , </column>
                    <column name="chanmap">s_axi_control, interface, offset, </column>
                    <column name="outdata">m_axi_gmem5, interface, , </column>
                    <column name="outdata">s_axi_control, register, offset, name=outdata_1 offset=0x70 range=32</column>
                    <column name="outdata">s_axi_control, register, offset, name=outdata_2 offset=0x74 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem1">read, 75, 128, , </column>
                    <column name="m_axi_gmem5">write, 3, 32, VITIS_LOOP_930_6, kernel.cpp:930:21</column>
                    <column name="m_axi_gmem5">write, 3, 32, VITIS_LOOP_954_10, kernel.cpp:954:22</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem0">infiledata, kernel.cpp:112:39, read, Fail, , , , 214-228, Alignment is insufficient current alignment is 4 byte(s) but 32 is required</column>
                    <column name="m_axi_gmem1">chanmap_fUprightFromCrate, FDHDChannelMapSP.cxx:171:28, read, Widened, 75, VITIS_LOOP_169_1, FDHDChannelMapSP.cxx:169:21, , </column>
                    <column name="m_axi_gmem1">chanmap_fUprightFromCrate, FDHDChannelMapSP.cxx:171:28, read, Fail, , second_chan_loop, kernel.cpp:386:9, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem1">chanmap_fUprightFromCrate, FDHDChannelMapSP.cxx:171:28, read, Inferred, 150, VITIS_LOOP_169_1, FDHDChannelMapSP.cxx:169:21, , </column>
                    <column name="m_axi_gmem4">chanmap_DetToChanInfo, FDHDChannelMapSP.cxx:210:21, read, Fail, , second_chan_loop, kernel.cpp:386:9, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem5">outdata, kernel.cpp:932:31, write, Widen Fail, , VITIS_LOOP_930_6, kernel.cpp:930:21, 214-234, Sequential access length is not divisible by 2</column>
                    <column name="m_axi_gmem5">outdata, kernel.cpp:932:31, write, Inferred, 3, VITIS_LOOP_930_6, kernel.cpp:930:21, , </column>
                    <column name="m_axi_gmem5">outdata, kernel.cpp:956:42, write, Widen Fail, , VITIS_LOOP_954_10, kernel.cpp:954:22, 214-307, Could not widen since type i32 size is greater than or equal to alignment 4(bytes)</column>
                    <column name="m_axi_gmem5">outdata, kernel.cpp:956:42, write, Fail, , , , 214-231, Access is clobbered by call</column>
                    <column name="m_axi_gmem5">outdata, kernel.cpp:956:42, write, Inferred, 3, VITIS_LOOP_954_10, kernel.cpp:954:22, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="pipeline" location="./nnet_utils/nnet_activation.h:29" status="valid" parentFunction="linear" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_activation.h:40" status="valid" parentFunction="relu" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_activation.h:54" status="valid" parentFunction="relu_max" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_activation.h:109" status="valid" parentFunction="sigmoid" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_activation.h:171" status="valid" parentFunction="softmax_latency" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_activation.h:193" status="valid" parentFunction="softmax_latency" variable="exp_res" isDirective="0" options="variable=exp_res complete"/>
        <Pragma type="unroll" location="./nnet_utils/nnet_activation.h:196" status="valid" parentFunction="softmax_latency" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_activation.h:210" status="valid" parentFunction="softmax_latency" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_activation.h:217" status="valid" parentFunction="softmax_stable" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_activation.h:244" status="valid" parentFunction="softmax_stable" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_activation.h:250" status="valid" parentFunction="softmax_stable" variable="exp_res" isDirective="0" options="variable=exp_res complete"/>
        <Pragma type="unroll" location="./nnet_utils/nnet_activation.h:253" status="valid" parentFunction="softmax_stable" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_activation.h:267" status="valid" parentFunction="softmax_stable" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_activation.h:315" status="valid" parentFunction="softmax_legacy" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_activation.h:360" status="valid" parentFunction="softmax_argmax" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_activation.h:368" status="valid" parentFunction="softmax_argmax" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./nnet_utils/nnet_activation.h:380" status="valid" parentFunction="softmax" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_activation.h:427" status="valid" parentFunction="tanh" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_activation.h:449" status="valid" parentFunction="hard_sigmoid" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_activation.h:464" status="valid" parentFunction="hard_tanh" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_activation.h:482" status="valid" parentFunction="leaky_relu" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_activation.h:499" status="valid" parentFunction="thresholded_relu" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_activation.h:544" status="valid" parentFunction="softplus" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_activation.h:593" status="valid" parentFunction="softsign" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_activation.h:642" status="valid" parentFunction="elu" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_activation.h:698" status="valid" parentFunction="selu" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_activation.h:721" status="valid" parentFunction="prelu" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_activation.h:738" status="valid" parentFunction="binary_tanh" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_activation.h:758" status="valid" parentFunction="ternary_tanh" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_activation_stream.h:20" status="valid" parentFunction="linear" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_activation_stream.h:28" status="valid" parentFunction="linear" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_activation_stream.h:42" status="valid" parentFunction="relu" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_activation_stream.h:50" status="valid" parentFunction="relu" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_activation_stream.h:81" status="valid" parentFunction="sigmoid" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_activation_stream.h:89" status="valid" parentFunction="sigmoid" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_activation_stream.h:133" status="valid" parentFunction="softmax_latency" variable="exp_res" isDirective="0" options="variable=exp_res complete"/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_activation_stream.h:137" status="valid" parentFunction="softmax_latency" variable="" isDirective="0" options="II=ii"/>
        <Pragma type="unroll" location="./nnet_utils/nnet_activation_stream.h:142" status="valid" parentFunction="softmax_latency" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_activation_stream.h:161" status="valid" parentFunction="softmax_latency" variable="" isDirective="0" options=""/>
        <Pragma type="allocation" location="./nnet_utils/nnet_activation_stream.h:162" status="valid" parentFunction="softmax_latency" variable="" isDirective="0" options="operation instances=mul limit=multiplier_limit"/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_activation_stream.h:194" status="valid" parentFunction="softmax_stable" variable="data_array" isDirective="0" options="variable=data_array complete"/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_activation_stream.h:197" status="valid" parentFunction="softmax_stable" variable="" isDirective="0" options="II=ii"/>
        <Pragma type="unroll" location="./nnet_utils/nnet_activation_stream.h:202" status="valid" parentFunction="softmax_stable" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_activation_stream.h:214" status="valid" parentFunction="softmax_stable" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_activation_stream.h:220" status="valid" parentFunction="softmax_stable" variable="exp_res" isDirective="0" options="variable=exp_res complete"/>
        <Pragma type="unroll" location="./nnet_utils/nnet_activation_stream.h:223" status="valid" parentFunction="softmax_stable" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_activation_stream.h:242" status="valid" parentFunction="softmax_stable" variable="" isDirective="0" options=""/>
        <Pragma type="allocation" location="./nnet_utils/nnet_activation_stream.h:243" status="valid" parentFunction="softmax_stable" variable="" isDirective="0" options="operation instances=mul limit=multiplier_limit"/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_activation_stream.h:275" status="valid" parentFunction="softmax_legacy" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_activation_stream.h:279" status="valid" parentFunction="softmax_legacy" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_activation_stream.h:286" status="valid" parentFunction="softmax_legacy" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_activation_stream.h:289" status="valid" parentFunction="softmax_legacy" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_activation_stream.h:312" status="valid" parentFunction="softmax_legacy" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_activation_stream.h:329" status="valid" parentFunction="softmax_argmax" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_activation_stream.h:334" status="valid" parentFunction="softmax_argmax" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_activation_stream.h:342" status="valid" parentFunction="softmax_argmax" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_activation_stream.h:393" status="valid" parentFunction="tanh" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_activation_stream.h:401" status="valid" parentFunction="tanh" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_activation_stream.h:424" status="valid" parentFunction="hard_sigmoid" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_activation_stream.h:432" status="valid" parentFunction="hard_sigmoid" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_activation_stream.h:449" status="valid" parentFunction="hard_tanh" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_activation_stream.h:457" status="valid" parentFunction="hard_tanh" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_activation_stream.h:478" status="valid" parentFunction="leaky_relu" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_activation_stream.h:486" status="valid" parentFunction="leaky_relu" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_activation_stream.h:504" status="valid" parentFunction="thresholded_relu" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_activation_stream.h:512" status="valid" parentFunction="thresholded_relu" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_activation_stream.h:543" status="valid" parentFunction="softplus" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_activation_stream.h:551" status="valid" parentFunction="softplus" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_activation_stream.h:584" status="valid" parentFunction="softsign" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_activation_stream.h:592" status="valid" parentFunction="softsign" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_activation_stream.h:625" status="valid" parentFunction="elu" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_activation_stream.h:633" status="valid" parentFunction="elu" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_activation_stream.h:673" status="valid" parentFunction="selu" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_activation_stream.h:681" status="valid" parentFunction="selu" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_activation_stream.h:705" status="valid" parentFunction="prelu" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_activation_stream.h:713" status="valid" parentFunction="prelu" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_activation_stream.h:730" status="valid" parentFunction="binary_tanh" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_activation_stream.h:738" status="valid" parentFunction="binary_tanh" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_activation_stream.h:755" status="valid" parentFunction="ternary_tanh" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_activation_stream.h:763" status="valid" parentFunction="ternary_tanh" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./nnet_utils/nnet_conv2d.h:47" status="warning" parentFunction="conv_2d_cl" variable="" isDirective="0" options="region">
            <Msg msg_id="207-5532" msg_severity="WARNING" msg_body="'region' in '#pragma HLS Inline' is deprecated, use 'Inline Pragma' instead"/>
        </Pragma>
        <Pragma type="inline" location="./nnet_utils/nnet_conv2d.h:63" status="warning" parentFunction="pointwise_conv_2d_cl" variable="" isDirective="0" options="region">
            <Msg msg_id="207-5532" msg_severity="WARNING" msg_body="'region' in '#pragma HLS Inline' is deprecated, use 'Inline Pragma' instead"/>
        </Pragma>
        <Pragma type="array_partition" location="./nnet_utils/nnet_conv2d_latency.h:20" status="valid" parentFunction="conv_2d_latency_cl" variable="data_buf" isDirective="0" options="variable=data_buf complete dim=0"/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_conv2d_latency.h:23" status="valid" parentFunction="conv_2d_latency_cl" variable="mult" isDirective="0" options="variable=mult complete"/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_conv2d_latency.h:26" status="valid" parentFunction="conv_2d_latency_cl" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_conv2d_latency.h:28" status="valid" parentFunction="conv_2d_latency_cl" variable="weights" isDirective="0" options="variable=weights complete"/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_conv2d_latency.h:29" status="valid" parentFunction="conv_2d_latency_cl" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="allocation" location="./nnet_utils/nnet_conv2d_latency.h:32" status="valid" parentFunction="conv_2d_latency_cl" variable="" isDirective="0" options="operation instances=mul limit=CONFIG_T::mult_config::multiplier_limit"/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_conv2d_latency.h:36" status="valid" parentFunction="conv_2d_latency_cl" variable="" isDirective="0" options="II=CONFIG_T::reuse_factor rewind"/>
        <Pragma type="unroll" location="./nnet_utils/nnet_conv2d_latency.h:42" status="valid" parentFunction="conv_2d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_conv2d_latency.h:49" status="valid" parentFunction="conv_2d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_conv2d_latency.h:53" status="valid" parentFunction="conv_2d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_conv2d_latency.h:63" status="valid" parentFunction="conv_2d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_conv2d_latency.h:70" status="valid" parentFunction="conv_2d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_conv2d_latency.h:73" status="valid" parentFunction="conv_2d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_conv2d_latency.h:81" status="valid" parentFunction="conv_2d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_conv2d_resource.h:28" status="valid" parentFunction="conv_2d_resource_cl" variable="data_buf" isDirective="0" options="variable=data_buf complete dim=0"/>
        <Pragma type="array_reshape" location="./nnet_utils/nnet_conv2d_resource.h:30" status="valid" parentFunction="conv_2d_resource_cl" variable="weights" isDirective="0" options="variable=weights block factor=block_factor"/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_conv2d_resource.h:31" status="valid" parentFunction="conv_2d_resource_cl" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_conv2d_resource.h:34" status="valid" parentFunction="conv_2d_resource_cl" variable="acc" isDirective="0" options="variable=acc complete dim=0"/>
        <Pragma type="unroll" location="./nnet_utils/nnet_conv2d_resource.h:44" status="valid" parentFunction="conv_2d_resource_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_conv2d_resource.h:48" status="valid" parentFunction="conv_2d_resource_cl" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_conv2d_resource.h:55" status="valid" parentFunction="conv_2d_resource_cl" variable="" isDirective="0" options="II=1 rewind"/>
        <Pragma type="unroll" location="./nnet_utils/nnet_conv2d_resource.h:64" status="valid" parentFunction="conv_2d_resource_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_conv2d_resource.h:68" status="valid" parentFunction="conv_2d_resource_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_conv2d_resource.h:94" status="valid" parentFunction="conv_2d_resource_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_conv2d_resource.h:98" status="valid" parentFunction="conv_2d_resource_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_conv2d_stream.h:20" status="valid" parentFunction="compute_scaled_indices_2d" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="./nnet_utils/nnet_conv2d_stream.h:39" status="valid" parentFunction="conv_2d_encoded_cl" variable="data_window[i_out]" isDirective="0" options="variable=data_window[i_out] depth=win_depth"/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_conv2d_stream.h:42" status="valid" parentFunction="conv_2d_encoded_cl" variable="CONFIG_T::pixels" isDirective="0" options="variable=CONFIG_T::pixels complete"/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_conv2d_stream.h:49" status="valid" parentFunction="conv_2d_encoded_cl" variable="pixel_idx" isDirective="0" options="variable=pixel_idx complete"/>
        <Pragma type="loop_flatten" location="./nnet_utils/nnet_conv2d_stream.h:55" status="valid" parentFunction="conv_2d_encoded_cl" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_conv2d_stream.h:57" status="warning" parentFunction="conv_2d_encoded_cl" variable="" isDirective="0" options="II=CONFIG_T::reuse_factor">
            <Msg msg_id="207-5564" msg_severity="WARNING" msg_body="Only for/while/do loop or function body support the pipeline pragma"/>
        </Pragma>
        <Pragma type="array_partition" location="./nnet_utils/nnet_conv2d_stream.h:76" status="valid" parentFunction="conv_2d_buffer_cl" variable="" isDirective="0" options="variable = line_buffer complete dim = 2"/>
        <Pragma type="loop_flatten" location="./nnet_utils/nnet_conv2d_stream.h:82" status="valid" parentFunction="conv_2d_buffer_cl" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_conv2d_stream.h:84" status="warning" parentFunction="conv_2d_buffer_cl" variable="" isDirective="0" options="II=CONFIG_T::reuse_factor">
            <Msg msg_id="207-5564" msg_severity="WARNING" msg_body="Only for/while/do loop or function body support the pipeline pragma"/>
        </Pragma>
        <Pragma type="inline" location="./nnet_utils/nnet_conv2d_stream.h:100" status="valid" parentFunction="conv_2d_cl" variable="" isDirective="0" options="recursive"/>
        <Pragma type="inline" location="./nnet_utils/nnet_conv_stream.h:17" status="valid" parentFunction="scale_index_k_gte_s" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./nnet_utils/nnet_conv_stream.h:38" status="valid" parentFunction="scale_index_k_lt_s" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./nnet_utils/nnet_conv_stream.h:61" status="valid" parentFunction="scale_index" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./nnet_utils/nnet_conv_stream.h:74" status="valid" parentFunction="scale_index" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./nnet_utils/nnet_conv_stream.h:84" status="valid" parentFunction="mult_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_conv_stream.h:87" status="valid" parentFunction="mult_buffer" variable="" isDirective="0" options="variable = data complete"/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_conv_stream.h:89" status="valid" parentFunction="mult_buffer" variable="" isDirective="0" options="variable = res complete"/>
        <Pragma type="unroll" location="./nnet_utils/nnet_conv_stream.h:93" status="valid" parentFunction="mult_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./nnet_utils/nnet_conv_stream.h:97" status="valid" parentFunction="mult_buffer" variable="" isDirective="0" options="recursive"/>
        <Pragma type="unroll" location="./nnet_utils/nnet_conv_stream.h:108" status="valid" parentFunction="mult_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./nnet_utils/nnet_conv_stream.h:134" status="valid" parentFunction="compute_output_encoded" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_conv_stream.h:138" status="valid" parentFunction="compute_output_encoded" variable="" isDirective="0" options="II = CONFIG_T::reuse_factor"/>
        <Pragma type="unroll" location="./nnet_utils/nnet_conv_stream.h:141" status="valid" parentFunction="compute_output_encoded" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_conv_stream.h:144" status="valid" parentFunction="compute_output_encoded" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./nnet_utils/nnet_conv_stream.h:161" status="valid" parentFunction="kernel_shift_1d" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_conv_stream.h:167" status="valid" parentFunction="kernel_shift_1d" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="./nnet_utils/nnet_conv_stream.h:170" status="valid" parentFunction="kernel_shift_1d" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_conv_stream.h:180" status="valid" parentFunction="kernel_shift_1d" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./nnet_utils/nnet_conv_stream.h:189" status="valid" parentFunction="kernel_shift_2d" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_conv_stream.h:195" status="valid" parentFunction="kernel_shift_2d" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="./nnet_utils/nnet_conv_stream.h:211" status="valid" parentFunction="kernel_shift_2d" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_conv_stream.h:226" status="valid" parentFunction="shift_line_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_conv_stream.h:230" status="valid" parentFunction="shift_line_buffer" variable="" isDirective="0" options="variable = shift_buffer complete dim = 0"/>
        <Pragma type="unroll" location="./nnet_utils/nnet_conv_stream.h:234" status="valid" parentFunction="shift_line_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_conv_stream.h:245" status="valid" parentFunction="shift_line_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./nnet_utils/nnet_conv_stream.h:263" status="valid" parentFunction="compute_output_buffer_2d" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_conv_stream.h:277" status="valid" parentFunction="compute_output_buffer_2d" variable="" isDirective="0" options="variable = kernel_data complete"/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_conv_stream.h:280" status="valid" parentFunction="compute_output_buffer_2d" variable="" isDirective="0" options="variable = res_out complete dim = 0"/>
        <Pragma type="unroll" location="./nnet_utils/nnet_conv_stream.h:304" status="valid" parentFunction="compute_output_buffer_2d" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./nnet_utils/nnet_conv_stream.h:338" status="valid" parentFunction="compute_output_buffer_1d" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_conv_stream.h:348" status="valid" parentFunction="compute_output_buffer_1d" variable="" isDirective="0" options="variable = kernel_data complete"/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_conv_stream.h:351" status="valid" parentFunction="compute_output_buffer_1d" variable="" isDirective="0" options="variable = res_out complete dim = 0"/>
        <Pragma type="inline" location="./nnet_utils/nnet_conv_stream.h:363" status="valid" parentFunction="compute_output_buffer_1d" variable="" isDirective="0" options="recursive"/>
        <Pragma type="unroll" location="./nnet_utils/nnet_conv_stream.h:375" status="valid" parentFunction="compute_output_buffer_1d" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./nnet_utils/nnet_dense.h:39" status="valid" parentFunction="dense" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_dense_compressed.h:15" status="valid" parentFunction="fill_mult" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_dense_compressed.h:29" status="valid" parentFunction="dense_compressed" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_dense_compressed.h:30" status="valid" parentFunction="dense_compressed" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="array_reshape" location="./nnet_utils/nnet_dense_compressed.h:31" status="valid" parentFunction="dense_compressed" variable="weights" isDirective="0" options="variable=weights block factor=multiplier_limit"/>
        <Pragma type="aggregate" location="./nnet_utils/nnet_dense_compressed.h:34" status="valid" parentFunction="dense_compressed" variable="weights" isDirective="0" options="variable=weights"/>
        <Pragma type="unroll" location="./nnet_utils/nnet_dense_compressed.h:41" status="valid" parentFunction="dense_compressed" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_dense_compressed.h:49" status="valid" parentFunction="dense_compressed" variable="" isDirective="0" options="II=1 rewind"/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_dense_compressed.h:52" status="valid" parentFunction="dense_compressed" variable="mult" isDirective="0" options="variable=mult complete"/>
        <Pragma type="unroll" location="./nnet_utils/nnet_dense_compressed.h:56" status="valid" parentFunction="dense_compressed" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_dense_compressed.h:62" status="valid" parentFunction="dense_compressed" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_dense_compressed.h:82" status="valid" parentFunction="dense_compressed" variable="" isDirective="0" options=""/>
        <Pragma type="function_instantiate" location="./nnet_utils/nnet_dense_latency.h:21" status="valid" parentFunction="dense_latency" variable="weights,biases" isDirective="0" options="variable=weights,biases"/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_dense_latency.h:26" status="valid" parentFunction="dense_latency" variable="" isDirective="0" options="II=CONFIG_T::reuse_factor"/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_dense_latency.h:29" status="valid" parentFunction="dense_latency" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_dense_latency.h:30" status="valid" parentFunction="dense_latency" variable="mult" isDirective="0" options="variable=mult complete"/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_dense_latency.h:31" status="valid" parentFunction="dense_latency" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="allocation" location="./nnet_utils/nnet_dense_latency.h:33" status="valid" parentFunction="dense_latency" variable="" isDirective="0" options="operation instances=mul limit=CONFIG_T::multiplier_limit"/>
        <Pragma type="function_instantiate" location="./nnet_utils/nnet_dense_resource.h:28" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="weights,biases" isDirective="0" options="variable=weights,biases"/>
        <Pragma type="array_reshape" location="./nnet_utils/nnet_dense_resource.h:30" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="weights" isDirective="0" options="variable=weights block factor=block_factor"/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_dense_resource.h:31" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_dense_resource.h:34" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="unroll" location="./nnet_utils/nnet_dense_resource.h:38" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_dense_resource.h:44" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="" isDirective="0" options="II=1 rewind"/>
        <Pragma type="unroll" location="./nnet_utils/nnet_dense_resource.h:53" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_dense_resource.h:78" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="" isDirective="0" options=""/>
        <Pragma type="function_instantiate" location="./nnet_utils/nnet_dense_resource.h:99" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="weights,biases" isDirective="0" options="variable=weights,biases"/>
        <Pragma type="array_reshape" location="./nnet_utils/nnet_dense_resource.h:101" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="weights" isDirective="0" options="variable=weights block factor=block_factor"/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_dense_resource.h:102" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_dense_resource.h:105" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="unroll" location="./nnet_utils/nnet_dense_resource.h:109" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_dense_resource.h:130" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="" isDirective="0" options="II=1 rewind"/>
        <Pragma type="unroll" location="./nnet_utils/nnet_dense_resource.h:137" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_dense_resource.h:157" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="" isDirective="0" options=""/>
        <Pragma type="function_instantiate" location="./nnet_utils/nnet_dense_resource.h:178" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="weights,biases" isDirective="0" options="variable=weights,biases"/>
        <Pragma type="array_reshape" location="./nnet_utils/nnet_dense_resource.h:180" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="weights" isDirective="0" options="variable=weights block factor=block_factor"/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_dense_resource.h:181" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_dense_resource.h:184" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="unroll" location="./nnet_utils/nnet_dense_resource.h:188" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_dense_resource.h:194" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options="II=1 rewind"/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_dense_resource.h:196" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="tmpmult" isDirective="0" options="variable=tmpmult complete"/>
        <Pragma type="unroll" location="./nnet_utils/nnet_dense_resource.h:200" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_dense_resource.h:210" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="mult" isDirective="0" options="variable=mult complete"/>
        <Pragma type="unroll" location="./nnet_utils/nnet_dense_resource.h:214" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_dense_resource.h:220" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_dense_resource.h:230" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_dense_resource.h:240" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./nnet_utils/nnet_dense_resource.h:250" status="valid" parentFunction="dense_resource" variable="" isDirective="0" options="recursive"/>
        <Pragma type="inline" location="./nnet_utils/nnet_dense_stream.h:16" status="valid" parentFunction="dense_wrapper" variable="" isDirective="0" options="recursive"/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_dense_stream.h:18" status="warning" parentFunction="dense_wrapper" variable="" isDirective="0" options="II=CONFIG_T::reuse_factor">
            <Msg msg_id="207-5564" msg_severity="WARNING" msg_body="Only for/while/do loop or function body support the pipeline pragma"/>
        </Pragma>
        <Pragma type="array_partition" location="./nnet_utils/nnet_dense_stream.h:30" status="valid" parentFunction="dense" variable="data" isDirective="0" options="variable=data complete"/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_dense_stream.h:33" status="valid" parentFunction="dense" variable="res" isDirective="0" options="variable=res complete"/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_dense_stream.h:38" status="warning" parentFunction="dense" variable="" isDirective="0" options="">
            <Msg msg_id="207-5564" msg_severity="WARNING" msg_body="Only for/while/do loop or function body support the pipeline pragma"/>
        </Pragma>
        <Pragma type="unroll" location="./nnet_utils/nnet_dense_stream.h:43" status="valid" parentFunction="dense" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_dense_stream.h:53" status="warning" parentFunction="dense" variable="" isDirective="0" options="">
            <Msg msg_id="207-5564" msg_severity="WARNING" msg_body="Only for/while/do loop or function body support the pipeline pragma"/>
        </Pragma>
        <Pragma type="unroll" location="./nnet_utils/nnet_dense_stream.h:59" status="valid" parentFunction="dense" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./nnet_utils/nnet_mult.h:25" status="valid" parentFunction="product" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./nnet_utils/nnet_mult.h:34" status="valid" parentFunction="product" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./nnet_utils/nnet_mult.h:46" status="valid" parentFunction="product" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./nnet_utils/nnet_mult.h:58" status="valid" parentFunction="product" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./nnet_utils/nnet_mult.h:72" status="valid" parentFunction="product" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./nnet_utils/nnet_mult.h:82" status="valid" parentFunction="product" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_padding.h:18" status="valid" parentFunction="zeropad1d_cf" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_padding.h:37" status="valid" parentFunction="zeropad1d_cl" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_padding.h:73" status="valid" parentFunction="zeropad2d_cf" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_padding.h:106" status="valid" parentFunction="zeropad2d_cl" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./nnet_utils/nnet_padding_stream.h:9" status="valid" parentFunction="fill_zero" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_padding_stream.h:12" status="valid" parentFunction="fill_zero" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./nnet_utils/nnet_padding_stream.h:19" status="valid" parentFunction="fill_data" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_padding_stream.h:23" status="valid" parentFunction="fill_data" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_pooling.h:103" status="valid" parentFunction="pooling1d_cl" variable="" isDirective="0" options="II=CONFIG_T::reuse_factor"/>
        <Pragma type="allocation" location="./nnet_utils/nnet_pooling.h:107" status="valid" parentFunction="pooling1d_cl" variable="" isDirective="0" options="function instances=CONFIG_T::pool_op limit=limit"/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_pooling.h:118" status="valid" parentFunction="pooling1d_cl" variable="pool" isDirective="0" options="variable=pool complete dim=0"/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_pooling.h:149" status="valid" parentFunction="global_pooling1d_cl" variable="" isDirective="0" options="II=CONFIG_T::reuse_factor"/>
        <Pragma type="allocation" location="./nnet_utils/nnet_pooling.h:156" status="valid" parentFunction="global_pooling1d_cl" variable="" isDirective="0" options="function instances=CONFIG_T::pool_op limit=limit"/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_pooling.h:160" status="valid" parentFunction="global_pooling1d_cl" variable="pool" isDirective="0" options="variable=pool complete dim=0"/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_pooling.h:202" status="valid" parentFunction="pooling2d_cl" variable="" isDirective="0" options="II=CONFIG_T::reuse_factor"/>
        <Pragma type="allocation" location="./nnet_utils/nnet_pooling.h:206" status="valid" parentFunction="pooling2d_cl" variable="" isDirective="0" options="function instances=CONFIG_T::pool_op limit=limit"/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_pooling.h:221" status="valid" parentFunction="pooling2d_cl" variable="pool" isDirective="0" options="variable=pool complete dim=0"/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_pooling.h:263" status="valid" parentFunction="pooling2d_cf" variable="" isDirective="0" options="II=CONFIG_T::reuse_factor"/>
        <Pragma type="allocation" location="./nnet_utils/nnet_pooling.h:267" status="valid" parentFunction="pooling2d_cf" variable="" isDirective="0" options="function instances=CONFIG_T::pool_op limit=limit"/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_pooling.h:282" status="valid" parentFunction="pooling2d_cf" variable="pool" isDirective="0" options="variable=pool complete dim=0"/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_pooling.h:329" status="valid" parentFunction="global_pooling2d_cl" variable="" isDirective="0" options="II=CONFIG_T::reuse_factor"/>
        <Pragma type="allocation" location="./nnet_utils/nnet_pooling.h:332" status="invalid" parentFunction="global_pooling2d_cl" variable="" isDirective="0" options="instances=pool_op">
            <Msg msg_id="207-5559" msg_severity="WARNING" msg_body="unexpected pragma argument 'pool_op', expects function/operation"/>
        </Pragma>
        <Pragma type="inline" location="./nnet_utils/nnet_pooling_stream.h:18" status="valid" parentFunction="reduce_pool" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./nnet_utils/nnet_pooling_stream.h:69" status="valid" parentFunction="compute_pool_encoded_2d" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_pooling_stream.h:72" status="valid" parentFunction="compute_pool_encoded_2d" variable="pool_table_height" isDirective="0" options="variable=pool_table_height complete"/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_pooling_stream.h:73" status="valid" parentFunction="compute_pool_encoded_2d" variable="pool_table_width" isDirective="0" options="variable=pool_table_width complete"/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_pooling_stream.h:77" status="valid" parentFunction="compute_pool_encoded_2d" variable="pool_window" isDirective="0" options="variable=pool_window complete"/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_pooling_stream.h:84" status="valid" parentFunction="compute_pool_encoded_2d" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="./nnet_utils/nnet_pooling_stream.h:143" status="valid" parentFunction="pooling2d_encoded_cl" variable="data_window[i_out]" isDirective="0" options="variable=data_window[i_out] depth=win_depth"/>
        <Pragma type="loop_flatten" location="./nnet_utils/nnet_pooling_stream.h:152" status="valid" parentFunction="pooling2d_encoded_cl" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_pooling_stream.h:154" status="warning" parentFunction="pooling2d_encoded_cl" variable="" isDirective="0" options="II=pack_factor">
            <Msg msg_id="207-5564" msg_severity="WARNING" msg_body="Only for/while/do loop or function body support the pipeline pragma"/>
        </Pragma>
        <Pragma type="inline" location="./nnet_utils/nnet_pooling_stream.h:170" status="valid" parentFunction="compute_pool_buffer_2d" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_pooling_stream.h:179" status="valid" parentFunction="compute_pool_buffer_2d" variable="pool_window" isDirective="0" options="variable=pool_window complete"/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_pooling_stream.h:182" status="valid" parentFunction="compute_pool_buffer_2d" variable="" isDirective="0" options="variable = kernel_data complete dim = 0"/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_pooling_stream.h:194" status="valid" parentFunction="compute_pool_buffer_2d" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_pooling_stream.h:238" status="valid" parentFunction="pooling2d_buffer_cl" variable="" isDirective="0" options="variable = line_buffer complete dim = 2"/>
        <Pragma type="loop_flatten" location="./nnet_utils/nnet_pooling_stream.h:244" status="valid" parentFunction="pooling2d_buffer_cl" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_pooling_stream.h:245" status="valid" parentFunction="pooling2d_buffer_cl" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./nnet_utils/nnet_pooling_stream.h:254" status="valid" parentFunction="pooling2d_cl" variable="" isDirective="0" options="recursive"/>
        <Pragma type="inline" location="./nnet_utils/nnet_pooling_stream.h:292" status="valid" parentFunction="compute_pool_encoded_1d" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_pooling_stream.h:295" status="valid" parentFunction="compute_pool_encoded_1d" variable="pool_table_width" isDirective="0" options="variable=pool_table_width complete"/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_pooling_stream.h:299" status="valid" parentFunction="compute_pool_encoded_1d" variable="pool_window" isDirective="0" options="variable=pool_window complete"/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_pooling_stream.h:305" status="valid" parentFunction="compute_pool_encoded_1d" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="./nnet_utils/nnet_pooling_stream.h:360" status="valid" parentFunction="pooling1d_encoded_cl" variable="data_window[i_out]" isDirective="0" options="variable=data_window[i_out] depth=win_depth"/>
        <Pragma type="loop_flatten" location="./nnet_utils/nnet_pooling_stream.h:367" status="valid" parentFunction="pooling1d_encoded_cl" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_pooling_stream.h:369" status="valid" parentFunction="pooling1d_encoded_cl" variable="" isDirective="0" options="II=pack_factor"/>
        <Pragma type="inline" location="./nnet_utils/nnet_pooling_stream.h:380" status="valid" parentFunction="compute_pool_buffer_1d" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_pooling_stream.h:387" status="valid" parentFunction="compute_pool_buffer_1d" variable="pool_window" isDirective="0" options="variable=pool_window complete"/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_pooling_stream.h:390" status="valid" parentFunction="compute_pool_buffer_1d" variable="" isDirective="0" options="variable = kernel_data complete dim = 0"/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_pooling_stream.h:403" status="valid" parentFunction="compute_pool_buffer_1d" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="./nnet_utils/nnet_pooling_stream.h:437" status="valid" parentFunction="pooling1d_buffer_cl" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_pooling_stream.h:438" status="valid" parentFunction="pooling1d_buffer_cl" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./nnet_utils/nnet_pooling_stream.h:445" status="valid" parentFunction="pooling1d_cl" variable="" isDirective="0" options="recursive"/>
        <Pragma type="inline" location="./nnet_utils/nnet_pooling_stream.h:461" status="valid" parentFunction="reduce_global_pool" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_pooling_stream.h:477" status="valid" parentFunction="compute_global_pool" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_pooling_stream.h:480" status="valid" parentFunction="compute_global_pool" variable="data_pack" isDirective="0" options="variable=data_pack complete dim=0"/>
        <Pragma type="unroll" location="./nnet_utils/nnet_pooling_stream.h:484" status="valid" parentFunction="compute_global_pool" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_pooling_stream.h:498" status="valid" parentFunction="global_pooling2d_cl" variable="data_window" isDirective="0" options="variable=data_window complete"/>
        <Pragma type="unroll" location="./nnet_utils/nnet_pooling_stream.h:507" status="valid" parentFunction="global_pooling2d_cl" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="./nnet_utils/nnet_pooling_stream.h:515" status="valid" parentFunction="global_pooling2d_cl" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_pooling_stream.h:523" status="valid" parentFunction="global_pooling2d_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_pooling_stream.h:529" status="valid" parentFunction="global_pooling2d_cl" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_pooling_stream.h:537" status="valid" parentFunction="global_pooling2d_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_pooling_stream.h:543" status="valid" parentFunction="global_pooling2d_cl" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_pooling_stream.h:557" status="valid" parentFunction="global_pooling1d_cl" variable="data_window" isDirective="0" options="variable=data_window complete"/>
        <Pragma type="unroll" location="./nnet_utils/nnet_pooling_stream.h:566" status="valid" parentFunction="global_pooling1d_cl" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="./nnet_utils/nnet_pooling_stream.h:572" status="valid" parentFunction="global_pooling1d_cl" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_pooling_stream.h:579" status="valid" parentFunction="global_pooling1d_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_pooling_stream.h:585" status="valid" parentFunction="global_pooling1d_cl" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_pooling_stream.h:593" status="valid" parentFunction="global_pooling1d_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_pooling_stream.h:599" status="valid" parentFunction="global_pooling1d_cl" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_stream.h:23" status="valid" parentFunction="clone_stream" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_stream.h:33" status="valid" parentFunction="clone_stream" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_stream.h:47" status="valid" parentFunction="clone_stream" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_stream.h:59" status="valid" parentFunction="clone_stream" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_stream.h:74" status="valid" parentFunction="repack_stream" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_stream.h:81" status="valid" parentFunction="repack_stream" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_stream.h:91" status="valid" parentFunction="repack_stream" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_stream.h:99" status="valid" parentFunction="repack_stream" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_stream.h:103" status="valid" parentFunction="repack_stream" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_stream.h:114" status="valid" parentFunction="repack_stream" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_stream.h:118" status="valid" parentFunction="repack_stream" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_stream.h:139" status="valid" parentFunction="broadcast_stream_1x1xc" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_stream.h:142" status="valid" parentFunction="broadcast_stream_1x1xc" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_stream.h:146" status="valid" parentFunction="broadcast_stream_1x1xc" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_stream.h:160" status="valid" parentFunction="broadcast_stream_hxwx1" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_stream.h:165" status="valid" parentFunction="broadcast_stream_hxwx1" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="./nnet_utils/nnet_stream.h:185" status="valid" parentFunction="transpose_2d" variable="data_array" isDirective="0" options="variable=data_array complete"/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_stream.h:188" status="valid" parentFunction="transpose_2d" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./nnet_utils/nnet_stream.h:196" status="valid" parentFunction="transpose_2d" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./nnet_utils/nnet_types.h:28" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="kernel.cpp:9" status="valid" parentFunction="process_data" variable="infiledata" isDirective="0" options="m_axi port=infiledata depth=28320800"/>
        <Pragma type="interface" location="kernel.cpp:10" status="valid" parentFunction="process_data" variable="infiledata" isDirective="0" options="m_axi port=infiledata depth=276"/>
        <Pragma type="interface" location="kernel.cpp:80" status="warning" parentFunction="process_data" variable="adc_vectors" isDirective="0" options="m_axi depth=1536000 port=adc_vectors offset=slave bundle=gmem">
            <Msg msg_id="214-385" msg_severity="WARNING" msg_body="Cannot apply INTERFACE pragma on a global variable. In function 'process_data(int, char*, dune::FDHDChannelMapSP&amp;, int*)'"/>
        </Pragma>
        <Pragma type="array_partition" location="kernel.cpp:81" status="valid" parentFunction="process_data" variable="adc_vectors" isDirective="0" options="variable=adc_vectors type=block factor=60 dim=2"/>
        <Pragma type="pipeline" location="kernel.cpp:121" status="valid" parentFunction="process_data" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="myproject.cpp:12" status="valid" parentFunction="myproject" variable="zero_padding2d_input,layer19_out" isDirective="0" options="axis port=zero_padding2d_input,layer19_out"/>
        <Pragma type="dataflow" location="myproject.cpp:13" status="valid" parentFunction="myproject" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="myproject.cpp:42" status="valid" parentFunction="myproject" variable="layer2_out" isDirective="0" options="variable=layer2_out depth=65536"/>
        <Pragma type="stream" location="myproject.cpp:46" status="valid" parentFunction="myproject" variable="layer3_out" isDirective="0" options="variable=layer3_out depth=64260"/>
        <Pragma type="stream" location="myproject.cpp:50" status="valid" parentFunction="myproject" variable="layer5_out" isDirective="0" options="variable=layer5_out depth=3937"/>
        <Pragma type="stream" location="myproject.cpp:54" status="valid" parentFunction="myproject" variable="layer6_out" isDirective="0" options="variable=layer6_out depth=3625"/>
        <Pragma type="stream" location="myproject.cpp:58" status="valid" parentFunction="myproject" variable="layer8_out" isDirective="0" options="variable=layer8_out depth=868"/>
        <Pragma type="stream" location="myproject.cpp:62" status="valid" parentFunction="myproject" variable="layer9_out" isDirective="0" options="variable=layer9_out depth=720"/>
        <Pragma type="stream" location="myproject.cpp:66" status="valid" parentFunction="myproject" variable="layer11_out" isDirective="0" options="variable=layer11_out depth=180"/>
        <Pragma type="stream" location="myproject.cpp:70" status="valid" parentFunction="myproject" variable="layer12_out" isDirective="0" options="variable=layer12_out depth=112"/>
        <Pragma type="stream" location="myproject.cpp:74" status="valid" parentFunction="myproject" variable="layer14_out" isDirective="0" options="variable=layer14_out depth=28"/>
        <Pragma type="stream" location="myproject.cpp:79" status="valid" parentFunction="myproject" variable="layer16_out" isDirective="0" options="variable=layer16_out depth=1"/>
        <Pragma type="stream" location="myproject.cpp:83" status="valid" parentFunction="myproject" variable="layer18_out" isDirective="0" options="variable=layer18_out depth=1"/>
    </PragmaReport>
</profile>

