-d Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Clock\impl\gwsynthesis\Clock.vg
-p GW1NR-9C-QFN88P-6
-pn GW1NR-LV9QN88PC6/I5
-cst Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Clock\src\Clock.cst
-cfg Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Clock\impl\pnr\device.cfg
-bit
-tr
-ph
-timing
-cst_error
-correct_hold 1
-route_maxfan 23
