Output file for file RCA_2bit_out_out.txt

RAILS ARE :
VCC = 11
GND = 17
INPUTS ARE :
612 112 613 113 213 
OUTPUTS ARE :
104 74 24 
NETLIST IS : (where 0 in first column = PMOS and 1 = NMOS)
0 112 11 12 
0 19 11 13 
0 18 12 14 
0 113 13 14 
1 112 14 15 
1 110 14 16 
1 113 15 17 
1 111 16 17 
0 113 11 18 
1 113 18 17 
0 112 11 19 
1 112 19 17 
0 112 11 110 
1 112 110 17 
0 113 11 111 
1 113 111 17 
0 14 11 22 
0 29 11 23 
0 28 22 24 
0 213 23 24 
1 14 24 25 
1 210 24 26 
1 213 25 17 
1 211 26 17 
0 213 11 28 
1 213 28 17 
0 14 11 29 
1 14 29 17 
0 14 11 210 
1 14 210 17 
0 213 11 211 
1 213 211 17 
0 14 11 32 
0 213 11 32 
1 14 32 33 
1 213 33 17 
0 32 11 37 
1 32 37 17 
0 112 11 42 
0 113 11 42 
1 112 42 43 
1 113 43 17 
0 42 11 47 
1 42 47 17 
0 37 11 52 
0 47 52 53 
1 47 53 17 
1 37 53 17 
0 53 11 54 
1 53 54 17 
0 612 11 62 
0 69 11 63 
0 68 62 64 
0 613 63 64 
1 612 64 65 
1 610 64 66 
1 613 65 17 
1 611 66 17 
0 613 11 68 
1 613 68 17 
0 612 11 69 
1 612 69 17 
0 612 11 610 
1 612 610 17 
0 613 11 611 
1 613 611 17 
0 64 11 72 
0 79 11 73 
0 78 72 74 
0 54 73 74 
1 64 74 75 
1 710 74 76 
1 54 75 17 
1 711 76 17 
0 54 11 78 
1 54 78 17 
0 64 11 79 
1 64 79 17 
0 64 11 710 
1 64 710 17 
0 54 11 711 
1 54 711 17 
0 64 11 82 
0 54 11 82 
1 64 82 83 
1 54 83 17 
0 82 11 87 
1 82 87 17 
0 612 11 92 
0 613 11 92 
1 612 92 93 
1 613 93 17 
0 92 11 97 
1 92 97 17 
0 87 11 102 
0 97 102 103 
1 97 103 17 
1 87 103 17 
0 103 11 104 
1 103 104 17 
TEST IN IS :
612 112 613 113 213 
TEST OUT IS :
104 74 24 
TEST VECTORS ARE :
Input:612 = 0 Input:112 = 0 Input:613 = 0 Input:113 = 0 Input:213 = 0 
SIMULATING CIRCUIT...

Number of Nodes: 61
Nodes :
11 12 13 14 15 16 17 18 19 22 23 24 25 26 28 29 32 33 37 42 43 47 52 53 54 62 63 64 65 66 68 69 72 73 74 75 76 78 79 82 83 87 92 93 97 102 103 104 110 111 112 113 210 211 213 610 611 612 613 710 711 
Graph converged

Output Node 104 = 0

Output Node 74 = 0

Output Node 24 = 0

RAILS ARE :
VCC = 11
GND = 17
INPUTS ARE :
612 112 613 113 213 
OUTPUTS ARE :
104 74 24 
NETLIST IS : (where 0 in first column = PMOS and 1 = NMOS)
0 112 11 12 
0 19 11 13 
0 18 12 14 
0 113 13 14 
1 112 14 15 
1 110 14 16 
1 113 15 17 
1 111 16 17 
0 113 11 18 
1 113 18 17 
0 112 11 19 
1 112 19 17 
0 112 11 110 
1 112 110 17 
0 113 11 111 
1 113 111 17 
0 14 11 22 
0 29 11 23 
0 28 22 24 
0 213 23 24 
1 14 24 25 
1 210 24 26 
1 213 25 17 
1 211 26 17 
0 213 11 28 
1 213 28 17 
0 14 11 29 
1 14 29 17 
0 14 11 210 
1 14 210 17 
0 213 11 211 
1 213 211 17 
0 14 11 32 
0 213 11 32 
1 14 32 33 
1 213 33 17 
0 32 11 37 
1 32 37 17 
0 112 11 42 
0 113 11 42 
1 112 42 43 
1 113 43 17 
0 42 11 47 
1 42 47 17 
0 37 11 52 
0 47 52 53 
1 47 53 17 
1 37 53 17 
0 53 11 54 
1 53 54 17 
0 612 11 62 
0 69 11 63 
0 68 62 64 
0 613 63 64 
1 612 64 65 
1 610 64 66 
1 613 65 17 
1 611 66 17 
0 613 11 68 
1 613 68 17 
0 612 11 69 
1 612 69 17 
0 612 11 610 
1 612 610 17 
0 613 11 611 
1 613 611 17 
0 64 11 72 
0 79 11 73 
0 78 72 74 
0 54 73 74 
1 64 74 75 
1 710 74 76 
1 54 75 17 
1 711 76 17 
0 54 11 78 
1 54 78 17 
0 64 11 79 
1 64 79 17 
0 64 11 710 
1 64 710 17 
0 54 11 711 
1 54 711 17 
0 64 11 82 
0 54 11 82 
1 64 82 83 
1 54 83 17 
0 82 11 87 
1 82 87 17 
0 612 11 92 
0 613 11 92 
1 612 92 93 
1 613 93 17 
0 92 11 97 
1 92 97 17 
0 87 11 102 
0 97 102 103 
1 97 103 17 
1 87 103 17 
0 103 11 104 
1 103 104 17 
TEST IN IS :
612 112 613 113 213 
TEST OUT IS :
104 74 24 
TEST VECTORS ARE :
Input:612 = 0 Input:112 = 0 Input:613 = 0 Input:113 = 0 Input:213 = 1 
SIMULATING CIRCUIT...

Number of Nodes: 61
Nodes :
11 12 13 14 15 16 17 18 19 22 23 24 25 26 28 29 32 33 37 42 43 47 52 53 54 62 63 64 65 66 68 69 72 73 74 75 76 78 79 82 83 87 92 93 97 102 103 104 110 111 112 113 210 211 213 610 611 612 613 710 711 
Graph converged

Output Node 104 = 0

Output Node 74 = 0

Output Node 24 = 1

RAILS ARE :
VCC = 11
GND = 17
INPUTS ARE :
612 112 613 113 213 
OUTPUTS ARE :
104 74 24 
NETLIST IS : (where 0 in first column = PMOS and 1 = NMOS)
0 112 11 12 
0 19 11 13 
0 18 12 14 
0 113 13 14 
1 112 14 15 
1 110 14 16 
1 113 15 17 
1 111 16 17 
0 113 11 18 
1 113 18 17 
0 112 11 19 
1 112 19 17 
0 112 11 110 
1 112 110 17 
0 113 11 111 
1 113 111 17 
0 14 11 22 
0 29 11 23 
0 28 22 24 
0 213 23 24 
1 14 24 25 
1 210 24 26 
1 213 25 17 
1 211 26 17 
0 213 11 28 
1 213 28 17 
0 14 11 29 
1 14 29 17 
0 14 11 210 
1 14 210 17 
0 213 11 211 
1 213 211 17 
0 14 11 32 
0 213 11 32 
1 14 32 33 
1 213 33 17 
0 32 11 37 
1 32 37 17 
0 112 11 42 
0 113 11 42 
1 112 42 43 
1 113 43 17 
0 42 11 47 
1 42 47 17 
0 37 11 52 
0 47 52 53 
1 47 53 17 
1 37 53 17 
0 53 11 54 
1 53 54 17 
0 612 11 62 
0 69 11 63 
0 68 62 64 
0 613 63 64 
1 612 64 65 
1 610 64 66 
1 613 65 17 
1 611 66 17 
0 613 11 68 
1 613 68 17 
0 612 11 69 
1 612 69 17 
0 612 11 610 
1 612 610 17 
0 613 11 611 
1 613 611 17 
0 64 11 72 
0 79 11 73 
0 78 72 74 
0 54 73 74 
1 64 74 75 
1 710 74 76 
1 54 75 17 
1 711 76 17 
0 54 11 78 
1 54 78 17 
0 64 11 79 
1 64 79 17 
0 64 11 710 
1 64 710 17 
0 54 11 711 
1 54 711 17 
0 64 11 82 
0 54 11 82 
1 64 82 83 
1 54 83 17 
0 82 11 87 
1 82 87 17 
0 612 11 92 
0 613 11 92 
1 612 92 93 
1 613 93 17 
0 92 11 97 
1 92 97 17 
0 87 11 102 
0 97 102 103 
1 97 103 17 
1 87 103 17 
0 103 11 104 
1 103 104 17 
TEST IN IS :
612 112 613 113 213 
TEST OUT IS :
104 74 24 
TEST VECTORS ARE :
Input:612 = 0 Input:112 = 0 Input:613 = 0 Input:113 = 1 Input:213 = 0 
SIMULATING CIRCUIT...

Number of Nodes: 61
Nodes :
11 12 13 14 15 16 17 18 19 22 23 24 25 26 28 29 32 33 37 42 43 47 52 53 54 62 63 64 65 66 68 69 72 73 74 75 76 78 79 82 83 87 92 93 97 102 103 104 110 111 112 113 210 211 213 610 611 612 613 710 711 
Graph converged

Output Node 104 = 0

Output Node 74 = 0

Output Node 24 = 1

RAILS ARE :
VCC = 11
GND = 17
INPUTS ARE :
612 112 613 113 213 
OUTPUTS ARE :
104 74 24 
NETLIST IS : (where 0 in first column = PMOS and 1 = NMOS)
0 112 11 12 
0 19 11 13 
0 18 12 14 
0 113 13 14 
1 112 14 15 
1 110 14 16 
1 113 15 17 
1 111 16 17 
0 113 11 18 
1 113 18 17 
0 112 11 19 
1 112 19 17 
0 112 11 110 
1 112 110 17 
0 113 11 111 
1 113 111 17 
0 14 11 22 
0 29 11 23 
0 28 22 24 
0 213 23 24 
1 14 24 25 
1 210 24 26 
1 213 25 17 
1 211 26 17 
0 213 11 28 
1 213 28 17 
0 14 11 29 
1 14 29 17 
0 14 11 210 
1 14 210 17 
0 213 11 211 
1 213 211 17 
0 14 11 32 
0 213 11 32 
1 14 32 33 
1 213 33 17 
0 32 11 37 
1 32 37 17 
0 112 11 42 
0 113 11 42 
1 112 42 43 
1 113 43 17 
0 42 11 47 
1 42 47 17 
0 37 11 52 
0 47 52 53 
1 47 53 17 
1 37 53 17 
0 53 11 54 
1 53 54 17 
0 612 11 62 
0 69 11 63 
0 68 62 64 
0 613 63 64 
1 612 64 65 
1 610 64 66 
1 613 65 17 
1 611 66 17 
0 613 11 68 
1 613 68 17 
0 612 11 69 
1 612 69 17 
0 612 11 610 
1 612 610 17 
0 613 11 611 
1 613 611 17 
0 64 11 72 
0 79 11 73 
0 78 72 74 
0 54 73 74 
1 64 74 75 
1 710 74 76 
1 54 75 17 
1 711 76 17 
0 54 11 78 
1 54 78 17 
0 64 11 79 
1 64 79 17 
0 64 11 710 
1 64 710 17 
0 54 11 711 
1 54 711 17 
0 64 11 82 
0 54 11 82 
1 64 82 83 
1 54 83 17 
0 82 11 87 
1 82 87 17 
0 612 11 92 
0 613 11 92 
1 612 92 93 
1 613 93 17 
0 92 11 97 
1 92 97 17 
0 87 11 102 
0 97 102 103 
1 97 103 17 
1 87 103 17 
0 103 11 104 
1 103 104 17 
TEST IN IS :
612 112 613 113 213 
TEST OUT IS :
104 74 24 
TEST VECTORS ARE :
Input:612 = 0 Input:112 = 0 Input:613 = 0 Input:113 = 1 Input:213 = 1 
SIMULATING CIRCUIT...

Number of Nodes: 61
Nodes :
11 12 13 14 15 16 17 18 19 22 23 24 25 26 28 29 32 33 37 42 43 47 52 53 54 62 63 64 65 66 68 69 72 73 74 75 76 78 79 82 83 87 92 93 97 102 103 104 110 111 112 113 210 211 213 610 611 612 613 710 711 
Graph converged

Output Node 104 = 0

Output Node 74 = 1

Output Node 24 = 0

RAILS ARE :
VCC = 11
GND = 17
INPUTS ARE :
612 112 613 113 213 
OUTPUTS ARE :
104 74 24 
NETLIST IS : (where 0 in first column = PMOS and 1 = NMOS)
0 112 11 12 
0 19 11 13 
0 18 12 14 
0 113 13 14 
1 112 14 15 
1 110 14 16 
1 113 15 17 
1 111 16 17 
0 113 11 18 
1 113 18 17 
0 112 11 19 
1 112 19 17 
0 112 11 110 
1 112 110 17 
0 113 11 111 
1 113 111 17 
0 14 11 22 
0 29 11 23 
0 28 22 24 
0 213 23 24 
1 14 24 25 
1 210 24 26 
1 213 25 17 
1 211 26 17 
0 213 11 28 
1 213 28 17 
0 14 11 29 
1 14 29 17 
0 14 11 210 
1 14 210 17 
0 213 11 211 
1 213 211 17 
0 14 11 32 
0 213 11 32 
1 14 32 33 
1 213 33 17 
0 32 11 37 
1 32 37 17 
0 112 11 42 
0 113 11 42 
1 112 42 43 
1 113 43 17 
0 42 11 47 
1 42 47 17 
0 37 11 52 
0 47 52 53 
1 47 53 17 
1 37 53 17 
0 53 11 54 
1 53 54 17 
0 612 11 62 
0 69 11 63 
0 68 62 64 
0 613 63 64 
1 612 64 65 
1 610 64 66 
1 613 65 17 
1 611 66 17 
0 613 11 68 
1 613 68 17 
0 612 11 69 
1 612 69 17 
0 612 11 610 
1 612 610 17 
0 613 11 611 
1 613 611 17 
0 64 11 72 
0 79 11 73 
0 78 72 74 
0 54 73 74 
1 64 74 75 
1 710 74 76 
1 54 75 17 
1 711 76 17 
0 54 11 78 
1 54 78 17 
0 64 11 79 
1 64 79 17 
0 64 11 710 
1 64 710 17 
0 54 11 711 
1 54 711 17 
0 64 11 82 
0 54 11 82 
1 64 82 83 
1 54 83 17 
0 82 11 87 
1 82 87 17 
0 612 11 92 
0 613 11 92 
1 612 92 93 
1 613 93 17 
0 92 11 97 
1 92 97 17 
0 87 11 102 
0 97 102 103 
1 97 103 17 
1 87 103 17 
0 103 11 104 
1 103 104 17 
TEST IN IS :
612 112 613 113 213 
TEST OUT IS :
104 74 24 
TEST VECTORS ARE :
Input:612 = 0 Input:112 = 0 Input:613 = 1 Input:113 = 0 Input:213 = 0 
SIMULATING CIRCUIT...

Number of Nodes: 61
Nodes :
11 12 13 14 15 16 17 18 19 22 23 24 25 26 28 29 32 33 37 42 43 47 52 53 54 62 63 64 65 66 68 69 72 73 74 75 76 78 79 82 83 87 92 93 97 102 103 104 110 111 112 113 210 211 213 610 611 612 613 710 711 
Graph converged

Output Node 104 = 0

Output Node 74 = 1

Output Node 24 = 0

RAILS ARE :
VCC = 11
GND = 17
INPUTS ARE :
612 112 613 113 213 
OUTPUTS ARE :
104 74 24 
NETLIST IS : (where 0 in first column = PMOS and 1 = NMOS)
0 112 11 12 
0 19 11 13 
0 18 12 14 
0 113 13 14 
1 112 14 15 
1 110 14 16 
1 113 15 17 
1 111 16 17 
0 113 11 18 
1 113 18 17 
0 112 11 19 
1 112 19 17 
0 112 11 110 
1 112 110 17 
0 113 11 111 
1 113 111 17 
0 14 11 22 
0 29 11 23 
0 28 22 24 
0 213 23 24 
1 14 24 25 
1 210 24 26 
1 213 25 17 
1 211 26 17 
0 213 11 28 
1 213 28 17 
0 14 11 29 
1 14 29 17 
0 14 11 210 
1 14 210 17 
0 213 11 211 
1 213 211 17 
0 14 11 32 
0 213 11 32 
1 14 32 33 
1 213 33 17 
0 32 11 37 
1 32 37 17 
0 112 11 42 
0 113 11 42 
1 112 42 43 
1 113 43 17 
0 42 11 47 
1 42 47 17 
0 37 11 52 
0 47 52 53 
1 47 53 17 
1 37 53 17 
0 53 11 54 
1 53 54 17 
0 612 11 62 
0 69 11 63 
0 68 62 64 
0 613 63 64 
1 612 64 65 
1 610 64 66 
1 613 65 17 
1 611 66 17 
0 613 11 68 
1 613 68 17 
0 612 11 69 
1 612 69 17 
0 612 11 610 
1 612 610 17 
0 613 11 611 
1 613 611 17 
0 64 11 72 
0 79 11 73 
0 78 72 74 
0 54 73 74 
1 64 74 75 
1 710 74 76 
1 54 75 17 
1 711 76 17 
0 54 11 78 
1 54 78 17 
0 64 11 79 
1 64 79 17 
0 64 11 710 
1 64 710 17 
0 54 11 711 
1 54 711 17 
0 64 11 82 
0 54 11 82 
1 64 82 83 
1 54 83 17 
0 82 11 87 
1 82 87 17 
0 612 11 92 
0 613 11 92 
1 612 92 93 
1 613 93 17 
0 92 11 97 
1 92 97 17 
0 87 11 102 
0 97 102 103 
1 97 103 17 
1 87 103 17 
0 103 11 104 
1 103 104 17 
TEST IN IS :
612 112 613 113 213 
TEST OUT IS :
104 74 24 
TEST VECTORS ARE :
Input:612 = 0 Input:112 = 0 Input:613 = 1 Input:113 = 0 Input:213 = 1 
SIMULATING CIRCUIT...

Number of Nodes: 61
Nodes :
11 12 13 14 15 16 17 18 19 22 23 24 25 26 28 29 32 33 37 42 43 47 52 53 54 62 63 64 65 66 68 69 72 73 74 75 76 78 79 82 83 87 92 93 97 102 103 104 110 111 112 113 210 211 213 610 611 612 613 710 711 
Graph converged

Output Node 104 = 0

Output Node 74 = 1

Output Node 24 = 1

RAILS ARE :
VCC = 11
GND = 17
INPUTS ARE :
612 112 613 113 213 
OUTPUTS ARE :
104 74 24 
NETLIST IS : (where 0 in first column = PMOS and 1 = NMOS)
0 112 11 12 
0 19 11 13 
0 18 12 14 
0 113 13 14 
1 112 14 15 
1 110 14 16 
1 113 15 17 
1 111 16 17 
0 113 11 18 
1 113 18 17 
0 112 11 19 
1 112 19 17 
0 112 11 110 
1 112 110 17 
0 113 11 111 
1 113 111 17 
0 14 11 22 
0 29 11 23 
0 28 22 24 
0 213 23 24 
1 14 24 25 
1 210 24 26 
1 213 25 17 
1 211 26 17 
0 213 11 28 
1 213 28 17 
0 14 11 29 
1 14 29 17 
0 14 11 210 
1 14 210 17 
0 213 11 211 
1 213 211 17 
0 14 11 32 
0 213 11 32 
1 14 32 33 
1 213 33 17 
0 32 11 37 
1 32 37 17 
0 112 11 42 
0 113 11 42 
1 112 42 43 
1 113 43 17 
0 42 11 47 
1 42 47 17 
0 37 11 52 
0 47 52 53 
1 47 53 17 
1 37 53 17 
0 53 11 54 
1 53 54 17 
0 612 11 62 
0 69 11 63 
0 68 62 64 
0 613 63 64 
1 612 64 65 
1 610 64 66 
1 613 65 17 
1 611 66 17 
0 613 11 68 
1 613 68 17 
0 612 11 69 
1 612 69 17 
0 612 11 610 
1 612 610 17 
0 613 11 611 
1 613 611 17 
0 64 11 72 
0 79 11 73 
0 78 72 74 
0 54 73 74 
1 64 74 75 
1 710 74 76 
1 54 75 17 
1 711 76 17 
0 54 11 78 
1 54 78 17 
0 64 11 79 
1 64 79 17 
0 64 11 710 
1 64 710 17 
0 54 11 711 
1 54 711 17 
0 64 11 82 
0 54 11 82 
1 64 82 83 
1 54 83 17 
0 82 11 87 
1 82 87 17 
0 612 11 92 
0 613 11 92 
1 612 92 93 
1 613 93 17 
0 92 11 97 
1 92 97 17 
0 87 11 102 
0 97 102 103 
1 97 103 17 
1 87 103 17 
0 103 11 104 
1 103 104 17 
TEST IN IS :
612 112 613 113 213 
TEST OUT IS :
104 74 24 
TEST VECTORS ARE :
Input:612 = 0 Input:112 = 0 Input:613 = 1 Input:113 = 1 Input:213 = 0 
SIMULATING CIRCUIT...

Number of Nodes: 61
Nodes :
11 12 13 14 15 16 17 18 19 22 23 24 25 26 28 29 32 33 37 42 43 47 52 53 54 62 63 64 65 66 68 69 72 73 74 75 76 78 79 82 83 87 92 93 97 102 103 104 110 111 112 113 210 211 213 610 611 612 613 710 711 
Graph converged

Output Node 104 = 0

Output Node 74 = 1

Output Node 24 = 1

RAILS ARE :
VCC = 11
GND = 17
INPUTS ARE :
612 112 613 113 213 
OUTPUTS ARE :
104 74 24 
NETLIST IS : (where 0 in first column = PMOS and 1 = NMOS)
0 112 11 12 
0 19 11 13 
0 18 12 14 
0 113 13 14 
1 112 14 15 
1 110 14 16 
1 113 15 17 
1 111 16 17 
0 113 11 18 
1 113 18 17 
0 112 11 19 
1 112 19 17 
0 112 11 110 
1 112 110 17 
0 113 11 111 
1 113 111 17 
0 14 11 22 
0 29 11 23 
0 28 22 24 
0 213 23 24 
1 14 24 25 
1 210 24 26 
1 213 25 17 
1 211 26 17 
0 213 11 28 
1 213 28 17 
0 14 11 29 
1 14 29 17 
0 14 11 210 
1 14 210 17 
0 213 11 211 
1 213 211 17 
0 14 11 32 
0 213 11 32 
1 14 32 33 
1 213 33 17 
0 32 11 37 
1 32 37 17 
0 112 11 42 
0 113 11 42 
1 112 42 43 
1 113 43 17 
0 42 11 47 
1 42 47 17 
0 37 11 52 
0 47 52 53 
1 47 53 17 
1 37 53 17 
0 53 11 54 
1 53 54 17 
0 612 11 62 
0 69 11 63 
0 68 62 64 
0 613 63 64 
1 612 64 65 
1 610 64 66 
1 613 65 17 
1 611 66 17 
0 613 11 68 
1 613 68 17 
0 612 11 69 
1 612 69 17 
0 612 11 610 
1 612 610 17 
0 613 11 611 
1 613 611 17 
0 64 11 72 
0 79 11 73 
0 78 72 74 
0 54 73 74 
1 64 74 75 
1 710 74 76 
1 54 75 17 
1 711 76 17 
0 54 11 78 
1 54 78 17 
0 64 11 79 
1 64 79 17 
0 64 11 710 
1 64 710 17 
0 54 11 711 
1 54 711 17 
0 64 11 82 
0 54 11 82 
1 64 82 83 
1 54 83 17 
0 82 11 87 
1 82 87 17 
0 612 11 92 
0 613 11 92 
1 612 92 93 
1 613 93 17 
0 92 11 97 
1 92 97 17 
0 87 11 102 
0 97 102 103 
1 97 103 17 
1 87 103 17 
0 103 11 104 
1 103 104 17 
TEST IN IS :
612 112 613 113 213 
TEST OUT IS :
104 74 24 
TEST VECTORS ARE :
Input:612 = 0 Input:112 = 0 Input:613 = 1 Input:113 = 1 Input:213 = 1 
SIMULATING CIRCUIT...

Number of Nodes: 61
Nodes :
11 12 13 14 15 16 17 18 19 22 23 24 25 26 28 29 32 33 37 42 43 47 52 53 54 62 63 64 65 66 68 69 72 73 74 75 76 78 79 82 83 87 92 93 97 102 103 104 110 111 112 113 210 211 213 610 611 612 613 710 711 
Graph converged

Output Node 104 = 1

Output Node 74 = 0

Output Node 24 = 0

RAILS ARE :
VCC = 11
GND = 17
INPUTS ARE :
612 112 613 113 213 
OUTPUTS ARE :
104 74 24 
NETLIST IS : (where 0 in first column = PMOS and 1 = NMOS)
0 112 11 12 
0 19 11 13 
0 18 12 14 
0 113 13 14 
1 112 14 15 
1 110 14 16 
1 113 15 17 
1 111 16 17 
0 113 11 18 
1 113 18 17 
0 112 11 19 
1 112 19 17 
0 112 11 110 
1 112 110 17 
0 113 11 111 
1 113 111 17 
0 14 11 22 
0 29 11 23 
0 28 22 24 
0 213 23 24 
1 14 24 25 
1 210 24 26 
1 213 25 17 
1 211 26 17 
0 213 11 28 
1 213 28 17 
0 14 11 29 
1 14 29 17 
0 14 11 210 
1 14 210 17 
0 213 11 211 
1 213 211 17 
0 14 11 32 
0 213 11 32 
1 14 32 33 
1 213 33 17 
0 32 11 37 
1 32 37 17 
0 112 11 42 
0 113 11 42 
1 112 42 43 
1 113 43 17 
0 42 11 47 
1 42 47 17 
0 37 11 52 
0 47 52 53 
1 47 53 17 
1 37 53 17 
0 53 11 54 
1 53 54 17 
0 612 11 62 
0 69 11 63 
0 68 62 64 
0 613 63 64 
1 612 64 65 
1 610 64 66 
1 613 65 17 
1 611 66 17 
0 613 11 68 
1 613 68 17 
0 612 11 69 
1 612 69 17 
0 612 11 610 
1 612 610 17 
0 613 11 611 
1 613 611 17 
0 64 11 72 
0 79 11 73 
0 78 72 74 
0 54 73 74 
1 64 74 75 
1 710 74 76 
1 54 75 17 
1 711 76 17 
0 54 11 78 
1 54 78 17 
0 64 11 79 
1 64 79 17 
0 64 11 710 
1 64 710 17 
0 54 11 711 
1 54 711 17 
0 64 11 82 
0 54 11 82 
1 64 82 83 
1 54 83 17 
0 82 11 87 
1 82 87 17 
0 612 11 92 
0 613 11 92 
1 612 92 93 
1 613 93 17 
0 92 11 97 
1 92 97 17 
0 87 11 102 
0 97 102 103 
1 97 103 17 
1 87 103 17 
0 103 11 104 
1 103 104 17 
TEST IN IS :
612 112 613 113 213 
TEST OUT IS :
104 74 24 
TEST VECTORS ARE :
Input:612 = 0 Input:112 = 1 Input:613 = 0 Input:113 = 0 Input:213 = 0 
SIMULATING CIRCUIT...

Number of Nodes: 61
Nodes :
11 12 13 14 15 16 17 18 19 22 23 24 25 26 28 29 32 33 37 42 43 47 52 53 54 62 63 64 65 66 68 69 72 73 74 75 76 78 79 82 83 87 92 93 97 102 103 104 110 111 112 113 210 211 213 610 611 612 613 710 711 
Graph converged

Output Node 104 = 0

Output Node 74 = 0

Output Node 24 = 1

RAILS ARE :
VCC = 11
GND = 17
INPUTS ARE :
612 112 613 113 213 
OUTPUTS ARE :
104 74 24 
NETLIST IS : (where 0 in first column = PMOS and 1 = NMOS)
0 112 11 12 
0 19 11 13 
0 18 12 14 
0 113 13 14 
1 112 14 15 
1 110 14 16 
1 113 15 17 
1 111 16 17 
0 113 11 18 
1 113 18 17 
0 112 11 19 
1 112 19 17 
0 112 11 110 
1 112 110 17 
0 113 11 111 
1 113 111 17 
0 14 11 22 
0 29 11 23 
0 28 22 24 
0 213 23 24 
1 14 24 25 
1 210 24 26 
1 213 25 17 
1 211 26 17 
0 213 11 28 
1 213 28 17 
0 14 11 29 
1 14 29 17 
0 14 11 210 
1 14 210 17 
0 213 11 211 
1 213 211 17 
0 14 11 32 
0 213 11 32 
1 14 32 33 
1 213 33 17 
0 32 11 37 
1 32 37 17 
0 112 11 42 
0 113 11 42 
1 112 42 43 
1 113 43 17 
0 42 11 47 
1 42 47 17 
0 37 11 52 
0 47 52 53 
1 47 53 17 
1 37 53 17 
0 53 11 54 
1 53 54 17 
0 612 11 62 
0 69 11 63 
0 68 62 64 
0 613 63 64 
1 612 64 65 
1 610 64 66 
1 613 65 17 
1 611 66 17 
0 613 11 68 
1 613 68 17 
0 612 11 69 
1 612 69 17 
0 612 11 610 
1 612 610 17 
0 613 11 611 
1 613 611 17 
0 64 11 72 
0 79 11 73 
0 78 72 74 
0 54 73 74 
1 64 74 75 
1 710 74 76 
1 54 75 17 
1 711 76 17 
0 54 11 78 
1 54 78 17 
0 64 11 79 
1 64 79 17 
0 64 11 710 
1 64 710 17 
0 54 11 711 
1 54 711 17 
0 64 11 82 
0 54 11 82 
1 64 82 83 
1 54 83 17 
0 82 11 87 
1 82 87 17 
0 612 11 92 
0 613 11 92 
1 612 92 93 
1 613 93 17 
0 92 11 97 
1 92 97 17 
0 87 11 102 
0 97 102 103 
1 97 103 17 
1 87 103 17 
0 103 11 104 
1 103 104 17 
TEST IN IS :
612 112 613 113 213 
TEST OUT IS :
104 74 24 
TEST VECTORS ARE :
Input:612 = 0 Input:112 = 1 Input:613 = 0 Input:113 = 0 Input:213 = 1 
SIMULATING CIRCUIT...

Number of Nodes: 61
Nodes :
11 12 13 14 15 16 17 18 19 22 23 24 25 26 28 29 32 33 37 42 43 47 52 53 54 62 63 64 65 66 68 69 72 73 74 75 76 78 79 82 83 87 92 93 97 102 103 104 110 111 112 113 210 211 213 610 611 612 613 710 711 
Graph converged

Output Node 104 = 0

Output Node 74 = 1

Output Node 24 = 0

RAILS ARE :
VCC = 11
GND = 17
INPUTS ARE :
612 112 613 113 213 
OUTPUTS ARE :
104 74 24 
NETLIST IS : (where 0 in first column = PMOS and 1 = NMOS)
0 112 11 12 
0 19 11 13 
0 18 12 14 
0 113 13 14 
1 112 14 15 
1 110 14 16 
1 113 15 17 
1 111 16 17 
0 113 11 18 
1 113 18 17 
0 112 11 19 
1 112 19 17 
0 112 11 110 
1 112 110 17 
0 113 11 111 
1 113 111 17 
0 14 11 22 
0 29 11 23 
0 28 22 24 
0 213 23 24 
1 14 24 25 
1 210 24 26 
1 213 25 17 
1 211 26 17 
0 213 11 28 
1 213 28 17 
0 14 11 29 
1 14 29 17 
0 14 11 210 
1 14 210 17 
0 213 11 211 
1 213 211 17 
0 14 11 32 
0 213 11 32 
1 14 32 33 
1 213 33 17 
0 32 11 37 
1 32 37 17 
0 112 11 42 
0 113 11 42 
1 112 42 43 
1 113 43 17 
0 42 11 47 
1 42 47 17 
0 37 11 52 
0 47 52 53 
1 47 53 17 
1 37 53 17 
0 53 11 54 
1 53 54 17 
0 612 11 62 
0 69 11 63 
0 68 62 64 
0 613 63 64 
1 612 64 65 
1 610 64 66 
1 613 65 17 
1 611 66 17 
0 613 11 68 
1 613 68 17 
0 612 11 69 
1 612 69 17 
0 612 11 610 
1 612 610 17 
0 613 11 611 
1 613 611 17 
0 64 11 72 
0 79 11 73 
0 78 72 74 
0 54 73 74 
1 64 74 75 
1 710 74 76 
1 54 75 17 
1 711 76 17 
0 54 11 78 
1 54 78 17 
0 64 11 79 
1 64 79 17 
0 64 11 710 
1 64 710 17 
0 54 11 711 
1 54 711 17 
0 64 11 82 
0 54 11 82 
1 64 82 83 
1 54 83 17 
0 82 11 87 
1 82 87 17 
0 612 11 92 
0 613 11 92 
1 612 92 93 
1 613 93 17 
0 92 11 97 
1 92 97 17 
0 87 11 102 
0 97 102 103 
1 97 103 17 
1 87 103 17 
0 103 11 104 
1 103 104 17 
TEST IN IS :
612 112 613 113 213 
TEST OUT IS :
104 74 24 
TEST VECTORS ARE :
Input:612 = 0 Input:112 = 1 Input:613 = 0 Input:113 = 1 Input:213 = 0 
SIMULATING CIRCUIT...

Number of Nodes: 61
Nodes :
11 12 13 14 15 16 17 18 19 22 23 24 25 26 28 29 32 33 37 42 43 47 52 53 54 62 63 64 65 66 68 69 72 73 74 75 76 78 79 82 83 87 92 93 97 102 103 104 110 111 112 113 210 211 213 610 611 612 613 710 711 
Graph converged

Output Node 104 = 0

Output Node 74 = 1

Output Node 24 = 0

RAILS ARE :
VCC = 11
GND = 17
INPUTS ARE :
612 112 613 113 213 
OUTPUTS ARE :
104 74 24 
NETLIST IS : (where 0 in first column = PMOS and 1 = NMOS)
0 112 11 12 
0 19 11 13 
0 18 12 14 
0 113 13 14 
1 112 14 15 
1 110 14 16 
1 113 15 17 
1 111 16 17 
0 113 11 18 
1 113 18 17 
0 112 11 19 
1 112 19 17 
0 112 11 110 
1 112 110 17 
0 113 11 111 
1 113 111 17 
0 14 11 22 
0 29 11 23 
0 28 22 24 
0 213 23 24 
1 14 24 25 
1 210 24 26 
1 213 25 17 
1 211 26 17 
0 213 11 28 
1 213 28 17 
0 14 11 29 
1 14 29 17 
0 14 11 210 
1 14 210 17 
0 213 11 211 
1 213 211 17 
0 14 11 32 
0 213 11 32 
1 14 32 33 
1 213 33 17 
0 32 11 37 
1 32 37 17 
0 112 11 42 
0 113 11 42 
1 112 42 43 
1 113 43 17 
0 42 11 47 
1 42 47 17 
0 37 11 52 
0 47 52 53 
1 47 53 17 
1 37 53 17 
0 53 11 54 
1 53 54 17 
0 612 11 62 
0 69 11 63 
0 68 62 64 
0 613 63 64 
1 612 64 65 
1 610 64 66 
1 613 65 17 
1 611 66 17 
0 613 11 68 
1 613 68 17 
0 612 11 69 
1 612 69 17 
0 612 11 610 
1 612 610 17 
0 613 11 611 
1 613 611 17 
0 64 11 72 
0 79 11 73 
0 78 72 74 
0 54 73 74 
1 64 74 75 
1 710 74 76 
1 54 75 17 
1 711 76 17 
0 54 11 78 
1 54 78 17 
0 64 11 79 
1 64 79 17 
0 64 11 710 
1 64 710 17 
0 54 11 711 
1 54 711 17 
0 64 11 82 
0 54 11 82 
1 64 82 83 
1 54 83 17 
0 82 11 87 
1 82 87 17 
0 612 11 92 
0 613 11 92 
1 612 92 93 
1 613 93 17 
0 92 11 97 
1 92 97 17 
0 87 11 102 
0 97 102 103 
1 97 103 17 
1 87 103 17 
0 103 11 104 
1 103 104 17 
TEST IN IS :
612 112 613 113 213 
TEST OUT IS :
104 74 24 
TEST VECTORS ARE :
Input:612 = 0 Input:112 = 1 Input:613 = 0 Input:113 = 1 Input:213 = 1 
SIMULATING CIRCUIT...

Number of Nodes: 61
Nodes :
11 12 13 14 15 16 17 18 19 22 23 24 25 26 28 29 32 33 37 42 43 47 52 53 54 62 63 64 65 66 68 69 72 73 74 75 76 78 79 82 83 87 92 93 97 102 103 104 110 111 112 113 210 211 213 610 611 612 613 710 711 
Graph converged

Output Node 104 = 0

Output Node 74 = 1

Output Node 24 = 1

RAILS ARE :
VCC = 11
GND = 17
INPUTS ARE :
612 112 613 113 213 
OUTPUTS ARE :
104 74 24 
NETLIST IS : (where 0 in first column = PMOS and 1 = NMOS)
0 112 11 12 
0 19 11 13 
0 18 12 14 
0 113 13 14 
1 112 14 15 
1 110 14 16 
1 113 15 17 
1 111 16 17 
0 113 11 18 
1 113 18 17 
0 112 11 19 
1 112 19 17 
0 112 11 110 
1 112 110 17 
0 113 11 111 
1 113 111 17 
0 14 11 22 
0 29 11 23 
0 28 22 24 
0 213 23 24 
1 14 24 25 
1 210 24 26 
1 213 25 17 
1 211 26 17 
0 213 11 28 
1 213 28 17 
0 14 11 29 
1 14 29 17 
0 14 11 210 
1 14 210 17 
0 213 11 211 
1 213 211 17 
0 14 11 32 
0 213 11 32 
1 14 32 33 
1 213 33 17 
0 32 11 37 
1 32 37 17 
0 112 11 42 
0 113 11 42 
1 112 42 43 
1 113 43 17 
0 42 11 47 
1 42 47 17 
0 37 11 52 
0 47 52 53 
1 47 53 17 
1 37 53 17 
0 53 11 54 
1 53 54 17 
0 612 11 62 
0 69 11 63 
0 68 62 64 
0 613 63 64 
1 612 64 65 
1 610 64 66 
1 613 65 17 
1 611 66 17 
0 613 11 68 
1 613 68 17 
0 612 11 69 
1 612 69 17 
0 612 11 610 
1 612 610 17 
0 613 11 611 
1 613 611 17 
0 64 11 72 
0 79 11 73 
0 78 72 74 
0 54 73 74 
1 64 74 75 
1 710 74 76 
1 54 75 17 
1 711 76 17 
0 54 11 78 
1 54 78 17 
0 64 11 79 
1 64 79 17 
0 64 11 710 
1 64 710 17 
0 54 11 711 
1 54 711 17 
0 64 11 82 
0 54 11 82 
1 64 82 83 
1 54 83 17 
0 82 11 87 
1 82 87 17 
0 612 11 92 
0 613 11 92 
1 612 92 93 
1 613 93 17 
0 92 11 97 
1 92 97 17 
0 87 11 102 
0 97 102 103 
1 97 103 17 
1 87 103 17 
0 103 11 104 
1 103 104 17 
TEST IN IS :
612 112 613 113 213 
TEST OUT IS :
104 74 24 
TEST VECTORS ARE :
Input:612 = 0 Input:112 = 1 Input:613 = 1 Input:113 = 0 Input:213 = 0 
SIMULATING CIRCUIT...

Number of Nodes: 61
Nodes :
11 12 13 14 15 16 17 18 19 22 23 24 25 26 28 29 32 33 37 42 43 47 52 53 54 62 63 64 65 66 68 69 72 73 74 75 76 78 79 82 83 87 92 93 97 102 103 104 110 111 112 113 210 211 213 610 611 612 613 710 711 
Graph converged

Output Node 104 = 0

Output Node 74 = 1

Output Node 24 = 1

RAILS ARE :
VCC = 11
GND = 17
INPUTS ARE :
612 112 613 113 213 
OUTPUTS ARE :
104 74 24 
NETLIST IS : (where 0 in first column = PMOS and 1 = NMOS)
0 112 11 12 
0 19 11 13 
0 18 12 14 
0 113 13 14 
1 112 14 15 
1 110 14 16 
1 113 15 17 
1 111 16 17 
0 113 11 18 
1 113 18 17 
0 112 11 19 
1 112 19 17 
0 112 11 110 
1 112 110 17 
0 113 11 111 
1 113 111 17 
0 14 11 22 
0 29 11 23 
0 28 22 24 
0 213 23 24 
1 14 24 25 
1 210 24 26 
1 213 25 17 
1 211 26 17 
0 213 11 28 
1 213 28 17 
0 14 11 29 
1 14 29 17 
0 14 11 210 
1 14 210 17 
0 213 11 211 
1 213 211 17 
0 14 11 32 
0 213 11 32 
1 14 32 33 
1 213 33 17 
0 32 11 37 
1 32 37 17 
0 112 11 42 
0 113 11 42 
1 112 42 43 
1 113 43 17 
0 42 11 47 
1 42 47 17 
0 37 11 52 
0 47 52 53 
1 47 53 17 
1 37 53 17 
0 53 11 54 
1 53 54 17 
0 612 11 62 
0 69 11 63 
0 68 62 64 
0 613 63 64 
1 612 64 65 
1 610 64 66 
1 613 65 17 
1 611 66 17 
0 613 11 68 
1 613 68 17 
0 612 11 69 
1 612 69 17 
0 612 11 610 
1 612 610 17 
0 613 11 611 
1 613 611 17 
0 64 11 72 
0 79 11 73 
0 78 72 74 
0 54 73 74 
1 64 74 75 
1 710 74 76 
1 54 75 17 
1 711 76 17 
0 54 11 78 
1 54 78 17 
0 64 11 79 
1 64 79 17 
0 64 11 710 
1 64 710 17 
0 54 11 711 
1 54 711 17 
0 64 11 82 
0 54 11 82 
1 64 82 83 
1 54 83 17 
0 82 11 87 
1 82 87 17 
0 612 11 92 
0 613 11 92 
1 612 92 93 
1 613 93 17 
0 92 11 97 
1 92 97 17 
0 87 11 102 
0 97 102 103 
1 97 103 17 
1 87 103 17 
0 103 11 104 
1 103 104 17 
TEST IN IS :
612 112 613 113 213 
TEST OUT IS :
104 74 24 
TEST VECTORS ARE :
Input:612 = 0 Input:112 = 1 Input:613 = 1 Input:113 = 0 Input:213 = 1 
SIMULATING CIRCUIT...

Number of Nodes: 61
Nodes :
11 12 13 14 15 16 17 18 19 22 23 24 25 26 28 29 32 33 37 42 43 47 52 53 54 62 63 64 65 66 68 69 72 73 74 75 76 78 79 82 83 87 92 93 97 102 103 104 110 111 112 113 210 211 213 610 611 612 613 710 711 
Graph converged

Output Node 104 = 1

Output Node 74 = 0

Output Node 24 = 0

RAILS ARE :
VCC = 11
GND = 17
INPUTS ARE :
612 112 613 113 213 
OUTPUTS ARE :
104 74 24 
NETLIST IS : (where 0 in first column = PMOS and 1 = NMOS)
0 112 11 12 
0 19 11 13 
0 18 12 14 
0 113 13 14 
1 112 14 15 
1 110 14 16 
1 113 15 17 
1 111 16 17 
0 113 11 18 
1 113 18 17 
0 112 11 19 
1 112 19 17 
0 112 11 110 
1 112 110 17 
0 113 11 111 
1 113 111 17 
0 14 11 22 
0 29 11 23 
0 28 22 24 
0 213 23 24 
1 14 24 25 
1 210 24 26 
1 213 25 17 
1 211 26 17 
0 213 11 28 
1 213 28 17 
0 14 11 29 
1 14 29 17 
0 14 11 210 
1 14 210 17 
0 213 11 211 
1 213 211 17 
0 14 11 32 
0 213 11 32 
1 14 32 33 
1 213 33 17 
0 32 11 37 
1 32 37 17 
0 112 11 42 
0 113 11 42 
1 112 42 43 
1 113 43 17 
0 42 11 47 
1 42 47 17 
0 37 11 52 
0 47 52 53 
1 47 53 17 
1 37 53 17 
0 53 11 54 
1 53 54 17 
0 612 11 62 
0 69 11 63 
0 68 62 64 
0 613 63 64 
1 612 64 65 
1 610 64 66 
1 613 65 17 
1 611 66 17 
0 613 11 68 
1 613 68 17 
0 612 11 69 
1 612 69 17 
0 612 11 610 
1 612 610 17 
0 613 11 611 
1 613 611 17 
0 64 11 72 
0 79 11 73 
0 78 72 74 
0 54 73 74 
1 64 74 75 
1 710 74 76 
1 54 75 17 
1 711 76 17 
0 54 11 78 
1 54 78 17 
0 64 11 79 
1 64 79 17 
0 64 11 710 
1 64 710 17 
0 54 11 711 
1 54 711 17 
0 64 11 82 
0 54 11 82 
1 64 82 83 
1 54 83 17 
0 82 11 87 
1 82 87 17 
0 612 11 92 
0 613 11 92 
1 612 92 93 
1 613 93 17 
0 92 11 97 
1 92 97 17 
0 87 11 102 
0 97 102 103 
1 97 103 17 
1 87 103 17 
0 103 11 104 
1 103 104 17 
TEST IN IS :
612 112 613 113 213 
TEST OUT IS :
104 74 24 
TEST VECTORS ARE :
Input:612 = 0 Input:112 = 1 Input:613 = 1 Input:113 = 1 Input:213 = 0 
SIMULATING CIRCUIT...

Number of Nodes: 61
Nodes :
11 12 13 14 15 16 17 18 19 22 23 24 25 26 28 29 32 33 37 42 43 47 52 53 54 62 63 64 65 66 68 69 72 73 74 75 76 78 79 82 83 87 92 93 97 102 103 104 110 111 112 113 210 211 213 610 611 612 613 710 711 
Graph converged

Output Node 104 = 1

Output Node 74 = 0

Output Node 24 = 0

RAILS ARE :
VCC = 11
GND = 17
INPUTS ARE :
612 112 613 113 213 
OUTPUTS ARE :
104 74 24 
NETLIST IS : (where 0 in first column = PMOS and 1 = NMOS)
0 112 11 12 
0 19 11 13 
0 18 12 14 
0 113 13 14 
1 112 14 15 
1 110 14 16 
1 113 15 17 
1 111 16 17 
0 113 11 18 
1 113 18 17 
0 112 11 19 
1 112 19 17 
0 112 11 110 
1 112 110 17 
0 113 11 111 
1 113 111 17 
0 14 11 22 
0 29 11 23 
0 28 22 24 
0 213 23 24 
1 14 24 25 
1 210 24 26 
1 213 25 17 
1 211 26 17 
0 213 11 28 
1 213 28 17 
0 14 11 29 
1 14 29 17 
0 14 11 210 
1 14 210 17 
0 213 11 211 
1 213 211 17 
0 14 11 32 
0 213 11 32 
1 14 32 33 
1 213 33 17 
0 32 11 37 
1 32 37 17 
0 112 11 42 
0 113 11 42 
1 112 42 43 
1 113 43 17 
0 42 11 47 
1 42 47 17 
0 37 11 52 
0 47 52 53 
1 47 53 17 
1 37 53 17 
0 53 11 54 
1 53 54 17 
0 612 11 62 
0 69 11 63 
0 68 62 64 
0 613 63 64 
1 612 64 65 
1 610 64 66 
1 613 65 17 
1 611 66 17 
0 613 11 68 
1 613 68 17 
0 612 11 69 
1 612 69 17 
0 612 11 610 
1 612 610 17 
0 613 11 611 
1 613 611 17 
0 64 11 72 
0 79 11 73 
0 78 72 74 
0 54 73 74 
1 64 74 75 
1 710 74 76 
1 54 75 17 
1 711 76 17 
0 54 11 78 
1 54 78 17 
0 64 11 79 
1 64 79 17 
0 64 11 710 
1 64 710 17 
0 54 11 711 
1 54 711 17 
0 64 11 82 
0 54 11 82 
1 64 82 83 
1 54 83 17 
0 82 11 87 
1 82 87 17 
0 612 11 92 
0 613 11 92 
1 612 92 93 
1 613 93 17 
0 92 11 97 
1 92 97 17 
0 87 11 102 
0 97 102 103 
1 97 103 17 
1 87 103 17 
0 103 11 104 
1 103 104 17 
TEST IN IS :
612 112 613 113 213 
TEST OUT IS :
104 74 24 
TEST VECTORS ARE :
Input:612 = 0 Input:112 = 1 Input:613 = 1 Input:113 = 1 Input:213 = 1 
SIMULATING CIRCUIT...

Number of Nodes: 61
Nodes :
11 12 13 14 15 16 17 18 19 22 23 24 25 26 28 29 32 33 37 42 43 47 52 53 54 62 63 64 65 66 68 69 72 73 74 75 76 78 79 82 83 87 92 93 97 102 103 104 110 111 112 113 210 211 213 610 611 612 613 710 711 
Graph converged

Output Node 104 = 1

Output Node 74 = 0

Output Node 24 = 1

RAILS ARE :
VCC = 11
GND = 17
INPUTS ARE :
612 112 613 113 213 
OUTPUTS ARE :
104 74 24 
NETLIST IS : (where 0 in first column = PMOS and 1 = NMOS)
0 112 11 12 
0 19 11 13 
0 18 12 14 
0 113 13 14 
1 112 14 15 
1 110 14 16 
1 113 15 17 
1 111 16 17 
0 113 11 18 
1 113 18 17 
0 112 11 19 
1 112 19 17 
0 112 11 110 
1 112 110 17 
0 113 11 111 
1 113 111 17 
0 14 11 22 
0 29 11 23 
0 28 22 24 
0 213 23 24 
1 14 24 25 
1 210 24 26 
1 213 25 17 
1 211 26 17 
0 213 11 28 
1 213 28 17 
0 14 11 29 
1 14 29 17 
0 14 11 210 
1 14 210 17 
0 213 11 211 
1 213 211 17 
0 14 11 32 
0 213 11 32 
1 14 32 33 
1 213 33 17 
0 32 11 37 
1 32 37 17 
0 112 11 42 
0 113 11 42 
1 112 42 43 
1 113 43 17 
0 42 11 47 
1 42 47 17 
0 37 11 52 
0 47 52 53 
1 47 53 17 
1 37 53 17 
0 53 11 54 
1 53 54 17 
0 612 11 62 
0 69 11 63 
0 68 62 64 
0 613 63 64 
1 612 64 65 
1 610 64 66 
1 613 65 17 
1 611 66 17 
0 613 11 68 
1 613 68 17 
0 612 11 69 
1 612 69 17 
0 612 11 610 
1 612 610 17 
0 613 11 611 
1 613 611 17 
0 64 11 72 
0 79 11 73 
0 78 72 74 
0 54 73 74 
1 64 74 75 
1 710 74 76 
1 54 75 17 
1 711 76 17 
0 54 11 78 
1 54 78 17 
0 64 11 79 
1 64 79 17 
0 64 11 710 
1 64 710 17 
0 54 11 711 
1 54 711 17 
0 64 11 82 
0 54 11 82 
1 64 82 83 
1 54 83 17 
0 82 11 87 
1 82 87 17 
0 612 11 92 
0 613 11 92 
1 612 92 93 
1 613 93 17 
0 92 11 97 
1 92 97 17 
0 87 11 102 
0 97 102 103 
1 97 103 17 
1 87 103 17 
0 103 11 104 
1 103 104 17 
TEST IN IS :
612 112 613 113 213 
TEST OUT IS :
104 74 24 
TEST VECTORS ARE :
Input:612 = 1 Input:112 = 0 Input:613 = 0 Input:113 = 0 Input:213 = 0 
SIMULATING CIRCUIT...

Number of Nodes: 61
Nodes :
11 12 13 14 15 16 17 18 19 22 23 24 25 26 28 29 32 33 37 42 43 47 52 53 54 62 63 64 65 66 68 69 72 73 74 75 76 78 79 82 83 87 92 93 97 102 103 104 110 111 112 113 210 211 213 610 611 612 613 710 711 
Graph converged

Output Node 104 = 0

Output Node 74 = 1

Output Node 24 = 0

RAILS ARE :
VCC = 11
GND = 17
INPUTS ARE :
612 112 613 113 213 
OUTPUTS ARE :
104 74 24 
NETLIST IS : (where 0 in first column = PMOS and 1 = NMOS)
0 112 11 12 
0 19 11 13 
0 18 12 14 
0 113 13 14 
1 112 14 15 
1 110 14 16 
1 113 15 17 
1 111 16 17 
0 113 11 18 
1 113 18 17 
0 112 11 19 
1 112 19 17 
0 112 11 110 
1 112 110 17 
0 113 11 111 
1 113 111 17 
0 14 11 22 
0 29 11 23 
0 28 22 24 
0 213 23 24 
1 14 24 25 
1 210 24 26 
1 213 25 17 
1 211 26 17 
0 213 11 28 
1 213 28 17 
0 14 11 29 
1 14 29 17 
0 14 11 210 
1 14 210 17 
0 213 11 211 
1 213 211 17 
0 14 11 32 
0 213 11 32 
1 14 32 33 
1 213 33 17 
0 32 11 37 
1 32 37 17 
0 112 11 42 
0 113 11 42 
1 112 42 43 
1 113 43 17 
0 42 11 47 
1 42 47 17 
0 37 11 52 
0 47 52 53 
1 47 53 17 
1 37 53 17 
0 53 11 54 
1 53 54 17 
0 612 11 62 
0 69 11 63 
0 68 62 64 
0 613 63 64 
1 612 64 65 
1 610 64 66 
1 613 65 17 
1 611 66 17 
0 613 11 68 
1 613 68 17 
0 612 11 69 
1 612 69 17 
0 612 11 610 
1 612 610 17 
0 613 11 611 
1 613 611 17 
0 64 11 72 
0 79 11 73 
0 78 72 74 
0 54 73 74 
1 64 74 75 
1 710 74 76 
1 54 75 17 
1 711 76 17 
0 54 11 78 
1 54 78 17 
0 64 11 79 
1 64 79 17 
0 64 11 710 
1 64 710 17 
0 54 11 711 
1 54 711 17 
0 64 11 82 
0 54 11 82 
1 64 82 83 
1 54 83 17 
0 82 11 87 
1 82 87 17 
0 612 11 92 
0 613 11 92 
1 612 92 93 
1 613 93 17 
0 92 11 97 
1 92 97 17 
0 87 11 102 
0 97 102 103 
1 97 103 17 
1 87 103 17 
0 103 11 104 
1 103 104 17 
TEST IN IS :
612 112 613 113 213 
TEST OUT IS :
104 74 24 
TEST VECTORS ARE :
Input:612 = 1 Input:112 = 0 Input:613 = 0 Input:113 = 0 Input:213 = 1 
SIMULATING CIRCUIT...

Number of Nodes: 61
Nodes :
11 12 13 14 15 16 17 18 19 22 23 24 25 26 28 29 32 33 37 42 43 47 52 53 54 62 63 64 65 66 68 69 72 73 74 75 76 78 79 82 83 87 92 93 97 102 103 104 110 111 112 113 210 211 213 610 611 612 613 710 711 
Graph converged

Output Node 104 = 0

Output Node 74 = 1

Output Node 24 = 1

RAILS ARE :
VCC = 11
GND = 17
INPUTS ARE :
612 112 613 113 213 
OUTPUTS ARE :
104 74 24 
NETLIST IS : (where 0 in first column = PMOS and 1 = NMOS)
0 112 11 12 
0 19 11 13 
0 18 12 14 
0 113 13 14 
1 112 14 15 
1 110 14 16 
1 113 15 17 
1 111 16 17 
0 113 11 18 
1 113 18 17 
0 112 11 19 
1 112 19 17 
0 112 11 110 
1 112 110 17 
0 113 11 111 
1 113 111 17 
0 14 11 22 
0 29 11 23 
0 28 22 24 
0 213 23 24 
1 14 24 25 
1 210 24 26 
1 213 25 17 
1 211 26 17 
0 213 11 28 
1 213 28 17 
0 14 11 29 
1 14 29 17 
0 14 11 210 
1 14 210 17 
0 213 11 211 
1 213 211 17 
0 14 11 32 
0 213 11 32 
1 14 32 33 
1 213 33 17 
0 32 11 37 
1 32 37 17 
0 112 11 42 
0 113 11 42 
1 112 42 43 
1 113 43 17 
0 42 11 47 
1 42 47 17 
0 37 11 52 
0 47 52 53 
1 47 53 17 
1 37 53 17 
0 53 11 54 
1 53 54 17 
0 612 11 62 
0 69 11 63 
0 68 62 64 
0 613 63 64 
1 612 64 65 
1 610 64 66 
1 613 65 17 
1 611 66 17 
0 613 11 68 
1 613 68 17 
0 612 11 69 
1 612 69 17 
0 612 11 610 
1 612 610 17 
0 613 11 611 
1 613 611 17 
0 64 11 72 
0 79 11 73 
0 78 72 74 
0 54 73 74 
1 64 74 75 
1 710 74 76 
1 54 75 17 
1 711 76 17 
0 54 11 78 
1 54 78 17 
0 64 11 79 
1 64 79 17 
0 64 11 710 
1 64 710 17 
0 54 11 711 
1 54 711 17 
0 64 11 82 
0 54 11 82 
1 64 82 83 
1 54 83 17 
0 82 11 87 
1 82 87 17 
0 612 11 92 
0 613 11 92 
1 612 92 93 
1 613 93 17 
0 92 11 97 
1 92 97 17 
0 87 11 102 
0 97 102 103 
1 97 103 17 
1 87 103 17 
0 103 11 104 
1 103 104 17 
TEST IN IS :
612 112 613 113 213 
TEST OUT IS :
104 74 24 
TEST VECTORS ARE :
Input:612 = 1 Input:112 = 0 Input:613 = 0 Input:113 = 1 Input:213 = 0 
SIMULATING CIRCUIT...

Number of Nodes: 61
Nodes :
11 12 13 14 15 16 17 18 19 22 23 24 25 26 28 29 32 33 37 42 43 47 52 53 54 62 63 64 65 66 68 69 72 73 74 75 76 78 79 82 83 87 92 93 97 102 103 104 110 111 112 113 210 211 213 610 611 612 613 710 711 
Graph converged

Output Node 104 = 0

Output Node 74 = 1

Output Node 24 = 1

RAILS ARE :
VCC = 11
GND = 17
INPUTS ARE :
612 112 613 113 213 
OUTPUTS ARE :
104 74 24 
NETLIST IS : (where 0 in first column = PMOS and 1 = NMOS)
0 112 11 12 
0 19 11 13 
0 18 12 14 
0 113 13 14 
1 112 14 15 
1 110 14 16 
1 113 15 17 
1 111 16 17 
0 113 11 18 
1 113 18 17 
0 112 11 19 
1 112 19 17 
0 112 11 110 
1 112 110 17 
0 113 11 111 
1 113 111 17 
0 14 11 22 
0 29 11 23 
0 28 22 24 
0 213 23 24 
1 14 24 25 
1 210 24 26 
1 213 25 17 
1 211 26 17 
0 213 11 28 
1 213 28 17 
0 14 11 29 
1 14 29 17 
0 14 11 210 
1 14 210 17 
0 213 11 211 
1 213 211 17 
0 14 11 32 
0 213 11 32 
1 14 32 33 
1 213 33 17 
0 32 11 37 
1 32 37 17 
0 112 11 42 
0 113 11 42 
1 112 42 43 
1 113 43 17 
0 42 11 47 
1 42 47 17 
0 37 11 52 
0 47 52 53 
1 47 53 17 
1 37 53 17 
0 53 11 54 
1 53 54 17 
0 612 11 62 
0 69 11 63 
0 68 62 64 
0 613 63 64 
1 612 64 65 
1 610 64 66 
1 613 65 17 
1 611 66 17 
0 613 11 68 
1 613 68 17 
0 612 11 69 
1 612 69 17 
0 612 11 610 
1 612 610 17 
0 613 11 611 
1 613 611 17 
0 64 11 72 
0 79 11 73 
0 78 72 74 
0 54 73 74 
1 64 74 75 
1 710 74 76 
1 54 75 17 
1 711 76 17 
0 54 11 78 
1 54 78 17 
0 64 11 79 
1 64 79 17 
0 64 11 710 
1 64 710 17 
0 54 11 711 
1 54 711 17 
0 64 11 82 
0 54 11 82 
1 64 82 83 
1 54 83 17 
0 82 11 87 
1 82 87 17 
0 612 11 92 
0 613 11 92 
1 612 92 93 
1 613 93 17 
0 92 11 97 
1 92 97 17 
0 87 11 102 
0 97 102 103 
1 97 103 17 
1 87 103 17 
0 103 11 104 
1 103 104 17 
TEST IN IS :
612 112 613 113 213 
TEST OUT IS :
104 74 24 
TEST VECTORS ARE :
Input:612 = 1 Input:112 = 0 Input:613 = 0 Input:113 = 1 Input:213 = 1 
SIMULATING CIRCUIT...

Number of Nodes: 61
Nodes :
11 12 13 14 15 16 17 18 19 22 23 24 25 26 28 29 32 33 37 42 43 47 52 53 54 62 63 64 65 66 68 69 72 73 74 75 76 78 79 82 83 87 92 93 97 102 103 104 110 111 112 113 210 211 213 610 611 612 613 710 711 
Graph converged

Output Node 104 = 1

Output Node 74 = 0

Output Node 24 = 0

RAILS ARE :
VCC = 11
GND = 17
INPUTS ARE :
612 112 613 113 213 
OUTPUTS ARE :
104 74 24 
NETLIST IS : (where 0 in first column = PMOS and 1 = NMOS)
0 112 11 12 
0 19 11 13 
0 18 12 14 
0 113 13 14 
1 112 14 15 
1 110 14 16 
1 113 15 17 
1 111 16 17 
0 113 11 18 
1 113 18 17 
0 112 11 19 
1 112 19 17 
0 112 11 110 
1 112 110 17 
0 113 11 111 
1 113 111 17 
0 14 11 22 
0 29 11 23 
0 28 22 24 
0 213 23 24 
1 14 24 25 
1 210 24 26 
1 213 25 17 
1 211 26 17 
0 213 11 28 
1 213 28 17 
0 14 11 29 
1 14 29 17 
0 14 11 210 
1 14 210 17 
0 213 11 211 
1 213 211 17 
0 14 11 32 
0 213 11 32 
1 14 32 33 
1 213 33 17 
0 32 11 37 
1 32 37 17 
0 112 11 42 
0 113 11 42 
1 112 42 43 
1 113 43 17 
0 42 11 47 
1 42 47 17 
0 37 11 52 
0 47 52 53 
1 47 53 17 
1 37 53 17 
0 53 11 54 
1 53 54 17 
0 612 11 62 
0 69 11 63 
0 68 62 64 
0 613 63 64 
1 612 64 65 
1 610 64 66 
1 613 65 17 
1 611 66 17 
0 613 11 68 
1 613 68 17 
0 612 11 69 
1 612 69 17 
0 612 11 610 
1 612 610 17 
0 613 11 611 
1 613 611 17 
0 64 11 72 
0 79 11 73 
0 78 72 74 
0 54 73 74 
1 64 74 75 
1 710 74 76 
1 54 75 17 
1 711 76 17 
0 54 11 78 
1 54 78 17 
0 64 11 79 
1 64 79 17 
0 64 11 710 
1 64 710 17 
0 54 11 711 
1 54 711 17 
0 64 11 82 
0 54 11 82 
1 64 82 83 
1 54 83 17 
0 82 11 87 
1 82 87 17 
0 612 11 92 
0 613 11 92 
1 612 92 93 
1 613 93 17 
0 92 11 97 
1 92 97 17 
0 87 11 102 
0 97 102 103 
1 97 103 17 
1 87 103 17 
0 103 11 104 
1 103 104 17 
TEST IN IS :
612 112 613 113 213 
TEST OUT IS :
104 74 24 
TEST VECTORS ARE :
Input:612 = 1 Input:112 = 0 Input:613 = 1 Input:113 = 0 Input:213 = 0 
SIMULATING CIRCUIT...

Number of Nodes: 61
Nodes :
11 12 13 14 15 16 17 18 19 22 23 24 25 26 28 29 32 33 37 42 43 47 52 53 54 62 63 64 65 66 68 69 72 73 74 75 76 78 79 82 83 87 92 93 97 102 103 104 110 111 112 113 210 211 213 610 611 612 613 710 711 
Graph converged

Output Node 104 = 1

Output Node 74 = 0

Output Node 24 = 0

RAILS ARE :
VCC = 11
GND = 17
INPUTS ARE :
612 112 613 113 213 
OUTPUTS ARE :
104 74 24 
NETLIST IS : (where 0 in first column = PMOS and 1 = NMOS)
0 112 11 12 
0 19 11 13 
0 18 12 14 
0 113 13 14 
1 112 14 15 
1 110 14 16 
1 113 15 17 
1 111 16 17 
0 113 11 18 
1 113 18 17 
0 112 11 19 
1 112 19 17 
0 112 11 110 
1 112 110 17 
0 113 11 111 
1 113 111 17 
0 14 11 22 
0 29 11 23 
0 28 22 24 
0 213 23 24 
1 14 24 25 
1 210 24 26 
1 213 25 17 
1 211 26 17 
0 213 11 28 
1 213 28 17 
0 14 11 29 
1 14 29 17 
0 14 11 210 
1 14 210 17 
0 213 11 211 
1 213 211 17 
0 14 11 32 
0 213 11 32 
1 14 32 33 
1 213 33 17 
0 32 11 37 
1 32 37 17 
0 112 11 42 
0 113 11 42 
1 112 42 43 
1 113 43 17 
0 42 11 47 
1 42 47 17 
0 37 11 52 
0 47 52 53 
1 47 53 17 
1 37 53 17 
0 53 11 54 
1 53 54 17 
0 612 11 62 
0 69 11 63 
0 68 62 64 
0 613 63 64 
1 612 64 65 
1 610 64 66 
1 613 65 17 
1 611 66 17 
0 613 11 68 
1 613 68 17 
0 612 11 69 
1 612 69 17 
0 612 11 610 
1 612 610 17 
0 613 11 611 
1 613 611 17 
0 64 11 72 
0 79 11 73 
0 78 72 74 
0 54 73 74 
1 64 74 75 
1 710 74 76 
1 54 75 17 
1 711 76 17 
0 54 11 78 
1 54 78 17 
0 64 11 79 
1 64 79 17 
0 64 11 710 
1 64 710 17 
0 54 11 711 
1 54 711 17 
0 64 11 82 
0 54 11 82 
1 64 82 83 
1 54 83 17 
0 82 11 87 
1 82 87 17 
0 612 11 92 
0 613 11 92 
1 612 92 93 
1 613 93 17 
0 92 11 97 
1 92 97 17 
0 87 11 102 
0 97 102 103 
1 97 103 17 
1 87 103 17 
0 103 11 104 
1 103 104 17 
TEST IN IS :
612 112 613 113 213 
TEST OUT IS :
104 74 24 
TEST VECTORS ARE :
Input:612 = 1 Input:112 = 0 Input:613 = 1 Input:113 = 0 Input:213 = 1 
SIMULATING CIRCUIT...

Number of Nodes: 61
Nodes :
11 12 13 14 15 16 17 18 19 22 23 24 25 26 28 29 32 33 37 42 43 47 52 53 54 62 63 64 65 66 68 69 72 73 74 75 76 78 79 82 83 87 92 93 97 102 103 104 110 111 112 113 210 211 213 610 611 612 613 710 711 
Graph converged

Output Node 104 = 1

Output Node 74 = 0

Output Node 24 = 1

RAILS ARE :
VCC = 11
GND = 17
INPUTS ARE :
612 112 613 113 213 
OUTPUTS ARE :
104 74 24 
NETLIST IS : (where 0 in first column = PMOS and 1 = NMOS)
0 112 11 12 
0 19 11 13 
0 18 12 14 
0 113 13 14 
1 112 14 15 
1 110 14 16 
1 113 15 17 
1 111 16 17 
0 113 11 18 
1 113 18 17 
0 112 11 19 
1 112 19 17 
0 112 11 110 
1 112 110 17 
0 113 11 111 
1 113 111 17 
0 14 11 22 
0 29 11 23 
0 28 22 24 
0 213 23 24 
1 14 24 25 
1 210 24 26 
1 213 25 17 
1 211 26 17 
0 213 11 28 
1 213 28 17 
0 14 11 29 
1 14 29 17 
0 14 11 210 
1 14 210 17 
0 213 11 211 
1 213 211 17 
0 14 11 32 
0 213 11 32 
1 14 32 33 
1 213 33 17 
0 32 11 37 
1 32 37 17 
0 112 11 42 
0 113 11 42 
1 112 42 43 
1 113 43 17 
0 42 11 47 
1 42 47 17 
0 37 11 52 
0 47 52 53 
1 47 53 17 
1 37 53 17 
0 53 11 54 
1 53 54 17 
0 612 11 62 
0 69 11 63 
0 68 62 64 
0 613 63 64 
1 612 64 65 
1 610 64 66 
1 613 65 17 
1 611 66 17 
0 613 11 68 
1 613 68 17 
0 612 11 69 
1 612 69 17 
0 612 11 610 
1 612 610 17 
0 613 11 611 
1 613 611 17 
0 64 11 72 
0 79 11 73 
0 78 72 74 
0 54 73 74 
1 64 74 75 
1 710 74 76 
1 54 75 17 
1 711 76 17 
0 54 11 78 
1 54 78 17 
0 64 11 79 
1 64 79 17 
0 64 11 710 
1 64 710 17 
0 54 11 711 
1 54 711 17 
0 64 11 82 
0 54 11 82 
1 64 82 83 
1 54 83 17 
0 82 11 87 
1 82 87 17 
0 612 11 92 
0 613 11 92 
1 612 92 93 
1 613 93 17 
0 92 11 97 
1 92 97 17 
0 87 11 102 
0 97 102 103 
1 97 103 17 
1 87 103 17 
0 103 11 104 
1 103 104 17 
TEST IN IS :
612 112 613 113 213 
TEST OUT IS :
104 74 24 
TEST VECTORS ARE :
Input:612 = 1 Input:112 = 0 Input:613 = 1 Input:113 = 1 Input:213 = 0 
SIMULATING CIRCUIT...

Number of Nodes: 61
Nodes :
11 12 13 14 15 16 17 18 19 22 23 24 25 26 28 29 32 33 37 42 43 47 52 53 54 62 63 64 65 66 68 69 72 73 74 75 76 78 79 82 83 87 92 93 97 102 103 104 110 111 112 113 210 211 213 610 611 612 613 710 711 
Graph converged

Output Node 104 = 1

Output Node 74 = 0

Output Node 24 = 1

RAILS ARE :
VCC = 11
GND = 17
INPUTS ARE :
612 112 613 113 213 
OUTPUTS ARE :
104 74 24 
NETLIST IS : (where 0 in first column = PMOS and 1 = NMOS)
0 112 11 12 
0 19 11 13 
0 18 12 14 
0 113 13 14 
1 112 14 15 
1 110 14 16 
1 113 15 17 
1 111 16 17 
0 113 11 18 
1 113 18 17 
0 112 11 19 
1 112 19 17 
0 112 11 110 
1 112 110 17 
0 113 11 111 
1 113 111 17 
0 14 11 22 
0 29 11 23 
0 28 22 24 
0 213 23 24 
1 14 24 25 
1 210 24 26 
1 213 25 17 
1 211 26 17 
0 213 11 28 
1 213 28 17 
0 14 11 29 
1 14 29 17 
0 14 11 210 
1 14 210 17 
0 213 11 211 
1 213 211 17 
0 14 11 32 
0 213 11 32 
1 14 32 33 
1 213 33 17 
0 32 11 37 
1 32 37 17 
0 112 11 42 
0 113 11 42 
1 112 42 43 
1 113 43 17 
0 42 11 47 
1 42 47 17 
0 37 11 52 
0 47 52 53 
1 47 53 17 
1 37 53 17 
0 53 11 54 
1 53 54 17 
0 612 11 62 
0 69 11 63 
0 68 62 64 
0 613 63 64 
1 612 64 65 
1 610 64 66 
1 613 65 17 
1 611 66 17 
0 613 11 68 
1 613 68 17 
0 612 11 69 
1 612 69 17 
0 612 11 610 
1 612 610 17 
0 613 11 611 
1 613 611 17 
0 64 11 72 
0 79 11 73 
0 78 72 74 
0 54 73 74 
1 64 74 75 
1 710 74 76 
1 54 75 17 
1 711 76 17 
0 54 11 78 
1 54 78 17 
0 64 11 79 
1 64 79 17 
0 64 11 710 
1 64 710 17 
0 54 11 711 
1 54 711 17 
0 64 11 82 
0 54 11 82 
1 64 82 83 
1 54 83 17 
0 82 11 87 
1 82 87 17 
0 612 11 92 
0 613 11 92 
1 612 92 93 
1 613 93 17 
0 92 11 97 
1 92 97 17 
0 87 11 102 
0 97 102 103 
1 97 103 17 
1 87 103 17 
0 103 11 104 
1 103 104 17 
TEST IN IS :
612 112 613 113 213 
TEST OUT IS :
104 74 24 
TEST VECTORS ARE :
Input:612 = 1 Input:112 = 0 Input:613 = 1 Input:113 = 1 Input:213 = 1 
SIMULATING CIRCUIT...

Number of Nodes: 61
Nodes :
11 12 13 14 15 16 17 18 19 22 23 24 25 26 28 29 32 33 37 42 43 47 52 53 54 62 63 64 65 66 68 69 72 73 74 75 76 78 79 82 83 87 92 93 97 102 103 104 110 111 112 113 210 211 213 610 611 612 613 710 711 
Graph converged

Output Node 104 = 1

Output Node 74 = 1

Output Node 24 = 0

RAILS ARE :
VCC = 11
GND = 17
INPUTS ARE :
612 112 613 113 213 
OUTPUTS ARE :
104 74 24 
NETLIST IS : (where 0 in first column = PMOS and 1 = NMOS)
0 112 11 12 
0 19 11 13 
0 18 12 14 
0 113 13 14 
1 112 14 15 
1 110 14 16 
1 113 15 17 
1 111 16 17 
0 113 11 18 
1 113 18 17 
0 112 11 19 
1 112 19 17 
0 112 11 110 
1 112 110 17 
0 113 11 111 
1 113 111 17 
0 14 11 22 
0 29 11 23 
0 28 22 24 
0 213 23 24 
1 14 24 25 
1 210 24 26 
1 213 25 17 
1 211 26 17 
0 213 11 28 
1 213 28 17 
0 14 11 29 
1 14 29 17 
0 14 11 210 
1 14 210 17 
0 213 11 211 
1 213 211 17 
0 14 11 32 
0 213 11 32 
1 14 32 33 
1 213 33 17 
0 32 11 37 
1 32 37 17 
0 112 11 42 
0 113 11 42 
1 112 42 43 
1 113 43 17 
0 42 11 47 
1 42 47 17 
0 37 11 52 
0 47 52 53 
1 47 53 17 
1 37 53 17 
0 53 11 54 
1 53 54 17 
0 612 11 62 
0 69 11 63 
0 68 62 64 
0 613 63 64 
1 612 64 65 
1 610 64 66 
1 613 65 17 
1 611 66 17 
0 613 11 68 
1 613 68 17 
0 612 11 69 
1 612 69 17 
0 612 11 610 
1 612 610 17 
0 613 11 611 
1 613 611 17 
0 64 11 72 
0 79 11 73 
0 78 72 74 
0 54 73 74 
1 64 74 75 
1 710 74 76 
1 54 75 17 
1 711 76 17 
0 54 11 78 
1 54 78 17 
0 64 11 79 
1 64 79 17 
0 64 11 710 
1 64 710 17 
0 54 11 711 
1 54 711 17 
0 64 11 82 
0 54 11 82 
1 64 82 83 
1 54 83 17 
0 82 11 87 
1 82 87 17 
0 612 11 92 
0 613 11 92 
1 612 92 93 
1 613 93 17 
0 92 11 97 
1 92 97 17 
0 87 11 102 
0 97 102 103 
1 97 103 17 
1 87 103 17 
0 103 11 104 
1 103 104 17 
TEST IN IS :
612 112 613 113 213 
TEST OUT IS :
104 74 24 
TEST VECTORS ARE :
Input:612 = 1 Input:112 = 1 Input:613 = 0 Input:113 = 0 Input:213 = 0 
SIMULATING CIRCUIT...

Number of Nodes: 61
Nodes :
11 12 13 14 15 16 17 18 19 22 23 24 25 26 28 29 32 33 37 42 43 47 52 53 54 62 63 64 65 66 68 69 72 73 74 75 76 78 79 82 83 87 92 93 97 102 103 104 110 111 112 113 210 211 213 610 611 612 613 710 711 
Graph converged

Output Node 104 = 0

Output Node 74 = 1

Output Node 24 = 1

RAILS ARE :
VCC = 11
GND = 17
INPUTS ARE :
612 112 613 113 213 
OUTPUTS ARE :
104 74 24 
NETLIST IS : (where 0 in first column = PMOS and 1 = NMOS)
0 112 11 12 
0 19 11 13 
0 18 12 14 
0 113 13 14 
1 112 14 15 
1 110 14 16 
1 113 15 17 
1 111 16 17 
0 113 11 18 
1 113 18 17 
0 112 11 19 
1 112 19 17 
0 112 11 110 
1 112 110 17 
0 113 11 111 
1 113 111 17 
0 14 11 22 
0 29 11 23 
0 28 22 24 
0 213 23 24 
1 14 24 25 
1 210 24 26 
1 213 25 17 
1 211 26 17 
0 213 11 28 
1 213 28 17 
0 14 11 29 
1 14 29 17 
0 14 11 210 
1 14 210 17 
0 213 11 211 
1 213 211 17 
0 14 11 32 
0 213 11 32 
1 14 32 33 
1 213 33 17 
0 32 11 37 
1 32 37 17 
0 112 11 42 
0 113 11 42 
1 112 42 43 
1 113 43 17 
0 42 11 47 
1 42 47 17 
0 37 11 52 
0 47 52 53 
1 47 53 17 
1 37 53 17 
0 53 11 54 
1 53 54 17 
0 612 11 62 
0 69 11 63 
0 68 62 64 
0 613 63 64 
1 612 64 65 
1 610 64 66 
1 613 65 17 
1 611 66 17 
0 613 11 68 
1 613 68 17 
0 612 11 69 
1 612 69 17 
0 612 11 610 
1 612 610 17 
0 613 11 611 
1 613 611 17 
0 64 11 72 
0 79 11 73 
0 78 72 74 
0 54 73 74 
1 64 74 75 
1 710 74 76 
1 54 75 17 
1 711 76 17 
0 54 11 78 
1 54 78 17 
0 64 11 79 
1 64 79 17 
0 64 11 710 
1 64 710 17 
0 54 11 711 
1 54 711 17 
0 64 11 82 
0 54 11 82 
1 64 82 83 
1 54 83 17 
0 82 11 87 
1 82 87 17 
0 612 11 92 
0 613 11 92 
1 612 92 93 
1 613 93 17 
0 92 11 97 
1 92 97 17 
0 87 11 102 
0 97 102 103 
1 97 103 17 
1 87 103 17 
0 103 11 104 
1 103 104 17 
TEST IN IS :
612 112 613 113 213 
TEST OUT IS :
104 74 24 
TEST VECTORS ARE :
Input:612 = 1 Input:112 = 1 Input:613 = 0 Input:113 = 0 Input:213 = 1 
SIMULATING CIRCUIT...

Number of Nodes: 61
Nodes :
11 12 13 14 15 16 17 18 19 22 23 24 25 26 28 29 32 33 37 42 43 47 52 53 54 62 63 64 65 66 68 69 72 73 74 75 76 78 79 82 83 87 92 93 97 102 103 104 110 111 112 113 210 211 213 610 611 612 613 710 711 
Graph converged

Output Node 104 = 1

Output Node 74 = 0

Output Node 24 = 0

RAILS ARE :
VCC = 11
GND = 17
INPUTS ARE :
612 112 613 113 213 
OUTPUTS ARE :
104 74 24 
NETLIST IS : (where 0 in first column = PMOS and 1 = NMOS)
0 112 11 12 
0 19 11 13 
0 18 12 14 
0 113 13 14 
1 112 14 15 
1 110 14 16 
1 113 15 17 
1 111 16 17 
0 113 11 18 
1 113 18 17 
0 112 11 19 
1 112 19 17 
0 112 11 110 
1 112 110 17 
0 113 11 111 
1 113 111 17 
0 14 11 22 
0 29 11 23 
0 28 22 24 
0 213 23 24 
1 14 24 25 
1 210 24 26 
1 213 25 17 
1 211 26 17 
0 213 11 28 
1 213 28 17 
0 14 11 29 
1 14 29 17 
0 14 11 210 
1 14 210 17 
0 213 11 211 
1 213 211 17 
0 14 11 32 
0 213 11 32 
1 14 32 33 
1 213 33 17 
0 32 11 37 
1 32 37 17 
0 112 11 42 
0 113 11 42 
1 112 42 43 
1 113 43 17 
0 42 11 47 
1 42 47 17 
0 37 11 52 
0 47 52 53 
1 47 53 17 
1 37 53 17 
0 53 11 54 
1 53 54 17 
0 612 11 62 
0 69 11 63 
0 68 62 64 
0 613 63 64 
1 612 64 65 
1 610 64 66 
1 613 65 17 
1 611 66 17 
0 613 11 68 
1 613 68 17 
0 612 11 69 
1 612 69 17 
0 612 11 610 
1 612 610 17 
0 613 11 611 
1 613 611 17 
0 64 11 72 
0 79 11 73 
0 78 72 74 
0 54 73 74 
1 64 74 75 
1 710 74 76 
1 54 75 17 
1 711 76 17 
0 54 11 78 
1 54 78 17 
0 64 11 79 
1 64 79 17 
0 64 11 710 
1 64 710 17 
0 54 11 711 
1 54 711 17 
0 64 11 82 
0 54 11 82 
1 64 82 83 
1 54 83 17 
0 82 11 87 
1 82 87 17 
0 612 11 92 
0 613 11 92 
1 612 92 93 
1 613 93 17 
0 92 11 97 
1 92 97 17 
0 87 11 102 
0 97 102 103 
1 97 103 17 
1 87 103 17 
0 103 11 104 
1 103 104 17 
TEST IN IS :
612 112 613 113 213 
TEST OUT IS :
104 74 24 
TEST VECTORS ARE :
Input:612 = 1 Input:112 = 1 Input:613 = 0 Input:113 = 1 Input:213 = 0 
SIMULATING CIRCUIT...

Number of Nodes: 61
Nodes :
11 12 13 14 15 16 17 18 19 22 23 24 25 26 28 29 32 33 37 42 43 47 52 53 54 62 63 64 65 66 68 69 72 73 74 75 76 78 79 82 83 87 92 93 97 102 103 104 110 111 112 113 210 211 213 610 611 612 613 710 711 
Graph converged

Output Node 104 = 1

Output Node 74 = 0

Output Node 24 = 0

RAILS ARE :
VCC = 11
GND = 17
INPUTS ARE :
612 112 613 113 213 
OUTPUTS ARE :
104 74 24 
NETLIST IS : (where 0 in first column = PMOS and 1 = NMOS)
0 112 11 12 
0 19 11 13 
0 18 12 14 
0 113 13 14 
1 112 14 15 
1 110 14 16 
1 113 15 17 
1 111 16 17 
0 113 11 18 
1 113 18 17 
0 112 11 19 
1 112 19 17 
0 112 11 110 
1 112 110 17 
0 113 11 111 
1 113 111 17 
0 14 11 22 
0 29 11 23 
0 28 22 24 
0 213 23 24 
1 14 24 25 
1 210 24 26 
1 213 25 17 
1 211 26 17 
0 213 11 28 
1 213 28 17 
0 14 11 29 
1 14 29 17 
0 14 11 210 
1 14 210 17 
0 213 11 211 
1 213 211 17 
0 14 11 32 
0 213 11 32 
1 14 32 33 
1 213 33 17 
0 32 11 37 
1 32 37 17 
0 112 11 42 
0 113 11 42 
1 112 42 43 
1 113 43 17 
0 42 11 47 
1 42 47 17 
0 37 11 52 
0 47 52 53 
1 47 53 17 
1 37 53 17 
0 53 11 54 
1 53 54 17 
0 612 11 62 
0 69 11 63 
0 68 62 64 
0 613 63 64 
1 612 64 65 
1 610 64 66 
1 613 65 17 
1 611 66 17 
0 613 11 68 
1 613 68 17 
0 612 11 69 
1 612 69 17 
0 612 11 610 
1 612 610 17 
0 613 11 611 
1 613 611 17 
0 64 11 72 
0 79 11 73 
0 78 72 74 
0 54 73 74 
1 64 74 75 
1 710 74 76 
1 54 75 17 
1 711 76 17 
0 54 11 78 
1 54 78 17 
0 64 11 79 
1 64 79 17 
0 64 11 710 
1 64 710 17 
0 54 11 711 
1 54 711 17 
0 64 11 82 
0 54 11 82 
1 64 82 83 
1 54 83 17 
0 82 11 87 
1 82 87 17 
0 612 11 92 
0 613 11 92 
1 612 92 93 
1 613 93 17 
0 92 11 97 
1 92 97 17 
0 87 11 102 
0 97 102 103 
1 97 103 17 
1 87 103 17 
0 103 11 104 
1 103 104 17 
TEST IN IS :
612 112 613 113 213 
TEST OUT IS :
104 74 24 
TEST VECTORS ARE :
Input:612 = 1 Input:112 = 1 Input:613 = 0 Input:113 = 1 Input:213 = 1 
SIMULATING CIRCUIT...

Number of Nodes: 61
Nodes :
11 12 13 14 15 16 17 18 19 22 23 24 25 26 28 29 32 33 37 42 43 47 52 53 54 62 63 64 65 66 68 69 72 73 74 75 76 78 79 82 83 87 92 93 97 102 103 104 110 111 112 113 210 211 213 610 611 612 613 710 711 
Graph converged

Output Node 104 = 1

Output Node 74 = 0

Output Node 24 = 1

RAILS ARE :
VCC = 11
GND = 17
INPUTS ARE :
612 112 613 113 213 
OUTPUTS ARE :
104 74 24 
NETLIST IS : (where 0 in first column = PMOS and 1 = NMOS)
0 112 11 12 
0 19 11 13 
0 18 12 14 
0 113 13 14 
1 112 14 15 
1 110 14 16 
1 113 15 17 
1 111 16 17 
0 113 11 18 
1 113 18 17 
0 112 11 19 
1 112 19 17 
0 112 11 110 
1 112 110 17 
0 113 11 111 
1 113 111 17 
0 14 11 22 
0 29 11 23 
0 28 22 24 
0 213 23 24 
1 14 24 25 
1 210 24 26 
1 213 25 17 
1 211 26 17 
0 213 11 28 
1 213 28 17 
0 14 11 29 
1 14 29 17 
0 14 11 210 
1 14 210 17 
0 213 11 211 
1 213 211 17 
0 14 11 32 
0 213 11 32 
1 14 32 33 
1 213 33 17 
0 32 11 37 
1 32 37 17 
0 112 11 42 
0 113 11 42 
1 112 42 43 
1 113 43 17 
0 42 11 47 
1 42 47 17 
0 37 11 52 
0 47 52 53 
1 47 53 17 
1 37 53 17 
0 53 11 54 
1 53 54 17 
0 612 11 62 
0 69 11 63 
0 68 62 64 
0 613 63 64 
1 612 64 65 
1 610 64 66 
1 613 65 17 
1 611 66 17 
0 613 11 68 
1 613 68 17 
0 612 11 69 
1 612 69 17 
0 612 11 610 
1 612 610 17 
0 613 11 611 
1 613 611 17 
0 64 11 72 
0 79 11 73 
0 78 72 74 
0 54 73 74 
1 64 74 75 
1 710 74 76 
1 54 75 17 
1 711 76 17 
0 54 11 78 
1 54 78 17 
0 64 11 79 
1 64 79 17 
0 64 11 710 
1 64 710 17 
0 54 11 711 
1 54 711 17 
0 64 11 82 
0 54 11 82 
1 64 82 83 
1 54 83 17 
0 82 11 87 
1 82 87 17 
0 612 11 92 
0 613 11 92 
1 612 92 93 
1 613 93 17 
0 92 11 97 
1 92 97 17 
0 87 11 102 
0 97 102 103 
1 97 103 17 
1 87 103 17 
0 103 11 104 
1 103 104 17 
TEST IN IS :
612 112 613 113 213 
TEST OUT IS :
104 74 24 
TEST VECTORS ARE :
Input:612 = 1 Input:112 = 1 Input:613 = 1 Input:113 = 0 Input:213 = 0 
SIMULATING CIRCUIT...

Number of Nodes: 61
Nodes :
11 12 13 14 15 16 17 18 19 22 23 24 25 26 28 29 32 33 37 42 43 47 52 53 54 62 63 64 65 66 68 69 72 73 74 75 76 78 79 82 83 87 92 93 97 102 103 104 110 111 112 113 210 211 213 610 611 612 613 710 711 
Graph converged

Output Node 104 = 1

Output Node 74 = 0

Output Node 24 = 1

RAILS ARE :
VCC = 11
GND = 17
INPUTS ARE :
612 112 613 113 213 
OUTPUTS ARE :
104 74 24 
NETLIST IS : (where 0 in first column = PMOS and 1 = NMOS)
0 112 11 12 
0 19 11 13 
0 18 12 14 
0 113 13 14 
1 112 14 15 
1 110 14 16 
1 113 15 17 
1 111 16 17 
0 113 11 18 
1 113 18 17 
0 112 11 19 
1 112 19 17 
0 112 11 110 
1 112 110 17 
0 113 11 111 
1 113 111 17 
0 14 11 22 
0 29 11 23 
0 28 22 24 
0 213 23 24 
1 14 24 25 
1 210 24 26 
1 213 25 17 
1 211 26 17 
0 213 11 28 
1 213 28 17 
0 14 11 29 
1 14 29 17 
0 14 11 210 
1 14 210 17 
0 213 11 211 
1 213 211 17 
0 14 11 32 
0 213 11 32 
1 14 32 33 
1 213 33 17 
0 32 11 37 
1 32 37 17 
0 112 11 42 
0 113 11 42 
1 112 42 43 
1 113 43 17 
0 42 11 47 
1 42 47 17 
0 37 11 52 
0 47 52 53 
1 47 53 17 
1 37 53 17 
0 53 11 54 
1 53 54 17 
0 612 11 62 
0 69 11 63 
0 68 62 64 
0 613 63 64 
1 612 64 65 
1 610 64 66 
1 613 65 17 
1 611 66 17 
0 613 11 68 
1 613 68 17 
0 612 11 69 
1 612 69 17 
0 612 11 610 
1 612 610 17 
0 613 11 611 
1 613 611 17 
0 64 11 72 
0 79 11 73 
0 78 72 74 
0 54 73 74 
1 64 74 75 
1 710 74 76 
1 54 75 17 
1 711 76 17 
0 54 11 78 
1 54 78 17 
0 64 11 79 
1 64 79 17 
0 64 11 710 
1 64 710 17 
0 54 11 711 
1 54 711 17 
0 64 11 82 
0 54 11 82 
1 64 82 83 
1 54 83 17 
0 82 11 87 
1 82 87 17 
0 612 11 92 
0 613 11 92 
1 612 92 93 
1 613 93 17 
0 92 11 97 
1 92 97 17 
0 87 11 102 
0 97 102 103 
1 97 103 17 
1 87 103 17 
0 103 11 104 
1 103 104 17 
TEST IN IS :
612 112 613 113 213 
TEST OUT IS :
104 74 24 
TEST VECTORS ARE :
Input:612 = 1 Input:112 = 1 Input:613 = 1 Input:113 = 0 Input:213 = 1 
SIMULATING CIRCUIT...

Number of Nodes: 61
Nodes :
11 12 13 14 15 16 17 18 19 22 23 24 25 26 28 29 32 33 37 42 43 47 52 53 54 62 63 64 65 66 68 69 72 73 74 75 76 78 79 82 83 87 92 93 97 102 103 104 110 111 112 113 210 211 213 610 611 612 613 710 711 
Graph converged

Output Node 104 = 1

Output Node 74 = 1

Output Node 24 = 0

RAILS ARE :
VCC = 11
GND = 17
INPUTS ARE :
612 112 613 113 213 
OUTPUTS ARE :
104 74 24 
NETLIST IS : (where 0 in first column = PMOS and 1 = NMOS)
0 112 11 12 
0 19 11 13 
0 18 12 14 
0 113 13 14 
1 112 14 15 
1 110 14 16 
1 113 15 17 
1 111 16 17 
0 113 11 18 
1 113 18 17 
0 112 11 19 
1 112 19 17 
0 112 11 110 
1 112 110 17 
0