*SPEF "IEEE 1481-1998"
*DESIGN "openMSP430"
*DATE "Sun Jun 11 11:59:00 2023"
*VENDOR "VLSI System Design"
*PROGRAM "TCL Workshop"
*DATE "0.0"
*DESIGN FLOW "NETLIST_TYPE_VERILOG"
*DIVIDER /
*DELIMITER : 
*BUS_DELIMITER 
*T_UNIT 1 PS
*C_UNIT 1 FF
*R_UNIT 1 KOHM
*L_UNIT 1 UH
