$date
	Sat Oct 22 21:26:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#415737
b1 !
1"
#415738
b1 &
b1 %
1$
#415739
0"
#415742
1#
#415746
b0 &
b0 %
0#
0$
#1448580
b1111 !
1"
#1448582
b1111 &
b1111 %
1$
#1448583
0"
#1448586
b101110 &
b101110 %
#1448590
b10111 &
b10111 %
#1448594
b1000110 &
b1000110 %
#1448598
b100011 &
b100011 %
#1448602
b1101010 &
b1101010 %
#1448606
b110101 &
b110101 %
#1448610
b10100000 &
b10100000 %
#1448614
b1010000 &
b1010000 %
#1448618
b101000 &
b101000 %
#1448622
b10100 &
b10100 %
#1448626
b1010 &
b1010 %
#1448630
b101 &
b101 %
#1448634
b10000 &
b10000 %
#1448638
b1000 &
b1000 %
#1448642
b100 &
b100 %
#1448646
b10 &
b10 %
#1448650
b1 &
b1 %
1#
#1448654
b0 &
0#
b0 %
0$
#2394268
b10000 !
1"
#2394270
b10000 &
b10000 %
1$
#2394271
0"
#2394274
b1000 &
b1000 %
#2394278
b100 &
b100 %
#2394282
b10 &
b10 %
#2394286
b1 &
1#
b1 %
#2394290
b0 &
b0 %
0#
0$
#4500012
