Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Jan 28 21:41:21 2020
| Host         : mobile running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file led_sw_wrapper_timing_summary_routed.rpt -rpx led_sw_wrapper_timing_summary_routed.rpx
| Design       : led_sw_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 32 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.322        0.000                      0                 4854        0.064        0.000                      0                 4854        3.000        0.000                       0                  1923  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                      ------------       ----------      --------------
clock_rtl                                  {0.000 5.000}      10.000          100.000         
  clk_out1_led_sw_clk_wiz_1_0              {0.000 5.000}      10.000          100.000         
  clkfbout_led_sw_clk_wiz_1_0              {0.000 5.000}      10.000          100.000         
led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_rtl                                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_led_sw_clk_wiz_1_0                    2.322        0.000                      0                 4557        0.064        0.000                      0                 4557        3.750        0.000                       0                  1595  
  clkfbout_led_sw_clk_wiz_1_0                                                                                                                                                                7.845        0.000                       0                     3  
led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK         12.964        0.000                      0                  247        0.122        0.000                      0                  247       15.686        0.000                       0                   283  
led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE       10.940        0.000                      0                   48        0.263        0.000                      0                   48       16.166        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                 From Clock                                 To Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                 ----------                                 --------                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                          led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE       14.040        0.000                      0                    2        0.706        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_rtl
  To Clock:  clock_rtl

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_rtl
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_rtl }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_led_sw_clk_wiz_1_0
  To Clock:  clk_out1_led_sw_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.322ns  (required time - arrival time)
  Source:                 led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_led_sw_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[8].MEM_EX_Result_Inst/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_led_sw_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_led_sw_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_led_sw_clk_wiz_1_0 rise@10.000ns - clk_out1_led_sw_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.042ns  (logic 0.718ns (10.197%)  route 6.324ns (89.803%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 8.652 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_led_sw_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    led_sw_i/clk_wiz_1/inst/clk_in1
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  led_sw_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.764    led_sw_i/clk_wiz_1/inst/clk_in1_led_sw_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.016 r  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.472    led_sw_i/clk_wiz_1/inst/clk_out1_led_sw_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.371 r  led_sw_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1593, routed)        1.744    -0.627    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X39Y18         FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.208 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/Q
                         net (fo=687, routed)         3.979     3.771    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X15Y4          LUT3 (Prop_lut3_I1_O)        0.299     4.070 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__162/O
                         net (fo=32, routed)          2.344     6.414    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[8].MEM_EX_Result_Inst/R
    SLICE_X22Y9          FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[8].MEM_EX_Result_Inst/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_led_sw_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    J18                                               0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    led_sw_i/clk_wiz_1/inst/clk_in1
    J18                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  led_sw_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    led_sw_i/clk_wiz_1/inst/clk_in1_led_sw_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.662 r  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.064    led_sw_i/clk_wiz_1/inst/clk_out1_led_sw_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.155 r  led_sw_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1593, routed)        1.496     8.652    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[8].MEM_EX_Result_Inst/Clk
    SLICE_X22Y9          FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[8].MEM_EX_Result_Inst/Using_FPGA.Native/C
                         clock pessimism              0.588     9.240    
                         clock uncertainty           -0.074     9.165    
    SLICE_X22Y9          FDRE (Setup_fdre_C_R)       -0.429     8.736    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[8].MEM_EX_Result_Inst/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.736    
                         arrival time                          -6.414    
  -------------------------------------------------------------------
                         slack                                  2.322    

Slack (MET) :             2.328ns  (required time - arrival time)
  Source:                 led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_led_sw_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_sw_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_led_sw_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_led_sw_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_led_sw_clk_wiz_1_0 rise@10.000ns - clk_out1_led_sw_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.944ns  (logic 2.451ns (35.298%)  route 4.493ns (64.702%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 8.692 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_led_sw_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    led_sw_i/clk_wiz_1/inst/clk_in1
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  led_sw_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.764    led_sw_i/clk_wiz_1/inst/clk_in1_led_sw_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.016 r  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.472    led_sw_i/clk_wiz_1/inst/clk_out1_led_sw_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.371 r  led_sw_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1593, routed)        1.673    -0.698    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X22Y0          FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.152     0.910    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X23Y2          LUT6 (Prop_lut6_I1_O)        0.124     1.034 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.034    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_19
    SLICE_X23Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.584 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.584    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_23
    SLICE_X23Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.698 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.698    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_40
    SLICE_X23Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.812 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_1/CO[3]
                         net (fo=1, routed)           0.000     1.812    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_57
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.926 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_2/CO[3]
                         net (fo=1, routed)           0.000     1.926    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_74
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.040 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_3/CO[3]
                         net (fo=1, routed)           0.000     2.040    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_91
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.154 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_4/CO[3]
                         net (fo=1, routed)           0.000     2.154    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_108
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.268 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_5/CO[3]
                         net (fo=1, routed)           0.000     2.268    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_125
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.602 f  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_6/O[1]
                         net (fo=8, routed)           1.313     3.915    led_sw_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_ABus[0]
    SLICE_X28Y3          LUT3 (Prop_lut3_I1_O)        0.303     4.218 r  led_sw_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[0]_INST_0/O
                         net (fo=4, routed)           2.028     6.245    led_sw_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y4          RAMB36E1                                     r  led_sw_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_led_sw_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    J18                                               0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    led_sw_i/clk_wiz_1/inst/clk_in1
    J18                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  led_sw_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    led_sw_i/clk_wiz_1/inst/clk_in1_led_sw_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.662 r  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.064    led_sw_i/clk_wiz_1/inst/clk_out1_led_sw_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.155 r  led_sw_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1593, routed)        1.537     8.692    led_sw_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  led_sw_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.487     9.180    
                         clock uncertainty           -0.074     9.105    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     8.573    led_sw_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -6.245    
  -------------------------------------------------------------------
                         slack                                  2.328    

Slack (MET) :             2.442ns  (required time - arrival time)
  Source:                 led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_led_sw_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[10].MEM_EX_Result_Inst/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_led_sw_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_led_sw_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_led_sw_clk_wiz_1_0 rise@10.000ns - clk_out1_led_sw_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.918ns  (logic 0.718ns (10.379%)  route 6.200ns (89.621%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 8.649 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_led_sw_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    led_sw_i/clk_wiz_1/inst/clk_in1
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  led_sw_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.764    led_sw_i/clk_wiz_1/inst/clk_in1_led_sw_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.016 r  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.472    led_sw_i/clk_wiz_1/inst/clk_out1_led_sw_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.371 r  led_sw_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1593, routed)        1.744    -0.627    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X39Y18         FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.208 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/Q
                         net (fo=687, routed)         3.979     3.771    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X15Y4          LUT3 (Prop_lut3_I1_O)        0.299     4.070 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__162/O
                         net (fo=32, routed)          2.221     6.291    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[10].MEM_EX_Result_Inst/R
    SLICE_X22Y14         FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[10].MEM_EX_Result_Inst/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_led_sw_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    J18                                               0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    led_sw_i/clk_wiz_1/inst/clk_in1
    J18                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  led_sw_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    led_sw_i/clk_wiz_1/inst/clk_in1_led_sw_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.662 r  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.064    led_sw_i/clk_wiz_1/inst/clk_out1_led_sw_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.155 r  led_sw_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1593, routed)        1.493     8.649    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[10].MEM_EX_Result_Inst/Clk
    SLICE_X22Y14         FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[10].MEM_EX_Result_Inst/Using_FPGA.Native/C
                         clock pessimism              0.588     9.237    
                         clock uncertainty           -0.074     9.162    
    SLICE_X22Y14         FDRE (Setup_fdre_C_R)       -0.429     8.733    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[10].MEM_EX_Result_Inst/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.733    
                         arrival time                          -6.291    
  -------------------------------------------------------------------
                         slack                                  2.442    

Slack (MET) :             2.442ns  (required time - arrival time)
  Source:                 led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_led_sw_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[9].MEM_EX_Result_Inst/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_led_sw_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_led_sw_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_led_sw_clk_wiz_1_0 rise@10.000ns - clk_out1_led_sw_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.918ns  (logic 0.718ns (10.379%)  route 6.200ns (89.621%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 8.649 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_led_sw_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    led_sw_i/clk_wiz_1/inst/clk_in1
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  led_sw_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.764    led_sw_i/clk_wiz_1/inst/clk_in1_led_sw_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.016 r  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.472    led_sw_i/clk_wiz_1/inst/clk_out1_led_sw_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.371 r  led_sw_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1593, routed)        1.744    -0.627    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X39Y18         FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.208 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/Q
                         net (fo=687, routed)         3.979     3.771    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X15Y4          LUT3 (Prop_lut3_I1_O)        0.299     4.070 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__162/O
                         net (fo=32, routed)          2.221     6.291    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[9].MEM_EX_Result_Inst/R
    SLICE_X22Y14         FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[9].MEM_EX_Result_Inst/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_led_sw_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    J18                                               0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    led_sw_i/clk_wiz_1/inst/clk_in1
    J18                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  led_sw_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    led_sw_i/clk_wiz_1/inst/clk_in1_led_sw_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.662 r  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.064    led_sw_i/clk_wiz_1/inst/clk_out1_led_sw_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.155 r  led_sw_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1593, routed)        1.493     8.649    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[9].MEM_EX_Result_Inst/Clk
    SLICE_X22Y14         FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[9].MEM_EX_Result_Inst/Using_FPGA.Native/C
                         clock pessimism              0.588     9.237    
                         clock uncertainty           -0.074     9.162    
    SLICE_X22Y14         FDRE (Setup_fdre_C_R)       -0.429     8.733    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[9].MEM_EX_Result_Inst/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.733    
                         arrival time                          -6.291    
  -------------------------------------------------------------------
                         slack                                  2.442    

Slack (MET) :             2.492ns  (required time - arrival time)
  Source:                 led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_led_sw_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_led_sw_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_led_sw_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_led_sw_clk_wiz_1_0 rise@10.000ns - clk_out1_led_sw_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.171ns  (logic 2.540ns (35.421%)  route 4.631ns (64.579%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 8.658 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_led_sw_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    led_sw_i/clk_wiz_1/inst/clk_in1
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  led_sw_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.764    led_sw_i/clk_wiz_1/inst/clk_in1_led_sw_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.016 r  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.472    led_sw_i/clk_wiz_1/inst/clk_out1_led_sw_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.371 r  led_sw_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1593, routed)        1.675    -0.696    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X26Y8          FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDRE (Prop_fdre_C_Q)         0.419    -0.277 f  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[6]/Q
                         net (fo=1, routed)           1.425     1.148    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[6]
    SLICE_X14Y5          LUT6 (Prop_lut6_I2_O)        0.299     1.447 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_FPGA.Native_i_1__167/O
                         net (fo=1, routed)           0.000     1.447    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_1
    SLICE_X14Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.997 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.997    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/CI
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.154 f  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.716     2.870    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/EX_Jump_Wanted
    SLICE_X11Y4          LUT4 (Prop_lut4_I0_O)        0.329     3.199 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/Using_FPGA.Native_i_1__171/O
                         net (fo=1, routed)           0.000     3.199    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_14
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.656 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[1]
                         net (fo=134, routed)         1.305     4.961    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/ex_branch_with_delayslot_reg_0
    SLICE_X24Y13         LUT3 (Prop_lut3_I2_O)        0.329     5.290 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/mem_pc_i[0]_i_1/O
                         net (fo=32, routed)          1.184     6.475    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/E[0]
    SLICE_X31Y6          FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_led_sw_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    J18                                               0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    led_sw_i/clk_wiz_1/inst/clk_in1
    J18                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  led_sw_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    led_sw_i/clk_wiz_1/inst/clk_in1_led_sw_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.662 r  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.064    led_sw_i/clk_wiz_1/inst/clk_out1_led_sw_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.155 r  led_sw_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1593, routed)        1.502     8.658    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X31Y6          FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[15]/C
                         clock pessimism              0.588     9.246    
                         clock uncertainty           -0.074     9.171    
    SLICE_X31Y6          FDRE (Setup_fdre_C_CE)      -0.205     8.966    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[15]
  -------------------------------------------------------------------
                         required time                          8.966    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                  2.492    

Slack (MET) :             2.501ns  (required time - arrival time)
  Source:                 led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_led_sw_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_led_sw_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_led_sw_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_led_sw_clk_wiz_1_0 rise@10.000ns - clk_out1_led_sw_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.016ns  (logic 2.211ns (31.515%)  route 4.805ns (68.485%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.283ns = ( 8.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_led_sw_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    led_sw_i/clk_wiz_1/inst/clk_in1
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  led_sw_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.764    led_sw_i/clk_wiz_1/inst/clk_in1_led_sw_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.016 r  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.472    led_sw_i/clk_wiz_1/inst/clk_out1_led_sw_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.371 r  led_sw_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1593, routed)        1.675    -0.696    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X26Y8          FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDRE (Prop_fdre_C_Q)         0.419    -0.277 f  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[6]/Q
                         net (fo=1, routed)           1.425     1.148    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[6]
    SLICE_X14Y5          LUT6 (Prop_lut6_I2_O)        0.299     1.447 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_FPGA.Native_i_1__167/O
                         net (fo=1, routed)           0.000     1.447    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_1
    SLICE_X14Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.997 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.997    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/CI
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.154 f  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.716     2.870    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/EX_Jump_Wanted
    SLICE_X11Y4          LUT4 (Prop_lut4_I0_O)        0.329     3.199 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/Using_FPGA.Native_i_1__171/O
                         net (fo=1, routed)           0.000     3.199    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_14
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.656 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[1]
                         net (fo=134, routed)         2.663     6.319    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/ex_branch_with_delayslot_reg
    SLICE_X37Y24         FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_led_sw_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    J18                                               0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    led_sw_i/clk_wiz_1/inst/clk_in1
    J18                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  led_sw_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    led_sw_i/clk_wiz_1/inst/clk_in1_led_sw_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.662 r  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.064    led_sw_i/clk_wiz_1/inst/clk_out1_led_sw_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.155 r  led_sw_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1593, routed)        1.561     8.717    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X37Y24         FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[1]/C
                         clock pessimism              0.588     9.305    
                         clock uncertainty           -0.074     9.230    
    SLICE_X37Y24         FDRE (Setup_fdre_C_CE)      -0.410     8.820    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[1]
  -------------------------------------------------------------------
                         required time                          8.820    
                         arrival time                          -6.319    
  -------------------------------------------------------------------
                         slack                                  2.501    

Slack (MET) :             2.501ns  (required time - arrival time)
  Source:                 led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_led_sw_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_led_sw_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_led_sw_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_led_sw_clk_wiz_1_0 rise@10.000ns - clk_out1_led_sw_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.016ns  (logic 2.211ns (31.515%)  route 4.805ns (68.485%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.283ns = ( 8.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_led_sw_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    led_sw_i/clk_wiz_1/inst/clk_in1
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  led_sw_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.764    led_sw_i/clk_wiz_1/inst/clk_in1_led_sw_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.016 r  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.472    led_sw_i/clk_wiz_1/inst/clk_out1_led_sw_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.371 r  led_sw_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1593, routed)        1.675    -0.696    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X26Y8          FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDRE (Prop_fdre_C_Q)         0.419    -0.277 f  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[6]/Q
                         net (fo=1, routed)           1.425     1.148    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[6]
    SLICE_X14Y5          LUT6 (Prop_lut6_I2_O)        0.299     1.447 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_FPGA.Native_i_1__167/O
                         net (fo=1, routed)           0.000     1.447    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_1
    SLICE_X14Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.997 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.997    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/CI
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.154 f  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.716     2.870    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/EX_Jump_Wanted
    SLICE_X11Y4          LUT4 (Prop_lut4_I0_O)        0.329     3.199 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/Using_FPGA.Native_i_1__171/O
                         net (fo=1, routed)           0.000     3.199    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_14
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.656 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[1]
                         net (fo=134, routed)         2.663     6.319    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/ex_branch_with_delayslot_reg
    SLICE_X37Y24         FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_led_sw_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    J18                                               0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    led_sw_i/clk_wiz_1/inst/clk_in1
    J18                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  led_sw_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    led_sw_i/clk_wiz_1/inst/clk_in1_led_sw_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.662 r  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.064    led_sw_i/clk_wiz_1/inst/clk_out1_led_sw_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.155 r  led_sw_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1593, routed)        1.561     8.717    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X37Y24         FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[7]/C
                         clock pessimism              0.588     9.305    
                         clock uncertainty           -0.074     9.230    
    SLICE_X37Y24         FDRE (Setup_fdre_C_CE)      -0.410     8.820    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[7]
  -------------------------------------------------------------------
                         required time                          8.820    
                         arrival time                          -6.319    
  -------------------------------------------------------------------
                         slack                                  2.501    

Slack (MET) :             2.517ns  (required time - arrival time)
  Source:                 led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_led_sw_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/keep_jump_taken_with_ds_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_led_sw_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_led_sw_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_led_sw_clk_wiz_1_0 rise@10.000ns - clk_out1_led_sw_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.028ns  (logic 3.070ns (43.684%)  route 3.958ns (56.316%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 8.654 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_led_sw_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    led_sw_i/clk_wiz_1/inst/clk_in1
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  led_sw_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.764    led_sw_i/clk_wiz_1/inst/clk_in1_led_sw_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.016 r  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.472    led_sw_i/clk_wiz_1/inst/clk_out1_led_sw_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.371 r  led_sw_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1593, routed)        1.675    -0.696    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X26Y8          FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDRE (Prop_fdre_C_Q)         0.419    -0.277 f  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[6]/Q
                         net (fo=1, routed)           1.425     1.148    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[6]
    SLICE_X14Y5          LUT6 (Prop_lut6_I2_O)        0.299     1.447 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_FPGA.Native_i_1__167/O
                         net (fo=1, routed)           0.000     1.447    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_1
    SLICE_X14Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.997 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.997    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/CI
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.154 f  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.716     2.870    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/EX_Jump_Wanted
    SLICE_X11Y4          LUT4 (Prop_lut4_I0_O)        0.329     3.199 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/Using_FPGA.Native_i_1__171/O
                         net (fo=1, routed)           0.000     3.199    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_14
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.731 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.731    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_20
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.845 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4_1/CO[3]
                         net (fo=1, routed)           0.000     3.845    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/ex_is_multi_or_load_instr_reg
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.116 f  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4_2/CO[0]
                         net (fo=327, routed)         1.477     5.593    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/mem_is_multi_or_load_instr_reg
    SLICE_X15Y13         LUT5 (Prop_lut5_I4_O)        0.399     5.992 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/keep_jump_taken_with_ds_i_1/O
                         net (fo=1, routed)           0.339     6.331    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1_n_186
    SLICE_X16Y13         FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/keep_jump_taken_with_ds_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_led_sw_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    J18                                               0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    led_sw_i/clk_wiz_1/inst/clk_in1
    J18                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  led_sw_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    led_sw_i/clk_wiz_1/inst/clk_in1_led_sw_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.662 r  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.064    led_sw_i/clk_wiz_1/inst/clk_out1_led_sw_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.155 r  led_sw_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1593, routed)        1.498     8.654    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X16Y13         FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/keep_jump_taken_with_ds_reg/C
                         clock pessimism              0.487     9.141    
                         clock uncertainty           -0.074     9.067    
    SLICE_X16Y13         FDRE (Setup_fdre_C_D)       -0.218     8.849    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/keep_jump_taken_with_ds_reg
  -------------------------------------------------------------------
                         required time                          8.849    
                         arrival time                          -6.331    
  -------------------------------------------------------------------
                         slack                                  2.517    

Slack (MET) :             2.530ns  (required time - arrival time)
  Source:                 led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_led_sw_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_dbg_pc_hit_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_led_sw_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_led_sw_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_led_sw_clk_wiz_1_0 rise@10.000ns - clk_out1_led_sw_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.263ns  (logic 3.168ns (43.617%)  route 4.095ns (56.383%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_led_sw_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    led_sw_i/clk_wiz_1/inst/clk_in1
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  led_sw_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.764    led_sw_i/clk_wiz_1/inst/clk_in1_led_sw_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.016 r  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.472    led_sw_i/clk_wiz_1/inst/clk_out1_led_sw_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.371 r  led_sw_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1593, routed)        1.675    -0.696    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X26Y8          FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDRE (Prop_fdre_C_Q)         0.419    -0.277 f  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[6]/Q
                         net (fo=1, routed)           1.425     1.148    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[6]
    SLICE_X14Y5          LUT6 (Prop_lut6_I2_O)        0.299     1.447 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_FPGA.Native_i_1__167/O
                         net (fo=1, routed)           0.000     1.447    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_1
    SLICE_X14Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.997 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.997    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/CI
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.154 f  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.716     2.870    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/EX_Jump_Wanted
    SLICE_X11Y4          LUT4 (Prop_lut4_I0_O)        0.329     3.199 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/Using_FPGA.Native_i_1__171/O
                         net (fo=1, routed)           0.000     3.199    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_14
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.731 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.731    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_20
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.845 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4_1/CO[3]
                         net (fo=1, routed)           0.000     3.845    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/ex_is_multi_or_load_instr_reg
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.116 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4_2/CO[0]
                         net (fo=327, routed)         1.258     5.374    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[7].SRLC16E_I/mem_is_multi_or_load_instr_reg
    SLICE_X18Y17         LUT6 (Prop_lut6_I0_O)        0.373     5.747 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[7].SRLC16E_I/Performace_Debug_Control.ex_dbg_pc_hit_single_step_i_2/O
                         net (fo=2, routed)           0.696     6.443    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[7].SRLC16E_I/p_40_out
    SLICE_X14Y14         LUT6 (Prop_lut6_I0_O)        0.124     6.567 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[7].SRLC16E_I/Performace_Debug_Control.ex_dbg_pc_hit_i_i_1/O
                         net (fo=1, routed)           0.000     6.567    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I_n_1
    SLICE_X14Y14         FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_dbg_pc_hit_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_led_sw_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    J18                                               0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    led_sw_i/clk_wiz_1/inst/clk_in1
    J18                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  led_sw_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    led_sw_i/clk_wiz_1/inst/clk_in1_led_sw_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.662 r  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.064    led_sw_i/clk_wiz_1/inst/clk_out1_led_sw_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.155 r  led_sw_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1593, routed)        1.499     8.655    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X14Y14         FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_dbg_pc_hit_i_reg/C
                         clock pessimism              0.487     9.142    
                         clock uncertainty           -0.074     9.068    
    SLICE_X14Y14         FDRE (Setup_fdre_C_D)        0.029     9.097    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_dbg_pc_hit_i_reg
  -------------------------------------------------------------------
                         required time                          9.097    
                         arrival time                          -6.567    
  -------------------------------------------------------------------
                         slack                                  2.530    

Slack (MET) :             2.570ns  (required time - arrival time)
  Source:                 led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_led_sw_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_led_sw_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_led_sw_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_led_sw_clk_wiz_1_0 rise@10.000ns - clk_out1_led_sw_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.953ns  (logic 2.211ns (31.801%)  route 4.742ns (68.199%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 8.723 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_led_sw_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    led_sw_i/clk_wiz_1/inst/clk_in1
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  led_sw_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.764    led_sw_i/clk_wiz_1/inst/clk_in1_led_sw_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.016 r  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.472    led_sw_i/clk_wiz_1/inst/clk_out1_led_sw_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.371 r  led_sw_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1593, routed)        1.675    -0.696    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X26Y8          FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDRE (Prop_fdre_C_Q)         0.419    -0.277 f  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[6]/Q
                         net (fo=1, routed)           1.425     1.148    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[6]
    SLICE_X14Y5          LUT6 (Prop_lut6_I2_O)        0.299     1.447 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_FPGA.Native_i_1__167/O
                         net (fo=1, routed)           0.000     1.447    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_1
    SLICE_X14Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.997 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.997    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/CI
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.154 f  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.716     2.870    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/EX_Jump_Wanted
    SLICE_X11Y4          LUT4 (Prop_lut4_I0_O)        0.329     3.199 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/Using_FPGA.Native_i_1__171/O
                         net (fo=1, routed)           0.000     3.199    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_14
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.656 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[1]
                         net (fo=134, routed)         2.600     6.256    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/ex_branch_with_delayslot_reg
    SLICE_X40Y21         FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_led_sw_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    J18                                               0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    led_sw_i/clk_wiz_1/inst/clk_in1
    J18                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  led_sw_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    led_sw_i/clk_wiz_1/inst/clk_in1_led_sw_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.662 r  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.064    led_sw_i/clk_wiz_1/inst/clk_out1_led_sw_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.155 r  led_sw_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1593, routed)        1.567     8.723    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X40Y21         FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[6]/C
                         clock pessimism              0.588     9.311    
                         clock uncertainty           -0.074     9.236    
    SLICE_X40Y21         FDRE (Setup_fdre_C_CE)      -0.410     8.826    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[6]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                          -6.256    
  -------------------------------------------------------------------
                         slack                                  2.570    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_led_sw_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_step_continue_hold_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_led_sw_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_led_sw_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_led_sw_clk_wiz_1_0 rise@0.000ns - clk_out1_led_sw_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.224%)  route 0.248ns (63.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_led_sw_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    led_sw_i/clk_wiz_1/inst/clk_in1
    J18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  led_sw_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.687    led_sw_i/clk_wiz_1/inst/clk_in1_led_sw_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.512 r  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.099    led_sw_i/clk_wiz_1/inst/clk_out1_led_sw_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  led_sw_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1593, routed)        0.560    -0.513    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X15Y16         FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_reg/Q
                         net (fo=2, routed)           0.248    -0.124    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/step_continue_hold
    SLICE_X23Y15         FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_step_continue_hold_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_led_sw_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    led_sw_i/clk_wiz_1/inst/clk_in1
    J18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  led_sw_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    led_sw_i/clk_wiz_1/inst/clk_in1_led_sw_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.052 r  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.605    led_sw_i/clk_wiz_1/inst/clk_out1_led_sw_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.576 r  led_sw_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1593, routed)        0.824    -0.752    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X23Y15         FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_step_continue_hold_reg/C
                         clock pessimism              0.498    -0.254    
    SLICE_X23Y15         FDRE (Hold_fdre_C_D)         0.066    -0.188    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_step_continue_hold_reg
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_delayslot_Instr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_led_sw_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_delayslot_instr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_led_sw_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_led_sw_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_led_sw_clk_wiz_1_0 rise@0.000ns - clk_out1_led_sw_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.702%)  route 0.254ns (64.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_led_sw_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    led_sw_i/clk_wiz_1/inst/clk_in1
    J18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  led_sw_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.687    led_sw_i/clk_wiz_1/inst/clk_in1_led_sw_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.512 r  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.099    led_sw_i/clk_wiz_1/inst/clk_out1_led_sw_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  led_sw_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1593, routed)        0.561    -0.512    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X15Y13         FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_delayslot_Instr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_delayslot_Instr_reg/Q
                         net (fo=1, routed)           0.254    -0.117    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_delayslot_Instr
    SLICE_X22Y16         FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_delayslot_instr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_led_sw_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    led_sw_i/clk_wiz_1/inst/clk_in1
    J18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  led_sw_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    led_sw_i/clk_wiz_1/inst/clk_in1_led_sw_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.052 r  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.605    led_sw_i/clk_wiz_1/inst/clk_out1_led_sw_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.576 r  led_sw_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1593, routed)        0.823    -0.753    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X22Y16         FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_delayslot_instr_reg/C
                         clock pessimism              0.498    -0.255    
    SLICE_X22Y16         FDRE (Hold_fdre_C_D)         0.070    -0.185    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_delayslot_instr_reg
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[22].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_led_sw_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/imm_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_led_sw_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_led_sw_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_led_sw_clk_wiz_1_0 rise@0.000ns - clk_out1_led_sw_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.863%)  route 0.275ns (66.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_led_sw_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    led_sw_i/clk_wiz_1/inst/clk_in1
    J18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  led_sw_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.687    led_sw_i/clk_wiz_1/inst/clk_in1_led_sw_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.512 r  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.099    led_sw_i/clk_wiz_1/inst/clk_out1_led_sw_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  led_sw_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1593, routed)        0.560    -0.513    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[22].Gen_Instr_DFF/Clk
    SLICE_X21Y11         FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[22].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[22].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.275    -0.097    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/OF_Imm_Data[6]
    SLICE_X25Y9          FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/imm_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_led_sw_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    led_sw_i/clk_wiz_1/inst/clk_in1
    J18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  led_sw_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    led_sw_i/clk_wiz_1/inst/clk_in1_led_sw_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.052 r  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.605    led_sw_i/clk_wiz_1/inst/clk_out1_led_sw_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.576 r  led_sw_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1593, routed)        0.829    -0.747    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X25Y9          FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/imm_reg_reg[6]/C
                         clock pessimism              0.498    -0.249    
    SLICE_X25Y9          FDRE (Hold_fdre_C_D)         0.070    -0.179    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/imm_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_led_sw_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_led_sw_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_led_sw_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_led_sw_clk_wiz_1_0 rise@0.000ns - clk_out1_led_sw_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.274ns (59.740%)  route 0.185ns (40.260%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_led_sw_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    led_sw_i/clk_wiz_1/inst/clk_in1
    J18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  led_sw_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.687    led_sw_i/clk_wiz_1/inst/clk_in1_led_sw_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.512 r  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.099    led_sw_i/clk_wiz_1/inst/clk_out1_led_sw_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  led_sw_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1593, routed)        0.563    -0.510    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/Clk
    SLICE_X20Y1          FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.185    -0.162    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native_14[2]
    SLICE_X22Y1          LUT5 (Prop_lut5_I3_O)        0.045    -0.117 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native_i_2__120/O
                         net (fo=1, routed)           0.000    -0.117    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[29].MUXF7_I1/Using_FPGA.Native_0
    SLICE_X22Y1          MUXF7 (Prop_muxf7_I1_O)      0.065    -0.052 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[29].MUXF7_I1/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000    -0.052    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/O1_out
    SLICE_X22Y1          FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_led_sw_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    led_sw_i/clk_wiz_1/inst/clk_in1
    J18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  led_sw_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    led_sw_i/clk_wiz_1/inst/clk_in1_led_sw_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.052 r  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.605    led_sw_i/clk_wiz_1/inst/clk_out1_led_sw_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.576 r  led_sw_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1593, routed)        0.831    -0.745    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X22Y1          FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[29]/C
                         clock pessimism              0.498    -0.247    
    SLICE_X22Y1          FDRE (Hold_fdre_C_D)         0.105    -0.142    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[29]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_led_sw_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_led_sw_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_led_sw_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_led_sw_clk_wiz_1_0 rise@0.000ns - clk_out1_led_sw_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.260ns (56.898%)  route 0.197ns (43.102%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_led_sw_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    led_sw_i/clk_wiz_1/inst/clk_in1
    J18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  led_sw_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.687    led_sw_i/clk_wiz_1/inst/clk_in1_led_sw_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.512 r  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.099    led_sw_i/clk_wiz_1/inst/clk_out1_led_sw_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  led_sw_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1593, routed)        0.566    -0.507    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Clk
    SLICE_X19Y1          FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.197    -0.169    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native_14[5]
    SLICE_X22Y1          LUT4 (Prop_lut4_I3_O)        0.045    -0.124 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native_i_2__124/O
                         net (fo=1, routed)           0.000    -0.124    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[26].MUXF7_I1/Using_FPGA.Native_1
    SLICE_X22Y1          MUXF7 (Prop_muxf7_I1_O)      0.074    -0.050 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[26].MUXF7_I1/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000    -0.050    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/O4_out
    SLICE_X22Y1          FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_led_sw_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    led_sw_i/clk_wiz_1/inst/clk_in1
    J18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  led_sw_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    led_sw_i/clk_wiz_1/inst/clk_in1_led_sw_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.052 r  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.605    led_sw_i/clk_wiz_1/inst/clk_out1_led_sw_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.576 r  led_sw_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1593, routed)        0.831    -0.745    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X22Y1          FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[26]/C
                         clock pessimism              0.498    -0.247    
    SLICE_X22Y1          FDRE (Hold_fdre_C_D)         0.105    -0.142    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[26]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_led_sw_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/imm_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_led_sw_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_led_sw_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_led_sw_clk_wiz_1_0 rise@0.000ns - clk_out1_led_sw_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.573%)  route 0.279ns (66.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_led_sw_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    led_sw_i/clk_wiz_1/inst/clk_in1
    J18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  led_sw_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.687    led_sw_i/clk_wiz_1/inst/clk_in1_led_sw_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.512 r  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.099    led_sw_i/clk_wiz_1/inst/clk_out1_led_sw_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  led_sw_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1593, routed)        0.560    -0.513    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Clk
    SLICE_X21Y11         FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=36, routed)          0.279    -0.093    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/OF_Imm_Data[4]
    SLICE_X22Y13         FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/imm_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_led_sw_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    led_sw_i/clk_wiz_1/inst/clk_in1
    J18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  led_sw_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    led_sw_i/clk_wiz_1/inst/clk_in1_led_sw_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.052 r  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.605    led_sw_i/clk_wiz_1/inst/clk_out1_led_sw_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.576 r  led_sw_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1593, routed)        0.825    -0.751    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X22Y13         FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/imm_reg_reg[4]/C
                         clock pessimism              0.498    -0.253    
    SLICE_X22Y13         FDRE (Hold_fdre_C_D)         0.066    -0.187    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/imm_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[24].MEM_EX_Result_Inst/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_led_sw_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_led_sw_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_led_sw_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_led_sw_clk_wiz_1_0 rise@0.000ns - clk_out1_led_sw_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.248ns (52.743%)  route 0.222ns (47.257%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_led_sw_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    led_sw_i/clk_wiz_1/inst/clk_in1
    J18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  led_sw_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.687    led_sw_i/clk_wiz_1/inst/clk_in1_led_sw_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.512 r  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.099    led_sw_i/clk_wiz_1/inst/clk_out1_led_sw_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  led_sw_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1593, routed)        0.562    -0.511    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[24].MEM_EX_Result_Inst/Clk
    SLICE_X22Y4          FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[24].MEM_EX_Result_Inst/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[24].MEM_EX_Result_Inst/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.222    -0.148    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_2[4]
    SLICE_X19Y2          LUT6 (Prop_lut6_I2_O)        0.045    -0.103 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_1__49/O
                         net (fo=2, routed)           0.000    -0.103    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[24].MUXF7_I1/Using_FPGA.Native_0[0]
    SLICE_X19Y2          MUXF7 (Prop_muxf7_I0_O)      0.062    -0.041 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[24].MUXF7_I1/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000    -0.041    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/O6_out
    SLICE_X19Y2          FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_led_sw_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    led_sw_i/clk_wiz_1/inst/clk_in1
    J18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  led_sw_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    led_sw_i/clk_wiz_1/inst/clk_in1_led_sw_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.052 r  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.605    led_sw_i/clk_wiz_1/inst/clk_out1_led_sw_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.576 r  led_sw_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1593, routed)        0.834    -0.742    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X19Y2          FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[24]/C
                         clock pessimism              0.498    -0.244    
    SLICE_X19Y2          FDRE (Hold_fdre_C_D)         0.105    -0.139    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[24]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 led_sw_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_led_sw_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_sw_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_led_sw_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_led_sw_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_led_sw_clk_wiz_1_0 rise@0.000ns - clk_out1_led_sw_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_led_sw_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    led_sw_i/clk_wiz_1/inst/clk_in1
    J18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  led_sw_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.687    led_sw_i/clk_wiz_1/inst/clk_in1_led_sw_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.512 r  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.099    led_sw_i/clk_wiz_1/inst/clk_out1_led_sw_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  led_sw_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1593, routed)        0.589    -0.484    led_sw_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y12         FDRE                                         r  led_sw_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  led_sw_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[18]/Q
                         net (fo=1, routed)           0.054    -0.289    led_sw_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[18]
    SLICE_X38Y12         LUT5 (Prop_lut5_I3_O)        0.045    -0.244 r  led_sw_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    led_sw_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]
    SLICE_X38Y12         FDRE                                         r  led_sw_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_led_sw_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    led_sw_i/clk_wiz_1/inst/clk_in1
    J18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  led_sw_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    led_sw_i/clk_wiz_1/inst/clk_in1_led_sw_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.052 r  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.605    led_sw_i/clk_wiz_1/inst/clk_out1_led_sw_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.576 r  led_sw_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1593, routed)        0.857    -0.719    led_sw_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X38Y12         FDRE                                         r  led_sw_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
                         clock pessimism              0.247    -0.471    
    SLICE_X38Y12         FDRE (Hold_fdre_C_D)         0.121    -0.350    led_sw_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 led_sw_i/led/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_led_sw_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_sw_i/led/U0/gpio_core_1/Not_Dual.READ_REG_GEN[20].GPIO_DBus_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_led_sw_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_led_sw_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_led_sw_clk_wiz_1_0 rise@0.000ns - clk_out1_led_sw_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_led_sw_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    led_sw_i/clk_wiz_1/inst/clk_in1
    J18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  led_sw_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.687    led_sw_i/clk_wiz_1/inst/clk_in1_led_sw_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.512 r  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.099    led_sw_i/clk_wiz_1/inst/clk_out1_led_sw_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  led_sw_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1593, routed)        0.591    -0.482    led_sw_i/led/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y12         FDRE                                         r  led_sw_i/led/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  led_sw_i/led/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[20]/Q
                         net (fo=1, routed)           0.054    -0.287    led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_In_reg[0][11]
    SLICE_X42Y12         LUT6 (Prop_lut6_I0_O)        0.045    -0.242 r  led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.READ_REG_GEN[20].GPIO_DBus_i[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    led_sw_i/led/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[20]_0
    SLICE_X42Y12         FDRE                                         r  led_sw_i/led/U0/gpio_core_1/Not_Dual.READ_REG_GEN[20].GPIO_DBus_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_led_sw_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    led_sw_i/clk_wiz_1/inst/clk_in1
    J18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  led_sw_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    led_sw_i/clk_wiz_1/inst/clk_in1_led_sw_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.052 r  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.605    led_sw_i/clk_wiz_1/inst/clk_out1_led_sw_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.576 r  led_sw_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1593, routed)        0.859    -0.717    led_sw_i/led/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y12         FDRE                                         r  led_sw_i/led/U0/gpio_core_1/Not_Dual.READ_REG_GEN[20].GPIO_DBus_i_reg[20]/C
                         clock pessimism              0.247    -0.469    
    SLICE_X42Y12         FDRE (Hold_fdre_C_D)         0.121    -0.348    led_sw_i/led/U0/gpio_core_1/Not_Dual.READ_REG_GEN[20].GPIO_DBus_i_reg[20]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.watchpoint_brk_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_led_sw_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_watchpoint_brk_hold_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_led_sw_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_led_sw_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_led_sw_clk_wiz_1_0 rise@0.000ns - clk_out1_led_sw_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.347%)  route 0.295ns (67.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_led_sw_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    led_sw_i/clk_wiz_1/inst/clk_in1
    J18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  led_sw_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.687    led_sw_i/clk_wiz_1/inst/clk_in1_led_sw_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.512 r  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.099    led_sw_i/clk_wiz_1/inst/clk_out1_led_sw_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  led_sw_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1593, routed)        0.561    -0.512    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X18Y14         FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.watchpoint_brk_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.watchpoint_brk_hold_reg/Q
                         net (fo=3, routed)           0.295    -0.076    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_watchpoint_brk_hold_reg_0
    SLICE_X23Y15         FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_watchpoint_brk_hold_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_led_sw_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    led_sw_i/clk_wiz_1/inst/clk_in1
    J18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  led_sw_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    led_sw_i/clk_wiz_1/inst/clk_in1_led_sw_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.052 r  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.605    led_sw_i/clk_wiz_1/inst/clk_out1_led_sw_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.576 r  led_sw_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1593, routed)        0.824    -0.752    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X23Y15         FDRE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_watchpoint_brk_hold_reg/C
                         clock pessimism              0.498    -0.254    
    SLICE_X23Y15         FDRE (Hold_fdre_C_D)         0.070    -0.184    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_watchpoint_brk_hold_reg
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_led_sw_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1      led_sw_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1      led_sw_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2      led_sw_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2      led_sw_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0      led_sw_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0      led_sw_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y4      led_sw_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y4      led_sw_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5      led_sw_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5      led_sw_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y12     led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y12     led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y12     led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y12     led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y12     led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y12     led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y12     led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y12     led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y10     led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y10     led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y12     led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y12     led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y12     led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y12     led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y12     led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y12     led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y12     led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y12     led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y11     led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y11     led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_led_sw_clk_wiz_1_0
  To Clock:  clkfbout_led_sw_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_led_sw_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   led_sw_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  led_sw_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  To Clock:  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       12.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.964ns  (required time - arrival time)
  Source:                 led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.493ns  (logic 0.648ns (18.552%)  route 2.845ns (81.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns = ( 36.600 - 33.333 ) 
    Source Clock Delay      (SCD):    3.634ns = ( 20.300 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.873    18.539    led_sw_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.640 f  led_sw_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=282, routed)         1.660    20.300    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X32Y21         FDRE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.524    20.824 r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=2, routed)           0.962    21.786    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124    21.910 r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.883    23.793    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X43Y6          FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.600    34.933    led_sw_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.024 r  led_sw_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=282, routed)         1.576    36.600    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X43Y6          FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/C
                         clock pessimism              0.398    36.998    
                         clock uncertainty           -0.035    36.963    
    SLICE_X43Y6          FDCE (Setup_fdce_C_CE)      -0.205    36.758    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]
  -------------------------------------------------------------------
                         required time                         36.758    
                         arrival time                         -23.793    
  -------------------------------------------------------------------
                         slack                                 12.964    

Slack (MET) :             12.964ns  (required time - arrival time)
  Source:                 led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.493ns  (logic 0.648ns (18.552%)  route 2.845ns (81.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns = ( 36.600 - 33.333 ) 
    Source Clock Delay      (SCD):    3.634ns = ( 20.300 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.873    18.539    led_sw_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.640 f  led_sw_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=282, routed)         1.660    20.300    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X32Y21         FDRE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.524    20.824 r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=2, routed)           0.962    21.786    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124    21.910 r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.883    23.793    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X43Y6          FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.600    34.933    led_sw_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.024 r  led_sw_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=282, routed)         1.576    36.600    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X43Y6          FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/C
                         clock pessimism              0.398    36.998    
                         clock uncertainty           -0.035    36.963    
    SLICE_X43Y6          FDCE (Setup_fdce_C_CE)      -0.205    36.758    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]
  -------------------------------------------------------------------
                         required time                         36.758    
                         arrival time                         -23.793    
  -------------------------------------------------------------------
                         slack                                 12.964    

Slack (MET) :             12.964ns  (required time - arrival time)
  Source:                 led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.493ns  (logic 0.648ns (18.552%)  route 2.845ns (81.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns = ( 36.600 - 33.333 ) 
    Source Clock Delay      (SCD):    3.634ns = ( 20.300 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.873    18.539    led_sw_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.640 f  led_sw_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=282, routed)         1.660    20.300    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X32Y21         FDRE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.524    20.824 r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=2, routed)           0.962    21.786    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124    21.910 r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.883    23.793    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X43Y6          FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.600    34.933    led_sw_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.024 r  led_sw_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=282, routed)         1.576    36.600    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X43Y6          FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/C
                         clock pessimism              0.398    36.998    
                         clock uncertainty           -0.035    36.963    
    SLICE_X43Y6          FDCE (Setup_fdce_C_CE)      -0.205    36.758    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]
  -------------------------------------------------------------------
                         required time                         36.758    
                         arrival time                         -23.793    
  -------------------------------------------------------------------
                         slack                                 12.964    

Slack (MET) :             12.964ns  (required time - arrival time)
  Source:                 led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.493ns  (logic 0.648ns (18.552%)  route 2.845ns (81.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns = ( 36.600 - 33.333 ) 
    Source Clock Delay      (SCD):    3.634ns = ( 20.300 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.873    18.539    led_sw_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.640 f  led_sw_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=282, routed)         1.660    20.300    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X32Y21         FDRE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.524    20.824 r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=2, routed)           0.962    21.786    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124    21.910 r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.883    23.793    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X43Y6          FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.600    34.933    led_sw_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.024 r  led_sw_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=282, routed)         1.576    36.600    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X43Y6          FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/C
                         clock pessimism              0.398    36.998    
                         clock uncertainty           -0.035    36.963    
    SLICE_X43Y6          FDCE (Setup_fdce_C_CE)      -0.205    36.758    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]
  -------------------------------------------------------------------
                         required time                         36.758    
                         arrival time                         -23.793    
  -------------------------------------------------------------------
                         slack                                 12.964    

Slack (MET) :             12.964ns  (required time - arrival time)
  Source:                 led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.493ns  (logic 0.648ns (18.552%)  route 2.845ns (81.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns = ( 36.600 - 33.333 ) 
    Source Clock Delay      (SCD):    3.634ns = ( 20.300 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.873    18.539    led_sw_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.640 f  led_sw_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=282, routed)         1.660    20.300    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X32Y21         FDRE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.524    20.824 r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=2, routed)           0.962    21.786    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124    21.910 r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.883    23.793    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X43Y6          FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.600    34.933    led_sw_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.024 r  led_sw_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=282, routed)         1.576    36.600    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X43Y6          FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/C
                         clock pessimism              0.398    36.998    
                         clock uncertainty           -0.035    36.963    
    SLICE_X43Y6          FDCE (Setup_fdce_C_CE)      -0.205    36.758    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]
  -------------------------------------------------------------------
                         required time                         36.758    
                         arrival time                         -23.793    
  -------------------------------------------------------------------
                         slack                                 12.964    

Slack (MET) :             12.964ns  (required time - arrival time)
  Source:                 led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.493ns  (logic 0.648ns (18.552%)  route 2.845ns (81.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns = ( 36.600 - 33.333 ) 
    Source Clock Delay      (SCD):    3.634ns = ( 20.300 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.873    18.539    led_sw_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.640 f  led_sw_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=282, routed)         1.660    20.300    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X32Y21         FDRE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.524    20.824 r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=2, routed)           0.962    21.786    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124    21.910 r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.883    23.793    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X43Y6          FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.600    34.933    led_sw_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.024 r  led_sw_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=282, routed)         1.576    36.600    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X43Y6          FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/C
                         clock pessimism              0.398    36.998    
                         clock uncertainty           -0.035    36.963    
    SLICE_X43Y6          FDCE (Setup_fdce_C_CE)      -0.205    36.758    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]
  -------------------------------------------------------------------
                         required time                         36.758    
                         arrival time                         -23.793    
  -------------------------------------------------------------------
                         slack                                 12.964    

Slack (MET) :             12.964ns  (required time - arrival time)
  Source:                 led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.493ns  (logic 0.648ns (18.552%)  route 2.845ns (81.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns = ( 36.600 - 33.333 ) 
    Source Clock Delay      (SCD):    3.634ns = ( 20.300 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.873    18.539    led_sw_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.640 f  led_sw_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=282, routed)         1.660    20.300    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X32Y21         FDRE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.524    20.824 r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=2, routed)           0.962    21.786    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124    21.910 r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.883    23.793    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X43Y6          FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.600    34.933    led_sw_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.024 r  led_sw_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=282, routed)         1.576    36.600    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X43Y6          FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/C
                         clock pessimism              0.398    36.998    
                         clock uncertainty           -0.035    36.963    
    SLICE_X43Y6          FDCE (Setup_fdce_C_CE)      -0.205    36.758    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]
  -------------------------------------------------------------------
                         required time                         36.758    
                         arrival time                         -23.793    
  -------------------------------------------------------------------
                         slack                                 12.964    

Slack (MET) :             13.279ns  (required time - arrival time)
  Source:                 led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.402ns  (logic 0.896ns (26.340%)  route 2.506ns (73.660%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns = ( 36.588 - 33.333 ) 
    Source Clock Delay      (SCD):    3.634ns = ( 20.300 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.873    18.539    led_sw_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.640 f  led_sw_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=282, routed)         1.660    20.300    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X32Y21         FDRE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.524    20.824 r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=2, routed)           0.790    21.614    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X35Y19         LUT4 (Prop_lut4_I1_O)        0.124    21.738 f  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count[0]_i_3/O
                         net (fo=1, routed)           0.871    22.610    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count[0]_i_3_n_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I0_O)        0.124    22.734 r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count[0]_i_2/O
                         net (fo=4, routed)           0.844    23.578    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count[0]_i_2_n_0
    SLICE_X36Y20         LUT6 (Prop_lut6_I4_O)        0.124    23.702 r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    23.702    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_i_1_n_0
    SLICE_X36Y20         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.600    34.933    led_sw_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.024 r  led_sw_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=282, routed)         1.564    36.588    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X36Y20         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_reg/C
                         clock pessimism              0.398    36.986    
                         clock uncertainty           -0.035    36.951    
    SLICE_X36Y20         FDCE (Setup_fdce_C_D)        0.031    36.982    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.982    
                         arrival time                         -23.702    
  -------------------------------------------------------------------
                         slack                                 13.279    

Slack (MET) :             13.449ns  (required time - arrival time)
  Source:                 led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.006ns  (logic 0.648ns (21.554%)  route 2.358ns (78.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 36.598 - 33.333 ) 
    Source Clock Delay      (SCD):    3.634ns = ( 20.300 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.873    18.539    led_sw_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.640 f  led_sw_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=282, routed)         1.660    20.300    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X32Y21         FDRE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.524    20.824 r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=2, routed)           0.962    21.786    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124    21.910 r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.396    23.307    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X40Y10         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.600    34.933    led_sw_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.024 r  led_sw_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=282, routed)         1.574    36.598    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X40Y10         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/C
                         clock pessimism              0.398    36.996    
                         clock uncertainty           -0.035    36.961    
    SLICE_X40Y10         FDCE (Setup_fdce_C_CE)      -0.205    36.756    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]
  -------------------------------------------------------------------
                         required time                         36.756    
                         arrival time                         -23.307    
  -------------------------------------------------------------------
                         slack                                 13.449    

Slack (MET) :             13.518ns  (required time - arrival time)
  Source:                 led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.161ns  (logic 0.896ns (28.344%)  route 2.265ns (71.656%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns = ( 36.588 - 33.333 ) 
    Source Clock Delay      (SCD):    3.634ns = ( 20.300 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.873    18.539    led_sw_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.640 f  led_sw_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=282, routed)         1.660    20.300    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X32Y21         FDRE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.524    20.824 r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=2, routed)           0.790    21.614    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X35Y19         LUT4 (Prop_lut4_I1_O)        0.124    21.738 f  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count[0]_i_3/O
                         net (fo=1, routed)           0.871    22.610    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count[0]_i_3_n_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I0_O)        0.124    22.734 r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count[0]_i_2/O
                         net (fo=4, routed)           0.604    23.338    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count[0]_i_2_n_0
    SLICE_X36Y20         LUT4 (Prop_lut4_I2_O)        0.124    23.462 r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count[0]_i_1/O
                         net (fo=1, routed)           0.000    23.462    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count[0]_i_1_n_0
    SLICE_X36Y20         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.600    34.933    led_sw_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.024 r  led_sw_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=282, routed)         1.564    36.588    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X36Y20         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count_reg[0]/C
                         clock pessimism              0.398    36.986    
                         clock uncertainty           -0.035    36.951    
    SLICE_X36Y20         FDCE (Setup_fdce_C_D)        0.029    36.980    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.980    
                         arrival time                         -23.462    
  -------------------------------------------------------------------
                         slack                                 13.518    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.697ns
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.737     0.737    led_sw_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.763 r  led_sw_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=282, routed)         0.551     1.313    led_sw_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X33Y26         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDCE (Prop_fdce_C_Q)         0.141     1.454 r  led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.056     1.510    led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_n_0_[26]
    SLICE_X33Y26         FDPE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.852     0.852    led_sw_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.881 r  led_sw_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=282, routed)         0.816     1.697    led_sw_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X33Y26         FDPE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/C
                         clock pessimism             -0.383     1.313    
    SLICE_X33Y26         FDPE (Hold_fdpe_C_D)         0.075     1.388    led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.697ns
    Source Clock Delay      (SCD):    1.312ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.737     0.737    led_sw_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.763 r  led_sw_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=282, routed)         0.550     1.312    led_sw_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X35Y24         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     1.453 r  led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.509    led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_n_0_[3]
    SLICE_X35Y24         FDPE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.852     0.852    led_sw_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.881 r  led_sw_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=282, routed)         0.816     1.697    led_sw_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X35Y24         FDPE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[2]/C
                         clock pessimism             -0.384     1.312    
    SLICE_X35Y24         FDPE (Hold_fdpe_C_D)         0.075     1.387    led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    1.312ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.737     0.737    led_sw_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.763 r  led_sw_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=282, routed)         0.550     1.312    led_sw_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X33Y24         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.141     1.453 r  led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.056     1.509    led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_n_0_[10]
    SLICE_X33Y24         FDPE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.852     0.852    led_sw_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.881 r  led_sw_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=282, routed)         0.815     1.696    led_sw_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X33Y24         FDPE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[9]/C
                         clock pessimism             -0.383     1.312    
    SLICE_X33Y24         FDPE (Hold_fdpe_C_D)         0.075     1.387    led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.824%)  route 0.088ns (32.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.737     0.737    led_sw_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.763 r  led_sw_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=282, routed)         0.584     1.346    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X39Y17         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDCE (Prop_fdce_C_Q)         0.141     1.487 r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[4]/Q
                         net (fo=5, routed)           0.088     1.576    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[4]
    SLICE_X38Y17         LUT6 (Prop_lut6_I1_O)        0.045     1.621 r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[3]_i_1/O
                         net (fo=1, routed)           0.000     1.621    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[3]_i_1_n_0
    SLICE_X38Y17         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.852     0.852    led_sw_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.881 r  led_sw_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=282, routed)         0.851     1.732    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X38Y17         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[3]/C
                         clock pessimism             -0.372     1.359    
    SLICE_X38Y17         FDCE (Hold_fdce_C_D)         0.121     1.480    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.697ns
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.737     0.737    led_sw_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.763 r  led_sw_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=282, routed)         0.551     1.313    led_sw_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X33Y26         FDPE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDPE (Prop_fdpe_C_Q)         0.141     1.454 r  led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.116     1.571    led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_n_0_[30]
    SLICE_X32Y26         SRL16E                                       r  led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.852     0.852    led_sw_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.881 r  led_sw_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=282, routed)         0.816     1.697    led_sw_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X32Y26         SRL16E                                       r  led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.370     1.326    
    SLICE_X32Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.428    led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[5]_srl4_MDM_Core_I1_Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.338%)  route 0.117ns (47.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.697ns
    Source Clock Delay      (SCD):    1.312ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.737     0.737    led_sw_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.763 r  led_sw_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=282, routed)         0.550     1.312    led_sw_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X33Y24         FDPE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDPE (Prop_fdpe_C_Q)         0.128     1.440 r  led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.117     1.557    led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_n_0_[9]
    SLICE_X34Y24         SRL16E                                       r  led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[5]_srl4_MDM_Core_I1_Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.852     0.852    led_sw_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.881 r  led_sw_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=282, routed)         0.816     1.697    led_sw_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X34Y24         SRL16E                                       r  led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[5]_srl4_MDM_Core_I1_Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.351     1.345    
    SLICE_X34Y24         SRL16E (Hold_srl16e_CLK_D)
                                                      0.061     1.406    led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[5]_srl4_MDM_Core_I1_Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[1].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.164ns (76.598%)  route 0.050ns (23.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.700ns
    Source Clock Delay      (SCD):    1.315ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.737     0.737    led_sw_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.763 r  led_sw_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=282, routed)         0.553     1.315    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[1].sync_bit/Dbg_Clk
    SLICE_X24Y18         FDCE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[1].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y18         FDCE (Prop_fdce_C_Q)         0.164     1.479 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[1].sync_bit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.050     1.530    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit_n_1
    SLICE_X25Y18         FDCE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.852     0.852    led_sw_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.881 r  led_sw_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=282, routed)         0.819     1.700    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X25Y18         FDCE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[1]/C
                         clock pessimism             -0.371     1.328    
    SLICE_X25Y18         FDCE (Hold_fdce_C_D)         0.047     1.375    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.133%)  route 0.327ns (69.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.317ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.737     0.737    led_sw_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.763 r  led_sw_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=282, routed)         0.555     1.317    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sleep/Dbg_Clk
    SLICE_X21Y16         FDCE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDCE (Prop_fdce_C_Q)         0.141     1.458 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sleep/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.327     1.785    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sleep_n_0
    SLICE_X24Y16         FDCE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.852     0.852    led_sw_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.881 r  led_sw_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=282, routed)         0.821     1.702    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X24Y16         FDCE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[27]/C
                         clock pessimism             -0.123     1.579    
    SLICE_X24Y16         FDCE (Hold_fdce_C_D)         0.052     1.631    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.161%)  route 0.108ns (36.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.737     0.737    led_sw_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.763 r  led_sw_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=282, routed)         0.580     1.342    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X37Y21         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDCE (Prop_fdce_C_Q)         0.141     1.483 r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1_reg[14]/Q
                         net (fo=2, routed)           0.108     1.592    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1_reg_n_0_[14]
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.045     1.637 r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[14]_i_1/O
                         net (fo=1, routed)           0.000     1.637    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[14]_i_1_n_0
    SLICE_X38Y22         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.852     0.852    led_sw_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.881 r  led_sw_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=282, routed)         0.846     1.727    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X38Y22         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[14]/C
                         clock pessimism             -0.371     1.355    
    SLICE_X38Y22         FDCE (Hold_fdce_C_D)         0.121     1.476    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.568%)  route 0.111ns (37.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.737     0.737    led_sw_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.763 r  led_sw_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=282, routed)         0.580     1.342    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X37Y22         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDCE (Prop_fdce_C_Q)         0.141     1.483 r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[12]/Q
                         net (fo=2, routed)           0.111     1.595    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[12]
    SLICE_X38Y22         LUT6 (Prop_lut6_I1_O)        0.045     1.640 r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[11]_i_1/O
                         net (fo=1, routed)           0.000     1.640    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[11]_i_1_n_0
    SLICE_X38Y22         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.852     0.852    led_sw_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.881 r  led_sw_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=282, routed)         0.846     1.727    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X38Y22         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[11]/C
                         clock pessimism             -0.371     1.355    
    SLICE_X38Y22         FDCE (Hold_fdce_C_D)         0.121     1.476    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0  led_sw_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/I
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X34Y23   led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X33Y24   led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X34Y24   led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[11]_MDM_Core_I1_Config_Reg_reg_c_12/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X34Y23   led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[1]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X33Y26   led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X33Y26   led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X32Y26   led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[27]_MDM_Core_I1_Config_Reg_reg_c_1/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X35Y24   led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[2]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X33Y26   led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[30]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y17   led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y17   led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y17   led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y17   led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_7/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X28Y17   led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X28Y17   led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X28Y17   led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[3].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X28Y17   led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[4].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X28Y17   led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X28Y17   led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X32Y14   led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X32Y14   led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X32Y14   led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X32Y14   led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X24Y6    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X28Y10   led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X34Y24   led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X34Y24   led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X32Y26   led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X32Y26   led_sw_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  To Clock:  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       10.940ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.940ns  (required time - arrival time)
  Source:                 led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.428ns  (logic 1.061ns (19.545%)  route 4.367ns (80.455%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.183ns = ( 36.516 - 33.333 ) 
    Source Clock Delay      (SCD):    3.637ns = ( 20.304 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.876    18.543    led_sw_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.644 f  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.660    20.304    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y21         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDCE (Prop_fdce_C_Q)         0.459    20.763 r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=22, routed)          1.415    22.178    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X37Y18         LUT3 (Prop_lut3_I2_O)        0.152    22.330 r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=10, routed)          1.661    23.991    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X32Y17         LUT6 (Prop_lut6_I2_O)        0.326    24.317 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_3/O
                         net (fo=1, routed)           0.670    24.987    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_3_n_0
    SLICE_X32Y17         LUT5 (Prop_lut5_I2_O)        0.124    25.111 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_1/O
                         net (fo=2, routed)           0.621    25.732    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X25Y17         FDCE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.604    34.937    led_sw_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.028 r  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.487    36.516    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X25Y17         FDCE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/C
                         clock pessimism              0.397    36.912    
                         clock uncertainty           -0.035    36.877    
    SLICE_X25Y17         FDCE (Setup_fdce_C_CE)      -0.205    36.672    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.672    
                         arrival time                         -25.732    
  -------------------------------------------------------------------
                         slack                                 10.940    

Slack (MET) :             10.940ns  (required time - arrival time)
  Source:                 led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.428ns  (logic 1.061ns (19.545%)  route 4.367ns (80.455%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.183ns = ( 36.516 - 33.333 ) 
    Source Clock Delay      (SCD):    3.637ns = ( 20.304 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.876    18.543    led_sw_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.644 f  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.660    20.304    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y21         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDCE (Prop_fdce_C_Q)         0.459    20.763 r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=22, routed)          1.415    22.178    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X37Y18         LUT3 (Prop_lut3_I2_O)        0.152    22.330 r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=10, routed)          1.661    23.991    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X32Y17         LUT6 (Prop_lut6_I2_O)        0.326    24.317 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_3/O
                         net (fo=1, routed)           0.670    24.987    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_3_n_0
    SLICE_X32Y17         LUT5 (Prop_lut5_I2_O)        0.124    25.111 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_1/O
                         net (fo=2, routed)           0.621    25.732    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X25Y17         FDCE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.604    34.937    led_sw_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.028 r  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.487    36.516    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X25Y17         FDCE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/C
                         clock pessimism              0.397    36.912    
                         clock uncertainty           -0.035    36.877    
    SLICE_X25Y17         FDCE (Setup_fdce_C_CE)      -0.205    36.672    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.672    
                         arrival time                         -25.732    
  -------------------------------------------------------------------
                         slack                                 10.940    

Slack (MET) :             11.194ns  (required time - arrival time)
  Source:                 led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.080ns  (logic 1.126ns (22.167%)  route 3.954ns (77.833%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.189ns = ( 36.522 - 33.333 ) 
    Source Clock Delay      (SCD):    3.637ns = ( 20.304 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.876    18.543    led_sw_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.644 f  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.660    20.304    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y21         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDCE (Prop_fdce_C_Q)         0.524    20.828 f  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/Q
                         net (fo=26, routed)          1.716    22.544    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.152    22.696 f  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=9, routed)           0.792    23.487    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X32Y16         LUT6 (Prop_lut6_I3_O)        0.326    23.813 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.162    23.975    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I5_O)        0.124    24.099 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.284    25.383    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X14Y17         FDCE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.604    34.937    led_sw_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.028 r  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.493    36.522    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y17         FDCE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/C
                         clock pessimism              0.296    36.818    
                         clock uncertainty           -0.035    36.782    
    SLICE_X14Y17         FDCE (Setup_fdce_C_CE)      -0.205    36.577    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.577    
                         arrival time                         -25.383    
  -------------------------------------------------------------------
                         slack                                 11.194    

Slack (MET) :             11.384ns  (required time - arrival time)
  Source:                 led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.923ns  (logic 1.126ns (22.874%)  route 3.797ns (77.126%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.186ns = ( 36.519 - 33.333 ) 
    Source Clock Delay      (SCD):    3.637ns = ( 20.304 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.876    18.543    led_sw_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.644 f  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.660    20.304    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y21         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDCE (Prop_fdce_C_Q)         0.524    20.828 f  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/Q
                         net (fo=26, routed)          1.716    22.544    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.152    22.696 f  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=9, routed)           0.792    23.487    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X32Y16         LUT6 (Prop_lut6_I3_O)        0.326    23.813 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.162    23.975    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I5_O)        0.124    24.099 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.127    25.226    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X16Y18         FDCE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.604    34.937    led_sw_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.028 r  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.490    36.519    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X16Y18         FDCE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/C
                         clock pessimism              0.296    36.815    
                         clock uncertainty           -0.035    36.779    
    SLICE_X16Y18         FDCE (Setup_fdce_C_CE)      -0.169    36.610    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.610    
                         arrival time                         -25.226    
  -------------------------------------------------------------------
                         slack                                 11.384    

Slack (MET) :             11.499ns  (required time - arrival time)
  Source:                 led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.773ns  (logic 1.126ns (23.589%)  route 3.647ns (76.410%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.188ns = ( 36.521 - 33.333 ) 
    Source Clock Delay      (SCD):    3.637ns = ( 20.304 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.876    18.543    led_sw_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.644 f  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.660    20.304    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y21         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDCE (Prop_fdce_C_Q)         0.524    20.828 f  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/Q
                         net (fo=26, routed)          1.716    22.544    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.152    22.696 f  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=9, routed)           0.792    23.487    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X32Y16         LUT6 (Prop_lut6_I3_O)        0.326    23.813 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.162    23.975    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I5_O)        0.124    24.099 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.978    25.077    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X19Y17         FDCE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.604    34.937    led_sw_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.028 r  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.492    36.521    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X19Y17         FDCE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/C
                         clock pessimism              0.296    36.817    
                         clock uncertainty           -0.035    36.781    
    SLICE_X19Y17         FDCE (Setup_fdce_C_CE)      -0.205    36.576    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.576    
                         arrival time                         -25.077    
  -------------------------------------------------------------------
                         slack                                 11.499    

Slack (MET) :             11.504ns  (required time - arrival time)
  Source:                 led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.769ns  (logic 1.126ns (23.609%)  route 3.643ns (76.391%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.189ns = ( 36.522 - 33.333 ) 
    Source Clock Delay      (SCD):    3.637ns = ( 20.304 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.876    18.543    led_sw_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.644 f  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.660    20.304    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y21         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDCE (Prop_fdce_C_Q)         0.524    20.828 f  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/Q
                         net (fo=26, routed)          1.716    22.544    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.152    22.696 f  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=9, routed)           0.792    23.487    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X32Y16         LUT6 (Prop_lut6_I3_O)        0.326    23.813 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.162    23.975    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I5_O)        0.124    24.099 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.974    25.073    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X17Y16         FDCE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.604    34.937    led_sw_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.028 r  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.493    36.522    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X17Y16         FDCE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/C
                         clock pessimism              0.296    36.818    
                         clock uncertainty           -0.035    36.782    
    SLICE_X17Y16         FDCE (Setup_fdce_C_CE)      -0.205    36.577    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.577    
                         arrival time                         -25.073    
  -------------------------------------------------------------------
                         slack                                 11.504    

Slack (MET) :             11.504ns  (required time - arrival time)
  Source:                 led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.769ns  (logic 1.126ns (23.609%)  route 3.643ns (76.391%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.189ns = ( 36.522 - 33.333 ) 
    Source Clock Delay      (SCD):    3.637ns = ( 20.304 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.876    18.543    led_sw_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.644 f  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.660    20.304    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y21         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDCE (Prop_fdce_C_Q)         0.524    20.828 f  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/Q
                         net (fo=26, routed)          1.716    22.544    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.152    22.696 f  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=9, routed)           0.792    23.487    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X32Y16         LUT6 (Prop_lut6_I3_O)        0.326    23.813 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.162    23.975    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I5_O)        0.124    24.099 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.974    25.073    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X17Y16         FDCE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.604    34.937    led_sw_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.028 r  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.493    36.522    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X17Y16         FDCE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/C
                         clock pessimism              0.296    36.818    
                         clock uncertainty           -0.035    36.782    
    SLICE_X17Y16         FDCE (Setup_fdce_C_CE)      -0.205    36.577    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.577    
                         arrival time                         -25.073    
  -------------------------------------------------------------------
                         slack                                 11.504    

Slack (MET) :             11.540ns  (required time - arrival time)
  Source:                 led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.769ns  (logic 1.126ns (23.609%)  route 3.643ns (76.391%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.189ns = ( 36.522 - 33.333 ) 
    Source Clock Delay      (SCD):    3.637ns = ( 20.304 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.876    18.543    led_sw_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.644 f  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.660    20.304    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y21         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDCE (Prop_fdce_C_Q)         0.524    20.828 f  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/Q
                         net (fo=26, routed)          1.716    22.544    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.152    22.696 f  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=9, routed)           0.792    23.487    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X32Y16         LUT6 (Prop_lut6_I3_O)        0.326    23.813 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.162    23.975    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I5_O)        0.124    24.099 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.974    25.073    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X16Y16         FDCE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.604    34.937    led_sw_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.028 r  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.493    36.522    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X16Y16         FDCE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/C
                         clock pessimism              0.296    36.818    
                         clock uncertainty           -0.035    36.782    
    SLICE_X16Y16         FDCE (Setup_fdce_C_CE)      -0.169    36.613    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.613    
                         arrival time                         -25.073    
  -------------------------------------------------------------------
                         slack                                 11.540    

Slack (MET) :             11.547ns  (required time - arrival time)
  Source:                 led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.758ns  (logic 1.126ns (23.663%)  route 3.632ns (76.337%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.185ns = ( 36.518 - 33.333 ) 
    Source Clock Delay      (SCD):    3.637ns = ( 20.304 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.876    18.543    led_sw_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.644 f  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.660    20.304    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y21         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDCE (Prop_fdce_C_Q)         0.524    20.828 f  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/Q
                         net (fo=26, routed)          1.716    22.544    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.152    22.696 f  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=9, routed)           0.792    23.487    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X32Y16         LUT6 (Prop_lut6_I3_O)        0.326    23.813 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.162    23.975    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I5_O)        0.124    24.099 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.963    25.062    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X20Y18         FDCE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.604    34.937    led_sw_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.028 r  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.489    36.518    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X20Y18         FDCE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/C
                         clock pessimism              0.296    36.814    
                         clock uncertainty           -0.035    36.778    
    SLICE_X20Y18         FDCE (Setup_fdce_C_CE)      -0.169    36.609    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.609    
                         arrival time                         -25.062    
  -------------------------------------------------------------------
                         slack                                 11.547    

Slack (MET) :             11.702ns  (required time - arrival time)
  Source:                 led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.606ns  (logic 1.126ns (24.445%)  route 3.480ns (75.555%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.188ns = ( 36.521 - 33.333 ) 
    Source Clock Delay      (SCD):    3.637ns = ( 20.304 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.876    18.543    led_sw_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.644 f  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.660    20.304    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y21         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDCE (Prop_fdce_C_Q)         0.524    20.828 f  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/Q
                         net (fo=26, routed)          1.716    22.544    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.152    22.696 f  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=9, routed)           0.792    23.487    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X32Y16         LUT6 (Prop_lut6_I3_O)        0.326    23.813 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.162    23.975    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I5_O)        0.124    24.099 r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.811    24.910    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X20Y16         FDCE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.604    34.937    led_sw_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.028 r  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.492    36.521    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X20Y16         FDCE                                         r  led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/C
                         clock pessimism              0.296    36.817    
                         clock uncertainty           -0.035    36.781    
    SLICE_X20Y16         FDCE (Setup_fdce_C_CE)      -0.169    36.612    led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.612    
                         arrival time                         -24.910    
  -------------------------------------------------------------------
                         slack                                 11.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.753     0.753    led_sw_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.779 r  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.581     1.360    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y20         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDCE (Prop_fdce_C_Q)         0.141     1.501 r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.168     1.669    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.045     1.714 r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.714    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl[0]_i_1_n_0
    SLICE_X37Y20         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.870     0.870    led_sw_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.899 r  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.848     1.747    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y20         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.387     1.360    
    SLICE_X37Y20         FDCE (Hold_fdce_C_D)         0.091     1.451    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/D
                            (falling edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.359ns  (logic 0.191ns (53.226%)  route 0.168ns (46.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 18.385 - 16.667 ) 
    Source Clock Delay      (SCD):    1.332ns = ( 17.998 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.753    17.420    led_sw_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.446 f  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.553    17.998    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y21         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDCE (Prop_fdce_C_Q)         0.146    18.144 f  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=22, routed)          0.099    18.244    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X32Y21         LUT1 (Prop_lut1_I0_O)        0.045    18.289 r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_i_1/O
                         net (fo=2, routed)           0.069    18.357    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D
    SLICE_X33Y21         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/D
  -------------------------------------------------------------------    -------------------

                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.870    17.537    led_sw_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.566 f  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.819    18.385    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y21         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism             -0.386    17.998    
    SLICE_X33Y21         FDCE (Hold_fdce_C_D)         0.077    18.075    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                        -18.075    
                         arrival time                          18.357    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                            (rising edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
                            (rising edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.572%)  route 0.231ns (55.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.753     0.753    led_sw_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.779 r  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.583     1.362    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y18         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDCE (Prop_fdce_C_Q)         0.141     1.503 r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/Q
                         net (fo=2, routed)           0.231     1.734    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tx_buffered
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.045     1.779 r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_i_1/O
                         net (fo=1, routed)           0.000     1.779    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_i_1_n_0
    SLICE_X37Y18         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.870     0.870    led_sw_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.899 r  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.850     1.749    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y18         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                         clock pessimism             -0.387     1.362    
    SLICE_X37Y18         FDCE (Hold_fdce_C_D)         0.092     1.454    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 led_sw_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.620ns  (logic 0.191ns (30.814%)  route 0.429ns (69.186%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 18.386 - 16.667 ) 
    Source Clock Delay      (SCD):    1.332ns = ( 17.998 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.753    17.420    led_sw_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.446 f  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.553    17.998    led_sw_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y22         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.146    18.144 f  led_sw_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/Q
                         net (fo=6, routed)           0.238    18.383    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X33Y22         LUT5 (Prop_lut5_I1_O)        0.045    18.428 r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.190    18.618    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X34Y21         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.870    17.537    led_sw_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.566 f  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.820    18.386    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y21         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.353    18.032    
    SLICE_X34Y21         FDCE (Hold_fdce_C_CE)       -0.012    18.020    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.020    
                         arrival time                          18.618    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 led_sw_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.717ns  (logic 0.191ns (26.644%)  route 0.526ns (73.356%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 18.387 - 16.667 ) 
    Source Clock Delay      (SCD):    1.332ns = ( 17.998 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.753    17.420    led_sw_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.446 f  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.553    17.998    led_sw_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y22         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.146    18.144 f  led_sw_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/Q
                         net (fo=6, routed)           0.238    18.383    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X33Y22         LUT5 (Prop_lut5_I1_O)        0.045    18.428 r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.287    18.715    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X35Y20         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.870    17.537    led_sw_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.566 f  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.821    18.387    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y20         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.353    18.033    
    SLICE_X35Y20         FDCE (Hold_fdce_C_CE)       -0.032    18.001    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.001    
                         arrival time                          18.715    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 led_sw_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.771ns  (logic 0.191ns (24.781%)  route 0.580ns (75.219%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 18.388 - 16.667 ) 
    Source Clock Delay      (SCD):    1.332ns = ( 17.998 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.753    17.420    led_sw_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.446 f  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.553    17.998    led_sw_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y22         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.146    18.144 f  led_sw_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/Q
                         net (fo=6, routed)           0.238    18.383    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X33Y22         LUT5 (Prop_lut5_I1_O)        0.045    18.428 r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.341    18.769    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X34Y19         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.870    17.537    led_sw_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.566 f  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.822    18.388    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y19         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.353    18.034    
    SLICE_X34Y19         FDCE (Hold_fdce_C_CE)       -0.012    18.022    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.022    
                         arrival time                          18.769    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 led_sw_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.771ns  (logic 0.191ns (24.781%)  route 0.580ns (75.219%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 18.388 - 16.667 ) 
    Source Clock Delay      (SCD):    1.332ns = ( 17.998 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.753    17.420    led_sw_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.446 f  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.553    17.998    led_sw_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y22         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.146    18.144 f  led_sw_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/Q
                         net (fo=6, routed)           0.238    18.383    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X33Y22         LUT5 (Prop_lut5_I1_O)        0.045    18.428 r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.341    18.769    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X34Y19         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.870    17.537    led_sw_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.566 f  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.822    18.388    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y19         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.353    18.034    
    SLICE_X34Y19         FDCE (Hold_fdce_C_CE)       -0.012    18.022    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.022    
                         arrival time                          18.769    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 led_sw_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.771ns  (logic 0.191ns (24.781%)  route 0.580ns (75.219%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 18.388 - 16.667 ) 
    Source Clock Delay      (SCD):    1.332ns = ( 17.998 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.753    17.420    led_sw_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.446 f  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.553    17.998    led_sw_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y22         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.146    18.144 f  led_sw_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/Q
                         net (fo=6, routed)           0.238    18.383    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X33Y22         LUT5 (Prop_lut5_I1_O)        0.045    18.428 r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.341    18.769    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X34Y19         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.870    17.537    led_sw_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.566 f  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.822    18.388    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y19         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.353    18.034    
    SLICE_X34Y19         FDCE (Hold_fdce_C_CE)       -0.012    18.022    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.022    
                         arrival time                          18.769    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 led_sw_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.771ns  (logic 0.191ns (24.781%)  route 0.580ns (75.219%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 18.388 - 16.667 ) 
    Source Clock Delay      (SCD):    1.332ns = ( 17.998 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.753    17.420    led_sw_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.446 f  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.553    17.998    led_sw_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y22         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.146    18.144 f  led_sw_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/Q
                         net (fo=6, routed)           0.238    18.383    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X33Y22         LUT5 (Prop_lut5_I1_O)        0.045    18.428 r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.341    18.769    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X34Y19         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.870    17.537    led_sw_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.566 f  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.822    18.388    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y19         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.353    18.034    
    SLICE_X34Y19         FDCE (Hold_fdce_C_CE)       -0.012    18.022    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.022    
                         arrival time                          18.769    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 led_sw_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.771ns  (logic 0.191ns (24.781%)  route 0.580ns (75.219%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 18.388 - 16.667 ) 
    Source Clock Delay      (SCD):    1.332ns = ( 17.998 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.753    17.420    led_sw_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.446 f  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.553    17.998    led_sw_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y22         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.146    18.144 f  led_sw_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/Q
                         net (fo=6, routed)           0.238    18.383    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X33Y22         LUT5 (Prop_lut5_I1_O)        0.045    18.428 r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.341    18.769    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X34Y19         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.870    17.537    led_sw_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.566 f  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.822    18.388    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y19         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.353    18.034    
    SLICE_X34Y19         FDCE (Hold_fdce_C_CE)       -0.012    18.022    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]
  -------------------------------------------------------------------
                         required time                        -18.022    
                         arrival time                          18.769    
  -------------------------------------------------------------------
                         slack                                  0.747    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X37Y19   led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X37Y19   led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X33Y21   led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X37Y16   led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X37Y18   led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X33Y19   led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X33Y19   led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X33Y19   led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X33Y19   led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X37Y16   led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X37Y20   led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y22   led_sw_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y22   led_sw_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y22   led_sw_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y22   led_sw_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X17Y16   led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X19Y17   led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X17Y16   led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X20Y16   led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y21   led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y21   led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y22   led_sw_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y22   led_sw_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y22   led_sw_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y22   led_sw_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X37Y19   led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X37Y19   led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X33Y21   led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X37Y16   led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  To Clock:  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       14.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.706ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.040ns  (required time - arrival time)
  Source:                 led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (recovery check against rising-edge clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.209ns  (logic 0.583ns (26.393%)  route 1.626ns (73.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.264ns = ( 36.597 - 33.333 ) 
    Source Clock Delay      (SCD):    3.637ns = ( 20.304 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.876    18.543    led_sw_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.644 f  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.660    20.304    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y21         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDCE (Prop_fdce_C_Q)         0.459    20.763 r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=22, routed)          1.060    21.823    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X36Y17         LUT2 (Prop_lut2_I0_O)        0.124    21.947 f  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.566    22.513    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0
    SLICE_X37Y16         FDCE                                         f  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.604    34.937    led_sw_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.028 r  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.568    36.597    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y16         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism              0.397    36.993    
                         clock uncertainty           -0.035    36.958    
    SLICE_X37Y16         FDCE (Recov_fdce_C_CLR)     -0.405    36.553    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         36.553    
                         arrival time                         -22.513    
  -------------------------------------------------------------------
                         slack                                 14.040    

Slack (MET) :             30.820ns  (required time - arrival time)
  Source:                 led_sw_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
                            (recovery check against rising-edge clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@50.000ns - led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.056ns  (logic 0.583ns (28.355%)  route 1.473ns (71.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.184ns = ( 53.183 - 50.000 ) 
    Source Clock Delay      (SCD):    3.634ns = ( 20.301 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.876    18.543    led_sw_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.644 f  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.657    20.301    led_sw_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y22         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.459    20.760 r  led_sw_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           0.868    21.627    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X33Y22         LUT5 (Prop_lut5_I1_O)        0.124    21.751 f  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1/O
                         net (fo=1, routed)           0.605    22.357    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1_n_0
    SLICE_X33Y21         FDCE                                         f  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
  -------------------------------------------------------------------    -------------------

                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     50.000    50.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000    50.000 f  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.604    51.604    led_sw_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.695 f  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.488    53.183    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y21         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism              0.431    53.614    
                         clock uncertainty           -0.035    53.578    
    SLICE_X33Y21         FDCE (Recov_fdce_C_CLR)     -0.402    53.176    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                         53.176    
                         arrival time                         -22.357    
  -------------------------------------------------------------------
                         slack                                 30.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 led_sw_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
                            (removal check against rising-edge clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.635ns  (logic 0.191ns (30.085%)  route 0.444ns (69.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 18.385 - 16.667 ) 
    Source Clock Delay      (SCD):    1.332ns = ( 17.998 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.753    17.420    led_sw_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.446 f  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.553    17.998    led_sw_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y22         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.146    18.144 f  led_sw_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/Q
                         net (fo=6, routed)           0.238    18.383    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X33Y22         LUT5 (Prop_lut5_I3_O)        0.045    18.428 f  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1/O
                         net (fo=1, routed)           0.205    18.633    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1_n_0
    SLICE_X33Y21         FDCE                                         f  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
  -------------------------------------------------------------------    -------------------

                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.870    17.537    led_sw_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.566 f  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.819    18.385    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y21         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism             -0.372    18.012    
    SLICE_X33Y21         FDCE (Remov_fdce_C_CLR)     -0.085    17.927    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                        -17.927    
                         arrival time                          18.633    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             17.569ns  (arrival time - required time)
  Source:                 led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (removal check against rising-edge clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.912ns  (logic 0.191ns (20.945%)  route 0.721ns (79.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.751ns
    Source Clock Delay      (SCD):    1.332ns = ( 17.998 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.753    17.420    led_sw_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.446 f  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.553    17.998    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y21         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDCE (Prop_fdce_C_Q)         0.146    18.144 r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=22, routed)          0.523    18.668    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X36Y17         LUT2 (Prop_lut2_I0_O)        0.045    18.713 f  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.198    18.910    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0
    SLICE_X37Y16         FDCE                                         f  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  led_sw_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.870     0.870    led_sw_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.899 r  led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.852     1.751    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y16         FDCE                                         r  led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism             -0.353     1.398    
                         clock uncertainty            0.035     1.433    
    SLICE_X37Y16         FDCE (Remov_fdce_C_CLR)     -0.092     1.341    led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                          18.910    
  -------------------------------------------------------------------
                         slack                                 17.569    





