# Hi there, I'm Shrish Katke! ğŸ‘‹

### ğŸš€ VLSI Design & Verification Trainee
[cite_start]I am currently pursuing my **Post Graduate Diploma in VLSI** at **C-DAC ACTS**[cite: 94]. I am passionate about RTL design, functional verification, and exploring the depths of digital architectures.

---

### ğŸ› ï¸ Tech Stack & Skills
![Verilog](https://img.shields.io/badge/Verilog-HDL-blue)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-Verification-orange)
![UVM](https://img.shields.io/badge/UVM-Standard-green)
![Python](https://img.shields.io/badge/Python-3.x-yellow)
![C++](https://img.shields.io/badge/C%2B%2B-Advanced-red)
![Linux](https://img.shields.io/badge/Linux-Shell-lightgrey)

- [cite_start]**Design:** RTL Coding, FSM Design, AXI protocols[cite: 91, 107].
- [cite_start]**Verification:** UVM, Constrained Randomization, Assertions[cite: 106].
- [cite_start]**Analysis:** Static Timing Analysis (STA), CMOS Layout[cite: 107].

---

### ğŸŒŸ Featured Project: AXI-Lite to SPI Bridge
Designed a high-efficiency bridge using Verilog/SystemVerilog featuring:
- [cite_start]**Multi-stage buffering** to prevent bus stalls[cite: 117].
- [cite_start]**Complex FSM** for concurrent serial transmissions[cite: 118].
- [cite_start]**STA Verified** for timing closure[cite: 120].

---

### ğŸ“Š My GitHub Stats
![Your GitHub Stats](https://github-readme-stats.vercel.app/api?username=katkeshrish&show_icons=true&theme=radical)
![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=katkeshrish&layout=compact&theme=radical)

---

### ğŸ“« Connect with me:
[LinkedIn](https://www.linkedin.com/in/shrish-katke-1067a7165/) | [Email](mailto:shrishkalyankatke@gmail.com)
