INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gerik/Documents/sha-256/sha-256.srcs/sources_1/new/shiftRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gerik/Documents/sha-256/sha-256.srcs/sources_1/new/spiHw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spiHw
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gerik/Documents/sha-256/sha-256.srcs/sources_1/new/SPICtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPICtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gerik/Documents/sha-256/sha-256.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gerik/Documents/sha-256/sha-256.srcs/sources_1/new/designWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module designWrapper
INFO: [VRFC 10-2458] undeclared symbol registersValid, assumed default net type wire [C:/Users/Gerik/Documents/sha-256/sha-256.srcs/sources_1/new/designWrapper.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gerik/Documents/sha-256/sha-256.srcs/regFile_sim/new/regFileTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFileTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gerik/Documents/sha-256/sha-256.sim/regFile_sim/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
