// Seed: 92861677
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  tranif0 (id_1 ^ 1);
  wire id_5, id_6;
  id_7(
      id_3, id_6, id_4
  );
  wire id_8;
  wire id_9;
  wire id_10;
  wand id_11, id_12, id_13;
  wire id_14, id_15, id_16, id_17 = ($display);
  id_18(
      id_5
  );
  assign id_12 = id_2;
  wire id_19;
  tri1 id_20;
  assign id_20 = ({1{id_12}});
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = id_3;
  assign id_2[1] = id_3 - id_3;
  wire id_5;
  module_0(
      id_4, id_3, id_5, id_4
  );
endmodule
