Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 576ddb8e6159430487ec1319190ad447 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lab8_2_1_tb_behav xil_defaultlib.lab8_2_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.c_counter_binary_0_c_reg_fd_v12_...
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.c_counter_binary_0_c_addsub_v12_...
Compiling module xil_defaultlib.c_counter_binary_0_c_addsub_v12_...
Compiling module xil_defaultlib.c_counter_binary_0_c_addsub_v12_...
Compiling module xil_defaultlib.c_counter_binary_0_c_counter_bin...
Compiling module xil_defaultlib.c_counter_binary_0_c_counter_bin...
Compiling module xil_defaultlib.c_counter_binary_0_c_counter_bin...
Compiling module xil_defaultlib.c_counter_binary_0
Compiling module xil_defaultlib.lab8_2_1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab8_2_1_tb_behav
