# ğŸ”§ VLSI EDA Toolkit

> **A Python-based VLSI Physical Design Automation Framework**

A comprehensive, from-scratch implementation of core EDA (Electronic Design Automation) algorithms for VLSI physical design. Built for research, education, and algorithmic exploration.

[![Python 3.9+](https://img.shields.io/badge/python-3.9+-blue.svg)](https://www.python.org/downloads/)
[![License: MIT](https://img.shields.io/badge/License-MIT-yellow.svg)](https://opensource.org/licenses/MIT)

---

## ğŸ“‹ Overview

This toolkit implements the **complete VLSI physical design flow** in pure Python:

```
Netlist Parsing â†’ Floorplanning â†’ Global Routing â†’ Static Timing Analysis â†’ Visualization
```

### Key Features

| Module | Description | Algorithm |
|--------|-------------|-----------|
| ğŸ“„ **Parser** | Multi-format benchmark reader | MCNC, YAL, JSON, Random Generation |
| ğŸ“¦ **Floorplanner** | Macro-block placement | Simulated Annealing + PIAB-FP (Physics-Inspired) |
| ğŸ”Œ **Router** | Global routing | A* with congestion-aware cost |
| â±ï¸ **Timing** | Static Timing Analysis | DAG-based forward/backward propagation |
| ğŸ¨ **Visualizer** | Publication-quality plots | Floorplan, thermal, congestion, dashboards |

---

## ğŸ—ï¸ Architecture

```
vlsi-eda-toolkit/
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ core/                    # Data structures
â”‚   â”‚   â”œâ”€â”€ cell.py              # Cell, Pin, CellType
â”‚   â”‚   â”œâ”€â”€ net.py               # Net with HPWL/Star wirelength
â”‚   â”‚   â”œâ”€â”€ netlist.py           # Netlist container
â”‚   â”‚   â”œâ”€â”€ floorplan.py         # Floorplan evaluation
â”‚   â”‚   â””â”€â”€ design.py            # Top-level design object
â”‚   â”œâ”€â”€ parser/                  # Benchmark parsers
â”‚   â”‚   â””â”€â”€ benchmark_parser.py  # MCNC, YAL, JSON, random gen
â”‚   â”œâ”€â”€ floorplanner/            # Placement algorithms
â”‚   â”‚   â”œâ”€â”€ simulated_annealing.py  # Classical SA floorplanner
â”‚   â”‚   â”œâ”€â”€ piab_fp.py           # Physics-Inspired Agent-Based
â”‚   â”‚   â””â”€â”€ cost.py              # Multi-objective cost function
â”‚   â”œâ”€â”€ router/                  # Routing algorithms
â”‚   â”‚   â””â”€â”€ global_router.py     # A*-based global router
â”‚   â”œâ”€â”€ timing/                  # Timing analysis
â”‚   â”‚   â””â”€â”€ sta.py               # Static Timing Analysis engine
â”‚   â””â”€â”€ visualizer/              # Visualization
â”‚       â””â”€â”€ layout_viewer.py     # Matplotlib-based viewer
â”œâ”€â”€ benchmarks/                  # Test cases
â”œâ”€â”€ examples/                    # Usage examples
â”œâ”€â”€ tests/                       # Unit tests
â”œâ”€â”€ output/                      # Generated plots
â””â”€â”€ README.md
```

---

## ğŸš€ Quick Start

### Installation

```bash
git clone https://github.com/saieshkhadpe11/vlsi-eda-toolkit.git
cd vlsi-eda-toolkit
pip install -r requirements.txt
```

### Run the Full Flow

```bash
python examples/run_full_flow.py
```

This runs the complete pipeline and generates visualizations in the `output/` directory.

### Quick Python Example

```python
from parser.benchmark_parser import BenchmarkParser
from floorplanner.simulated_annealing import SimulatedAnnealingFloorplanner
from visualizer.layout_viewer import LayoutViewer

# Generate a random benchmark
parser = BenchmarkParser()
design = parser.generate_random(num_cells=20, num_nets=30, seed=42)

# Run Simulated Annealing
sa = SimulatedAnnealingFloorplanner(design)
result = sa.run()
print(f"Best cost: {result.best_cost:.4f}")

# Visualize
viewer = LayoutViewer(design)
viewer.plot_floorplan("my_floorplan.png", show_nets=True)
viewer.plot_thermal_map("my_thermal.png")
```

---

## ğŸ§² Algorithms

### Simulated Annealing Floorplanner

Classical SA-based optimization with:
- **4 move types**: Translate, Swap, Rotate, Reshape (soft macros)
- **Adaptive cooling**: Adjusts rate based on acceptance ratio
- **Reheat mechanism**: Escapes local minima via temperature restart
- **Configurable cost**: Weighted wirelength, overlap, boundary, thermal

### PIAB-FP: Physics-Inspired Agent-Based Floorplanner

A novel approach where each cell is an autonomous agent subject to physical forces:

| Force Type | Purpose |
|-----------|---------|
| ğŸ”´ Repulsive | Spring-like overlap resolution |
| ğŸŸ¢ Attractive | Net-based connectivity pull |
| ğŸ”µ Boundary | Elastic chip containment |
| ğŸŸ  Thermal | Heat diffusion (hot blocks apart) |
| âšª Gravitational | Center-pull for compaction |

Uses **3-phase adaptive scheduling** (Coarse â†’ Medium â†’ Fine) with velocity damping.

### A*-Based Global Router

- Congestion-aware pathfinding with macro blockage
- Rip-up-and-reroute for overflow resolution
- Net ordering by criticality and bounding box

### Static Timing Analysis

- DAG-based forward/backward propagation
- WNS (Worst Negative Slack) and TNS (Total Negative Slack)
- Critical path identification and tracing
- Area-based cell delay + Manhattan wire delay model

---

## ğŸ“Š Output Examples

The toolkit generates publication-quality visualizations:

- **Floorplan Layout** â€” Colored blocks with cell labels and net connections
- **Thermal Heatmap** â€” Gaussian heat spreading from power-dense blocks
- **Routing Congestion** â€” GCell congestion ratios across the chip
- **Convergence Curves** â€” Cost vs. iteration with temperature overlay
- **Design Dashboard** â€” 6-panel summary of all design metrics

---

## ğŸ§ª Testing

```bash
cd vlsi-eda-toolkit
pytest tests/ -v
```

---

## ğŸ“š Concepts Demonstrated

This project demonstrates understanding of:

- **Physical Design Flow**: Parsing â†’ Placement â†’ Routing â†’ Timing
- **Optimization**: Simulated Annealing, physics-based methods
- **Graph Algorithms**: A* search, DAG traversal, topological sort
- **VLSI Metrics**: HPWL, overlap, utilization, WNS/TNS, congestion
- **Software Engineering**: Modular design, unit testing, documentation

---

## ğŸ“– References

1. Shahookar & Mazumder, "VLSI Cell Placement Techniques," *ACM Computing Surveys*, 1991
2. Kirkpatrick et al., "Optimization by Simulated Annealing," *Science*, 1983
3. Cong et al., "An Interconnect-Centric Design Flow for Nanometer Technologies," *Proc. IEEE*, 2001
4. Kahng et al., *VLSI Physical Design: From Graph Partitioning to Timing Closure*, Springer, 2011

---

## ğŸ“œ License

MIT License â€” see [LICENSE](LICENSE) for details.

---

## ğŸ¤ Contributing

Contributions welcome! Please open an issue or submit a PR.

1. Fork the repo
2. Create a feature branch (`git checkout -b feature/amazing-feature`)
3. Commit your changes (`git commit -m 'Add amazing feature'`)
4. Push to branch (`git push origin feature/amazing-feature`)
5. Open a Pull Request
