# Autogenerated CACTI config file
-size (bytes) 4194304
-block size (bytes) 512
-associativity 1
-UCA bank count 8
-read-write port 1
-exclusive read port 0
-exclusive write port 0
-single ended read ports 2
-technology (u) 0.032
-page size (bits) 8192
-burst length 32
-internal prefetch width 8
-Data array cell type - "lp-dram"
-Data array peripheral type - "itrs-hp"
-Tag array cell type - "itrs-hp"
-Tag array peripheral type - "itrs-hp"
-output/input bus width 256
-operating temperature (K) 320
-cache type "main-memory"
-tag size (b) 3
-access mode - "normal"
-design objective 1:0:7:0:72
-deviate 60:100000:49503:826935:1000000
-NUCAdesign objective 100:100:0:0:100
-NUCAdeviate 10:8632:4872:9742:10000
-Optimize "NONE"
-Cache model - "UCA"
-NUCA bank count 0
-Wire signalling - "Global_20"
-Wire inside mat - "global"
-Wire outside mat - "global"
-Interconnect projection - "conservative"
-Core count 8
-Cache level - "L3"
