// Seed: 3638060112
module module_0 (
    output tri id_0,
    output supply1 id_1,
    input tri id_2,
    input supply1 id_3,
    output uwire id_4
);
  assign id_4 = id_2;
  wire id_6;
  module_2(
      id_6, id_6
  );
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    output tri1 id_2,
    input wire id_3,
    inout wire id_4
);
  wire id_6;
  module_0(
      id_2, id_4, id_0, id_1, id_2
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  wire id_4;
  wire id_5;
  assign id_1 = id_5;
  supply1 id_6;
  wire id_7;
  wire id_8;
  assign id_6 = 1'd0;
endmodule
