GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\zcq\OneDrive\UoG_challenge_course\TangPrimer-20K-example-main\TangPrimer-20K-example-main\HDMI\src\dvi_tx\dvi_tx.v'
Analyzing Verilog file 'C:\Users\zcq\OneDrive\UoG_challenge_course\TangPrimer-20K-example-main\TangPrimer-20K-example-main\HDMI\src\gowin_rpll\TMDS_rPLL.v'
Analyzing Verilog file 'C:\Users\zcq\OneDrive\UoG_challenge_course\TangPrimer-20K-example-main\TangPrimer-20K-example-main\HDMI\src\testpattern.v'
Analyzing Verilog file 'C:\Users\zcq\OneDrive\UoG_challenge_course\TangPrimer-20K-example-main\TangPrimer-20K-example-main\HDMI\src\video_top.v'
WARN  (EX3628) : Redeclaration of ANSI port 'HDMI_HPD' is not allowed("C:\Users\zcq\OneDrive\UoG_challenge_course\TangPrimer-20K-example-main\TangPrimer-20K-example-main\HDMI\src\video_top.v":37)
Analyzing Verilog file 'C:\Users\zcq\OneDrive\UoG_challenge_course\TangPrimer-20K-example-main\TangPrimer-20K-example-main\HDMI\src\pattengenerator.v'
Compiling module 'video_top'("C:\Users\zcq\OneDrive\UoG_challenge_course\TangPrimer-20K-example-main\TangPrimer-20K-example-main\HDMI\src\video_top.v":24)
Compiling module 'testpattern'("C:\Users\zcq\OneDrive\UoG_challenge_course\TangPrimer-20K-example-main\TangPrimer-20K-example-main\HDMI\src\testpattern.v":17)
Compiling module 'TMDS_rPLL'("C:\Users\zcq\OneDrive\UoG_challenge_course\TangPrimer-20K-example-main\TangPrimer-20K-example-main\HDMI\src\gowin_rpll\TMDS_rPLL.v":9)
Compiling module 'DVI_TX_Top'("C:\Users\zcq\OneDrive\UoG_challenge_course\TangPrimer-20K-example-main\TangPrimer-20K-example-main\HDMI\src\dvi_tx\dvi_tx.v":1048)
Compiling module '**'("C:\Users\zcq\OneDrive\UoG_challenge_course\TangPrimer-20K-example-main\TangPrimer-20K-example-main\HDMI\src\dvi_tx\dvi_tx.v":0)
Compiling module '**'("C:\Users\zcq\OneDrive\UoG_challenge_course\TangPrimer-20K-example-main\TangPrimer-20K-example-main\HDMI\src\dvi_tx\dvi_tx.v":0)
Compiling module '**'("C:\Users\zcq\OneDrive\UoG_challenge_course\TangPrimer-20K-example-main\TangPrimer-20K-example-main\HDMI\src\dvi_tx\dvi_tx.v":0)
Compiling module '**'("C:\Users\zcq\OneDrive\UoG_challenge_course\TangPrimer-20K-example-main\TangPrimer-20K-example-main\HDMI\src\dvi_tx\dvi_tx.v":0)
NOTE  (EX0101) : Current top module is "video_top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\zcq\OneDrive\UoG_challenge_course\TangPrimer-20K-example-main\TangPrimer-20K-example-main\HDMI\impl\gwsynthesis\dk_video.vg" completed
[100%] Generate report file "C:\Users\zcq\OneDrive\UoG_challenge_course\TangPrimer-20K-example-main\TangPrimer-20K-example-main\HDMI\impl\gwsynthesis\dk_video_syn.rpt.html" completed
GowinSynthesis finish
