/**
 * @file reg.h
 * @brief Atheros WiFi å¯„å­˜å™¨æ“ä½œæ¥å£
 */

#ifndef REG_H
#define REG_H

#include "types.h"

// å¯„å­˜å™¨è¯»å†™æ“ä½œ
static inline uint32_t atheros_reg_read(uint32_t mem_base, uint32_t offset) {
    return *(volatile uint32_t *)(mem_base + offset);
}

static inline void atheros_reg_write(uint32_t mem_base, uint32_t offset, uint32_t value) {
    // ğŸ”¥ å…³é”®ä¿®å¤ï¼šPCIe MMIO å†™å…¥éœ€è¦å†…å­˜å±éšœç¡®ä¿å†™å…¥é¡ºåº
    // ä½¿ç”¨ Intel çš„å†…å­˜å±éšœæŒ‡ä»¤ç¡®ä¿å†™å…¥å®Œæˆåæ‰ç»§ç»­
    *(volatile uint32_t *)(mem_base + offset) = value;

    // ğŸ”¥ å†…å­˜å±éšœï¼šç¡®ä¿å†™å…¥å®Œæˆåå†ç»§ç»­
    // å¯¹äº PCIe è®¾å¤‡ï¼Œè¿™æ˜¯å…³é”®ï¼å¦åˆ™å†™å…¥å¯èƒ½è¢«ç¼“å­˜æˆ–é‡æ’åº
    __asm__ volatile("sfence" ::: "memory");  // Store Fence

    // ğŸ”¥ å¯é€‰ï¼šè¯»å›å¼ºåˆ¶åˆ·æ–°ï¼ˆæŸäº›ç¡¬ä»¶éœ€è¦ï¼‰
    // volatile uint32_t dummy = *(volatile uint32_t *)(mem_base + offset);
    // (void)dummy;
}

// ä½æ“ä½œ
static inline uint32_t atheros_reg_set_bits(uint32_t mem_base, uint32_t offset, uint32_t bits) {
    uint32_t val = atheros_reg_read(mem_base, offset);
    val |= bits;
    atheros_reg_write(mem_base, offset, val);
    return val;
}

static inline uint32_t atheros_reg_clear_bits(uint32_t mem_base, uint32_t offset, uint32_t bits) {
    uint32_t val = atheros_reg_read(mem_base, offset);
    val &= ~bits;
    atheros_reg_write(mem_base, offset, val);
    return val;
}

static inline uint32_t atheros_reg_modify_bits(uint32_t mem_base, uint32_t offset,
                                               uint32_t mask, uint32_t value) {
    uint32_t val = atheros_reg_read(mem_base, offset);
    val = (val & ~mask) | (value & mask);
    atheros_reg_write(mem_base, offset, val);
    return val;
}

// ç­‰å¾…ä½è®¾ç½®/æ¸…é™¤
static inline int atheros_reg_wait_for_bits(uint32_t mem_base, uint32_t offset,
                                           uint32_t bits, int set, int timeout_us) {
    volatile int i;
    for (i = 0; i < timeout_us; i++) {
        uint32_t val = atheros_reg_read(mem_base, offset);
        if (set ? (val & bits) : !(val & bits)) {
            return 0;
        }
        // å»¶è¿Ÿ 1 å¾®ç§’
        __asm__ volatile("nop");
    }
    return -1;  // è¶…æ—¶
}

// å¯„å­˜å™¨å—è¯»å†™
void atheros_reg_read_block(uint32_t mem_base, uint32_t offset,
                           void *buffer, uint32_t len);
void atheros_reg_write_block(uint32_t mem_base, uint32_t offset,
                            const void *buffer, uint32_t len);

// EEPROM æ“ä½œ
int atheros_eeprom_read(uint32_t mem_base, uint32_t offset, void *data, uint32_t len);
int atheros_eeprom_write(uint32_t mem_base, uint32_t offset, const void *data, uint32_t len);

#endif // REG_H
