Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon May 29 17:46:52 2023
| Host         : DESKTOP-ILEUCHM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file func_timing_summary_routed.rpt -pb func_timing_summary_routed.pb -rpx func_timing_summary_routed.rpx -warn_on_violation
| Design       : func
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 14 register/latch pins with no clock driven by root clock pin: divider/div_clk_o_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 30 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.731        0.000                      0                  317        0.201        0.000                      0                  317        4.500        0.000                       0                   153  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.731        0.000                      0                  317        0.201        0.000                      0                  317        4.500        0.000                       0                   153  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.731ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.731ns  (required time - arrival time)
  Source:                 mult1/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult1/result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 2.211ns (41.948%)  route 3.060ns (58.052%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.719     5.322    mult1/clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  mult1/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.478     5.800 r  mult1/state_reg[1]/Q
                         net (fo=19, routed)          1.572     7.372    mult1/state_reg[1]
    SLICE_X8Y84          LUT6 (Prop_lut6_I2_O)        0.295     7.667 f  mult1/result[8]_i_8/O
                         net (fo=1, routed)           0.660     8.326    mult1/result[8]_i_8_n_0
    SLICE_X6Y86          LUT2 (Prop_lut2_I1_O)        0.117     8.443 r  mult1/result[8]_i_6__0/O
                         net (fo=3, routed)           0.302     8.745    mult1/result[8]_i_6__0_n_0
    SLICE_X6Y86          LUT2 (Prop_lut2_I1_O)        0.348     9.093 r  mult1/result[0]_i_6/O
                         net (fo=8, routed)           0.526     9.620    mult1/result[0]_i_6_n_0
    SLICE_X7Y84          LUT3 (Prop_lut3_I0_O)        0.124     9.744 r  mult1/result[0]_i_2/O
                         net (fo=1, routed)           0.000     9.744    mult1/result[0]_i_2_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.145 r  mult1/result_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.145    mult1/result_reg[0]_i_1_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.259 r  mult1/result_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.259    mult1/result_reg[4]_i_1_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.593 r  mult1/result_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.593    mult1/result_reg[8]_i_1_n_6
    SLICE_X7Y86          FDRE                                         r  mult1/result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.598    15.021    mult1/clk_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  mult1/result_reg[9]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X7Y86          FDRE (Setup_fdre_C_D)        0.062    15.323    mult1/result_reg[9]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -10.593    
  -------------------------------------------------------------------
                         slack                                  4.731    

Slack (MET) :             4.842ns  (required time - arrival time)
  Source:                 mult1/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult1/result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 2.100ns (40.699%)  route 3.060ns (59.301%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.719     5.322    mult1/clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  mult1/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.478     5.800 r  mult1/state_reg[1]/Q
                         net (fo=19, routed)          1.572     7.372    mult1/state_reg[1]
    SLICE_X8Y84          LUT6 (Prop_lut6_I2_O)        0.295     7.667 f  mult1/result[8]_i_8/O
                         net (fo=1, routed)           0.660     8.326    mult1/result[8]_i_8_n_0
    SLICE_X6Y86          LUT2 (Prop_lut2_I1_O)        0.117     8.443 r  mult1/result[8]_i_6__0/O
                         net (fo=3, routed)           0.302     8.745    mult1/result[8]_i_6__0_n_0
    SLICE_X6Y86          LUT2 (Prop_lut2_I1_O)        0.348     9.093 r  mult1/result[0]_i_6/O
                         net (fo=8, routed)           0.526     9.620    mult1/result[0]_i_6_n_0
    SLICE_X7Y84          LUT3 (Prop_lut3_I0_O)        0.124     9.744 r  mult1/result[0]_i_2/O
                         net (fo=1, routed)           0.000     9.744    mult1/result[0]_i_2_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.145 r  mult1/result_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.145    mult1/result_reg[0]_i_1_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.259 r  mult1/result_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.259    mult1/result_reg[4]_i_1_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.482 r  mult1/result_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.482    mult1/result_reg[8]_i_1_n_7
    SLICE_X7Y86          FDRE                                         r  mult1/result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.598    15.021    mult1/clk_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  mult1/result_reg[8]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X7Y86          FDRE (Setup_fdre_C_D)        0.062    15.323    mult1/result_reg[8]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -10.482    
  -------------------------------------------------------------------
                         slack                                  4.842    

Slack (MET) :             4.848ns  (required time - arrival time)
  Source:                 mult1/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult1/result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.157ns  (logic 2.097ns (40.664%)  route 3.060ns (59.336%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.719     5.322    mult1/clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  mult1/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.478     5.800 r  mult1/state_reg[1]/Q
                         net (fo=19, routed)          1.572     7.372    mult1/state_reg[1]
    SLICE_X8Y84          LUT6 (Prop_lut6_I2_O)        0.295     7.667 f  mult1/result[8]_i_8/O
                         net (fo=1, routed)           0.660     8.326    mult1/result[8]_i_8_n_0
    SLICE_X6Y86          LUT2 (Prop_lut2_I1_O)        0.117     8.443 r  mult1/result[8]_i_6__0/O
                         net (fo=3, routed)           0.302     8.745    mult1/result[8]_i_6__0_n_0
    SLICE_X6Y86          LUT2 (Prop_lut2_I1_O)        0.348     9.093 r  mult1/result[0]_i_6/O
                         net (fo=8, routed)           0.526     9.620    mult1/result[0]_i_6_n_0
    SLICE_X7Y84          LUT3 (Prop_lut3_I0_O)        0.124     9.744 r  mult1/result[0]_i_2/O
                         net (fo=1, routed)           0.000     9.744    mult1/result[0]_i_2_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.145 r  mult1/result_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.145    mult1/result_reg[0]_i_1_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.479 r  mult1/result_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.479    mult1/result_reg[4]_i_1_n_6
    SLICE_X7Y85          FDRE                                         r  mult1/result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.598    15.021    mult1/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  mult1/result_reg[5]/C
                         clock pessimism              0.279    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X7Y85          FDRE (Setup_fdre_C_D)        0.062    15.326    mult1/result_reg[5]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                         -10.479    
  -------------------------------------------------------------------
                         slack                                  4.848    

Slack (MET) :             4.869ns  (required time - arrival time)
  Source:                 mult1/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult1/result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.136ns  (logic 2.076ns (40.422%)  route 3.060ns (59.578%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.719     5.322    mult1/clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  mult1/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.478     5.800 r  mult1/state_reg[1]/Q
                         net (fo=19, routed)          1.572     7.372    mult1/state_reg[1]
    SLICE_X8Y84          LUT6 (Prop_lut6_I2_O)        0.295     7.667 f  mult1/result[8]_i_8/O
                         net (fo=1, routed)           0.660     8.326    mult1/result[8]_i_8_n_0
    SLICE_X6Y86          LUT2 (Prop_lut2_I1_O)        0.117     8.443 r  mult1/result[8]_i_6__0/O
                         net (fo=3, routed)           0.302     8.745    mult1/result[8]_i_6__0_n_0
    SLICE_X6Y86          LUT2 (Prop_lut2_I1_O)        0.348     9.093 r  mult1/result[0]_i_6/O
                         net (fo=8, routed)           0.526     9.620    mult1/result[0]_i_6_n_0
    SLICE_X7Y84          LUT3 (Prop_lut3_I0_O)        0.124     9.744 r  mult1/result[0]_i_2/O
                         net (fo=1, routed)           0.000     9.744    mult1/result[0]_i_2_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.145 r  mult1/result_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.145    mult1/result_reg[0]_i_1_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.458 r  mult1/result_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.458    mult1/result_reg[4]_i_1_n_4
    SLICE_X7Y85          FDRE                                         r  mult1/result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.598    15.021    mult1/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  mult1/result_reg[7]/C
                         clock pessimism              0.279    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X7Y85          FDRE (Setup_fdre_C_D)        0.062    15.326    mult1/result_reg[7]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                         -10.458    
  -------------------------------------------------------------------
                         slack                                  4.869    

Slack (MET) :             4.943ns  (required time - arrival time)
  Source:                 mult1/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult1/result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.062ns  (logic 2.002ns (39.551%)  route 3.060ns (60.449%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.719     5.322    mult1/clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  mult1/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.478     5.800 r  mult1/state_reg[1]/Q
                         net (fo=19, routed)          1.572     7.372    mult1/state_reg[1]
    SLICE_X8Y84          LUT6 (Prop_lut6_I2_O)        0.295     7.667 f  mult1/result[8]_i_8/O
                         net (fo=1, routed)           0.660     8.326    mult1/result[8]_i_8_n_0
    SLICE_X6Y86          LUT2 (Prop_lut2_I1_O)        0.117     8.443 r  mult1/result[8]_i_6__0/O
                         net (fo=3, routed)           0.302     8.745    mult1/result[8]_i_6__0_n_0
    SLICE_X6Y86          LUT2 (Prop_lut2_I1_O)        0.348     9.093 r  mult1/result[0]_i_6/O
                         net (fo=8, routed)           0.526     9.620    mult1/result[0]_i_6_n_0
    SLICE_X7Y84          LUT3 (Prop_lut3_I0_O)        0.124     9.744 r  mult1/result[0]_i_2/O
                         net (fo=1, routed)           0.000     9.744    mult1/result[0]_i_2_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.145 r  mult1/result_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.145    mult1/result_reg[0]_i_1_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.384 r  mult1/result_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.384    mult1/result_reg[4]_i_1_n_5
    SLICE_X7Y85          FDRE                                         r  mult1/result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.598    15.021    mult1/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  mult1/result_reg[6]/C
                         clock pessimism              0.279    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X7Y85          FDRE (Setup_fdre_C_D)        0.062    15.326    mult1/result_reg[6]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                         -10.384    
  -------------------------------------------------------------------
                         slack                                  4.943    

Slack (MET) :             4.959ns  (required time - arrival time)
  Source:                 mult1/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult1/result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.046ns  (logic 1.986ns (39.359%)  route 3.060ns (60.641%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.719     5.322    mult1/clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  mult1/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.478     5.800 r  mult1/state_reg[1]/Q
                         net (fo=19, routed)          1.572     7.372    mult1/state_reg[1]
    SLICE_X8Y84          LUT6 (Prop_lut6_I2_O)        0.295     7.667 f  mult1/result[8]_i_8/O
                         net (fo=1, routed)           0.660     8.326    mult1/result[8]_i_8_n_0
    SLICE_X6Y86          LUT2 (Prop_lut2_I1_O)        0.117     8.443 r  mult1/result[8]_i_6__0/O
                         net (fo=3, routed)           0.302     8.745    mult1/result[8]_i_6__0_n_0
    SLICE_X6Y86          LUT2 (Prop_lut2_I1_O)        0.348     9.093 r  mult1/result[0]_i_6/O
                         net (fo=8, routed)           0.526     9.620    mult1/result[0]_i_6_n_0
    SLICE_X7Y84          LUT3 (Prop_lut3_I0_O)        0.124     9.744 r  mult1/result[0]_i_2/O
                         net (fo=1, routed)           0.000     9.744    mult1/result[0]_i_2_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.145 r  mult1/result_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.145    mult1/result_reg[0]_i_1_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.368 r  mult1/result_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.368    mult1/result_reg[4]_i_1_n_7
    SLICE_X7Y85          FDRE                                         r  mult1/result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.598    15.021    mult1/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  mult1/result_reg[4]/C
                         clock pessimism              0.279    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X7Y85          FDRE (Setup_fdre_C_D)        0.062    15.326    mult1/result_reg[4]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                         -10.368    
  -------------------------------------------------------------------
                         slack                                  4.959    

Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 mult2/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult2/result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 1.964ns (38.631%)  route 3.120ns (61.369%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.638     5.241    mult2/clk_IBUF_BUFG
    SLICE_X11Y82         FDRE                                         r  mult2/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y82         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  mult2/state_reg[1]/Q
                         net (fo=21, routed)          1.141     6.838    mult2/state_reg[1]
    SLICE_X3Y81          LUT6 (Prop_lut6_I2_O)        0.124     6.962 f  mult2/result[4]_i_14/O
                         net (fo=1, routed)           0.810     7.772    mult2/result[4]_i_14_n_0
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.118     7.890 r  mult2/result[4]_i_8__0/O
                         net (fo=5, routed)           0.468     8.358    mult2/result[4]_i_8__0_n_0
    SLICE_X11Y81         LUT2 (Prop_lut2_I1_O)        0.326     8.684 r  mult2/result[0]_i_6__0/O
                         net (fo=6, routed)           0.701     9.385    mult2/result[0]_i_6__0_n_0
    SLICE_X10Y81         LUT4 (Prop_lut4_I1_O)        0.124     9.509 r  mult2/result[0]_i_2__0/O
                         net (fo=1, routed)           0.000     9.509    mult2/result[0]_i_2__0_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.885 r  mult2/result_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.885    mult2/result_reg[0]_i_1__0_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.002 r  mult2/result_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.002    mult2/result_reg[4]_i_1__0_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.325 r  mult2/result_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.325    mult2/result_reg[8]_i_1__0_n_6
    SLICE_X10Y83         FDRE                                         r  mult2/result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.520    14.943    mult2/clk_IBUF_BUFG
    SLICE_X10Y83         FDRE                                         r  mult2/result_reg[9]/C
                         clock pessimism              0.275    15.218    
                         clock uncertainty           -0.035    15.182    
    SLICE_X10Y83         FDRE (Setup_fdre_C_D)        0.109    15.291    mult2/result_reg[9]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                         -10.325    
  -------------------------------------------------------------------
                         slack                                  4.967    

Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 load_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a_mul_1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.352ns  (logic 1.126ns (25.873%)  route 3.226ns (74.127%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.720     5.323    clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  load_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 f  load_reg[2]/Q
                         net (fo=35, routed)          1.107     6.948    load_reg_n_0_[2]
    SLICE_X4Y84          LUT3 (Prop_lut3_I2_O)        0.152     7.100 r  a_mul_1[3]_i_3/O
                         net (fo=20, routed)          0.540     7.640    a_mul_1[3]_i_3_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.332     7.972 r  a_mul_1[3]_i_1/O
                         net (fo=13, routed)          0.867     8.839    a_mul_1[3]_i_1_n_0
    SLICE_X9Y85          LUT2 (Prop_lut2_I0_O)        0.124     8.963 r  a_mul_1[7]_i_1/O
                         net (fo=4, routed)           0.712     9.675    a_mul_1[7]_i_1_n_0
    SLICE_X6Y84          FDRE                                         r  a_mul_1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.597    15.020    clk_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  a_mul_1_reg[6]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X6Y84          FDRE (Setup_fdre_C_R)       -0.524    14.719    a_mul_1_reg[6]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 load_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a_mul_1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.352ns  (logic 1.126ns (25.873%)  route 3.226ns (74.127%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.720     5.323    clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  load_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 f  load_reg[2]/Q
                         net (fo=35, routed)          1.107     6.948    load_reg_n_0_[2]
    SLICE_X4Y84          LUT3 (Prop_lut3_I2_O)        0.152     7.100 r  a_mul_1[3]_i_3/O
                         net (fo=20, routed)          0.540     7.640    a_mul_1[3]_i_3_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.332     7.972 r  a_mul_1[3]_i_1/O
                         net (fo=13, routed)          0.867     8.839    a_mul_1[3]_i_1_n_0
    SLICE_X9Y85          LUT2 (Prop_lut2_I0_O)        0.124     8.963 r  a_mul_1[7]_i_1/O
                         net (fo=4, routed)           0.712     9.675    a_mul_1[7]_i_1_n_0
    SLICE_X6Y84          FDRE                                         r  a_mul_1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.597    15.020    clk_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  a_mul_1_reg[7]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X6Y84          FDRE (Setup_fdre_C_R)       -0.524    14.719    a_mul_1_reg[7]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.071ns  (required time - arrival time)
  Source:                 mult2/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult2/result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.980ns  (logic 1.860ns (37.349%)  route 3.120ns (62.651%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.638     5.241    mult2/clk_IBUF_BUFG
    SLICE_X11Y82         FDRE                                         r  mult2/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y82         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  mult2/state_reg[1]/Q
                         net (fo=21, routed)          1.141     6.838    mult2/state_reg[1]
    SLICE_X3Y81          LUT6 (Prop_lut6_I2_O)        0.124     6.962 f  mult2/result[4]_i_14/O
                         net (fo=1, routed)           0.810     7.772    mult2/result[4]_i_14_n_0
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.118     7.890 r  mult2/result[4]_i_8__0/O
                         net (fo=5, routed)           0.468     8.358    mult2/result[4]_i_8__0_n_0
    SLICE_X11Y81         LUT2 (Prop_lut2_I1_O)        0.326     8.684 r  mult2/result[0]_i_6__0/O
                         net (fo=6, routed)           0.701     9.385    mult2/result[0]_i_6__0_n_0
    SLICE_X10Y81         LUT4 (Prop_lut4_I1_O)        0.124     9.509 r  mult2/result[0]_i_2__0/O
                         net (fo=1, routed)           0.000     9.509    mult2/result[0]_i_2__0_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.885 r  mult2/result_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.885    mult2/result_reg[0]_i_1__0_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.002 r  mult2/result_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.002    mult2/result_reg[4]_i_1__0_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.221 r  mult2/result_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    10.221    mult2/result_reg[8]_i_1__0_n_7
    SLICE_X10Y83         FDRE                                         r  mult2/result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.520    14.943    mult2/clk_IBUF_BUFG
    SLICE_X10Y83         FDRE                                         r  mult2/result_reg[8]/C
                         clock pessimism              0.275    15.218    
                         clock uncertainty           -0.035    15.182    
    SLICE_X10Y83         FDRE (Setup_fdre_C_D)        0.109    15.291    mult2/result_reg[8]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                         -10.221    
  -------------------------------------------------------------------
                         slack                                  5.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 X_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a_adder_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.662%)  route 0.125ns (37.338%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.598     1.517    clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  X_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  X_reg[1]/Q
                         net (fo=3, routed)           0.125     1.806    mult2/Q[1]
    SLICE_X6Y81          LUT6 (Prop_lut6_I0_O)        0.045     1.851 r  mult2/a_adder[1]_i_1/O
                         net (fo=1, routed)           0.000     1.851    a_adder0_in[1]
    SLICE_X6Y81          FDRE                                         r  a_adder_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.865     2.030    clk_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  a_adder_reg[1]/C
                         clock pessimism             -0.500     1.529    
    SLICE_X6Y81          FDRE (Hold_fdre_C_D)         0.121     1.650    a_adder_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 B_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_adder_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.528%)  route 0.161ns (46.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  B_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  B_reg[5]/Q
                         net (fo=3, routed)           0.161     1.818    B_reg_n_0_[5]
    SLICE_X2Y82          LUT6 (Prop_lut6_I4_O)        0.045     1.863 r  b_adder[5]_i_1/O
                         net (fo=1, routed)           0.000     1.863    b_adder[5]_i_1_n_0
    SLICE_X2Y82          FDRE                                         r  b_adder_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.869     2.034    clk_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  b_adder_reg[5]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.121     1.652    b_adder_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 S_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.246%)  route 0.151ns (44.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.597     1.516    clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  S_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  S_reg[2]/Q
                         net (fo=15, routed)          0.151     1.808    adder/B_reg[4][2]
    SLICE_X4Y80          LUT6 (Prop_lut6_I2_O)        0.045     1.853 r  adder/B[7]_i_1/O
                         net (fo=1, routed)           0.000     1.853    B[7]
    SLICE_X4Y80          FDRE                                         r  B_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.864     2.029    clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  B_reg[7]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X4Y80          FDRE (Hold_fdre_C_D)         0.092     1.641    B_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 B_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_adder_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.546%)  route 0.189ns (50.454%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  B_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  B_reg[4]/Q
                         net (fo=3, routed)           0.189     1.844    B_reg_n_0_[4]
    SLICE_X2Y82          LUT6 (Prop_lut6_I4_O)        0.045     1.889 r  b_adder[4]_i_1/O
                         net (fo=1, routed)           0.000     1.889    b_adder[4]_i_1_n_0
    SLICE_X2Y82          FDRE                                         r  b_adder_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.869     2.034    clk_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  b_adder_reg[4]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.120     1.674    b_adder_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 S_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a_adder_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.608%)  route 0.155ns (45.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.598     1.517    clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  S_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  S_reg[4]/Q
                         net (fo=11, routed)          0.155     1.813    mult2/a_adder_reg[5][4]
    SLICE_X7Y82          LUT6 (Prop_lut6_I4_O)        0.045     1.858 r  mult2/a_adder[4]_i_1/O
                         net (fo=1, routed)           0.000     1.858    a_adder0_in[4]
    SLICE_X7Y82          FDRE                                         r  a_adder_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.866     2.031    clk_IBUF_BUFG
    SLICE_X7Y82          FDRE                                         r  a_adder_reg[4]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X7Y82          FDRE (Hold_fdre_C_D)         0.091     1.642    a_adder_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 X_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a_adder_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.216%)  route 0.122ns (36.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.595     1.514    clk_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  X_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.164     1.678 r  X_reg[6]/Q
                         net (fo=3, routed)           0.122     1.800    mult2/Q[6]
    SLICE_X7Y82          LUT6 (Prop_lut6_I1_O)        0.045     1.845 r  mult2/a_adder[6]_i_1/O
                         net (fo=1, routed)           0.000     1.845    a_adder0_in[6]
    SLICE_X7Y82          FDRE                                         r  a_adder_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.866     2.031    clk_IBUF_BUFG
    SLICE_X7Y82          FDRE                                         r  a_adder_reg[6]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X7Y82          FDRE (Hold_fdre_C_D)         0.092     1.622    a_adder_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 mult2/result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult2/result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.293ns (81.142%)  route 0.068ns (18.858%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.569     1.488    mult2/clk_IBUF_BUFG
    SLICE_X10Y82         FDRE                                         r  mult2/result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  mult2/result_reg[4]/Q
                         net (fo=3, routed)           0.068     1.720    mult2/result_reg[4]
    SLICE_X10Y82         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.849 r  mult2/result_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.849    mult2/result_reg[4]_i_1__0_n_6
    SLICE_X10Y82         FDRE                                         r  mult2/result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.838     2.003    mult2/clk_IBUF_BUFG
    SLICE_X10Y82         FDRE                                         r  mult2/result_reg[5]/C
                         clock pessimism             -0.514     1.488    
    SLICE_X10Y82         FDRE (Hold_fdre_C_D)         0.134     1.622    mult2/result_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 mult2/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult2/result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.251ns (66.991%)  route 0.124ns (33.009%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.568     1.487    mult2/clk_IBUF_BUFG
    SLICE_X11Y81         FDRE                                         r  mult2/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  mult2/state_reg[2]/Q
                         net (fo=19, routed)          0.124     1.752    mult2/state_reg[2]
    SLICE_X10Y81         LUT4 (Prop_lut4_I0_O)        0.045     1.797 r  mult2/result[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.797    mult2/result[0]_i_3__0_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.862 r  mult2/result_reg[0]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.862    mult2/result_reg[0]_i_1__0_n_5
    SLICE_X10Y81         FDRE                                         r  mult2/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.837     2.002    mult2/clk_IBUF_BUFG
    SLICE_X10Y81         FDRE                                         r  mult2/result_reg[2]/C
                         clock pessimism             -0.501     1.500    
    SLICE_X10Y81         FDRE (Hold_fdre_C_D)         0.134     1.634    mult2/result_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 mult1/result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult1/result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.268ns (79.754%)  route 0.068ns (20.246%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.599     1.518    mult1/clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  mult1/result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  mult1/result_reg[2]/Q
                         net (fo=5, routed)           0.068     1.727    mult1/res_mul_1[2]
    SLICE_X7Y84          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.854 r  mult1/result_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.854    mult1/result_reg[0]_i_1_n_4
    SLICE_X7Y84          FDRE                                         r  mult1/result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.868     2.033    mult1/clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  mult1/result_reg[3]/C
                         clock pessimism             -0.514     1.518    
    SLICE_X7Y84          FDRE (Hold_fdre_C_D)         0.105     1.623    mult1/result_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 mult1/result_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult1/result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.268ns (79.739%)  route 0.068ns (20.261%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.599     1.518    mult1/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  mult1/result_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  mult1/result_reg[6]/Q
                         net (fo=4, routed)           0.068     1.727    mult1/DI[2]
    SLICE_X7Y85          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.854 r  mult1/result_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.854    mult1/result_reg[4]_i_1_n_4
    SLICE_X7Y85          FDRE                                         r  mult1/result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.869     2.034    mult1/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  mult1/result_reg[7]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X7Y85          FDRE (Hold_fdre_C_D)         0.105     1.623    mult1/result_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y79     B_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y80     B_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y79     B_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y80     B_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y79     B_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y80     B_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y79     B_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y80     B_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y79     B_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     B_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y82     a_adder_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y82     a_adder_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y82     a_adder_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y82     a_adder_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     divider/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     divider/cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     divider/cnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     divider/cnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     divider/cnt_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y83     X_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     X_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     X_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y83     X_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y83     X_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     a_adder_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     a_adder_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     busy_inner_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     divider/cnt_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     divider/cnt_reg[21]/C



