<!doctype html><html lang=en><head><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1,viewport-fit=cover"><base href=https://www.lowrisc.org><link rel=icon type=image/png sizes=32x32 href=/favicon.png><title>Simulations and FPGA Demo &middot; lowRISC: Collaborative open silicon engineering</title><link href=/main.b716e.css rel=stylesheet><script defer data-domain=lowrisc.org src=https://plausible.io/js/script.js></script></head><body><header><nav class="navbar navbar-expand-md navbar-light"><div class=container><a class=navbar-brand href=#><img src=/img/logo/logo-dualcolor.svg alt=lowRISC></a>
<button class=navbar-toggler type=button data-toggle=collapse data-target=#navbarCollapse aria-controls=navbarCollapse aria-expanded=false aria-label="Toggle navigation">
<span class=navbar-toggler-icon></span></button><div class="collapse navbar-collapse" id=navbarCollapse><ul class="navbar-nav ml-auto"><li class=nav-item><a href=/our-work class=nav-link>Our work</a></li><li class=nav-item><a href=/open-silicon class=nav-link>Open Silicon</a></li><li class=nav-item><a href=/community class=nav-link>Community</a></li><li class=nav-item><a href=/news class=nav-link>News</a></li><li class=nav-item><a href=/jobs class=nav-link>Jobs</a></li><li class=nav-item><a href=/about class=nav-link>About us</a></li><li class=nav-item><a class="btn lr-navbar-btn-gh" href=https://github.com/lowrisc>GitHub</a></li></ul></div></div></nav></header><main role=main><div class=container><h1>Simulations and FPGA Demo</h1><p>This release works with three different simulators and provides an FPGA demo using either a <a href=http://www.xilinx.com/products/boards-and-kits/ek-k7-kc705-g.html>Xilinx Kintex-7 KC705 evaluation kit</a> or a low-end <a href=http://store.digilentinc.com/nexys-4-ddr-artix-7-fpga-trainer-board-recommended-for-ece-curriculum/>Nexysâ„¢4 DDR Artix-7 FPGA Board</a>.</p><ul><li><p><a href=/docs/untether-v0.2/spike/>Behavioural Simulation (Spike)</a><br>A fast instruction level simulator. The &ldquo;golden&rdquo; implementation of Rocket cores.<br>Peripheral support from the front-end server (not compatible with the FPGA implemantion).</p></li><li><p><a href=https://www.lowrisc.org/docs/untether-v0.2/vsim/>RTL simulation</a><br>RTL-level simulation for the whole lowRISC SoC provided by <a href=https://www.lowrisc.org/docs/untether-v0.2/verilator/>Verilator</a>.<br>Behavioural memory model and simple HTIF for ISA regression test.</p></li><li><p><a href=https://www.lowrisc.org/docs/untether-v0.2/fpga-demo/>FPGA demo</a><br>A RISC-V Linux demo on KC705/NEXYS4-DDR.<br>Peripherals (KC705): 1GB DDR3 DRAM, UART, SD+FAT32.<br>Peripherals (NEXYS4-DDR): 128MB DDR2 DRAM, UART, MicroSD+FAT32.<br></p></li><li><p><a href=https://www.lowrisc.org/docs/untether-v0.2/fpga-sim/>FPGA simulation</a><br>Pre-synthesis FPGA simulation for the whole lowRISC SoC provided by Xilinx ISim (a part of Xilinx Vivado).<br>Providing the full peripheral simulation with different configuration options.</p></li></ul></div></main><footer class=lr-footer><div class=container><div class=row><div class="col-lg-2 d-none d-lg-block"><img src=/img/logo/logo-dualcolor.svg width=150px></div><div class=col><p><small>The text content on this website is licensed under a <a href=https://creativecommons.org/licenses/by/4.0/>Creative Commons Attribution 4.0 International License</a>, except where otherwise noted. No license is granted for logos or other trademarks. Other content &copy; lowRISC Contributors.</small></p><p><small><a href=/privacy-policy>Privacy and cookies policy</a>
&middot; <a href=/usage-licence>Usage licence</a></small></p></div><div class=col-lg-2><p><a href=#>Back to top</a></p></div></div></div></footer><script src=/main.b716e.js></script></body></html>