[Keyword]: top_pong_animated

[Design Category]: Interface Circuits

[Design Function Description]:
This design implements a VGA interface for an animated Pong game. It includes a clock management module to generate a 25MHz clock signal, a VGA core for generating synchronization signals and pixel coordinates, and a Pong game module that outputs RGB signals for display. The game features a classic Pong setup with breakable bricks instead of a solid wall.

[Input Signal Description]:
- `clk`: Clock input signal for the system.
- `rst_n`: Active-low reset signal to initialize the system.
- `key[1:0]`: 2-bit input for controlling the paddle movement; `key[1]` moves the paddle down, and `key[0]` moves it up.

[Output Signal Description]:
- `vga_out_r[4:0]`: 5-bit red component of the VGA output.
- `vga_out_g[5:0]`: 6-bit green component of the VGA output.
- `vga_out_b[4:0]`: 5-bit blue component of the VGA output.
- `vga_out_vs`: Vertical synchronization signal for VGA.
- `vga_out_hs`: Horizontal synchronization signal for VGA.


[Design Detail]:
`timescale 1ns / 1ps
module top_pong_animated
	(
		input clk, rst_n,
		input[1:0] key, //key[1] to move down,key[0] to move up
		output[4:0] vga_out_r,
		output[5:0] vga_out_g,
		output[4:0] vga_out_b,
		output vga_out_vs,vga_out_hs
    );
	 
	wire clk_out;
	wire video_on;
	wire[11:0] pixel_x,pixel_y;
	dcm_25MHz m0
   (// Clock in ports
		 .clk(clk),      // IN
		 // Clock out ports
		 .clk_out(clk_out),     // OUT
		 // Status and control signals
		 .RESET(RESET),// IN
		 .LOCKED(LOCKED)
	 );
	 
	 vga_core m1  //clock must be 25MHz for 640x480 
	(
		.clk(clk_out),
		.rst_n(rst_n), 
		.hsync(vga_out_hs),
		.vsync(vga_out_vs),
		.video_on(video_on),
		.pixel_x(pixel_x),
		.pixel_y(pixel_y)
    );
	 
	 pong_animated m2 //classic pong game but with breakable "bricks" rather than wall
	 (
		.clk(clk_out),
		.rst_n(rst_n),
		.key(key),
		.video_on(video_on),
		.pixel_x(pixel_x),
		.pixel_y(pixel_y),
		.r(vga_out_r),
		.g(vga_out_g),
		.b(vga_out_b)
    );	
	 
	 
	 
endmodule 
