
main.elf:     file format elf32-littlearm


Disassembly of section .text:

08000000 <Default_Handler>:
#pragma weak DMA2_Channel2_IRQHandler	= Default_Handler
#pragma weak DMA2_Channel3_IRQHandler	= Default_Handler
#pragma weak DMA2_Channel4_5_IRQHandler	= Default_Handler

void Default_Handler(void)
{
 8000000:	e7fe      	b.n	8000000 <Default_Handler>
 8000002:	bf00      	nop

08000004 <Reset_Handler>:
	/* zero the bss segment */
	dst = &_sbss;
	while(dst < &_ebss)
		*(dst++) = 0;
}
void Reset_Handler(void) {
 8000004:	4668      	mov	r0, sp
 8000006:	f020 0107 	bic.w	r1, r0, #7
 800000a:	468d      	mov	sp, r1
void __Init_Data(void) {
	unsigned long *src, *dst;
	/* copy the data segment into ram */
	src = &_sidata;
	dst = &_sdata;
	if (src != dst)
 800000c:	4814      	ldr	r0, [pc, #80]	; (8000060 <Reset_Handler+0x5c>)
 800000e:	4915      	ldr	r1, [pc, #84]	; (8000064 <Reset_Handler+0x60>)
 8000010:	4281      	cmp	r1, r0
	/* zero the bss segment */
	dst = &_sbss;
	while(dst < &_ebss)
		*(dst++) = 0;
}
void Reset_Handler(void) {
 8000012:	b508      	push	{r3, lr}
void __Init_Data(void) {
	unsigned long *src, *dst;
	/* copy the data segment into ram */
	src = &_sidata;
	dst = &_sdata;
	if (src != dst)
 8000014:	d009      	beq.n	800002a <Reset_Handler+0x26>
		while(dst < &_edata)
 8000016:	4b14      	ldr	r3, [pc, #80]	; (8000068 <Reset_Handler+0x64>)
 8000018:	4298      	cmp	r0, r3
 800001a:	d206      	bcs.n	800002a <Reset_Handler+0x26>
 800001c:	43c2      	mvns	r2, r0
 800001e:	4413      	add	r3, r2
 8000020:	f023 0203 	bic.w	r2, r3, #3
 8000024:	3204      	adds	r2, #4
 8000026:	f000 feeb 	bl	8000e00 <memcpy>
			*(dst++) = *(src++);
	/* zero the bss segment */
	dst = &_sbss;
	while(dst < &_ebss)
 800002a:	4810      	ldr	r0, [pc, #64]	; (800006c <Reset_Handler+0x68>)
 800002c:	4b10      	ldr	r3, [pc, #64]	; (8000070 <Reset_Handler+0x6c>)
 800002e:	4298      	cmp	r0, r3
 8000030:	d207      	bcs.n	8000042 <Reset_Handler+0x3e>
 8000032:	43c2      	mvns	r2, r0
 8000034:	4413      	add	r3, r2
 8000036:	f023 0203 	bic.w	r2, r3, #3
 800003a:	3204      	adds	r2, #4
 800003c:	2100      	movs	r1, #0
 800003e:	f000 ffc9 	bl	8000fd4 <memset>
		*(dst++) = 0;
}
void Reset_Handler(void) {
	__Init_Data(); /* Initialize memory, data and bss */
	extern u32 _isr_vectors_offs; /* the offset to the vector table in ram */
	SCB->VTOR = 0x08000000 | ((u32)&_isr_vectors_offs & (u32)0x1FFFFF80); /* set interrupt vector table address */
 8000042:	4b0c      	ldr	r3, [pc, #48]	; (8000074 <Reset_Handler+0x70>)
 8000044:	4a0c      	ldr	r2, [pc, #48]	; (8000078 <Reset_Handler+0x74>)
 8000046:	f023 4368 	bic.w	r3, r3, #3892314112	; 0xe8000000
 800004a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800004e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000052:	6093      	str	r3, [r2, #8]
	SystemInit(); /* configure the clock */
 8000054:	f000 f83a 	bl	80000cc <SystemInit>
	main(); /* start execution of the program */
 8000058:	f000 ff6c 	bl	8000f34 <main>
 800005c:	e7fe      	b.n	800005c <Reset_Handler+0x58>
 800005e:	bf00      	nop
 8000060:	20000000 	.word	0x20000000
 8000064:	08001070 	.word	0x08001070
 8000068:	20000024 	.word	0x20000024
 800006c:	20000024 	.word	0x20000024
 8000070:	20000024 	.word	0x20000024
 8000074:	00001070 	.word	0x00001070
 8000078:	e000ed00 	.word	0xe000ed00

0800007c <__Init_Data>:
void __Init_Data(void) {
	unsigned long *src, *dst;
	/* copy the data segment into ram */
	src = &_sidata;
	dst = &_sdata;
	if (src != dst)
 800007c:	490e      	ldr	r1, [pc, #56]	; (80000b8 <__Init_Data+0x3c>)
 800007e:	480f      	ldr	r0, [pc, #60]	; (80000bc <__Init_Data+0x40>)
 8000080:	4281      	cmp	r1, r0
 0, 0, 0, 0, 0,
 0, 0, 0,
 (intfunc)0xF1E0F85F
/* @0x1E0. This is for boot in RAM mode for STM32F10x High Density devices. */
};
void __Init_Data(void) {
 8000082:	b508      	push	{r3, lr}
	unsigned long *src, *dst;
	/* copy the data segment into ram */
	src = &_sidata;
	dst = &_sdata;
	if (src != dst)
 8000084:	d009      	beq.n	800009a <__Init_Data+0x1e>
		while(dst < &_edata)
 8000086:	4b0e      	ldr	r3, [pc, #56]	; (80000c0 <__Init_Data+0x44>)
 8000088:	4298      	cmp	r0, r3
 800008a:	d206      	bcs.n	800009a <__Init_Data+0x1e>
 800008c:	43c2      	mvns	r2, r0
 800008e:	441a      	add	r2, r3
 8000090:	f022 0203 	bic.w	r2, r2, #3
 8000094:	3204      	adds	r2, #4
 8000096:	f000 feb3 	bl	8000e00 <memcpy>
			*(dst++) = *(src++);
	/* zero the bss segment */
	dst = &_sbss;
	while(dst < &_ebss)
 800009a:	480a      	ldr	r0, [pc, #40]	; (80000c4 <__Init_Data+0x48>)
 800009c:	4b0a      	ldr	r3, [pc, #40]	; (80000c8 <__Init_Data+0x4c>)
 800009e:	4298      	cmp	r0, r3
 80000a0:	d209      	bcs.n	80000b6 <__Init_Data+0x3a>
 80000a2:	43c2      	mvns	r2, r0
 80000a4:	441a      	add	r2, r3
 80000a6:	f022 0203 	bic.w	r2, r2, #3
 80000aa:	3204      	adds	r2, #4
 80000ac:	2100      	movs	r1, #0
		*(dst++) = 0;
}
 80000ae:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80000b2:	f000 bf8f 	b.w	8000fd4 <memset>
 80000b6:	bd08      	pop	{r3, pc}
 80000b8:	08001070 	.word	0x08001070
 80000bc:	20000000 	.word	0x20000000
 80000c0:	20000024 	.word	0x20000024
 80000c4:	20000024 	.word	0x20000024
 80000c8:	20000024 	.word	0x20000024

080000cc <SystemInit>:
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80000cc:	4b36      	ldr	r3, [pc, #216]	; (80001a8 <SystemInit+0xdc>)

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80000ce:	4837      	ldr	r0, [pc, #220]	; (80001ac <SystemInit+0xe0>)
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80000d0:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80000d2:	2100      	movs	r1, #0
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80000d4:	f042 0201 	orr.w	r2, r2, #1
 80000d8:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80000da:	6099      	str	r1, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80000dc:	681a      	ldr	r2, [r3, #0]
 80000de:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80000e2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80000e6:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80000e8:	6058      	str	r0, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80000ea:	681a      	ldr	r2, [r3, #0]
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80000ec:	b082      	sub	sp, #8

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80000ee:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80000f2:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80000f4:	60d9      	str	r1, [r3, #12]
static void SetSysClock(void)
{
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80000f6:	9100      	str	r1, [sp, #0]
 80000f8:	9101      	str	r1, [sp, #4]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80000fa:	681a      	ldr	r2, [r3, #0]
 80000fc:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000100:	601a      	str	r2, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8000102:	461a      	mov	r2, r3
 8000104:	e003      	b.n	800010e <SystemInit+0x42>
    StartUpCounter++;
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8000106:	9b00      	ldr	r3, [sp, #0]
 8000108:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 800010c:	d009      	beq.n	8000122 <SystemInit+0x56>
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800010e:	6813      	ldr	r3, [r2, #0]
 8000110:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000114:	9301      	str	r3, [sp, #4]
    StartUpCounter++;
 8000116:	9b00      	ldr	r3, [sp, #0]
 8000118:	3301      	adds	r3, #1
 800011a:	9300      	str	r3, [sp, #0]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800011c:	9b01      	ldr	r3, [sp, #4]
 800011e:	2b00      	cmp	r3, #0
 8000120:	d0f1      	beq.n	8000106 <SystemInit+0x3a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8000122:	4b21      	ldr	r3, [pc, #132]	; (80001a8 <SystemInit+0xdc>)
 8000124:	681b      	ldr	r3, [r3, #0]
 8000126:	f413 3300 	ands.w	r3, r3, #131072	; 0x20000
  {
    HSEStatus = (uint32_t)0x01;
 800012a:	bf18      	it	ne
 800012c:	2301      	movne	r3, #1
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800012e:	9301      	str	r3, [sp, #4]
  }

  if (HSEStatus == (uint32_t)0x01)
 8000130:	9b01      	ldr	r3, [sp, #4]
 8000132:	2b01      	cmp	r3, #1
 8000134:	d005      	beq.n	8000142 <SystemInit+0x76>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000136:	4b1e      	ldr	r3, [pc, #120]	; (80001b0 <SystemInit+0xe4>)
 8000138:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800013c:	609a      	str	r2, [r3, #8]
#endif
}
 800013e:	b002      	add	sp, #8
 8000140:	4770      	bx	lr
  }

  if (HSEStatus == (uint32_t)0x01)
  {
    /* Select regulator voltage output Scale 1 mode */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000142:	4b19      	ldr	r3, [pc, #100]	; (80001a8 <SystemInit+0xdc>)
    PWR->CR |= PWR_CR_VOS;
 8000144:	491b      	ldr	r1, [pc, #108]	; (80001b4 <SystemInit+0xe8>)
  }

  if (HSEStatus == (uint32_t)0x01)
  {
    /* Select regulator voltage output Scale 1 mode */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000146:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
#endif /* STM32F401xx */
   
    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8000148:	481b      	ldr	r0, [pc, #108]	; (80001b8 <SystemInit+0xec>)
  }

  if (HSEStatus == (uint32_t)0x01)
  {
    /* Select regulator voltage output Scale 1 mode */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 800014a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800014e:	641a      	str	r2, [r3, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8000150:	680a      	ldr	r2, [r1, #0]
 8000152:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8000156:	600a      	str	r2, [r1, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8000158:	689a      	ldr	r2, [r3, #8]
 800015a:	609a      	str	r2, [r3, #8]

#if defined (STM32F40_41xxx) || defined (STM32F427_437xx) || defined (STM32F429_439xx)      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 800015c:	689a      	ldr	r2, [r3, #8]
 800015e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000162:	609a      	str	r2, [r3, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8000164:	689a      	ldr	r2, [r3, #8]
 8000166:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
 800016a:	609a      	str	r2, [r3, #8]
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
#endif /* STM32F401xx */
   
    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 800016c:	6058      	str	r0, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 800016e:	681a      	ldr	r2, [r3, #0]
 8000170:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8000174:	601a      	str	r2, [r3, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000176:	461a      	mov	r2, r3
 8000178:	6811      	ldr	r1, [r2, #0]
 800017a:	4b0b      	ldr	r3, [pc, #44]	; (80001a8 <SystemInit+0xdc>)
 800017c:	0189      	lsls	r1, r1, #6
 800017e:	d5fb      	bpl.n	8000178 <SystemInit+0xac>
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
#endif /* STM32F427_437x || STM32F429_439xx  */

#if defined (STM32F40_41xxx)     
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8000180:	4a0e      	ldr	r2, [pc, #56]	; (80001bc <SystemInit+0xf0>)
 8000182:	f240 7105 	movw	r1, #1797	; 0x705
 8000186:	6011      	str	r1, [r2, #0]
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_2WS;
#endif /* STM32F401xx */

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000188:	689a      	ldr	r2, [r3, #8]
 800018a:	f022 0203 	bic.w	r2, r2, #3
 800018e:	609a      	str	r2, [r3, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8000190:	689a      	ldr	r2, [r3, #8]
 8000192:	f042 0202 	orr.w	r2, r2, #2
 8000196:	609a      	str	r2, [r3, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8000198:	461a      	mov	r2, r3
 800019a:	6893      	ldr	r3, [r2, #8]
 800019c:	f003 030c 	and.w	r3, r3, #12
 80001a0:	2b08      	cmp	r3, #8
 80001a2:	d1fa      	bne.n	800019a <SystemInit+0xce>
 80001a4:	e7c7      	b.n	8000136 <SystemInit+0x6a>
 80001a6:	bf00      	nop
 80001a8:	40023800 	.word	0x40023800
 80001ac:	24003010 	.word	0x24003010
 80001b0:	e000ed00 	.word	0xe000ed00
 80001b4:	40007000 	.word	0x40007000
 80001b8:	07405419 	.word	0x07405419
 80001bc:	40023c00 	.word	0x40023c00

080001c0 <SystemCoreClockUpdate>:
void SystemCoreClockUpdate(void)
{
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80001c0:	4818      	ldr	r0, [pc, #96]	; (8000224 <SystemCoreClockUpdate+0x64>)
 80001c2:	6883      	ldr	r3, [r0, #8]

  switch (tmp)
 80001c4:	f003 030c 	and.w	r3, r3, #12
 80001c8:	2b04      	cmp	r3, #4
 80001ca:	d028      	beq.n	800021e <SystemCoreClockUpdate+0x5e>
 80001cc:	2b08      	cmp	r3, #8
 80001ce:	d009      	beq.n	80001e4 <SystemCoreClockUpdate+0x24>
 80001d0:	4b15      	ldr	r3, [pc, #84]	; (8000228 <SystemCoreClockUpdate+0x68>)
      SystemCoreClock = HSI_VALUE;
      break;
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80001d2:	4a14      	ldr	r2, [pc, #80]	; (8000224 <SystemCoreClockUpdate+0x64>)
 80001d4:	4915      	ldr	r1, [pc, #84]	; (800022c <SystemCoreClockUpdate+0x6c>)
 80001d6:	6892      	ldr	r2, [r2, #8]
 80001d8:	f3c2 1203 	ubfx	r2, r2, #4, #4
 80001dc:	5c8a      	ldrb	r2, [r1, r2]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 80001de:	40d3      	lsrs	r3, r2
 80001e0:	610b      	str	r3, [r1, #16]
 80001e2:	4770      	bx	lr
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80001e4:	6843      	ldr	r3, [r0, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80001e6:	6841      	ldr	r1, [r0, #4]
      
      if (pllsource != 0)
 80001e8:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80001ec:	6843      	ldr	r3, [r0, #4]
 80001ee:	bf18      	it	ne
 80001f0:	480f      	ldrne	r0, [pc, #60]	; (8000230 <SystemCoreClockUpdate+0x70>)

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80001f2:	f001 023f 	and.w	r2, r1, #63	; 0x3f
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80001f6:	bf0c      	ite	eq
 80001f8:	490b      	ldreq	r1, [pc, #44]	; (8000228 <SystemCoreClockUpdate+0x68>)
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
      
      if (pllsource != 0)
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80001fa:	fbb0 f1f2 	udivne	r1, r0, r2
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80001fe:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8000202:	bf08      	it	eq
 8000204:	fbb1 f1f2 	udiveq	r1, r1, r2
 8000208:	fb01 f203 	mul.w	r2, r1, r3
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 800020c:	4b05      	ldr	r3, [pc, #20]	; (8000224 <SystemCoreClockUpdate+0x64>)
 800020e:	685b      	ldr	r3, [r3, #4]
      SystemCoreClock = pllvco/pllp;
 8000210:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8000214:	3301      	adds	r3, #1
 8000216:	005b      	lsls	r3, r3, #1
 8000218:	fbb2 f3f3 	udiv	r3, r2, r3
      break;
 800021c:	e7d9      	b.n	80001d2 <SystemCoreClockUpdate+0x12>
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
      break;
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
      break;
 800021e:	4b04      	ldr	r3, [pc, #16]	; (8000230 <SystemCoreClockUpdate+0x70>)
 8000220:	e7d7      	b.n	80001d2 <SystemCoreClockUpdate+0x12>
 8000222:	bf00      	nop
 8000224:	40023800 	.word	0x40023800
 8000228:	00f42400 	.word	0x00f42400
 800022c:	20000000 	.word	0x20000000
 8000230:	017d7840 	.word	0x017d7840

08000234 <GPIO_DeInit>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F42xxx/43xxx devices.
  *                      x can be (A, B, C, D and H) to select the GPIO peripheral for STM32F401xx devices.  
  * @retval None
  */
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8000234:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  if (GPIOx == GPIOA)
 8000236:	4b4b      	ldr	r3, [pc, #300]	; (8000364 <GPIO_DeInit+0x130>)
 8000238:	4298      	cmp	r0, r3
 800023a:	d02a      	beq.n	8000292 <GPIO_DeInit+0x5e>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, DISABLE);
  }
  else if (GPIOx == GPIOB)
 800023c:	4b4a      	ldr	r3, [pc, #296]	; (8000368 <GPIO_DeInit+0x134>)
 800023e:	4298      	cmp	r0, r3
 8000240:	d031      	beq.n	80002a6 <GPIO_DeInit+0x72>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, DISABLE);
  }
  else if (GPIOx == GPIOC)
 8000242:	4b4a      	ldr	r3, [pc, #296]	; (800036c <GPIO_DeInit+0x138>)
 8000244:	4298      	cmp	r0, r3
 8000246:	d038      	beq.n	80002ba <GPIO_DeInit+0x86>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, DISABLE);
  }
  else if (GPIOx == GPIOD)
 8000248:	4b49      	ldr	r3, [pc, #292]	; (8000370 <GPIO_DeInit+0x13c>)
 800024a:	4298      	cmp	r0, r3
 800024c:	d03f      	beq.n	80002ce <GPIO_DeInit+0x9a>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, DISABLE);
  }
  else if (GPIOx == GPIOE)
 800024e:	4b49      	ldr	r3, [pc, #292]	; (8000374 <GPIO_DeInit+0x140>)
 8000250:	4298      	cmp	r0, r3
 8000252:	d046      	beq.n	80002e2 <GPIO_DeInit+0xae>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, DISABLE);
  }
  else if (GPIOx == GPIOF)
 8000254:	4b48      	ldr	r3, [pc, #288]	; (8000378 <GPIO_DeInit+0x144>)
 8000256:	4298      	cmp	r0, r3
 8000258:	d04d      	beq.n	80002f6 <GPIO_DeInit+0xc2>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, DISABLE);
  }
  else if (GPIOx == GPIOG)
 800025a:	4b48      	ldr	r3, [pc, #288]	; (800037c <GPIO_DeInit+0x148>)
 800025c:	4298      	cmp	r0, r3
 800025e:	d054      	beq.n	800030a <GPIO_DeInit+0xd6>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, DISABLE);
  }
  else if (GPIOx == GPIOH)
 8000260:	4b47      	ldr	r3, [pc, #284]	; (8000380 <GPIO_DeInit+0x14c>)
 8000262:	4298      	cmp	r0, r3
 8000264:	d05b      	beq.n	800031e <GPIO_DeInit+0xea>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, DISABLE);
  }

  else if (GPIOx == GPIOI)
 8000266:	4b47      	ldr	r3, [pc, #284]	; (8000384 <GPIO_DeInit+0x150>)
 8000268:	4298      	cmp	r0, r3
 800026a:	d062      	beq.n	8000332 <GPIO_DeInit+0xfe>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
  }
  else if (GPIOx == GPIOJ)
 800026c:	4b46      	ldr	r3, [pc, #280]	; (8000388 <GPIO_DeInit+0x154>)
 800026e:	4298      	cmp	r0, r3
 8000270:	d06b      	beq.n	800034a <GPIO_DeInit+0x116>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOJ, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOJ, DISABLE);
  }
  else
  {
    if (GPIOx == GPIOK)
 8000272:	4b46      	ldr	r3, [pc, #280]	; (800038c <GPIO_DeInit+0x158>)
 8000274:	4298      	cmp	r0, r3
 8000276:	d000      	beq.n	800027a <GPIO_DeInit+0x46>
 8000278:	bd08      	pop	{r3, pc}
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, ENABLE);
 800027a:	2101      	movs	r1, #1
 800027c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000280:	f000 fb20 	bl	80008c4 <RCC_AHB1PeriphResetCmd>
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, DISABLE);
 8000284:	2100      	movs	r1, #0
 8000286:	f44f 6080 	mov.w	r0, #1024	; 0x400
    }
  }
}
 800028a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  else
  {
    if (GPIOx == GPIOK)
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, DISABLE);
 800028e:	f000 bb19 	b.w	80008c4 <RCC_AHB1PeriphResetCmd>
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  if (GPIOx == GPIOA)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8000292:	2101      	movs	r1, #1
 8000294:	4608      	mov	r0, r1
 8000296:	f000 fb15 	bl	80008c4 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, DISABLE);
 800029a:	2100      	movs	r1, #0
 800029c:	2001      	movs	r0, #1
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, DISABLE);
    }
  }
}
 800029e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  if (GPIOx == GPIOA)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, DISABLE);
 80002a2:	f000 bb0f 	b.w	80008c4 <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOB)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 80002a6:	2101      	movs	r1, #1
 80002a8:	2002      	movs	r0, #2
 80002aa:	f000 fb0b 	bl	80008c4 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, DISABLE);
 80002ae:	2100      	movs	r1, #0
 80002b0:	2002      	movs	r0, #2
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, DISABLE);
    }
  }
}
 80002b2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, DISABLE);
  }
  else if (GPIOx == GPIOB)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, DISABLE);
 80002b6:	f000 bb05 	b.w	80008c4 <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOC)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 80002ba:	2101      	movs	r1, #1
 80002bc:	2004      	movs	r0, #4
 80002be:	f000 fb01 	bl	80008c4 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, DISABLE);
 80002c2:	2100      	movs	r1, #0
 80002c4:	2004      	movs	r0, #4
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, DISABLE);
    }
  }
}
 80002c6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, DISABLE);
  }
  else if (GPIOx == GPIOC)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, DISABLE);
 80002ca:	f000 bafb 	b.w	80008c4 <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOD)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 80002ce:	2101      	movs	r1, #1
 80002d0:	2008      	movs	r0, #8
 80002d2:	f000 faf7 	bl	80008c4 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, DISABLE);
 80002d6:	2100      	movs	r1, #0
 80002d8:	2008      	movs	r0, #8
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, DISABLE);
    }
  }
}
 80002da:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, DISABLE);
  }
  else if (GPIOx == GPIOD)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, DISABLE);
 80002de:	f000 baf1 	b.w	80008c4 <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOE)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 80002e2:	2101      	movs	r1, #1
 80002e4:	2010      	movs	r0, #16
 80002e6:	f000 faed 	bl	80008c4 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, DISABLE);
 80002ea:	2100      	movs	r1, #0
 80002ec:	2010      	movs	r0, #16
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, DISABLE);
    }
  }
}
 80002ee:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, DISABLE);
  }
  else if (GPIOx == GPIOE)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, DISABLE);
 80002f2:	f000 bae7 	b.w	80008c4 <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOF)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, ENABLE);
 80002f6:	2101      	movs	r1, #1
 80002f8:	2020      	movs	r0, #32
 80002fa:	f000 fae3 	bl	80008c4 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, DISABLE);
 80002fe:	2100      	movs	r1, #0
 8000300:	2020      	movs	r0, #32
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, DISABLE);
    }
  }
}
 8000302:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, DISABLE);
  }
  else if (GPIOx == GPIOF)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, DISABLE);
 8000306:	f000 badd 	b.w	80008c4 <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOG)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, ENABLE);
 800030a:	2101      	movs	r1, #1
 800030c:	2040      	movs	r0, #64	; 0x40
 800030e:	f000 fad9 	bl	80008c4 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, DISABLE);
 8000312:	2100      	movs	r1, #0
 8000314:	2040      	movs	r0, #64	; 0x40
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, DISABLE);
    }
  }
}
 8000316:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, DISABLE);
  }
  else if (GPIOx == GPIOG)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, DISABLE);
 800031a:	f000 bad3 	b.w	80008c4 <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOH)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, ENABLE);
 800031e:	2101      	movs	r1, #1
 8000320:	2080      	movs	r0, #128	; 0x80
 8000322:	f000 facf 	bl	80008c4 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, DISABLE);
 8000326:	2100      	movs	r1, #0
 8000328:	2080      	movs	r0, #128	; 0x80
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, DISABLE);
    }
  }
}
 800032a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, DISABLE);
  }
  else if (GPIOx == GPIOH)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, DISABLE);
 800032e:	f000 bac9 	b.w	80008c4 <RCC_AHB1PeriphResetCmd>
  }

  else if (GPIOx == GPIOI)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
 8000332:	2101      	movs	r1, #1
 8000334:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000338:	f000 fac4 	bl	80008c4 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
 800033c:	2100      	movs	r1, #0
 800033e:	f44f 7080 	mov.w	r0, #256	; 0x100
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, DISABLE);
    }
  }
}
 8000342:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  }

  else if (GPIOx == GPIOI)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
 8000346:	f000 babd 	b.w	80008c4 <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOJ)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOJ, ENABLE);
 800034a:	2101      	movs	r1, #1
 800034c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000350:	f000 fab8 	bl	80008c4 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOJ, DISABLE);
 8000354:	2100      	movs	r1, #0
 8000356:	f44f 7000 	mov.w	r0, #512	; 0x200
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, DISABLE);
    }
  }
}
 800035a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
  }
  else if (GPIOx == GPIOJ)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOJ, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOJ, DISABLE);
 800035e:	f000 bab1 	b.w	80008c4 <RCC_AHB1PeriphResetCmd>
 8000362:	bf00      	nop
 8000364:	40020000 	.word	0x40020000
 8000368:	40020400 	.word	0x40020400
 800036c:	40020800 	.word	0x40020800
 8000370:	40020c00 	.word	0x40020c00
 8000374:	40021000 	.word	0x40021000
 8000378:	40021400 	.word	0x40021400
 800037c:	40021800 	.word	0x40021800
 8000380:	40021c00 	.word	0x40021c00
 8000384:	40022000 	.word	0x40022000
 8000388:	40022400 	.word	0x40022400
 800038c:	40022800 	.word	0x40022800

08000390 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000390:	2200      	movs	r2, #0
 8000392:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000396:	4613      	mov	r3, r2
 8000398:	f8d1 e000 	ldr.w	lr, [r1]
  {
    pos = ((uint32_t)0x01) << pinpos;
 800039c:	2701      	movs	r7, #1
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800039e:	f04f 0c03 	mov.w	ip, #3
 80003a2:	e004      	b.n	80003ae <GPIO_Init+0x1e>
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80003a4:	3301      	adds	r3, #1
 80003a6:	2b10      	cmp	r3, #16
 80003a8:	f102 0202 	add.w	r2, r2, #2
 80003ac:	d029      	beq.n	8000402 <GPIO_Init+0x72>
  {
    pos = ((uint32_t)0x01) << pinpos;
 80003ae:	fa07 f403 	lsl.w	r4, r7, r3
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 80003b2:	ea34 050e 	bics.w	r5, r4, lr
 80003b6:	d1f5      	bne.n	80003a4 <GPIO_Init+0x14>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80003b8:	f8d0 8000 	ldr.w	r8, [r0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80003bc:	790e      	ldrb	r6, [r1, #4]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80003be:	fa0c f502 	lsl.w	r5, ip, r2
 80003c2:	43ed      	mvns	r5, r5
 80003c4:	ea08 0805 	and.w	r8, r8, r5
 80003c8:	f8c0 8000 	str.w	r8, [r0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80003cc:	f8d0 9000 	ldr.w	r9, [r0]
 80003d0:	fa06 fa02 	lsl.w	sl, r6, r2

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80003d4:	3e01      	subs	r6, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80003d6:	ea4a 0909 	orr.w	r9, sl, r9

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80003da:	2e01      	cmp	r6, #1
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80003dc:	fa0c f802 	lsl.w	r8, ip, r2
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80003e0:	f8c0 9000 	str.w	r9, [r0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80003e4:	d90f      	bls.n	8000406 <GPIO_Init+0x76>
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80003e6:	68c5      	ldr	r5, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80003e8:	79cc      	ldrb	r4, [r1, #7]
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80003ea:	ea25 0508 	bic.w	r5, r5, r8
 80003ee:	60c5      	str	r5, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80003f0:	68c5      	ldr	r5, [r0, #12]
 80003f2:	4094      	lsls	r4, r2
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80003f4:	3301      	adds	r3, #1
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80003f6:	432c      	orrs	r4, r5
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80003f8:	2b10      	cmp	r3, #16
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80003fa:	60c4      	str	r4, [r0, #12]
 80003fc:	f102 0202 	add.w	r2, r2, #2
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000400:	d1d5      	bne.n	80003ae <GPIO_Init+0x1e>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8000402:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000406:	6886      	ldr	r6, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000408:	f891 9005 	ldrb.w	r9, [r1, #5]
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800040c:	4035      	ands	r5, r6
 800040e:	6085      	str	r5, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000410:	6886      	ldr	r6, [r0, #8]
        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000412:	798d      	ldrb	r5, [r1, #6]
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000414:	fa09 f902 	lsl.w	r9, r9, r2
 8000418:	ea49 0606 	orr.w	r6, r9, r6
 800041c:	6086      	str	r6, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 800041e:	6846      	ldr	r6, [r0, #4]
 8000420:	ea26 0404 	bic.w	r4, r6, r4
 8000424:	6044      	str	r4, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000426:	6846      	ldr	r6, [r0, #4]
 8000428:	fa05 f403 	lsl.w	r4, r5, r3
 800042c:	b2a4      	uxth	r4, r4
 800042e:	4334      	orrs	r4, r6
 8000430:	6044      	str	r4, [r0, #4]
 8000432:	e7d8      	b.n	80003e6 <GPIO_Init+0x56>

08000434 <GPIO_StructInit>:
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 8000434:	2300      	movs	r3, #0
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8000436:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800043a:	6002      	str	r2, [r0, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 800043c:	7103      	strb	r3, [r0, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 800043e:	7143      	strb	r3, [r0, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 8000440:	7183      	strb	r3, [r0, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000442:	71c3      	strb	r3, [r0, #7]
 8000444:	4770      	bx	lr
 8000446:	bf00      	nop

08000448 <GPIO_PinLockConfig>:
  * @param  GPIO_Pin: specifies the port bit to be locked.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000448:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0x00010000;
 800044a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800044e:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  tmp |= GPIO_Pin;
 8000450:	9b01      	ldr	r3, [sp, #4]
 8000452:	430b      	orrs	r3, r1
 8000454:	9301      	str	r3, [sp, #4]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8000456:	9b01      	ldr	r3, [sp, #4]
 8000458:	61c3      	str	r3, [r0, #28]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 800045a:	61c1      	str	r1, [r0, #28]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 800045c:	9b01      	ldr	r3, [sp, #4]
 800045e:	61c3      	str	r3, [r0, #28]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8000460:	69c3      	ldr	r3, [r0, #28]
 8000462:	9301      	str	r3, [sp, #4]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8000464:	69c3      	ldr	r3, [r0, #28]
 8000466:	9301      	str	r3, [sp, #4]
}
 8000468:	b002      	add	sp, #8
 800046a:	4770      	bx	lr

0800046c <GPIO_ReadInputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 800046c:	6903      	ldr	r3, [r0, #16]
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
 800046e:	4219      	tst	r1, r3
}
 8000470:	bf14      	ite	ne
 8000472:	2001      	movne	r0, #1
 8000474:	2000      	moveq	r0, #0
 8000476:	4770      	bx	lr

08000478 <GPIO_ReadInputData>:
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->IDR);
 8000478:	6900      	ldr	r0, [r0, #16]
}
 800047a:	b280      	uxth	r0, r0
 800047c:	4770      	bx	lr
 800047e:	bf00      	nop

08000480 <GPIO_ReadOutputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if (((GPIOx->ODR) & GPIO_Pin) != (uint32_t)Bit_RESET)
 8000480:	6943      	ldr	r3, [r0, #20]
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
 8000482:	4219      	tst	r1, r3
}
 8000484:	bf14      	ite	ne
 8000486:	2001      	movne	r0, #1
 8000488:	2000      	moveq	r0, #0
 800048a:	4770      	bx	lr

0800048c <GPIO_ReadOutputData>:
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->ODR);
 800048c:	6940      	ldr	r0, [r0, #20]
}
 800048e:	b280      	uxth	r0, r0
 8000490:	4770      	bx	lr
 8000492:	bf00      	nop

08000494 <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 8000494:	8301      	strh	r1, [r0, #24]
 8000496:	4770      	bx	lr

08000498 <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 8000498:	8341      	strh	r1, [r0, #26]
 800049a:	4770      	bx	lr

0800049c <GPIO_WriteBit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 800049c:	b90a      	cbnz	r2, 80004a2 <GPIO_WriteBit+0x6>
  {
    GPIOx->BSRRL = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
 800049e:	8341      	strh	r1, [r0, #26]
 80004a0:	4770      	bx	lr
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
  {
    GPIOx->BSRRL = GPIO_Pin;
 80004a2:	8301      	strh	r1, [r0, #24]
 80004a4:	4770      	bx	lr
 80004a6:	bf00      	nop

080004a8 <GPIO_Write>:
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR = PortVal;
 80004a8:	6141      	str	r1, [r0, #20]
 80004aa:	4770      	bx	lr

080004ac <GPIO_ToggleBits>:
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
 80004ac:	6943      	ldr	r3, [r0, #20]
 80004ae:	4059      	eors	r1, r3
 80004b0:	6141      	str	r1, [r0, #20]
 80004b2:	4770      	bx	lr

080004b4 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_LTDC: Connect LTDC pins to AF14 for STM32F429xx/439xx devices. 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 80004b4:	08cb      	lsrs	r3, r1, #3
 80004b6:	eb00 0083 	add.w	r0, r0, r3, lsl #2
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80004ba:	f001 0107 	and.w	r1, r1, #7
  *            @arg GPIO_AF_LTDC: Connect LTDC pins to AF14 for STM32F429xx/439xx devices. 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 80004be:	b410      	push	{r4}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80004c0:	0089      	lsls	r1, r1, #2
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80004c2:	6a04      	ldr	r4, [r0, #32]
 80004c4:	230f      	movs	r3, #15
 80004c6:	408b      	lsls	r3, r1
 80004c8:	ea24 0303 	bic.w	r3, r4, r3
 80004cc:	6203      	str	r3, [r0, #32]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 80004ce:	6a03      	ldr	r3, [r0, #32]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
}
 80004d0:	bc10      	pop	{r4}
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 80004d2:	408a      	lsls	r2, r1
 80004d4:	ea42 0103 	orr.w	r1, r2, r3
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 80004d8:	6201      	str	r1, [r0, #32]
}
 80004da:	4770      	bx	lr

080004dc <RCC_DeInit>:
  * @retval None
  */
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80004dc:	4b0f      	ldr	r3, [pc, #60]	; (800051c <RCC_DeInit+0x40>)
  RCC->PLLI2SCFGR = 0x20003000;
#endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F411xE || STM32F446xx || STM32F413_423xx || STM32F469_479xx */

#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F469_479xx) 
  /* Reset PLLSAICFGR register, only available for STM32F42xxx/43xxx/446xx/469xx/479xx devices */
  RCC->PLLSAICFGR = 0x24003000;
 80004de:	4810      	ldr	r0, [pc, #64]	; (8000520 <RCC_DeInit+0x44>)
  * @retval None
  */
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80004e0:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80004e2:	2100      	movs	r1, #0
  * @retval None
  */
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80004e4:	f042 0201 	orr.w	r2, r2, #1
  *            - LSI, LSE and RTC clocks 
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
 80004e8:	b430      	push	{r4, r5}
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80004ea:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80004ec:	6099      	str	r1, [r3, #8]

  /* Reset HSEON, CSSON, PLLON, PLLI2S and PLLSAI(STM32F42xxx/43xxx/446xx/469xx/479xx devices) bits */
  RCC->CR &= (uint32_t)0xEAF6FFFF;
 80004ee:	681a      	ldr	r2, [r3, #0]
  
  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80004f0:	4d0c      	ldr	r5, [pc, #48]	; (8000524 <RCC_DeInit+0x48>)

#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F401xx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F413_423xx) || defined(STM32F469_479xx)  
  /* Reset PLLI2SCFGR register */
  RCC->PLLI2SCFGR = 0x20003000;
 80004f2:	4c0d      	ldr	r4, [pc, #52]	; (8000528 <RCC_DeInit+0x4c>)

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;

  /* Reset HSEON, CSSON, PLLON, PLLI2S and PLLSAI(STM32F42xxx/43xxx/446xx/469xx/479xx devices) bits */
  RCC->CR &= (uint32_t)0xEAF6FFFF;
 80004f4:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 80004f8:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 80004fc:	601a      	str	r2, [r3, #0]
  
  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80004fe:	605d      	str	r5, [r3, #4]

#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F401xx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F413_423xx) || defined(STM32F469_479xx)  
  /* Reset PLLI2SCFGR register */
  RCC->PLLI2SCFGR = 0x20003000;
 8000500:	f8c3 4084 	str.w	r4, [r3, #132]	; 0x84
#endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F411xE || STM32F446xx || STM32F413_423xx || STM32F469_479xx */

#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F469_479xx) 
  /* Reset PLLSAICFGR register, only available for STM32F42xxx/43xxx/446xx/469xx/479xx devices */
  RCC->PLLSAICFGR = 0x24003000;
 8000504:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
#endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F446xx || STM32F469_479xx */
  
  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000508:	681a      	ldr	r2, [r3, #0]
 800050a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800050e:	601a      	str	r2, [r3, #0]
  
#if defined(STM32F410xx) || defined(STM32F413_423xx)
  /* Disable LPTIM and FMPI2C clock prescalers selection, only available for STM32F410xx and STM32F413_423xx devices */
  RCC->DCKCFGR2 = 0x00000000;
#endif /* STM32F410xx || STM32F413_423xx */  
}
 8000510:	bc30      	pop	{r4, r5}
  
  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000512:	60d9      	str	r1, [r3, #12]

  /* Disable Timers clock prescalers selection, only available for STM32F42/43xxx and STM32F413_423xx devices */
  RCC->DCKCFGR = 0x00000000;
 8000514:	f8c3 108c 	str.w	r1, [r3, #140]	; 0x8c
  
#if defined(STM32F410xx) || defined(STM32F413_423xx)
  /* Disable LPTIM and FMPI2C clock prescalers selection, only available for STM32F410xx and STM32F413_423xx devices */
  RCC->DCKCFGR2 = 0x00000000;
#endif /* STM32F410xx || STM32F413_423xx */  
}
 8000518:	4770      	bx	lr
 800051a:	bf00      	nop
 800051c:	40023800 	.word	0x40023800
 8000520:	24003000 	.word	0x24003000
 8000524:	24003010 	.word	0x24003010
 8000528:	20003000 	.word	0x20003000

0800052c <RCC_HSEConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE_OFF;
 800052c:	4b02      	ldr	r3, [pc, #8]	; (8000538 <RCC_HSEConfig+0xc>)
 800052e:	2200      	movs	r2, #0
 8000530:	701a      	strb	r2, [r3, #0]

  /* Set the new HSE configuration -------------------------------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE;
 8000532:	7018      	strb	r0, [r3, #0]
 8000534:	4770      	bx	lr
 8000536:	bf00      	nop
 8000538:	40023802 	.word	0x40023802

0800053c <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: HSE oscillator is stable and ready to use
  *          - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 800053c:	b082      	sub	sp, #8
  __IO uint32_t startupcounter = 0;
 800053e:	2300      	movs	r3, #0

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8000540:	4a0a      	ldr	r2, [pc, #40]	; (800056c <RCC_WaitForHSEStartUp+0x30>)
  *          - SUCCESS: HSE oscillator is stable and ready to use
  *          - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
  __IO uint32_t startupcounter = 0;
 8000542:	9301      	str	r3, [sp, #4]
 8000544:	e002      	b.n	800054c <RCC_WaitForHSEStartUp+0x10>
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
    startupcounter++;
  } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 8000546:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 800054a:	d008      	beq.n	800055e <RCC_WaitForHSEStartUp+0x22>

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 800054c:	6813      	ldr	r3, [r2, #0]
    statusreg = RCC->CSR;
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 800054e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  FlagStatus hsestatus = RESET;
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
    startupcounter++;
 8000552:	9b01      	ldr	r3, [sp, #4]
 8000554:	f103 0301 	add.w	r3, r3, #1
 8000558:	9301      	str	r3, [sp, #4]
  } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 800055a:	9b01      	ldr	r3, [sp, #4]
    statusreg = RCC->CSR;
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 800055c:	d0f3      	beq.n	8000546 <RCC_WaitForHSEStartUp+0xa>

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 800055e:	4b03      	ldr	r3, [pc, #12]	; (800056c <RCC_WaitForHSEStartUp+0x30>)
 8000560:	6818      	ldr	r0, [r3, #0]
  }
  else
  {
    status = ERROR;
  }
  return (status);
 8000562:	f3c0 4040 	ubfx	r0, r0, #17, #1
}
 8000566:	b002      	add	sp, #8
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop
 800056c:	40023800 	.word	0x40023800

08000570 <RCC_AdjustHSICalibrationValue>:
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));

  tmpreg = RCC->CR;
 8000570:	4a03      	ldr	r2, [pc, #12]	; (8000580 <RCC_AdjustHSICalibrationValue+0x10>)
 8000572:	6813      	ldr	r3, [r2, #0]

  /* Clear HSITRIM[4:0] bits */
  tmpreg &= ~RCC_CR_HSITRIM;
 8000574:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8

  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
 8000578:	ea43 00c0 	orr.w	r0, r3, r0, lsl #3

  /* Store the new value */
  RCC->CR = tmpreg;
 800057c:	6010      	str	r0, [r2, #0]
 800057e:	4770      	bx	lr
 8000580:	40023800 	.word	0x40023800

08000584 <RCC_HSICmd>:
void RCC_HSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 8000584:	4b01      	ldr	r3, [pc, #4]	; (800058c <RCC_HSICmd+0x8>)
 8000586:	6018      	str	r0, [r3, #0]
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop
 800058c:	42470000 	.word	0x42470000

08000590 <RCC_LSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8000590:	4b06      	ldr	r3, [pc, #24]	; (80005ac <RCC_LSEConfig+0x1c>)
 8000592:	2200      	movs	r2, #0

  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
 8000594:	2801      	cmp	r0, #1
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8000596:	701a      	strb	r2, [r3, #0]

  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8000598:	701a      	strb	r2, [r3, #0]

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
 800059a:	d005      	beq.n	80005a8 <RCC_LSEConfig+0x18>
 800059c:	2804      	cmp	r0, #4
 800059e:	d102      	bne.n	80005a6 <RCC_LSEConfig+0x16>
      /* Set LSEON bit */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
      break;
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 80005a0:	2205      	movs	r2, #5
 80005a2:	701a      	strb	r2, [r3, #0]
 80005a4:	4770      	bx	lr
 80005a6:	4770      	bx	lr
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 80005a8:	7018      	strb	r0, [r3, #0]
      break;
 80005aa:	4770      	bx	lr
 80005ac:	40023870 	.word	0x40023870

080005b0 <RCC_LSICmd>:
void RCC_LSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 80005b0:	4b01      	ldr	r3, [pc, #4]	; (80005b8 <RCC_LSICmd+0x8>)
 80005b2:	6018      	str	r0, [r3, #0]
 80005b4:	4770      	bx	lr
 80005b6:	bf00      	nop
 80005b8:	42470e80 	.word	0x42470e80

080005bc <RCC_PLLConfig>:
  *         correctly.
  *   
  * @retval None
  */
void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PLLQ)
{
 80005bc:	b430      	push	{r4, r5}
 80005be:	9c02      	ldr	r4, [sp, #8]
  assert_param(IS_RCC_PLLM_VALUE(PLLM));
  assert_param(IS_RCC_PLLN_VALUE(PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLP));
  assert_param(IS_RCC_PLLQ_VALUE(PLLQ));

  RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 80005c0:	4d06      	ldr	r5, [pc, #24]	; (80005dc <RCC_PLLConfig+0x20>)
 80005c2:	ea40 6004 	orr.w	r0, r0, r4, lsl #24
 80005c6:	4301      	orrs	r1, r0
 80005c8:	085b      	lsrs	r3, r3, #1
 80005ca:	3b01      	subs	r3, #1
 80005cc:	ea41 1282 	orr.w	r2, r1, r2, lsl #6
 80005d0:	ea42 4003 	orr.w	r0, r2, r3, lsl #16
 80005d4:	6068      	str	r0, [r5, #4]
                 (PLLQ << 24);
}
 80005d6:	bc30      	pop	{r4, r5}
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop
 80005dc:	40023800 	.word	0x40023800

080005e0 <RCC_PLLCmd>:
  */
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 80005e0:	4b01      	ldr	r3, [pc, #4]	; (80005e8 <RCC_PLLCmd+0x8>)
 80005e2:	6018      	str	r0, [r3, #0]
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop
 80005e8:	42470060 	.word	0x42470060

080005ec <RCC_PLLI2SConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
  assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));

  RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28);
 80005ec:	0709      	lsls	r1, r1, #28
 80005ee:	4b03      	ldr	r3, [pc, #12]	; (80005fc <RCC_PLLI2SConfig+0x10>)
 80005f0:	ea41 1080 	orr.w	r0, r1, r0, lsl #6
 80005f4:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop
 80005fc:	40023800 	.word	0x40023800

08000600 <RCC_PLLI2SCmd>:
  */
void RCC_PLLI2SCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLI2SON_BB = (uint32_t)NewState;
 8000600:	4b01      	ldr	r3, [pc, #4]	; (8000608 <RCC_PLLI2SCmd+0x8>)
 8000602:	6018      	str	r0, [r3, #0]
 8000604:	4770      	bx	lr
 8000606:	bf00      	nop
 8000608:	42470068 	.word	0x42470068

0800060c <RCC_PLLSAIConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_PLLSAIN_VALUE(PLLSAIN));
  assert_param(IS_RCC_PLLSAIR_VALUE(PLLSAIR));
  assert_param(IS_RCC_PLLSAIQ_VALUE(PLLSAIQ));
  
  RCC->PLLSAICFGR = (PLLSAIN << 6) | (PLLSAIQ << 24) | (PLLSAIR << 28);
 800060c:	0712      	lsls	r2, r2, #28
 800060e:	ea42 6101 	orr.w	r1, r2, r1, lsl #24
 8000612:	4b03      	ldr	r3, [pc, #12]	; (8000620 <RCC_PLLSAIConfig+0x14>)
 8000614:	ea41 1080 	orr.w	r0, r1, r0, lsl #6
 8000618:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
 800061c:	4770      	bx	lr
 800061e:	bf00      	nop
 8000620:	40023800 	.word	0x40023800

08000624 <RCC_PLLSAICmd>:
  */
void RCC_PLLSAICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLSAION_BB = (uint32_t)NewState;
 8000624:	4b01      	ldr	r3, [pc, #4]	; (800062c <RCC_PLLSAICmd+0x8>)
 8000626:	6018      	str	r0, [r3, #0]
 8000628:	4770      	bx	lr
 800062a:	bf00      	nop
 800062c:	42470070 	.word	0x42470070

08000630 <RCC_ClockSecuritySystemCmd>:
  */
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 8000630:	4b01      	ldr	r3, [pc, #4]	; (8000638 <RCC_ClockSecuritySystemCmd+0x8>)
 8000632:	6018      	str	r0, [r3, #0]
 8000634:	4770      	bx	lr
 8000636:	bf00      	nop
 8000638:	4247004c 	.word	0x4247004c

0800063c <RCC_MCO1Config>:
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO1SOURCE(RCC_MCO1Source));
  assert_param(IS_RCC_MCO1DIV(RCC_MCO1Div));  

  tmpreg = RCC->CFGR;
 800063c:	4a03      	ldr	r2, [pc, #12]	; (800064c <RCC_MCO1Config+0x10>)
 800063e:	6893      	ldr	r3, [r2, #8]
 8000640:	f023 63ec 	bic.w	r3, r3, #123731968	; 0x7600000
 8000644:	4319      	orrs	r1, r3

  /* Clear MCO1[1:0] and MCO1PRE[2:0] bits */
  tmpreg &= CFGR_MCO1_RESET_MASK;

  /* Select MCO1 clock source and prescaler */
  tmpreg |= RCC_MCO1Source | RCC_MCO1Div;
 8000646:	4308      	orrs	r0, r1
  
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000648:	6090      	str	r0, [r2, #8]
 800064a:	4770      	bx	lr
 800064c:	40023800 	.word	0x40023800

08000650 <RCC_MCO2Config>:
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO2SOURCE(RCC_MCO2Source));
  assert_param(IS_RCC_MCO2DIV(RCC_MCO2Div));
  
  tmpreg = RCC->CFGR;
 8000650:	4a03      	ldr	r2, [pc, #12]	; (8000660 <RCC_MCO2Config+0x10>)
 8000652:	6893      	ldr	r3, [r2, #8]
 8000654:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8000658:	4319      	orrs	r1, r3
  
  /* Clear MCO2 and MCO2PRE[2:0] bits */
  tmpreg &= CFGR_MCO2_RESET_MASK;

  /* Select MCO2 clock source and prescaler */
  tmpreg |= RCC_MCO2Source | RCC_MCO2Div;
 800065a:	4308      	orrs	r0, r1
  
  /* Store the new value */
  RCC->CFGR = tmpreg;
 800065c:	6090      	str	r0, [r2, #8]
 800065e:	4770      	bx	lr
 8000660:	40023800 	.word	0x40023800

08000664 <RCC_SYSCLKConfig>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 8000664:	4a03      	ldr	r2, [pc, #12]	; (8000674 <RCC_SYSCLKConfig+0x10>)
 8000666:	6893      	ldr	r3, [r2, #8]

  /* Clear SW[1:0] bits */
  tmpreg &= ~RCC_CFGR_SW;
 8000668:	f023 0303 	bic.w	r3, r3, #3

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 800066c:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800066e:	6090      	str	r0, [r2, #8]
 8000670:	4770      	bx	lr
 8000672:	bf00      	nop
 8000674:	40023800 	.word	0x40023800

08000678 <RCC_GetSYSCLKSource>:
  *              - 0x08: PLL used as system clock (PLL P for STM32F446xx devices)
  *              - 0x0C: PLL R used as system clock (only for STM32F412xG, STM32F413_423xx and STM32F446xx devices)
  */
uint8_t RCC_GetSYSCLKSource(void)
{
  return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 8000678:	4b02      	ldr	r3, [pc, #8]	; (8000684 <RCC_GetSYSCLKSource+0xc>)
 800067a:	6898      	ldr	r0, [r3, #8]
}
 800067c:	f000 000c 	and.w	r0, r0, #12
 8000680:	4770      	bx	lr
 8000682:	bf00      	nop
 8000684:	40023800 	.word	0x40023800

08000688 <RCC_HCLKConfig>:
  uint32_t tmpreg = 0;
  
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 8000688:	4a03      	ldr	r2, [pc, #12]	; (8000698 <RCC_HCLKConfig+0x10>)
 800068a:	6893      	ldr	r3, [r2, #8]

  /* Clear HPRE[3:0] bits */
  tmpreg &= ~RCC_CFGR_HPRE;
 800068c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8000690:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000692:	6090      	str	r0, [r2, #8]
 8000694:	4770      	bx	lr
 8000696:	bf00      	nop
 8000698:	40023800 	.word	0x40023800

0800069c <RCC_PCLK1Config>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 800069c:	4a03      	ldr	r2, [pc, #12]	; (80006ac <RCC_PCLK1Config+0x10>)
 800069e:	6893      	ldr	r3, [r2, #8]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE1;
 80006a0:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 80006a4:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80006a6:	6090      	str	r0, [r2, #8]
 80006a8:	4770      	bx	lr
 80006aa:	bf00      	nop
 80006ac:	40023800 	.word	0x40023800

080006b0 <RCC_PCLK2Config>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 80006b0:	4a03      	ldr	r2, [pc, #12]	; (80006c0 <RCC_PCLK2Config+0x10>)
 80006b2:	6893      	ldr	r3, [r2, #8]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE2;
 80006b4:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 80006b8:	ea43 00c0 	orr.w	r0, r3, r0, lsl #3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80006bc:	6090      	str	r0, [r2, #8]
 80006be:	4770      	bx	lr
 80006c0:	40023800 	.word	0x40023800

080006c4 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80006c4:	b410      	push	{r4}
#if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)  
  uint32_t pllr = 2;
#endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80006c6:	4c21      	ldr	r4, [pc, #132]	; (800074c <RCC_GetClocksFreq+0x88>)
 80006c8:	68a3      	ldr	r3, [r4, #8]
  
  switch (tmp)
 80006ca:	f003 030c 	and.w	r3, r3, #12
 80006ce:	2b04      	cmp	r3, #4
 80006d0:	d01a      	beq.n	8000708 <RCC_GetClocksFreq+0x44>
 80006d2:	2b08      	cmp	r3, #8
 80006d4:	d01b      	beq.n	800070e <RCC_GetClocksFreq+0x4a>
    RCC_Clocks->SYSCLK_Frequency = pllvco/pllr;    
    break;
#endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */
    
  default:
    RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80006d6:	4b1e      	ldr	r3, [pc, #120]	; (8000750 <RCC_GetClocksFreq+0x8c>)
 80006d8:	6003      	str	r3, [r0, #0]
    break;
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/
  
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 80006da:	4a1c      	ldr	r2, [pc, #112]	; (800074c <RCC_GetClocksFreq+0x88>)
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
 80006dc:	491d      	ldr	r1, [pc, #116]	; (8000754 <RCC_GetClocksFreq+0x90>)
    break;
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/
  
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 80006de:	6894      	ldr	r4, [r2, #8]
  tmp = tmp >> 4;
 80006e0:	f3c4 1403 	ubfx	r4, r4, #4, #4
  presc = APBAHBPrescTable[tmp];
 80006e4:	5d0c      	ldrb	r4, [r1, r4]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80006e6:	40e3      	lsrs	r3, r4
 80006e8:	6043      	str	r3, [r0, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 80006ea:	6894      	ldr	r4, [r2, #8]
  tmp = tmp >> 10;
 80006ec:	f3c4 2482 	ubfx	r4, r4, #10, #3
  presc = APBAHBPrescTable[tmp];
 80006f0:	5d0c      	ldrb	r4, [r1, r4]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80006f2:	fa23 f404 	lsr.w	r4, r3, r4
 80006f6:	6084      	str	r4, [r0, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 80006f8:	6892      	ldr	r2, [r2, #8]
  tmp = tmp >> 13;
  presc = APBAHBPrescTable[tmp];
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
}
 80006fa:	bc10      	pop	{r4}
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
  tmp = tmp >> 13;
 80006fc:	f3c2 3242 	ubfx	r2, r2, #13, #3
  presc = APBAHBPrescTable[tmp];
 8000700:	5c8a      	ldrb	r2, [r1, r2]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000702:	40d3      	lsrs	r3, r2
 8000704:	60c3      	str	r3, [r0, #12]
}
 8000706:	4770      	bx	lr
  {
  case 0x00:  /* HSI used as system clock source */
    RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
    break;
  case 0x04:  /* HSE used as system clock  source */
    RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000708:	4b13      	ldr	r3, [pc, #76]	; (8000758 <RCC_GetClocksFreq+0x94>)
 800070a:	6003      	str	r3, [r0, #0]
    break;
 800070c:	e7e5      	b.n	80006da <RCC_GetClocksFreq+0x16>
  case 0x08:  /* PLL P used as system clock  source */
    
    /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLP
    */    
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800070e:	6863      	ldr	r3, [r4, #4]
    pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000710:	6861      	ldr	r1, [r4, #4]
    
    if (pllsource != 0)
 8000712:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
    {
      /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000716:	6863      	ldr	r3, [r4, #4]
 8000718:	bf18      	it	ne
 800071a:	4c0f      	ldrne	r4, [pc, #60]	; (8000758 <RCC_GetClocksFreq+0x94>)
    
    /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLP
    */    
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
    pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800071c:	f001 023f 	and.w	r2, r1, #63	; 0x3f
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
    }
    else
    {
      /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8000720:	bf0c      	ite	eq
 8000722:	490b      	ldreq	r1, [pc, #44]	; (8000750 <RCC_GetClocksFreq+0x8c>)
    pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
    
    if (pllsource != 0)
    {
      /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000724:	fbb4 f1f2 	udivne	r1, r4, r2
    }
    else
    {
      /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8000728:	f3c3 1388 	ubfx	r3, r3, #6, #9
 800072c:	bf08      	it	eq
 800072e:	fbb1 f1f2 	udiveq	r1, r1, r2
 8000732:	fb01 f203 	mul.w	r2, r1, r3
    }
    
    pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000736:	4b05      	ldr	r3, [pc, #20]	; (800074c <RCC_GetClocksFreq+0x88>)
 8000738:	685b      	ldr	r3, [r3, #4]
    RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 800073a:	f3c3 4301 	ubfx	r3, r3, #16, #2
 800073e:	3301      	adds	r3, #1
 8000740:	005b      	lsls	r3, r3, #1
 8000742:	fbb2 f3f3 	udiv	r3, r2, r3
 8000746:	6003      	str	r3, [r0, #0]
    break;
 8000748:	e7c7      	b.n	80006da <RCC_GetClocksFreq+0x16>
 800074a:	bf00      	nop
 800074c:	40023800 	.word	0x40023800
 8000750:	00f42400 	.word	0x00f42400
 8000754:	20000014 	.word	0x20000014
 8000758:	017d7840 	.word	0x017d7840

0800075c <RCC_RTCCLKConfig>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 800075c:	f400 7340 	and.w	r3, r0, #768	; 0x300
 8000760:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8000764:	d109      	bne.n	800077a <RCC_RTCCLKConfig+0x1e>
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;
 8000766:	4908      	ldr	r1, [pc, #32]	; (8000788 <RCC_RTCCLKConfig+0x2c>)
 8000768:	688b      	ldr	r3, [r1, #8]

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 800076a:	f020 4270 	bic.w	r2, r0, #4026531840	; 0xf0000000
  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;
 800076e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 8000772:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8000776:	4313      	orrs	r3, r2

    /* Store the new value */
    RCC->CFGR = tmpreg;
 8000778:	608b      	str	r3, [r1, #8]
  }
    
  /* Select the RTC clock source */
  RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 800077a:	4a03      	ldr	r2, [pc, #12]	; (8000788 <RCC_RTCCLKConfig+0x2c>)
 800077c:	6f13      	ldr	r3, [r2, #112]	; 0x70
 800077e:	f3c0 000b 	ubfx	r0, r0, #0, #12
 8000782:	4318      	orrs	r0, r3
 8000784:	6710      	str	r0, [r2, #112]	; 0x70
 8000786:	4770      	bx	lr
 8000788:	40023800 	.word	0x40023800

0800078c <RCC_RTCCLKCmd>:
void RCC_RTCCLKCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 800078c:	4b01      	ldr	r3, [pc, #4]	; (8000794 <RCC_RTCCLKCmd+0x8>)
 800078e:	6018      	str	r0, [r3, #0]
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	42470e3c 	.word	0x42470e3c

08000798 <RCC_BackupResetCmd>:
  */
void RCC_BackupResetCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 8000798:	4b01      	ldr	r3, [pc, #4]	; (80007a0 <RCC_BackupResetCmd+0x8>)
 800079a:	6018      	str	r0, [r3, #0]
 800079c:	4770      	bx	lr
 800079e:	bf00      	nop
 80007a0:	42470e40 	.word	0x42470e40

080007a4 <RCC_I2SCLKConfig>:
void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));

  *(__IO uint32_t *) CFGR_I2SSRC_BB = RCC_I2SCLKSource;  
 80007a4:	4b01      	ldr	r3, [pc, #4]	; (80007ac <RCC_I2SCLKConfig+0x8>)
 80007a6:	6018      	str	r0, [r3, #0]
 80007a8:	4770      	bx	lr
 80007aa:	bf00      	nop
 80007ac:	4247015c 	.word	0x4247015c

080007b0 <RCC_SAIBlockACLKConfig>:
  uint32_t tmpreg = 0;
  
  /* Check the parameters */
  assert_param(IS_RCC_SAIACLK_SOURCE(RCC_SAIBlockACLKSource));
  
  tmpreg = RCC->DCKCFGR;
 80007b0:	4a04      	ldr	r2, [pc, #16]	; (80007c4 <RCC_SAIBlockACLKConfig+0x14>)
 80007b2:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c

  /* Clear RCC_DCKCFGR_SAI1ASRC[1:0] bits */
  tmpreg &= ~RCC_DCKCFGR_SAI1ASRC;
 80007b6:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000

  /* Set SAI Block A source selection value */
  tmpreg |= RCC_SAIBlockACLKSource;
 80007ba:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->DCKCFGR = tmpreg;
 80007bc:	f8c2 008c 	str.w	r0, [r2, #140]	; 0x8c
 80007c0:	4770      	bx	lr
 80007c2:	bf00      	nop
 80007c4:	40023800 	.word	0x40023800

080007c8 <RCC_SAIBlockBCLKConfig>:
  uint32_t tmpreg = 0;
  
  /* Check the parameters */
  assert_param(IS_RCC_SAIBCLK_SOURCE(RCC_SAIBlockBCLKSource));
  
  tmpreg = RCC->DCKCFGR;
 80007c8:	4a04      	ldr	r2, [pc, #16]	; (80007dc <RCC_SAIBlockBCLKConfig+0x14>)
 80007ca:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c

  /* Clear RCC_DCKCFGR_SAI1BSRC[1:0] bits */
  tmpreg &= ~RCC_DCKCFGR_SAI1BSRC;
 80007ce:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000

  /* Set SAI Block B source selection value */
  tmpreg |= RCC_SAIBlockBCLKSource;
 80007d2:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->DCKCFGR = tmpreg;
 80007d4:	f8c2 008c 	str.w	r0, [r2, #140]	; 0x8c
 80007d8:	4770      	bx	lr
 80007da:	bf00      	nop
 80007dc:	40023800 	.word	0x40023800

080007e0 <RCC_SAIPLLI2SClkDivConfig>:
  uint32_t tmpreg = 0;
  
  /* Check the parameters */
  assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(RCC_PLLI2SDivQ));
  
  tmpreg = RCC->DCKCFGR;
 80007e0:	4a04      	ldr	r2, [pc, #16]	; (80007f4 <RCC_SAIPLLI2SClkDivConfig+0x14>)
 80007e2:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c

  /* Clear PLLI2SDIVQ[4:0] bits */
  tmpreg &= ~(RCC_DCKCFGR_PLLI2SDIVQ);

  /* Set PLLI2SDIVQ values */
  tmpreg |= (RCC_PLLI2SDivQ - 1);
 80007e6:	3801      	subs	r0, #1
  assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(RCC_PLLI2SDivQ));
  
  tmpreg = RCC->DCKCFGR;

  /* Clear PLLI2SDIVQ[4:0] bits */
  tmpreg &= ~(RCC_DCKCFGR_PLLI2SDIVQ);
 80007e8:	f023 031f 	bic.w	r3, r3, #31

  /* Set PLLI2SDIVQ values */
  tmpreg |= (RCC_PLLI2SDivQ - 1);
 80007ec:	4303      	orrs	r3, r0

  /* Store the new value */
  RCC->DCKCFGR = tmpreg;
 80007ee:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80007f2:	4770      	bx	lr
 80007f4:	40023800 	.word	0x40023800

080007f8 <RCC_SAIPLLSAIClkDivConfig>:
  uint32_t tmpreg = 0;
  
  /* Check the parameters */
  assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(RCC_PLLSAIDivQ));
  
  tmpreg = RCC->DCKCFGR;
 80007f8:	4a05      	ldr	r2, [pc, #20]	; (8000810 <RCC_SAIPLLSAIClkDivConfig+0x18>)
 80007fa:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c

  /* Clear PLLI2SDIVQ[4:0] and PLLSAIDIVQ[4:0] bits */
  tmpreg &= ~(RCC_DCKCFGR_PLLSAIDIVQ);

  /* Set PLLSAIDIVQ values */
  tmpreg |= ((RCC_PLLSAIDivQ - 1) << 8);
 80007fe:	3801      	subs	r0, #1
  assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(RCC_PLLSAIDivQ));
  
  tmpreg = RCC->DCKCFGR;

  /* Clear PLLI2SDIVQ[4:0] and PLLSAIDIVQ[4:0] bits */
  tmpreg &= ~(RCC_DCKCFGR_PLLSAIDIVQ);
 8000800:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00

  /* Set PLLSAIDIVQ values */
  tmpreg |= ((RCC_PLLSAIDivQ - 1) << 8);
 8000804:	ea43 2300 	orr.w	r3, r3, r0, lsl #8

  /* Store the new value */
  RCC->DCKCFGR = tmpreg;
 8000808:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800080c:	4770      	bx	lr
 800080e:	bf00      	nop
 8000810:	40023800 	.word	0x40023800

08000814 <RCC_LTDCCLKDivConfig>:
  uint32_t tmpreg = 0;
  
  /* Check the parameters */
  assert_param(IS_RCC_PLLSAI_DIVR_VALUE(RCC_PLLSAIDivR));
  
  tmpreg = RCC->DCKCFGR;
 8000814:	4a04      	ldr	r2, [pc, #16]	; (8000828 <RCC_LTDCCLKDivConfig+0x14>)
 8000816:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c

  /* Clear PLLSAIDIVR[2:0] bits */
  tmpreg &= ~RCC_DCKCFGR_PLLSAIDIVR;
 800081a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000

  /* Set PLLSAIDIVR values */
  tmpreg |= RCC_PLLSAIDivR;
 800081e:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->DCKCFGR = tmpreg;
 8000820:	f8c2 008c 	str.w	r0, [r2, #140]	; 0x8c
 8000824:	4770      	bx	lr
 8000826:	bf00      	nop
 8000828:	40023800 	.word	0x40023800

0800082c <RCC_TIMCLKPresConfig>:
void RCC_TIMCLKPresConfig(uint32_t RCC_TIMCLKPrescaler)
{
  /* Check the parameters */
  assert_param(IS_RCC_TIMCLK_PRESCALER(RCC_TIMCLKPrescaler));

  *(__IO uint32_t *) DCKCFGR_TIMPRE_BB = RCC_TIMCLKPrescaler;
 800082c:	4b01      	ldr	r3, [pc, #4]	; (8000834 <RCC_TIMCLKPresConfig+0x8>)
 800082e:	6018      	str	r0, [r3, #0]
 8000830:	4770      	bx	lr
 8000832:	bf00      	nop
 8000834:	424711e0 	.word	0x424711e0

08000838 <RCC_AHB1PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000838:	b929      	cbnz	r1, 8000846 <RCC_AHB1PeriphClockCmd+0xe>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 800083a:	4a05      	ldr	r2, [pc, #20]	; (8000850 <RCC_AHB1PeriphClockCmd+0x18>)
 800083c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800083e:	ea23 0000 	bic.w	r0, r3, r0
 8000842:	6310      	str	r0, [r2, #48]	; 0x30
 8000844:	4770      	bx	lr
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8000846:	4b02      	ldr	r3, [pc, #8]	; (8000850 <RCC_AHB1PeriphClockCmd+0x18>)
 8000848:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800084a:	4310      	orrs	r0, r2
 800084c:	6318      	str	r0, [r3, #48]	; 0x30
 800084e:	4770      	bx	lr
 8000850:	40023800 	.word	0x40023800

08000854 <RCC_AHB2PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000854:	b929      	cbnz	r1, 8000862 <RCC_AHB2PeriphClockCmd+0xe>
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
  }
  else
  {
    RCC->AHB2ENR &= ~RCC_AHB2Periph;
 8000856:	4a05      	ldr	r2, [pc, #20]	; (800086c <RCC_AHB2PeriphClockCmd+0x18>)
 8000858:	6b53      	ldr	r3, [r2, #52]	; 0x34
 800085a:	ea23 0000 	bic.w	r0, r3, r0
 800085e:	6350      	str	r0, [r2, #52]	; 0x34
 8000860:	4770      	bx	lr
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
 8000862:	4b02      	ldr	r3, [pc, #8]	; (800086c <RCC_AHB2PeriphClockCmd+0x18>)
 8000864:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000866:	4310      	orrs	r0, r2
 8000868:	6358      	str	r0, [r3, #52]	; 0x34
 800086a:	4770      	bx	lr
 800086c:	40023800 	.word	0x40023800

08000870 <RCC_AHB3PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000870:	b929      	cbnz	r1, 800087e <RCC_AHB3PeriphClockCmd+0xe>
  {
    RCC->AHB3ENR |= RCC_AHB3Periph;
  }
  else
  {
    RCC->AHB3ENR &= ~RCC_AHB3Periph;
 8000872:	4a05      	ldr	r2, [pc, #20]	; (8000888 <RCC_AHB3PeriphClockCmd+0x18>)
 8000874:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8000876:	ea23 0000 	bic.w	r0, r3, r0
 800087a:	6390      	str	r0, [r2, #56]	; 0x38
 800087c:	4770      	bx	lr
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB3ENR |= RCC_AHB3Periph;
 800087e:	4b02      	ldr	r3, [pc, #8]	; (8000888 <RCC_AHB3PeriphClockCmd+0x18>)
 8000880:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000882:	4310      	orrs	r0, r2
 8000884:	6398      	str	r0, [r3, #56]	; 0x38
 8000886:	4770      	bx	lr
 8000888:	40023800 	.word	0x40023800

0800088c <RCC_APB1PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800088c:	b929      	cbnz	r1, 800089a <RCC_APB1PeriphClockCmd+0xe>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 800088e:	4a05      	ldr	r2, [pc, #20]	; (80008a4 <RCC_APB1PeriphClockCmd+0x18>)
 8000890:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8000892:	ea23 0000 	bic.w	r0, r3, r0
 8000896:	6410      	str	r0, [r2, #64]	; 0x40
 8000898:	4770      	bx	lr
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800089a:	4b02      	ldr	r3, [pc, #8]	; (80008a4 <RCC_APB1PeriphClockCmd+0x18>)
 800089c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800089e:	4310      	orrs	r0, r2
 80008a0:	6418      	str	r0, [r3, #64]	; 0x40
 80008a2:	4770      	bx	lr
 80008a4:	40023800 	.word	0x40023800

080008a8 <RCC_APB2PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80008a8:	b929      	cbnz	r1, 80008b6 <RCC_APB2PeriphClockCmd+0xe>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80008aa:	4a05      	ldr	r2, [pc, #20]	; (80008c0 <RCC_APB2PeriphClockCmd+0x18>)
 80008ac:	6c53      	ldr	r3, [r2, #68]	; 0x44
 80008ae:	ea23 0000 	bic.w	r0, r3, r0
 80008b2:	6450      	str	r0, [r2, #68]	; 0x44
 80008b4:	4770      	bx	lr
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80008b6:	4b02      	ldr	r3, [pc, #8]	; (80008c0 <RCC_APB2PeriphClockCmd+0x18>)
 80008b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80008ba:	4310      	orrs	r0, r2
 80008bc:	6458      	str	r0, [r3, #68]	; 0x44
 80008be:	4770      	bx	lr
 80008c0:	40023800 	.word	0x40023800

080008c4 <RCC_AHB1PeriphResetCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80008c4:	b929      	cbnz	r1, 80008d2 <RCC_AHB1PeriphResetCmd+0xe>
  {
    RCC->AHB1RSTR |= RCC_AHB1Periph;
  }
  else
  {
    RCC->AHB1RSTR &= ~RCC_AHB1Periph;
 80008c6:	4a05      	ldr	r2, [pc, #20]	; (80008dc <RCC_AHB1PeriphResetCmd+0x18>)
 80008c8:	6913      	ldr	r3, [r2, #16]
 80008ca:	ea23 0000 	bic.w	r0, r3, r0
 80008ce:	6110      	str	r0, [r2, #16]
 80008d0:	4770      	bx	lr
  assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB1RSTR |= RCC_AHB1Periph;
 80008d2:	4b02      	ldr	r3, [pc, #8]	; (80008dc <RCC_AHB1PeriphResetCmd+0x18>)
 80008d4:	691a      	ldr	r2, [r3, #16]
 80008d6:	4310      	orrs	r0, r2
 80008d8:	6118      	str	r0, [r3, #16]
 80008da:	4770      	bx	lr
 80008dc:	40023800 	.word	0x40023800

080008e0 <RCC_AHB2PeriphResetCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80008e0:	b929      	cbnz	r1, 80008ee <RCC_AHB2PeriphResetCmd+0xe>
  {
    RCC->AHB2RSTR |= RCC_AHB2Periph;
  }
  else
  {
    RCC->AHB2RSTR &= ~RCC_AHB2Periph;
 80008e2:	4a05      	ldr	r2, [pc, #20]	; (80008f8 <RCC_AHB2PeriphResetCmd+0x18>)
 80008e4:	6953      	ldr	r3, [r2, #20]
 80008e6:	ea23 0000 	bic.w	r0, r3, r0
 80008ea:	6150      	str	r0, [r2, #20]
 80008ec:	4770      	bx	lr
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB2RSTR |= RCC_AHB2Periph;
 80008ee:	4b02      	ldr	r3, [pc, #8]	; (80008f8 <RCC_AHB2PeriphResetCmd+0x18>)
 80008f0:	695a      	ldr	r2, [r3, #20]
 80008f2:	4310      	orrs	r0, r2
 80008f4:	6158      	str	r0, [r3, #20]
 80008f6:	4770      	bx	lr
 80008f8:	40023800 	.word	0x40023800

080008fc <RCC_AHB3PeriphResetCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80008fc:	b929      	cbnz	r1, 800090a <RCC_AHB3PeriphResetCmd+0xe>
  {
    RCC->AHB3RSTR |= RCC_AHB3Periph;
  }
  else
  {
    RCC->AHB3RSTR &= ~RCC_AHB3Periph;
 80008fe:	4a05      	ldr	r2, [pc, #20]	; (8000914 <RCC_AHB3PeriphResetCmd+0x18>)
 8000900:	6993      	ldr	r3, [r2, #24]
 8000902:	ea23 0000 	bic.w	r0, r3, r0
 8000906:	6190      	str	r0, [r2, #24]
 8000908:	4770      	bx	lr
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB3RSTR |= RCC_AHB3Periph;
 800090a:	4b02      	ldr	r3, [pc, #8]	; (8000914 <RCC_AHB3PeriphResetCmd+0x18>)
 800090c:	699a      	ldr	r2, [r3, #24]
 800090e:	4310      	orrs	r0, r2
 8000910:	6198      	str	r0, [r3, #24]
 8000912:	4770      	bx	lr
 8000914:	40023800 	.word	0x40023800

08000918 <RCC_APB1PeriphResetCmd>:
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000918:	b929      	cbnz	r1, 8000926 <RCC_APB1PeriphResetCmd+0xe>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 800091a:	4a05      	ldr	r2, [pc, #20]	; (8000930 <RCC_APB1PeriphResetCmd+0x18>)
 800091c:	6a13      	ldr	r3, [r2, #32]
 800091e:	ea23 0000 	bic.w	r0, r3, r0
 8000922:	6210      	str	r0, [r2, #32]
 8000924:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8000926:	4b02      	ldr	r3, [pc, #8]	; (8000930 <RCC_APB1PeriphResetCmd+0x18>)
 8000928:	6a1a      	ldr	r2, [r3, #32]
 800092a:	4310      	orrs	r0, r2
 800092c:	6218      	str	r0, [r3, #32]
 800092e:	4770      	bx	lr
 8000930:	40023800 	.word	0x40023800

08000934 <RCC_APB2PeriphResetCmd>:
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000934:	b929      	cbnz	r1, 8000942 <RCC_APB2PeriphResetCmd+0xe>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8000936:	4a05      	ldr	r2, [pc, #20]	; (800094c <RCC_APB2PeriphResetCmd+0x18>)
 8000938:	6a53      	ldr	r3, [r2, #36]	; 0x24
 800093a:	ea23 0000 	bic.w	r0, r3, r0
 800093e:	6250      	str	r0, [r2, #36]	; 0x24
 8000940:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8000942:	4b02      	ldr	r3, [pc, #8]	; (800094c <RCC_APB2PeriphResetCmd+0x18>)
 8000944:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000946:	4310      	orrs	r0, r2
 8000948:	6258      	str	r0, [r3, #36]	; 0x24
 800094a:	4770      	bx	lr
 800094c:	40023800 	.word	0x40023800

08000950 <RCC_AHB1PeriphClockLPModeCmd>:
void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000950:	b929      	cbnz	r1, 800095e <RCC_AHB1PeriphClockLPModeCmd+0xe>
  {
    RCC->AHB1LPENR |= RCC_AHB1Periph;
  }
  else
  {
    RCC->AHB1LPENR &= ~RCC_AHB1Periph;
 8000952:	4a05      	ldr	r2, [pc, #20]	; (8000968 <RCC_AHB1PeriphClockLPModeCmd+0x18>)
 8000954:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8000956:	ea23 0000 	bic.w	r0, r3, r0
 800095a:	6510      	str	r0, [r2, #80]	; 0x50
 800095c:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB1LPENR |= RCC_AHB1Periph;
 800095e:	4b02      	ldr	r3, [pc, #8]	; (8000968 <RCC_AHB1PeriphClockLPModeCmd+0x18>)
 8000960:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000962:	4310      	orrs	r0, r2
 8000964:	6518      	str	r0, [r3, #80]	; 0x50
 8000966:	4770      	bx	lr
 8000968:	40023800 	.word	0x40023800

0800096c <RCC_AHB2PeriphClockLPModeCmd>:
void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800096c:	b929      	cbnz	r1, 800097a <RCC_AHB2PeriphClockLPModeCmd+0xe>
  {
    RCC->AHB2LPENR |= RCC_AHB2Periph;
  }
  else
  {
    RCC->AHB2LPENR &= ~RCC_AHB2Periph;
 800096e:	4a05      	ldr	r2, [pc, #20]	; (8000984 <RCC_AHB2PeriphClockLPModeCmd+0x18>)
 8000970:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8000972:	ea23 0000 	bic.w	r0, r3, r0
 8000976:	6550      	str	r0, [r2, #84]	; 0x54
 8000978:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB2LPENR |= RCC_AHB2Periph;
 800097a:	4b02      	ldr	r3, [pc, #8]	; (8000984 <RCC_AHB2PeriphClockLPModeCmd+0x18>)
 800097c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800097e:	4310      	orrs	r0, r2
 8000980:	6558      	str	r0, [r3, #84]	; 0x54
 8000982:	4770      	bx	lr
 8000984:	40023800 	.word	0x40023800

08000988 <RCC_AHB3PeriphClockLPModeCmd>:
void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000988:	b929      	cbnz	r1, 8000996 <RCC_AHB3PeriphClockLPModeCmd+0xe>
  {
    RCC->AHB3LPENR |= RCC_AHB3Periph;
  }
  else
  {
    RCC->AHB3LPENR &= ~RCC_AHB3Periph;
 800098a:	4a05      	ldr	r2, [pc, #20]	; (80009a0 <RCC_AHB3PeriphClockLPModeCmd+0x18>)
 800098c:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800098e:	ea23 0000 	bic.w	r0, r3, r0
 8000992:	6590      	str	r0, [r2, #88]	; 0x58
 8000994:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB3LPENR |= RCC_AHB3Periph;
 8000996:	4b02      	ldr	r3, [pc, #8]	; (80009a0 <RCC_AHB3PeriphClockLPModeCmd+0x18>)
 8000998:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800099a:	4310      	orrs	r0, r2
 800099c:	6598      	str	r0, [r3, #88]	; 0x58
 800099e:	4770      	bx	lr
 80009a0:	40023800 	.word	0x40023800

080009a4 <RCC_APB1PeriphClockLPModeCmd>:
void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80009a4:	b929      	cbnz	r1, 80009b2 <RCC_APB1PeriphClockLPModeCmd+0xe>
  {
    RCC->APB1LPENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1LPENR &= ~RCC_APB1Periph;
 80009a6:	4a05      	ldr	r2, [pc, #20]	; (80009bc <RCC_APB1PeriphClockLPModeCmd+0x18>)
 80009a8:	6e13      	ldr	r3, [r2, #96]	; 0x60
 80009aa:	ea23 0000 	bic.w	r0, r3, r0
 80009ae:	6610      	str	r0, [r2, #96]	; 0x60
 80009b0:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1LPENR |= RCC_APB1Periph;
 80009b2:	4b02      	ldr	r3, [pc, #8]	; (80009bc <RCC_APB1PeriphClockLPModeCmd+0x18>)
 80009b4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80009b6:	4310      	orrs	r0, r2
 80009b8:	6618      	str	r0, [r3, #96]	; 0x60
 80009ba:	4770      	bx	lr
 80009bc:	40023800 	.word	0x40023800

080009c0 <RCC_APB2PeriphClockLPModeCmd>:
void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80009c0:	b929      	cbnz	r1, 80009ce <RCC_APB2PeriphClockLPModeCmd+0xe>
  {
    RCC->APB2LPENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2LPENR &= ~RCC_APB2Periph;
 80009c2:	4a05      	ldr	r2, [pc, #20]	; (80009d8 <RCC_APB2PeriphClockLPModeCmd+0x18>)
 80009c4:	6e53      	ldr	r3, [r2, #100]	; 0x64
 80009c6:	ea23 0000 	bic.w	r0, r3, r0
 80009ca:	6650      	str	r0, [r2, #100]	; 0x64
 80009cc:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2LPENR |= RCC_APB2Periph;
 80009ce:	4b02      	ldr	r3, [pc, #8]	; (80009d8 <RCC_APB2PeriphClockLPModeCmd+0x18>)
 80009d0:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80009d2:	4310      	orrs	r0, r2
 80009d4:	6658      	str	r0, [r3, #100]	; 0x64
 80009d6:	4770      	bx	lr
 80009d8:	40023800 	.word	0x40023800

080009dc <RCC_LSEModeConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_LSE_MODE(RCC_Mode));
  
  if(RCC_Mode == RCC_LSE_HIGHDRIVE_MODE)
  {
    SET_BIT(RCC->BDCR, RCC_BDCR_LSEMOD);
 80009dc:	4a04      	ldr	r2, [pc, #16]	; (80009f0 <RCC_LSEModeConfig+0x14>)
 80009de:	6f13      	ldr	r3, [r2, #112]	; 0x70
void RCC_LSEModeConfig(uint8_t RCC_Mode)
{
  /* Check the parameters */
  assert_param(IS_RCC_LSE_MODE(RCC_Mode));
  
  if(RCC_Mode == RCC_LSE_HIGHDRIVE_MODE)
 80009e0:	2801      	cmp	r0, #1
  {
    SET_BIT(RCC->BDCR, RCC_BDCR_LSEMOD);
 80009e2:	bf0c      	ite	eq
 80009e4:	f043 0308 	orreq.w	r3, r3, #8
  }
  else
  {
    CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEMOD);
 80009e8:	f023 0308 	bicne.w	r3, r3, #8
 80009ec:	6713      	str	r3, [r2, #112]	; 0x70
 80009ee:	4770      	bx	lr
 80009f0:	40023800 	.word	0x40023800

080009f4 <RCC_ITConfig>:
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80009f4:	b929      	cbnz	r1, 8000a02 <RCC_ITConfig+0xe>
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
  }
  else
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 80009f6:	4a05      	ldr	r2, [pc, #20]	; (8000a0c <RCC_ITConfig+0x18>)
 80009f8:	7813      	ldrb	r3, [r2, #0]
 80009fa:	ea23 0000 	bic.w	r0, r3, r0
 80009fe:	7010      	strb	r0, [r2, #0]
 8000a00:	4770      	bx	lr
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8000a02:	4b02      	ldr	r3, [pc, #8]	; (8000a0c <RCC_ITConfig+0x18>)
 8000a04:	781a      	ldrb	r2, [r3, #0]
 8000a06:	4310      	orrs	r0, r2
 8000a08:	7018      	strb	r0, [r3, #0]
 8000a0a:	4770      	bx	lr
 8000a0c:	4002380d 	.word	0x4002380d

08000a10 <RCC_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8000a10:	0943      	lsrs	r3, r0, #5
  if (tmp == 1)               /* The flag to check is in CR register */
 8000a12:	2b01      	cmp	r3, #1
 8000a14:	d00b      	beq.n	8000a2e <RCC_GetFlagStatus+0x1e>
  {
    statusreg = RCC->CR;
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8000a16:	2b02      	cmp	r3, #2
  {
    statusreg = RCC->BDCR;
 8000a18:	4b09      	ldr	r3, [pc, #36]	; (8000a40 <RCC_GetFlagStatus+0x30>)
 8000a1a:	bf0c      	ite	eq
 8000a1c:	6f1b      	ldreq	r3, [r3, #112]	; 0x70
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8000a1e:	6f5b      	ldrne	r3, [r3, #116]	; 0x74
  else
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
 8000a20:	f000 001f 	and.w	r0, r0, #31
 8000a24:	fa23 f000 	lsr.w	r0, r3, r0
}
 8000a28:	f000 0001 	and.w	r0, r0, #1
 8000a2c:	4770      	bx	lr

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8000a2e:	4b04      	ldr	r3, [pc, #16]	; (8000a40 <RCC_GetFlagStatus+0x30>)
 8000a30:	681b      	ldr	r3, [r3, #0]
  else
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
 8000a32:	f000 001f 	and.w	r0, r0, #31
 8000a36:	fa23 f000 	lsr.w	r0, r3, r0
}
 8000a3a:	f000 0001 	and.w	r0, r0, #1
 8000a3e:	4770      	bx	lr
 8000a40:	40023800 	.word	0x40023800

08000a44 <RCC_ClearFlag>:
  * @retval None
  */
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= RCC_CSR_RMVF;
 8000a44:	4a02      	ldr	r2, [pc, #8]	; (8000a50 <RCC_ClearFlag+0xc>)
 8000a46:	6f53      	ldr	r3, [r2, #116]	; 0x74
 8000a48:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000a4c:	6753      	str	r3, [r2, #116]	; 0x74
 8000a4e:	4770      	bx	lr
 8000a50:	40023800 	.word	0x40023800

08000a54 <RCC_GetITStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 8000a54:	4b03      	ldr	r3, [pc, #12]	; (8000a64 <RCC_GetITStatus+0x10>)
 8000a56:	68db      	ldr	r3, [r3, #12]
  else
  {
    bitstatus = RESET;
  }
  /* Return the RCC_IT status */
  return  bitstatus;
 8000a58:	4218      	tst	r0, r3
}
 8000a5a:	bf14      	ite	ne
 8000a5c:	2001      	movne	r0, #1
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bx	lr
 8000a62:	bf00      	nop
 8000a64:	40023800 	.word	0x40023800

08000a68 <RCC_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 8000a68:	4b01      	ldr	r3, [pc, #4]	; (8000a70 <RCC_ClearITPendingBit+0x8>)
 8000a6a:	7018      	strb	r0, [r3, #0]
 8000a6c:	4770      	bx	lr
 8000a6e:	bf00      	nop
 8000a70:	4002380e 	.word	0x4002380e

08000a74 <__aeabi_fmul>:
 8000a74:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000a78:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000a7c:	bf1e      	ittt	ne
 8000a7e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000a82:	ea92 0f0c 	teqne	r2, ip
 8000a86:	ea93 0f0c 	teqne	r3, ip
 8000a8a:	d06f      	beq.n	8000b6c <__aeabi_fmul+0xf8>
 8000a8c:	441a      	add	r2, r3
 8000a8e:	ea80 0c01 	eor.w	ip, r0, r1
 8000a92:	0240      	lsls	r0, r0, #9
 8000a94:	bf18      	it	ne
 8000a96:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000a9a:	d01e      	beq.n	8000ada <__aeabi_fmul+0x66>
 8000a9c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000aa0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000aa4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000aa8:	fba0 3101 	umull	r3, r1, r0, r1
 8000aac:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ab0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000ab4:	bf3e      	ittt	cc
 8000ab6:	0049      	lslcc	r1, r1, #1
 8000ab8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000abc:	005b      	lslcc	r3, r3, #1
 8000abe:	ea40 0001 	orr.w	r0, r0, r1
 8000ac2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000ac6:	2afd      	cmp	r2, #253	; 0xfd
 8000ac8:	d81d      	bhi.n	8000b06 <__aeabi_fmul+0x92>
 8000aca:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000ace:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ad2:	bf08      	it	eq
 8000ad4:	f020 0001 	biceq.w	r0, r0, #1
 8000ad8:	4770      	bx	lr
 8000ada:	f090 0f00 	teq	r0, #0
 8000ade:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ae2:	bf08      	it	eq
 8000ae4:	0249      	lsleq	r1, r1, #9
 8000ae6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000aea:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000aee:	3a7f      	subs	r2, #127	; 0x7f
 8000af0:	bfc2      	ittt	gt
 8000af2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000af6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000afa:	4770      	bxgt	lr
 8000afc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b00:	f04f 0300 	mov.w	r3, #0
 8000b04:	3a01      	subs	r2, #1
 8000b06:	dc5d      	bgt.n	8000bc4 <__aeabi_fmul+0x150>
 8000b08:	f112 0f19 	cmn.w	r2, #25
 8000b0c:	bfdc      	itt	le
 8000b0e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000b12:	4770      	bxle	lr
 8000b14:	f1c2 0200 	rsb	r2, r2, #0
 8000b18:	0041      	lsls	r1, r0, #1
 8000b1a:	fa21 f102 	lsr.w	r1, r1, r2
 8000b1e:	f1c2 0220 	rsb	r2, r2, #32
 8000b22:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b26:	ea5f 0031 	movs.w	r0, r1, rrx
 8000b2a:	f140 0000 	adc.w	r0, r0, #0
 8000b2e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000b32:	bf08      	it	eq
 8000b34:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000b38:	4770      	bx	lr
 8000b3a:	f092 0f00 	teq	r2, #0
 8000b3e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000b42:	bf02      	ittt	eq
 8000b44:	0040      	lsleq	r0, r0, #1
 8000b46:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000b4a:	3a01      	subeq	r2, #1
 8000b4c:	d0f9      	beq.n	8000b42 <__aeabi_fmul+0xce>
 8000b4e:	ea40 000c 	orr.w	r0, r0, ip
 8000b52:	f093 0f00 	teq	r3, #0
 8000b56:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b5a:	bf02      	ittt	eq
 8000b5c:	0049      	lsleq	r1, r1, #1
 8000b5e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000b62:	3b01      	subeq	r3, #1
 8000b64:	d0f9      	beq.n	8000b5a <__aeabi_fmul+0xe6>
 8000b66:	ea41 010c 	orr.w	r1, r1, ip
 8000b6a:	e78f      	b.n	8000a8c <__aeabi_fmul+0x18>
 8000b6c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000b70:	ea92 0f0c 	teq	r2, ip
 8000b74:	bf18      	it	ne
 8000b76:	ea93 0f0c 	teqne	r3, ip
 8000b7a:	d00a      	beq.n	8000b92 <__aeabi_fmul+0x11e>
 8000b7c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000b80:	bf18      	it	ne
 8000b82:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000b86:	d1d8      	bne.n	8000b3a <__aeabi_fmul+0xc6>
 8000b88:	ea80 0001 	eor.w	r0, r0, r1
 8000b8c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000b90:	4770      	bx	lr
 8000b92:	f090 0f00 	teq	r0, #0
 8000b96:	bf17      	itett	ne
 8000b98:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	f091 0f00 	teqne	r1, #0
 8000ba2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000ba6:	d014      	beq.n	8000bd2 <__aeabi_fmul+0x15e>
 8000ba8:	ea92 0f0c 	teq	r2, ip
 8000bac:	d101      	bne.n	8000bb2 <__aeabi_fmul+0x13e>
 8000bae:	0242      	lsls	r2, r0, #9
 8000bb0:	d10f      	bne.n	8000bd2 <__aeabi_fmul+0x15e>
 8000bb2:	ea93 0f0c 	teq	r3, ip
 8000bb6:	d103      	bne.n	8000bc0 <__aeabi_fmul+0x14c>
 8000bb8:	024b      	lsls	r3, r1, #9
 8000bba:	bf18      	it	ne
 8000bbc:	4608      	movne	r0, r1
 8000bbe:	d108      	bne.n	8000bd2 <__aeabi_fmul+0x15e>
 8000bc0:	ea80 0001 	eor.w	r0, r0, r1
 8000bc4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000bc8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bcc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bd0:	4770      	bx	lr
 8000bd2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bd6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000bda:	4770      	bx	lr

08000bdc <__aeabi_fdiv>:
 8000bdc:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000be0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000be4:	bf1e      	ittt	ne
 8000be6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000bea:	ea92 0f0c 	teqne	r2, ip
 8000bee:	ea93 0f0c 	teqne	r3, ip
 8000bf2:	d069      	beq.n	8000cc8 <__aeabi_fdiv+0xec>
 8000bf4:	eba2 0203 	sub.w	r2, r2, r3
 8000bf8:	ea80 0c01 	eor.w	ip, r0, r1
 8000bfc:	0249      	lsls	r1, r1, #9
 8000bfe:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000c02:	d037      	beq.n	8000c74 <__aeabi_fdiv+0x98>
 8000c04:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000c08:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000c0c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000c10:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000c14:	428b      	cmp	r3, r1
 8000c16:	bf38      	it	cc
 8000c18:	005b      	lslcc	r3, r3, #1
 8000c1a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000c1e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000c22:	428b      	cmp	r3, r1
 8000c24:	bf24      	itt	cs
 8000c26:	1a5b      	subcs	r3, r3, r1
 8000c28:	ea40 000c 	orrcs.w	r0, r0, ip
 8000c2c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000c30:	bf24      	itt	cs
 8000c32:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000c36:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000c3a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000c3e:	bf24      	itt	cs
 8000c40:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000c44:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000c48:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000c4c:	bf24      	itt	cs
 8000c4e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000c52:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000c56:	011b      	lsls	r3, r3, #4
 8000c58:	bf18      	it	ne
 8000c5a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000c5e:	d1e0      	bne.n	8000c22 <__aeabi_fdiv+0x46>
 8000c60:	2afd      	cmp	r2, #253	; 0xfd
 8000c62:	f63f af50 	bhi.w	8000b06 <__aeabi_fmul+0x92>
 8000c66:	428b      	cmp	r3, r1
 8000c68:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c6c:	bf08      	it	eq
 8000c6e:	f020 0001 	biceq.w	r0, r0, #1
 8000c72:	4770      	bx	lr
 8000c74:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000c78:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000c7c:	327f      	adds	r2, #127	; 0x7f
 8000c7e:	bfc2      	ittt	gt
 8000c80:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000c84:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000c88:	4770      	bxgt	lr
 8000c8a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c8e:	f04f 0300 	mov.w	r3, #0
 8000c92:	3a01      	subs	r2, #1
 8000c94:	e737      	b.n	8000b06 <__aeabi_fmul+0x92>
 8000c96:	f092 0f00 	teq	r2, #0
 8000c9a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000c9e:	bf02      	ittt	eq
 8000ca0:	0040      	lsleq	r0, r0, #1
 8000ca2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ca6:	3a01      	subeq	r2, #1
 8000ca8:	d0f9      	beq.n	8000c9e <__aeabi_fdiv+0xc2>
 8000caa:	ea40 000c 	orr.w	r0, r0, ip
 8000cae:	f093 0f00 	teq	r3, #0
 8000cb2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000cb6:	bf02      	ittt	eq
 8000cb8:	0049      	lsleq	r1, r1, #1
 8000cba:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000cbe:	3b01      	subeq	r3, #1
 8000cc0:	d0f9      	beq.n	8000cb6 <__aeabi_fdiv+0xda>
 8000cc2:	ea41 010c 	orr.w	r1, r1, ip
 8000cc6:	e795      	b.n	8000bf4 <__aeabi_fdiv+0x18>
 8000cc8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ccc:	ea92 0f0c 	teq	r2, ip
 8000cd0:	d108      	bne.n	8000ce4 <__aeabi_fdiv+0x108>
 8000cd2:	0242      	lsls	r2, r0, #9
 8000cd4:	f47f af7d 	bne.w	8000bd2 <__aeabi_fmul+0x15e>
 8000cd8:	ea93 0f0c 	teq	r3, ip
 8000cdc:	f47f af70 	bne.w	8000bc0 <__aeabi_fmul+0x14c>
 8000ce0:	4608      	mov	r0, r1
 8000ce2:	e776      	b.n	8000bd2 <__aeabi_fmul+0x15e>
 8000ce4:	ea93 0f0c 	teq	r3, ip
 8000ce8:	d104      	bne.n	8000cf4 <__aeabi_fdiv+0x118>
 8000cea:	024b      	lsls	r3, r1, #9
 8000cec:	f43f af4c 	beq.w	8000b88 <__aeabi_fmul+0x114>
 8000cf0:	4608      	mov	r0, r1
 8000cf2:	e76e      	b.n	8000bd2 <__aeabi_fmul+0x15e>
 8000cf4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000cf8:	bf18      	it	ne
 8000cfa:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000cfe:	d1ca      	bne.n	8000c96 <__aeabi_fdiv+0xba>
 8000d00:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000d04:	f47f af5c 	bne.w	8000bc0 <__aeabi_fmul+0x14c>
 8000d08:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000d0c:	f47f af3c 	bne.w	8000b88 <__aeabi_fmul+0x114>
 8000d10:	e75f      	b.n	8000bd2 <__aeabi_fmul+0x15e>
 8000d12:	bf00      	nop

08000d14 <__gesf2>:
 8000d14:	f04f 3cff 	mov.w	ip, #4294967295
 8000d18:	e006      	b.n	8000d28 <__cmpsf2+0x4>
 8000d1a:	bf00      	nop

08000d1c <__lesf2>:
 8000d1c:	f04f 0c01 	mov.w	ip, #1
 8000d20:	e002      	b.n	8000d28 <__cmpsf2+0x4>
 8000d22:	bf00      	nop

08000d24 <__cmpsf2>:
 8000d24:	f04f 0c01 	mov.w	ip, #1
 8000d28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000d2c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000d30:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d34:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d38:	bf18      	it	ne
 8000d3a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d3e:	d011      	beq.n	8000d64 <__cmpsf2+0x40>
 8000d40:	b001      	add	sp, #4
 8000d42:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000d46:	bf18      	it	ne
 8000d48:	ea90 0f01 	teqne	r0, r1
 8000d4c:	bf58      	it	pl
 8000d4e:	ebb2 0003 	subspl.w	r0, r2, r3
 8000d52:	bf88      	it	hi
 8000d54:	17c8      	asrhi	r0, r1, #31
 8000d56:	bf38      	it	cc
 8000d58:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000d5c:	bf18      	it	ne
 8000d5e:	f040 0001 	orrne.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d68:	d102      	bne.n	8000d70 <__cmpsf2+0x4c>
 8000d6a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000d6e:	d105      	bne.n	8000d7c <__cmpsf2+0x58>
 8000d70:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000d74:	d1e4      	bne.n	8000d40 <__cmpsf2+0x1c>
 8000d76:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000d7a:	d0e1      	beq.n	8000d40 <__cmpsf2+0x1c>
 8000d7c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000d80:	4770      	bx	lr
 8000d82:	bf00      	nop

08000d84 <__aeabi_cfrcmple>:
 8000d84:	4684      	mov	ip, r0
 8000d86:	4608      	mov	r0, r1
 8000d88:	4661      	mov	r1, ip
 8000d8a:	e7ff      	b.n	8000d8c <__aeabi_cfcmpeq>

08000d8c <__aeabi_cfcmpeq>:
 8000d8c:	b50f      	push	{r0, r1, r2, r3, lr}
 8000d8e:	f7ff ffc9 	bl	8000d24 <__cmpsf2>
 8000d92:	2800      	cmp	r0, #0
 8000d94:	bf48      	it	mi
 8000d96:	f110 0f00 	cmnmi.w	r0, #0
 8000d9a:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000d9c <__aeabi_fcmpeq>:
 8000d9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000da0:	f7ff fff4 	bl	8000d8c <__aeabi_cfcmpeq>
 8000da4:	bf0c      	ite	eq
 8000da6:	2001      	moveq	r0, #1
 8000da8:	2000      	movne	r0, #0
 8000daa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000dae:	bf00      	nop

08000db0 <__aeabi_fcmplt>:
 8000db0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000db4:	f7ff ffea 	bl	8000d8c <__aeabi_cfcmpeq>
 8000db8:	bf34      	ite	cc
 8000dba:	2001      	movcc	r0, #1
 8000dbc:	2000      	movcs	r0, #0
 8000dbe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000dc2:	bf00      	nop

08000dc4 <__aeabi_fcmple>:
 8000dc4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000dc8:	f7ff ffe0 	bl	8000d8c <__aeabi_cfcmpeq>
 8000dcc:	bf94      	ite	ls
 8000dce:	2001      	movls	r0, #1
 8000dd0:	2000      	movhi	r0, #0
 8000dd2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000dd6:	bf00      	nop

08000dd8 <__aeabi_fcmpge>:
 8000dd8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ddc:	f7ff ffd2 	bl	8000d84 <__aeabi_cfrcmple>
 8000de0:	bf94      	ite	ls
 8000de2:	2001      	movls	r0, #1
 8000de4:	2000      	movhi	r0, #0
 8000de6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000dea:	bf00      	nop

08000dec <__aeabi_fcmpgt>:
 8000dec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000df0:	f7ff ffc8 	bl	8000d84 <__aeabi_cfrcmple>
 8000df4:	bf34      	ite	cc
 8000df6:	2001      	movcc	r0, #1
 8000df8:	2000      	movcs	r0, #0
 8000dfa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000dfe:	bf00      	nop

08000e00 <memcpy>:
 8000e00:	4684      	mov	ip, r0
 8000e02:	ea41 0300 	orr.w	r3, r1, r0
 8000e06:	f013 0303 	ands.w	r3, r3, #3
 8000e0a:	d16d      	bne.n	8000ee8 <memcpy+0xe8>
 8000e0c:	3a40      	subs	r2, #64	; 0x40
 8000e0e:	d341      	bcc.n	8000e94 <memcpy+0x94>
 8000e10:	f851 3b04 	ldr.w	r3, [r1], #4
 8000e14:	f840 3b04 	str.w	r3, [r0], #4
 8000e18:	f851 3b04 	ldr.w	r3, [r1], #4
 8000e1c:	f840 3b04 	str.w	r3, [r0], #4
 8000e20:	f851 3b04 	ldr.w	r3, [r1], #4
 8000e24:	f840 3b04 	str.w	r3, [r0], #4
 8000e28:	f851 3b04 	ldr.w	r3, [r1], #4
 8000e2c:	f840 3b04 	str.w	r3, [r0], #4
 8000e30:	f851 3b04 	ldr.w	r3, [r1], #4
 8000e34:	f840 3b04 	str.w	r3, [r0], #4
 8000e38:	f851 3b04 	ldr.w	r3, [r1], #4
 8000e3c:	f840 3b04 	str.w	r3, [r0], #4
 8000e40:	f851 3b04 	ldr.w	r3, [r1], #4
 8000e44:	f840 3b04 	str.w	r3, [r0], #4
 8000e48:	f851 3b04 	ldr.w	r3, [r1], #4
 8000e4c:	f840 3b04 	str.w	r3, [r0], #4
 8000e50:	f851 3b04 	ldr.w	r3, [r1], #4
 8000e54:	f840 3b04 	str.w	r3, [r0], #4
 8000e58:	f851 3b04 	ldr.w	r3, [r1], #4
 8000e5c:	f840 3b04 	str.w	r3, [r0], #4
 8000e60:	f851 3b04 	ldr.w	r3, [r1], #4
 8000e64:	f840 3b04 	str.w	r3, [r0], #4
 8000e68:	f851 3b04 	ldr.w	r3, [r1], #4
 8000e6c:	f840 3b04 	str.w	r3, [r0], #4
 8000e70:	f851 3b04 	ldr.w	r3, [r1], #4
 8000e74:	f840 3b04 	str.w	r3, [r0], #4
 8000e78:	f851 3b04 	ldr.w	r3, [r1], #4
 8000e7c:	f840 3b04 	str.w	r3, [r0], #4
 8000e80:	f851 3b04 	ldr.w	r3, [r1], #4
 8000e84:	f840 3b04 	str.w	r3, [r0], #4
 8000e88:	f851 3b04 	ldr.w	r3, [r1], #4
 8000e8c:	f840 3b04 	str.w	r3, [r0], #4
 8000e90:	3a40      	subs	r2, #64	; 0x40
 8000e92:	d2bd      	bcs.n	8000e10 <memcpy+0x10>
 8000e94:	3230      	adds	r2, #48	; 0x30
 8000e96:	d311      	bcc.n	8000ebc <memcpy+0xbc>
 8000e98:	f851 3b04 	ldr.w	r3, [r1], #4
 8000e9c:	f840 3b04 	str.w	r3, [r0], #4
 8000ea0:	f851 3b04 	ldr.w	r3, [r1], #4
 8000ea4:	f840 3b04 	str.w	r3, [r0], #4
 8000ea8:	f851 3b04 	ldr.w	r3, [r1], #4
 8000eac:	f840 3b04 	str.w	r3, [r0], #4
 8000eb0:	f851 3b04 	ldr.w	r3, [r1], #4
 8000eb4:	f840 3b04 	str.w	r3, [r0], #4
 8000eb8:	3a10      	subs	r2, #16
 8000eba:	d2ed      	bcs.n	8000e98 <memcpy+0x98>
 8000ebc:	320c      	adds	r2, #12
 8000ebe:	d305      	bcc.n	8000ecc <memcpy+0xcc>
 8000ec0:	f851 3b04 	ldr.w	r3, [r1], #4
 8000ec4:	f840 3b04 	str.w	r3, [r0], #4
 8000ec8:	3a04      	subs	r2, #4
 8000eca:	d2f9      	bcs.n	8000ec0 <memcpy+0xc0>
 8000ecc:	3204      	adds	r2, #4
 8000ece:	d008      	beq.n	8000ee2 <memcpy+0xe2>
 8000ed0:	07d2      	lsls	r2, r2, #31
 8000ed2:	bf1c      	itt	ne
 8000ed4:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8000ed8:	f800 3b01 	strbne.w	r3, [r0], #1
 8000edc:	d301      	bcc.n	8000ee2 <memcpy+0xe2>
 8000ede:	880b      	ldrh	r3, [r1, #0]
 8000ee0:	8003      	strh	r3, [r0, #0]
 8000ee2:	4660      	mov	r0, ip
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop
 8000ee8:	2a08      	cmp	r2, #8
 8000eea:	d313      	bcc.n	8000f14 <memcpy+0x114>
 8000eec:	078b      	lsls	r3, r1, #30
 8000eee:	d08d      	beq.n	8000e0c <memcpy+0xc>
 8000ef0:	f010 0303 	ands.w	r3, r0, #3
 8000ef4:	d08a      	beq.n	8000e0c <memcpy+0xc>
 8000ef6:	f1c3 0304 	rsb	r3, r3, #4
 8000efa:	1ad2      	subs	r2, r2, r3
 8000efc:	07db      	lsls	r3, r3, #31
 8000efe:	bf1c      	itt	ne
 8000f00:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8000f04:	f800 3b01 	strbne.w	r3, [r0], #1
 8000f08:	d380      	bcc.n	8000e0c <memcpy+0xc>
 8000f0a:	f831 3b02 	ldrh.w	r3, [r1], #2
 8000f0e:	f820 3b02 	strh.w	r3, [r0], #2
 8000f12:	e77b      	b.n	8000e0c <memcpy+0xc>
 8000f14:	3a04      	subs	r2, #4
 8000f16:	d3d9      	bcc.n	8000ecc <memcpy+0xcc>
 8000f18:	3a01      	subs	r2, #1
 8000f1a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000f1e:	f800 3b01 	strb.w	r3, [r0], #1
 8000f22:	d2f9      	bcs.n	8000f18 <memcpy+0x118>
 8000f24:	780b      	ldrb	r3, [r1, #0]
 8000f26:	7003      	strb	r3, [r0, #0]
 8000f28:	784b      	ldrb	r3, [r1, #1]
 8000f2a:	7043      	strb	r3, [r0, #1]
 8000f2c:	788b      	ldrb	r3, [r1, #2]
 8000f2e:	7083      	strb	r3, [r0, #2]
 8000f30:	4660      	mov	r0, ip
 8000f32:	4770      	bx	lr

08000f34 <main>:

void DelayByDiv(void);

int main(int argc, char *argv[])

{
 8000f34:	b530      	push	{r4, r5, lr}

	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOF, ENABLE);//GPIOF
 8000f36:	2101      	movs	r1, #1

void DelayByDiv(void);

int main(int argc, char *argv[])

{
 8000f38:	b083      	sub	sp, #12

	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOF, ENABLE);//GPIOF
 8000f3a:	2020      	movs	r0, #32
 8000f3c:	f7ff fc7c 	bl	8000838 <RCC_AHB1PeriphClockCmd>



	//GPIOF9,F10

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9 | GPIO_Pin_10;//LED0LED1IO
 8000f40:	f44f 64c0 	mov.w	r4, #1536	; 0x600

	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;//
 8000f44:	2301      	movs	r3, #1

	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;//

	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;//100MHz
 8000f46:	2203      	movs	r2, #3

	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;//

	GPIO_Init(GPIOF, &GPIO_InitStructure);//GPIO
 8000f48:	4669      	mov	r1, sp
 8000f4a:	481e      	ldr	r0, [pc, #120]	; (8000fc4 <main+0x90>)



	//GPIOF9,F10

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9 | GPIO_Pin_10;//LED0LED1IO
 8000f4c:	9400      	str	r4, [sp, #0]

	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;//

	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;//
 8000f4e:	2500      	movs	r5, #0

	//GPIOF9,F10

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9 | GPIO_Pin_10;//LED0LED1IO

	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;//
 8000f50:	f88d 3004 	strb.w	r3, [sp, #4]

	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;//

	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;//100MHz

	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;//
 8000f54:	f88d 3007 	strb.w	r3, [sp, #7]

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9 | GPIO_Pin_10;//LED0LED1IO

	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;//

	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;//
 8000f58:	f88d 5006 	strb.w	r5, [sp, #6]

	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;//100MHz
 8000f5c:	f88d 2005 	strb.w	r2, [sp, #5]

	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;//

	GPIO_Init(GPIOF, &GPIO_InitStructure);//GPIO
 8000f60:	f7ff fa16 	bl	8000390 <GPIO_Init>

	
	GPIO_SetBits(GPIOF,GPIO_Pin_9 | GPIO_Pin_10);//GPIOF9,F10
 8000f64:	4621      	mov	r1, r4
 8000f66:	4817      	ldr	r0, [pc, #92]	; (8000fc4 <main+0x90>)
 8000f68:	f7ff fa94 	bl	8000494 <GPIO_SetBits>
	while(1)

	{


	GPIO_ResetBits(GPIOF,GPIO_Pin_9);  //LED0GPIOF.9  LED0=0;
 8000f6c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f70:	4814      	ldr	r0, [pc, #80]	; (8000fc4 <main+0x90>)

// not much compiler optimizer settings dependent

{

	float x=50.0f;
 8000f72:	4c15      	ldr	r4, [pc, #84]	; (8000fc8 <main+0x94>)
	while(1)

	{


	GPIO_ResetBits(GPIOF,GPIO_Pin_9);  //LED0GPIOF.9  LED0=0;
 8000f74:	f7ff fa90 	bl	8000498 <GPIO_ResetBits>

	GPIO_SetBits(GPIOF,GPIO_Pin_10);   //LED1GPIOF.10 LED1=1;
 8000f78:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f7c:	4811      	ldr	r0, [pc, #68]	; (8000fc4 <main+0x90>)
 8000f7e:	f7ff fa89 	bl	8000494 <GPIO_SetBits>

	float x=50.0f;

	while (x > 0.0001f)

		x = x/1.0001f; // delay loop
 8000f82:	4620      	mov	r0, r4
 8000f84:	4911      	ldr	r1, [pc, #68]	; (8000fcc <main+0x98>)
 8000f86:	f7ff fe29 	bl	8000bdc <__aeabi_fdiv>

{

	float x=50.0f;

	while (x > 0.0001f)
 8000f8a:	4911      	ldr	r1, [pc, #68]	; (8000fd0 <main+0x9c>)

		x = x/1.0001f; // delay loop
 8000f8c:	4604      	mov	r4, r0

{

	float x=50.0f;

	while (x > 0.0001f)
 8000f8e:	f7ff ff2d 	bl	8000dec <__aeabi_fcmpgt>
 8000f92:	2800      	cmp	r0, #0
 8000f94:	d1f5      	bne.n	8000f82 <main+0x4e>
	GPIO_SetBits(GPIOF,GPIO_Pin_10);   //LED1GPIOF.10 LED1=1;


	DelayByDiv(); // delay --> not much compiler optimizer settings dependent

	GPIO_SetBits(GPIOF,GPIO_Pin_9);	   //LED0GPIOF.0  LED0=1;
 8000f96:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f9a:	480a      	ldr	r0, [pc, #40]	; (8000fc4 <main+0x90>)

// not much compiler optimizer settings dependent

{

	float x=50.0f;
 8000f9c:	4c0a      	ldr	r4, [pc, #40]	; (8000fc8 <main+0x94>)
	GPIO_SetBits(GPIOF,GPIO_Pin_10);   //LED1GPIOF.10 LED1=1;


	DelayByDiv(); // delay --> not much compiler optimizer settings dependent

	GPIO_SetBits(GPIOF,GPIO_Pin_9);	   //LED0GPIOF.0  LED0=1;
 8000f9e:	f7ff fa79 	bl	8000494 <GPIO_SetBits>

	GPIO_ResetBits(GPIOF,GPIO_Pin_10); //LED1GPIOF.10 LED1=0;
 8000fa2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000fa6:	4807      	ldr	r0, [pc, #28]	; (8000fc4 <main+0x90>)
 8000fa8:	f7ff fa76 	bl	8000498 <GPIO_ResetBits>

	float x=50.0f;

	while (x > 0.0001f)

		x = x/1.0001f; // delay loop
 8000fac:	4620      	mov	r0, r4
 8000fae:	4907      	ldr	r1, [pc, #28]	; (8000fcc <main+0x98>)
 8000fb0:	f7ff fe14 	bl	8000bdc <__aeabi_fdiv>

{

	float x=50.0f;

	while (x > 0.0001f)
 8000fb4:	4906      	ldr	r1, [pc, #24]	; (8000fd0 <main+0x9c>)

		x = x/1.0001f; // delay loop
 8000fb6:	4604      	mov	r4, r0

{

	float x=50.0f;

	while (x > 0.0001f)
 8000fb8:	f7ff ff18 	bl	8000dec <__aeabi_fcmpgt>
 8000fbc:	2800      	cmp	r0, #0
 8000fbe:	d1f5      	bne.n	8000fac <main+0x78>
 8000fc0:	e7d4      	b.n	8000f6c <main+0x38>
 8000fc2:	bf00      	nop
 8000fc4:	40021400 	.word	0x40021400
 8000fc8:	42480000 	.word	0x42480000
 8000fcc:	3f800347 	.word	0x3f800347
 8000fd0:	38d1b717 	.word	0x38d1b717

08000fd4 <memset>:
 8000fd4:	b470      	push	{r4, r5, r6}
 8000fd6:	0784      	lsls	r4, r0, #30
 8000fd8:	d046      	beq.n	8001068 <memset+0x94>
 8000fda:	1e54      	subs	r4, r2, #1
 8000fdc:	2a00      	cmp	r2, #0
 8000fde:	d041      	beq.n	8001064 <memset+0x90>
 8000fe0:	b2cd      	uxtb	r5, r1
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	e002      	b.n	8000fec <memset+0x18>
 8000fe6:	1e62      	subs	r2, r4, #1
 8000fe8:	b3e4      	cbz	r4, 8001064 <memset+0x90>
 8000fea:	4614      	mov	r4, r2
 8000fec:	f803 5b01 	strb.w	r5, [r3], #1
 8000ff0:	079a      	lsls	r2, r3, #30
 8000ff2:	d1f8      	bne.n	8000fe6 <memset+0x12>
 8000ff4:	2c03      	cmp	r4, #3
 8000ff6:	d92e      	bls.n	8001056 <memset+0x82>
 8000ff8:	b2cd      	uxtb	r5, r1
 8000ffa:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8000ffe:	2c0f      	cmp	r4, #15
 8001000:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8001004:	d919      	bls.n	800103a <memset+0x66>
 8001006:	f103 0210 	add.w	r2, r3, #16
 800100a:	4626      	mov	r6, r4
 800100c:	3e10      	subs	r6, #16
 800100e:	2e0f      	cmp	r6, #15
 8001010:	f842 5c10 	str.w	r5, [r2, #-16]
 8001014:	f842 5c0c 	str.w	r5, [r2, #-12]
 8001018:	f842 5c08 	str.w	r5, [r2, #-8]
 800101c:	f842 5c04 	str.w	r5, [r2, #-4]
 8001020:	f102 0210 	add.w	r2, r2, #16
 8001024:	d8f2      	bhi.n	800100c <memset+0x38>
 8001026:	f1a4 0210 	sub.w	r2, r4, #16
 800102a:	f022 020f 	bic.w	r2, r2, #15
 800102e:	f004 040f 	and.w	r4, r4, #15
 8001032:	3210      	adds	r2, #16
 8001034:	2c03      	cmp	r4, #3
 8001036:	4413      	add	r3, r2
 8001038:	d90d      	bls.n	8001056 <memset+0x82>
 800103a:	461e      	mov	r6, r3
 800103c:	4622      	mov	r2, r4
 800103e:	3a04      	subs	r2, #4
 8001040:	2a03      	cmp	r2, #3
 8001042:	f846 5b04 	str.w	r5, [r6], #4
 8001046:	d8fa      	bhi.n	800103e <memset+0x6a>
 8001048:	1f22      	subs	r2, r4, #4
 800104a:	f022 0203 	bic.w	r2, r2, #3
 800104e:	3204      	adds	r2, #4
 8001050:	4413      	add	r3, r2
 8001052:	f004 0403 	and.w	r4, r4, #3
 8001056:	b12c      	cbz	r4, 8001064 <memset+0x90>
 8001058:	b2c9      	uxtb	r1, r1
 800105a:	441c      	add	r4, r3
 800105c:	f803 1b01 	strb.w	r1, [r3], #1
 8001060:	42a3      	cmp	r3, r4
 8001062:	d1fb      	bne.n	800105c <memset+0x88>
 8001064:	bc70      	pop	{r4, r5, r6}
 8001066:	4770      	bx	lr
 8001068:	4614      	mov	r4, r2
 800106a:	4603      	mov	r3, r0
 800106c:	e7c2      	b.n	8000ff4 <memset+0x20>
 800106e:	bf00      	nop
