// Seed: 1772250749
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  always @(id_3 || 1 or negedge id_3) id_2 = id_3;
  id_6(
      .id_0(), .id_1(1)
  );
endmodule
module module_1;
  reg  id_1;
  tri1 id_2;
  reg  id_3;
  always @(posedge 1) id_1 <= #1 id_1;
  assign id_2 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  always @(1 - id_4++
  or posedge id_3)
  begin : LABEL_0
    id_3 <= ~{1{id_2}};
    $display(1'd0 <-> 1);
  end
  reg id_5 = id_4 * id_3;
  assign id_5 = id_3;
  reg id_6;
  always_latch
  fork : SymbolIdentifier
    if (id_3) begin : LABEL_0
      id_3 <= id_6;
      id_3 = 1'b0;
    end
  join_none
  assign id_4 = 1;
endmodule
