>Dmel_RG2
CGGCGCGCCTCTCGGAAGGGTGAGACTCTACT
>Dmel_RG3
CGGCGCGCCTCTCGGAAGGGTGAGACTCTACC
>Dmel_RG5
CGGCGCGCCTCTCAGAAGGGTGAGACTCTACT
>Dmel_RG9
CGGCGCGCCTCTCGGAAGGGTGAGACTCTACC
>Dmel_RG18N
CGGCGCGCCTCTCAGAAGGGTGAGACTCTACC
>Dmel_RG19
CGGCGCGCCTCTCGGAAGGGTGAGACTCTACC
>Dmel_RG22
CGGCGCGCCTCTCGGAAGGGTGAGACTCTACT
>Dmel_RG24
CGGCGCGCCTCTCGGAAGGGTGAGACTCTACT
>Dmel_RG25
CGGCGCGCCTCTCGGAAGGGTGAGACTCTACC
>Dmel_RG28
CGGCGCGCCTCTCGGAAGGGTGAGACTCTACC
>Dmel_RG32N
CGGCGCGCCTCTCAGAAGGGTGAGACTCTACT
>Dmel_RG34
CGGCGCGCCTCTCGGAAGGGTGAGACTCTACC
>Dmel_RG36
CGGCGCGCCTCTCGGAAGGGTGAGACTCTACC
>Dmel_RG38N
CGGCGCGCCTCTCGGAAGGGTGAGACTCTACC
>Dsim_MD03
CGGCGCGCCTCCCGGAAGGGTGAGACTCTACT
>Dsim_MD06
CGGCGCGCCTCTCGGAAGGGTGAGACTCTACT
>Dsim_MD105
CGGCGCGCCTCCCGGAAGGGTGAGACTCTACT
>Dsim_MD106
CGGCGCGCCTCCCGGAAGGGTGAGACTCTACT
>Dsim_MD146
CGGCGCGCCTCCCGGAAGGGTGAGACTCTACT
>Dsim_MD15
CGGCGCGCCTCCCGGAAGGGTGAGACTCTACT
>Dsim_MD197
TGGCGCGCCTCCCGGAAGGGTGAGACTCTACT
>Dsim_MD199
CGGCGCGCCTCTCGGAAGGGTGAGACTCTACT
>Dsim_MD201
CGGCGCGCCTCCCGGAAGGGTGAGACTCTACT
>Dsim_MD221
CGGCGCGCCTCCCGGAAGGGTGAGACTCTACT
>Dsim_MD224
CGGCGCGCCTCCCGGAAGGGTGAGACTCTACT
>Dsim_MD225
CGGCGCGCCTCCCGGAAGGGTGAGACTCTACT
>Dsim_MD233
CGGCGCGCCTCCCGGAAGGGTGAGACTCTACT
>Dsim_MD235
CGGCGCGCCTCCCGGAAGGGTGAGACTCTACT
>Dsim_MD238
CGGCGCGCCTCCCGGAAGGGTGAGACTCTACT
>Dsim_MD243
CGGCGCGCCTCCCGGAAGGGTGAGACTCTACT
>Dsim_MD251
CGGCGCGCCTCCCGGAAGGGTGAGACTCTACT
>Dsim_MD255
CGGCGCGCCTCCCGGAAGGGTGAGACTCTACT
>Dsim_MD63
CGGCGCGCCTCCCGGAAGGGTGAGACTCTACT
>Dsim_MD72
CGGCGCGCCTCCCGGAAGGGTGAGACTCTACT
>Dsim_MD73
CGGCGCGCCTCCCGGAAGGGTGAGACTCTACT
>Dyak_528_19474
TGGCGCGCCTCCCGGAGGGGTGGGATTCTACT
>Dere_528_19474
CGGCGCGCCTTTCGGAAGGATGAGACTCTACT
