Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Dec  4 23:11:04 2019
| Host         : DESKTOP-DL545GR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: cpu0/ex_mem0/mem_op_type_o_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu0/ex_mem0/mem_op_type_o_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu0/ex_mem0/mem_op_type_o_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu0/ex_mem0/mem_op_type_o_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu0/ex_mem0/mem_op_type_o_reg[5]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_aluop_reg[0]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_aluop_reg[1]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_aluop_reg[2]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_aluop_reg[3]/Q (HIGH)

 There are 155 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_alusel_reg[0]/Q (HIGH)

 There are 155 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_alusel_reg[1]/Q (HIGH)

 There are 155 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_alusel_reg[2]/Q (HIGH)

 There are 155 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_alusel_reg[3]/Q (HIGH)

 There are 155 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_alusel_reg[4]/Q (HIGH)

 There are 155 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_alusel_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: cpu0/mem0/mem_req_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cpu0/memctrl0/if_mem_reg/L7/Q (HIGH)

 There are 5504 register/latch pins with no clock driven by root clock pin: cpu0/pc_reg0/cache_enable_reg/Q (HIGH)

 There are 5504 register/latch pins with no clock driven by root clock pin: cpu0/pc_reg0/inst_cache_addr_o_reg[0]/Q (HIGH)

 There are 5504 register/latch pins with no clock driven by root clock pin: cpu0/pc_reg0/inst_cache_addr_o_reg[1]/Q (HIGH)

 There are 5504 register/latch pins with no clock driven by root clock pin: cpu0/pc_reg0/inst_cache_addr_o_reg[2]/Q (HIGH)

 There are 5504 register/latch pins with no clock driven by root clock pin: cpu0/pc_reg0/inst_cache_addr_o_reg[3]/Q (HIGH)

 There are 5504 register/latch pins with no clock driven by root clock pin: cpu0/pc_reg0/inst_cache_addr_o_reg[4]/Q (HIGH)

 There are 5504 register/latch pins with no clock driven by root clock pin: cpu0/pc_reg0/inst_cache_addr_o_reg[5]/Q (HIGH)

 There are 5504 register/latch pins with no clock driven by root clock pin: cpu0/pc_reg0/inst_cache_addr_o_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: cpu0/pc_reg0/pc_memreq_reg/Q (HIGH)

 There are 5601 register/latch pins with no clock driven by root clock pin: rst_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5833 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.229        0.000                      0                 6295        0.033        0.000                      0                 6295        3.750        0.000                       0                  1336  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.229        0.000                      0                 6232        0.033        0.000                      0                 6232        3.750        0.000                       0                  1336  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.021        0.000                      0                   63        0.398        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/query_addr_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/pc_reg0/if_addr_req_o_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.496ns  (logic 2.958ns (31.150%)  route 6.538ns (68.850%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.552     5.073    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X43Y90         FDRE                                         r  cpu0/pc_reg0/query_addr_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.419     5.492 r  cpu0/pc_reg0/query_addr_reg[2]_rep__2/Q
                         net (fo=176, routed)         1.612     7.104    cpu0/instcache0/state_reg[3]_i_22_0
    SLICE_X60Y87         MUXF7 (Prop_muxf7_S_O)       0.489     7.593 r  cpu0/instcache0/state_reg[3]_i_492/O
                         net (fo=1, routed)           0.000     7.593    cpu0/instcache0/state_reg[3]_i_492_n_1
    SLICE_X60Y87         MUXF8 (Prop_muxf8_I0_O)      0.098     7.691 r  cpu0/instcache0/state_reg[3]_i_303/O
                         net (fo=1, routed)           1.152     8.842    cpu0/instcache0/state_reg[3]_i_303_n_1
    SLICE_X57Y93         LUT6 (Prop_lut6_I1_O)        0.319     9.161 r  cpu0/instcache0/state[3]_i_188/O
                         net (fo=1, routed)           0.000     9.161    cpu0/instcache0/state[3]_i_188_n_1
    SLICE_X57Y93         MUXF7 (Prop_muxf7_I1_O)      0.217     9.378 r  cpu0/instcache0/state_reg[3]_i_94/O
                         net (fo=1, routed)           1.068    10.447    cpu0/instcache0/inst_tag[2]
    SLICE_X42Y92         LUT6 (Prop_lut6_I3_O)        0.299    10.746 r  cpu0/instcache0/state[3]_i_33/O
                         net (fo=1, routed)           0.000    10.746    cpu0/instcache0/state[3]_i_33_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.259 f  cpu0/instcache0/state_reg[3]_i_16/CO[3]
                         net (fo=2, routed)           0.944    12.203    cpu0/instcache0/inst_hit_o1
    SLICE_X43Y92         LUT5 (Prop_lut5_I4_O)        0.153    12.356 f  cpu0/instcache0/state[3]_i_6/O
                         net (fo=43, routed)          0.484    12.840    cpu0/pc_reg0/inst_hit
    SLICE_X44Y92         LUT6 (Prop_lut6_I4_O)        0.327    13.167 r  cpu0/pc_reg0/if_addr_req_o[31]_i_3/O
                         net (fo=1, routed)           0.433    13.600    cpu0/pc_reg0/if_addr_req_o[31]_i_3_n_1
    SLICE_X44Y92         LUT2 (Prop_lut2_I0_O)        0.124    13.724 r  cpu0/pc_reg0/if_addr_req_o[31]_i_1/O
                         net (fo=32, routed)          0.845    14.569    cpu0/pc_reg0/if_addr_req_o[31]_i_1_n_1
    SLICE_X49Y90         FDRE                                         r  cpu0/pc_reg0/if_addr_req_o_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.439    14.780    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X49Y90         FDRE                                         r  cpu0/pc_reg0/if_addr_req_o_reg[17]/C
                         clock pessimism              0.258    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X49Y90         FDRE (Setup_fdre_C_CE)      -0.205    14.798    cpu0/pc_reg0/if_addr_req_o_reg[17]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                         -14.569    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/query_addr_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/pc_reg0/if_addr_req_o_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.496ns  (logic 2.958ns (31.150%)  route 6.538ns (68.850%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.552     5.073    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X43Y90         FDRE                                         r  cpu0/pc_reg0/query_addr_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.419     5.492 r  cpu0/pc_reg0/query_addr_reg[2]_rep__2/Q
                         net (fo=176, routed)         1.612     7.104    cpu0/instcache0/state_reg[3]_i_22_0
    SLICE_X60Y87         MUXF7 (Prop_muxf7_S_O)       0.489     7.593 r  cpu0/instcache0/state_reg[3]_i_492/O
                         net (fo=1, routed)           0.000     7.593    cpu0/instcache0/state_reg[3]_i_492_n_1
    SLICE_X60Y87         MUXF8 (Prop_muxf8_I0_O)      0.098     7.691 r  cpu0/instcache0/state_reg[3]_i_303/O
                         net (fo=1, routed)           1.152     8.842    cpu0/instcache0/state_reg[3]_i_303_n_1
    SLICE_X57Y93         LUT6 (Prop_lut6_I1_O)        0.319     9.161 r  cpu0/instcache0/state[3]_i_188/O
                         net (fo=1, routed)           0.000     9.161    cpu0/instcache0/state[3]_i_188_n_1
    SLICE_X57Y93         MUXF7 (Prop_muxf7_I1_O)      0.217     9.378 r  cpu0/instcache0/state_reg[3]_i_94/O
                         net (fo=1, routed)           1.068    10.447    cpu0/instcache0/inst_tag[2]
    SLICE_X42Y92         LUT6 (Prop_lut6_I3_O)        0.299    10.746 r  cpu0/instcache0/state[3]_i_33/O
                         net (fo=1, routed)           0.000    10.746    cpu0/instcache0/state[3]_i_33_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.259 f  cpu0/instcache0/state_reg[3]_i_16/CO[3]
                         net (fo=2, routed)           0.944    12.203    cpu0/instcache0/inst_hit_o1
    SLICE_X43Y92         LUT5 (Prop_lut5_I4_O)        0.153    12.356 f  cpu0/instcache0/state[3]_i_6/O
                         net (fo=43, routed)          0.484    12.840    cpu0/pc_reg0/inst_hit
    SLICE_X44Y92         LUT6 (Prop_lut6_I4_O)        0.327    13.167 r  cpu0/pc_reg0/if_addr_req_o[31]_i_3/O
                         net (fo=1, routed)           0.433    13.600    cpu0/pc_reg0/if_addr_req_o[31]_i_3_n_1
    SLICE_X44Y92         LUT2 (Prop_lut2_I0_O)        0.124    13.724 r  cpu0/pc_reg0/if_addr_req_o[31]_i_1/O
                         net (fo=32, routed)          0.845    14.569    cpu0/pc_reg0/if_addr_req_o[31]_i_1_n_1
    SLICE_X49Y90         FDRE                                         r  cpu0/pc_reg0/if_addr_req_o_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.439    14.780    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X49Y90         FDRE                                         r  cpu0/pc_reg0/if_addr_req_o_reg[6]/C
                         clock pessimism              0.258    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X49Y90         FDRE (Setup_fdre_C_CE)      -0.205    14.798    cpu0/pc_reg0/if_addr_req_o_reg[6]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                         -14.569    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/query_addr_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/pc_reg0/if_addr_req_o_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.496ns  (logic 2.958ns (31.150%)  route 6.538ns (68.850%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.552     5.073    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X43Y90         FDRE                                         r  cpu0/pc_reg0/query_addr_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.419     5.492 r  cpu0/pc_reg0/query_addr_reg[2]_rep__2/Q
                         net (fo=176, routed)         1.612     7.104    cpu0/instcache0/state_reg[3]_i_22_0
    SLICE_X60Y87         MUXF7 (Prop_muxf7_S_O)       0.489     7.593 r  cpu0/instcache0/state_reg[3]_i_492/O
                         net (fo=1, routed)           0.000     7.593    cpu0/instcache0/state_reg[3]_i_492_n_1
    SLICE_X60Y87         MUXF8 (Prop_muxf8_I0_O)      0.098     7.691 r  cpu0/instcache0/state_reg[3]_i_303/O
                         net (fo=1, routed)           1.152     8.842    cpu0/instcache0/state_reg[3]_i_303_n_1
    SLICE_X57Y93         LUT6 (Prop_lut6_I1_O)        0.319     9.161 r  cpu0/instcache0/state[3]_i_188/O
                         net (fo=1, routed)           0.000     9.161    cpu0/instcache0/state[3]_i_188_n_1
    SLICE_X57Y93         MUXF7 (Prop_muxf7_I1_O)      0.217     9.378 r  cpu0/instcache0/state_reg[3]_i_94/O
                         net (fo=1, routed)           1.068    10.447    cpu0/instcache0/inst_tag[2]
    SLICE_X42Y92         LUT6 (Prop_lut6_I3_O)        0.299    10.746 r  cpu0/instcache0/state[3]_i_33/O
                         net (fo=1, routed)           0.000    10.746    cpu0/instcache0/state[3]_i_33_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.259 f  cpu0/instcache0/state_reg[3]_i_16/CO[3]
                         net (fo=2, routed)           0.944    12.203    cpu0/instcache0/inst_hit_o1
    SLICE_X43Y92         LUT5 (Prop_lut5_I4_O)        0.153    12.356 f  cpu0/instcache0/state[3]_i_6/O
                         net (fo=43, routed)          0.484    12.840    cpu0/pc_reg0/inst_hit
    SLICE_X44Y92         LUT6 (Prop_lut6_I4_O)        0.327    13.167 r  cpu0/pc_reg0/if_addr_req_o[31]_i_3/O
                         net (fo=1, routed)           0.433    13.600    cpu0/pc_reg0/if_addr_req_o[31]_i_3_n_1
    SLICE_X44Y92         LUT2 (Prop_lut2_I0_O)        0.124    13.724 r  cpu0/pc_reg0/if_addr_req_o[31]_i_1/O
                         net (fo=32, routed)          0.845    14.569    cpu0/pc_reg0/if_addr_req_o[31]_i_1_n_1
    SLICE_X49Y90         FDRE                                         r  cpu0/pc_reg0/if_addr_req_o_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.439    14.780    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X49Y90         FDRE                                         r  cpu0/pc_reg0/if_addr_req_o_reg[7]/C
                         clock pessimism              0.258    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X49Y90         FDRE (Setup_fdre_C_CE)      -0.205    14.798    cpu0/pc_reg0/if_addr_req_o_reg[7]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                         -14.569    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/query_addr_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/pc_reg0/if_addr_req_o_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.496ns  (logic 2.958ns (31.150%)  route 6.538ns (68.850%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.552     5.073    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X43Y90         FDRE                                         r  cpu0/pc_reg0/query_addr_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.419     5.492 r  cpu0/pc_reg0/query_addr_reg[2]_rep__2/Q
                         net (fo=176, routed)         1.612     7.104    cpu0/instcache0/state_reg[3]_i_22_0
    SLICE_X60Y87         MUXF7 (Prop_muxf7_S_O)       0.489     7.593 r  cpu0/instcache0/state_reg[3]_i_492/O
                         net (fo=1, routed)           0.000     7.593    cpu0/instcache0/state_reg[3]_i_492_n_1
    SLICE_X60Y87         MUXF8 (Prop_muxf8_I0_O)      0.098     7.691 r  cpu0/instcache0/state_reg[3]_i_303/O
                         net (fo=1, routed)           1.152     8.842    cpu0/instcache0/state_reg[3]_i_303_n_1
    SLICE_X57Y93         LUT6 (Prop_lut6_I1_O)        0.319     9.161 r  cpu0/instcache0/state[3]_i_188/O
                         net (fo=1, routed)           0.000     9.161    cpu0/instcache0/state[3]_i_188_n_1
    SLICE_X57Y93         MUXF7 (Prop_muxf7_I1_O)      0.217     9.378 r  cpu0/instcache0/state_reg[3]_i_94/O
                         net (fo=1, routed)           1.068    10.447    cpu0/instcache0/inst_tag[2]
    SLICE_X42Y92         LUT6 (Prop_lut6_I3_O)        0.299    10.746 r  cpu0/instcache0/state[3]_i_33/O
                         net (fo=1, routed)           0.000    10.746    cpu0/instcache0/state[3]_i_33_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.259 f  cpu0/instcache0/state_reg[3]_i_16/CO[3]
                         net (fo=2, routed)           0.944    12.203    cpu0/instcache0/inst_hit_o1
    SLICE_X43Y92         LUT5 (Prop_lut5_I4_O)        0.153    12.356 f  cpu0/instcache0/state[3]_i_6/O
                         net (fo=43, routed)          0.484    12.840    cpu0/pc_reg0/inst_hit
    SLICE_X44Y92         LUT6 (Prop_lut6_I4_O)        0.327    13.167 r  cpu0/pc_reg0/if_addr_req_o[31]_i_3/O
                         net (fo=1, routed)           0.433    13.600    cpu0/pc_reg0/if_addr_req_o[31]_i_3_n_1
    SLICE_X44Y92         LUT2 (Prop_lut2_I0_O)        0.124    13.724 r  cpu0/pc_reg0/if_addr_req_o[31]_i_1/O
                         net (fo=32, routed)          0.845    14.569    cpu0/pc_reg0/if_addr_req_o[31]_i_1_n_1
    SLICE_X49Y90         FDRE                                         r  cpu0/pc_reg0/if_addr_req_o_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.439    14.780    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X49Y90         FDRE                                         r  cpu0/pc_reg0/if_addr_req_o_reg[8]/C
                         clock pessimism              0.258    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X49Y90         FDRE (Setup_fdre_C_CE)      -0.205    14.798    cpu0/pc_reg0/if_addr_req_o_reg[8]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                         -14.569    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/query_addr_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/pc_reg0/if_addr_req_o_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.468ns  (logic 2.958ns (31.243%)  route 6.510ns (68.757%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.552     5.073    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X43Y90         FDRE                                         r  cpu0/pc_reg0/query_addr_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.419     5.492 r  cpu0/pc_reg0/query_addr_reg[2]_rep__2/Q
                         net (fo=176, routed)         1.612     7.104    cpu0/instcache0/state_reg[3]_i_22_0
    SLICE_X60Y87         MUXF7 (Prop_muxf7_S_O)       0.489     7.593 r  cpu0/instcache0/state_reg[3]_i_492/O
                         net (fo=1, routed)           0.000     7.593    cpu0/instcache0/state_reg[3]_i_492_n_1
    SLICE_X60Y87         MUXF8 (Prop_muxf8_I0_O)      0.098     7.691 r  cpu0/instcache0/state_reg[3]_i_303/O
                         net (fo=1, routed)           1.152     8.842    cpu0/instcache0/state_reg[3]_i_303_n_1
    SLICE_X57Y93         LUT6 (Prop_lut6_I1_O)        0.319     9.161 r  cpu0/instcache0/state[3]_i_188/O
                         net (fo=1, routed)           0.000     9.161    cpu0/instcache0/state[3]_i_188_n_1
    SLICE_X57Y93         MUXF7 (Prop_muxf7_I1_O)      0.217     9.378 r  cpu0/instcache0/state_reg[3]_i_94/O
                         net (fo=1, routed)           1.068    10.447    cpu0/instcache0/inst_tag[2]
    SLICE_X42Y92         LUT6 (Prop_lut6_I3_O)        0.299    10.746 r  cpu0/instcache0/state[3]_i_33/O
                         net (fo=1, routed)           0.000    10.746    cpu0/instcache0/state[3]_i_33_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.259 f  cpu0/instcache0/state_reg[3]_i_16/CO[3]
                         net (fo=2, routed)           0.944    12.203    cpu0/instcache0/inst_hit_o1
    SLICE_X43Y92         LUT5 (Prop_lut5_I4_O)        0.153    12.356 f  cpu0/instcache0/state[3]_i_6/O
                         net (fo=43, routed)          0.484    12.840    cpu0/pc_reg0/inst_hit
    SLICE_X44Y92         LUT6 (Prop_lut6_I4_O)        0.327    13.167 r  cpu0/pc_reg0/if_addr_req_o[31]_i_3/O
                         net (fo=1, routed)           0.433    13.600    cpu0/pc_reg0/if_addr_req_o[31]_i_3_n_1
    SLICE_X44Y92         LUT2 (Prop_lut2_I0_O)        0.124    13.724 r  cpu0/pc_reg0/if_addr_req_o[31]_i_1/O
                         net (fo=32, routed)          0.817    14.541    cpu0/pc_reg0/if_addr_req_o[31]_i_1_n_1
    SLICE_X51Y94         FDRE                                         r  cpu0/pc_reg0/if_addr_req_o_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.442    14.783    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  cpu0/pc_reg0/if_addr_req_o_reg[26]/C
                         clock pessimism              0.258    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X51Y94         FDRE (Setup_fdre_C_CE)      -0.205    14.801    cpu0/pc_reg0/if_addr_req_o_reg[26]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -14.541    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/query_addr_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/pc_reg0/if_addr_req_o_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.468ns  (logic 2.958ns (31.243%)  route 6.510ns (68.757%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.552     5.073    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X43Y90         FDRE                                         r  cpu0/pc_reg0/query_addr_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.419     5.492 r  cpu0/pc_reg0/query_addr_reg[2]_rep__2/Q
                         net (fo=176, routed)         1.612     7.104    cpu0/instcache0/state_reg[3]_i_22_0
    SLICE_X60Y87         MUXF7 (Prop_muxf7_S_O)       0.489     7.593 r  cpu0/instcache0/state_reg[3]_i_492/O
                         net (fo=1, routed)           0.000     7.593    cpu0/instcache0/state_reg[3]_i_492_n_1
    SLICE_X60Y87         MUXF8 (Prop_muxf8_I0_O)      0.098     7.691 r  cpu0/instcache0/state_reg[3]_i_303/O
                         net (fo=1, routed)           1.152     8.842    cpu0/instcache0/state_reg[3]_i_303_n_1
    SLICE_X57Y93         LUT6 (Prop_lut6_I1_O)        0.319     9.161 r  cpu0/instcache0/state[3]_i_188/O
                         net (fo=1, routed)           0.000     9.161    cpu0/instcache0/state[3]_i_188_n_1
    SLICE_X57Y93         MUXF7 (Prop_muxf7_I1_O)      0.217     9.378 r  cpu0/instcache0/state_reg[3]_i_94/O
                         net (fo=1, routed)           1.068    10.447    cpu0/instcache0/inst_tag[2]
    SLICE_X42Y92         LUT6 (Prop_lut6_I3_O)        0.299    10.746 r  cpu0/instcache0/state[3]_i_33/O
                         net (fo=1, routed)           0.000    10.746    cpu0/instcache0/state[3]_i_33_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.259 f  cpu0/instcache0/state_reg[3]_i_16/CO[3]
                         net (fo=2, routed)           0.944    12.203    cpu0/instcache0/inst_hit_o1
    SLICE_X43Y92         LUT5 (Prop_lut5_I4_O)        0.153    12.356 f  cpu0/instcache0/state[3]_i_6/O
                         net (fo=43, routed)          0.484    12.840    cpu0/pc_reg0/inst_hit
    SLICE_X44Y92         LUT6 (Prop_lut6_I4_O)        0.327    13.167 r  cpu0/pc_reg0/if_addr_req_o[31]_i_3/O
                         net (fo=1, routed)           0.433    13.600    cpu0/pc_reg0/if_addr_req_o[31]_i_3_n_1
    SLICE_X44Y92         LUT2 (Prop_lut2_I0_O)        0.124    13.724 r  cpu0/pc_reg0/if_addr_req_o[31]_i_1/O
                         net (fo=32, routed)          0.817    14.541    cpu0/pc_reg0/if_addr_req_o[31]_i_1_n_1
    SLICE_X51Y94         FDRE                                         r  cpu0/pc_reg0/if_addr_req_o_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.442    14.783    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  cpu0/pc_reg0/if_addr_req_o_reg[29]/C
                         clock pessimism              0.258    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X51Y94         FDRE (Setup_fdre_C_CE)      -0.205    14.801    cpu0/pc_reg0/if_addr_req_o_reg[29]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -14.541    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/query_addr_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/pc_reg0/if_addr_req_o_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.468ns  (logic 2.958ns (31.243%)  route 6.510ns (68.757%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.552     5.073    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X43Y90         FDRE                                         r  cpu0/pc_reg0/query_addr_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.419     5.492 r  cpu0/pc_reg0/query_addr_reg[2]_rep__2/Q
                         net (fo=176, routed)         1.612     7.104    cpu0/instcache0/state_reg[3]_i_22_0
    SLICE_X60Y87         MUXF7 (Prop_muxf7_S_O)       0.489     7.593 r  cpu0/instcache0/state_reg[3]_i_492/O
                         net (fo=1, routed)           0.000     7.593    cpu0/instcache0/state_reg[3]_i_492_n_1
    SLICE_X60Y87         MUXF8 (Prop_muxf8_I0_O)      0.098     7.691 r  cpu0/instcache0/state_reg[3]_i_303/O
                         net (fo=1, routed)           1.152     8.842    cpu0/instcache0/state_reg[3]_i_303_n_1
    SLICE_X57Y93         LUT6 (Prop_lut6_I1_O)        0.319     9.161 r  cpu0/instcache0/state[3]_i_188/O
                         net (fo=1, routed)           0.000     9.161    cpu0/instcache0/state[3]_i_188_n_1
    SLICE_X57Y93         MUXF7 (Prop_muxf7_I1_O)      0.217     9.378 r  cpu0/instcache0/state_reg[3]_i_94/O
                         net (fo=1, routed)           1.068    10.447    cpu0/instcache0/inst_tag[2]
    SLICE_X42Y92         LUT6 (Prop_lut6_I3_O)        0.299    10.746 r  cpu0/instcache0/state[3]_i_33/O
                         net (fo=1, routed)           0.000    10.746    cpu0/instcache0/state[3]_i_33_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.259 f  cpu0/instcache0/state_reg[3]_i_16/CO[3]
                         net (fo=2, routed)           0.944    12.203    cpu0/instcache0/inst_hit_o1
    SLICE_X43Y92         LUT5 (Prop_lut5_I4_O)        0.153    12.356 f  cpu0/instcache0/state[3]_i_6/O
                         net (fo=43, routed)          0.484    12.840    cpu0/pc_reg0/inst_hit
    SLICE_X44Y92         LUT6 (Prop_lut6_I4_O)        0.327    13.167 r  cpu0/pc_reg0/if_addr_req_o[31]_i_3/O
                         net (fo=1, routed)           0.433    13.600    cpu0/pc_reg0/if_addr_req_o[31]_i_3_n_1
    SLICE_X44Y92         LUT2 (Prop_lut2_I0_O)        0.124    13.724 r  cpu0/pc_reg0/if_addr_req_o[31]_i_1/O
                         net (fo=32, routed)          0.817    14.541    cpu0/pc_reg0/if_addr_req_o[31]_i_1_n_1
    SLICE_X51Y94         FDRE                                         r  cpu0/pc_reg0/if_addr_req_o_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.442    14.783    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  cpu0/pc_reg0/if_addr_req_o_reg[30]/C
                         clock pessimism              0.258    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X51Y94         FDRE (Setup_fdre_C_CE)      -0.205    14.801    cpu0/pc_reg0/if_addr_req_o_reg[30]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -14.541    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/query_addr_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/pc_reg0/if_addr_req_o_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.437ns  (logic 2.958ns (31.344%)  route 6.479ns (68.656%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.552     5.073    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X43Y90         FDRE                                         r  cpu0/pc_reg0/query_addr_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.419     5.492 r  cpu0/pc_reg0/query_addr_reg[2]_rep__2/Q
                         net (fo=176, routed)         1.612     7.104    cpu0/instcache0/state_reg[3]_i_22_0
    SLICE_X60Y87         MUXF7 (Prop_muxf7_S_O)       0.489     7.593 r  cpu0/instcache0/state_reg[3]_i_492/O
                         net (fo=1, routed)           0.000     7.593    cpu0/instcache0/state_reg[3]_i_492_n_1
    SLICE_X60Y87         MUXF8 (Prop_muxf8_I0_O)      0.098     7.691 r  cpu0/instcache0/state_reg[3]_i_303/O
                         net (fo=1, routed)           1.152     8.842    cpu0/instcache0/state_reg[3]_i_303_n_1
    SLICE_X57Y93         LUT6 (Prop_lut6_I1_O)        0.319     9.161 r  cpu0/instcache0/state[3]_i_188/O
                         net (fo=1, routed)           0.000     9.161    cpu0/instcache0/state[3]_i_188_n_1
    SLICE_X57Y93         MUXF7 (Prop_muxf7_I1_O)      0.217     9.378 r  cpu0/instcache0/state_reg[3]_i_94/O
                         net (fo=1, routed)           1.068    10.447    cpu0/instcache0/inst_tag[2]
    SLICE_X42Y92         LUT6 (Prop_lut6_I3_O)        0.299    10.746 r  cpu0/instcache0/state[3]_i_33/O
                         net (fo=1, routed)           0.000    10.746    cpu0/instcache0/state[3]_i_33_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.259 f  cpu0/instcache0/state_reg[3]_i_16/CO[3]
                         net (fo=2, routed)           0.944    12.203    cpu0/instcache0/inst_hit_o1
    SLICE_X43Y92         LUT5 (Prop_lut5_I4_O)        0.153    12.356 f  cpu0/instcache0/state[3]_i_6/O
                         net (fo=43, routed)          0.484    12.840    cpu0/pc_reg0/inst_hit
    SLICE_X44Y92         LUT6 (Prop_lut6_I4_O)        0.327    13.167 r  cpu0/pc_reg0/if_addr_req_o[31]_i_3/O
                         net (fo=1, routed)           0.433    13.600    cpu0/pc_reg0/if_addr_req_o[31]_i_3_n_1
    SLICE_X44Y92         LUT2 (Prop_lut2_I0_O)        0.124    13.724 r  cpu0/pc_reg0/if_addr_req_o[31]_i_1/O
                         net (fo=32, routed)          0.786    14.510    cpu0/pc_reg0/if_addr_req_o[31]_i_1_n_1
    SLICE_X49Y92         FDRE                                         r  cpu0/pc_reg0/if_addr_req_o_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.440    14.781    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X49Y92         FDRE                                         r  cpu0/pc_reg0/if_addr_req_o_reg[12]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X49Y92         FDRE (Setup_fdre_C_CE)      -0.205    14.799    cpu0/pc_reg0/if_addr_req_o_reg[12]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -14.510    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/query_addr_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/pc_reg0/if_addr_req_o_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.437ns  (logic 2.958ns (31.344%)  route 6.479ns (68.656%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.552     5.073    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X43Y90         FDRE                                         r  cpu0/pc_reg0/query_addr_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.419     5.492 r  cpu0/pc_reg0/query_addr_reg[2]_rep__2/Q
                         net (fo=176, routed)         1.612     7.104    cpu0/instcache0/state_reg[3]_i_22_0
    SLICE_X60Y87         MUXF7 (Prop_muxf7_S_O)       0.489     7.593 r  cpu0/instcache0/state_reg[3]_i_492/O
                         net (fo=1, routed)           0.000     7.593    cpu0/instcache0/state_reg[3]_i_492_n_1
    SLICE_X60Y87         MUXF8 (Prop_muxf8_I0_O)      0.098     7.691 r  cpu0/instcache0/state_reg[3]_i_303/O
                         net (fo=1, routed)           1.152     8.842    cpu0/instcache0/state_reg[3]_i_303_n_1
    SLICE_X57Y93         LUT6 (Prop_lut6_I1_O)        0.319     9.161 r  cpu0/instcache0/state[3]_i_188/O
                         net (fo=1, routed)           0.000     9.161    cpu0/instcache0/state[3]_i_188_n_1
    SLICE_X57Y93         MUXF7 (Prop_muxf7_I1_O)      0.217     9.378 r  cpu0/instcache0/state_reg[3]_i_94/O
                         net (fo=1, routed)           1.068    10.447    cpu0/instcache0/inst_tag[2]
    SLICE_X42Y92         LUT6 (Prop_lut6_I3_O)        0.299    10.746 r  cpu0/instcache0/state[3]_i_33/O
                         net (fo=1, routed)           0.000    10.746    cpu0/instcache0/state[3]_i_33_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.259 f  cpu0/instcache0/state_reg[3]_i_16/CO[3]
                         net (fo=2, routed)           0.944    12.203    cpu0/instcache0/inst_hit_o1
    SLICE_X43Y92         LUT5 (Prop_lut5_I4_O)        0.153    12.356 f  cpu0/instcache0/state[3]_i_6/O
                         net (fo=43, routed)          0.484    12.840    cpu0/pc_reg0/inst_hit
    SLICE_X44Y92         LUT6 (Prop_lut6_I4_O)        0.327    13.167 r  cpu0/pc_reg0/if_addr_req_o[31]_i_3/O
                         net (fo=1, routed)           0.433    13.600    cpu0/pc_reg0/if_addr_req_o[31]_i_3_n_1
    SLICE_X44Y92         LUT2 (Prop_lut2_I0_O)        0.124    13.724 r  cpu0/pc_reg0/if_addr_req_o[31]_i_1/O
                         net (fo=32, routed)          0.786    14.510    cpu0/pc_reg0/if_addr_req_o[31]_i_1_n_1
    SLICE_X49Y92         FDRE                                         r  cpu0/pc_reg0/if_addr_req_o_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.440    14.781    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X49Y92         FDRE                                         r  cpu0/pc_reg0/if_addr_req_o_reg[15]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X49Y92         FDRE (Setup_fdre_C_CE)      -0.205    14.799    cpu0/pc_reg0/if_addr_req_o_reg[15]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -14.510    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/query_addr_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/pc_reg0/if_addr_req_o_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.437ns  (logic 2.958ns (31.344%)  route 6.479ns (68.656%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.552     5.073    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X43Y90         FDRE                                         r  cpu0/pc_reg0/query_addr_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.419     5.492 r  cpu0/pc_reg0/query_addr_reg[2]_rep__2/Q
                         net (fo=176, routed)         1.612     7.104    cpu0/instcache0/state_reg[3]_i_22_0
    SLICE_X60Y87         MUXF7 (Prop_muxf7_S_O)       0.489     7.593 r  cpu0/instcache0/state_reg[3]_i_492/O
                         net (fo=1, routed)           0.000     7.593    cpu0/instcache0/state_reg[3]_i_492_n_1
    SLICE_X60Y87         MUXF8 (Prop_muxf8_I0_O)      0.098     7.691 r  cpu0/instcache0/state_reg[3]_i_303/O
                         net (fo=1, routed)           1.152     8.842    cpu0/instcache0/state_reg[3]_i_303_n_1
    SLICE_X57Y93         LUT6 (Prop_lut6_I1_O)        0.319     9.161 r  cpu0/instcache0/state[3]_i_188/O
                         net (fo=1, routed)           0.000     9.161    cpu0/instcache0/state[3]_i_188_n_1
    SLICE_X57Y93         MUXF7 (Prop_muxf7_I1_O)      0.217     9.378 r  cpu0/instcache0/state_reg[3]_i_94/O
                         net (fo=1, routed)           1.068    10.447    cpu0/instcache0/inst_tag[2]
    SLICE_X42Y92         LUT6 (Prop_lut6_I3_O)        0.299    10.746 r  cpu0/instcache0/state[3]_i_33/O
                         net (fo=1, routed)           0.000    10.746    cpu0/instcache0/state[3]_i_33_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.259 f  cpu0/instcache0/state_reg[3]_i_16/CO[3]
                         net (fo=2, routed)           0.944    12.203    cpu0/instcache0/inst_hit_o1
    SLICE_X43Y92         LUT5 (Prop_lut5_I4_O)        0.153    12.356 f  cpu0/instcache0/state[3]_i_6/O
                         net (fo=43, routed)          0.484    12.840    cpu0/pc_reg0/inst_hit
    SLICE_X44Y92         LUT6 (Prop_lut6_I4_O)        0.327    13.167 r  cpu0/pc_reg0/if_addr_req_o[31]_i_3/O
                         net (fo=1, routed)           0.433    13.600    cpu0/pc_reg0/if_addr_req_o[31]_i_3_n_1
    SLICE_X44Y92         LUT2 (Prop_lut2_I0_O)        0.124    13.724 r  cpu0/pc_reg0/if_addr_req_o[31]_i_1/O
                         net (fo=32, routed)          0.786    14.510    cpu0/pc_reg0/if_addr_req_o[31]_i_1_n_1
    SLICE_X49Y92         FDRE                                         r  cpu0/pc_reg0/if_addr_req_o_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.440    14.781    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X49Y92         FDRE                                         r  cpu0/pc_reg0/if_addr_req_o_reg[20]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X49Y92         FDRE (Setup_fdre_C_CE)      -0.205    14.799    cpu0/pc_reg0/if_addr_req_o_reg[20]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -14.510    
  -------------------------------------------------------------------
                         slack                                  0.288    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 cpu0/pc_reg0/if_inst_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/pc_reg0/inst_cache_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.406%)  route 0.226ns (61.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.562     1.445    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X37Y98         FDRE                                         r  cpu0/pc_reg0/if_inst_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  cpu0/pc_reg0/if_inst_o_reg[12]/Q
                         net (fo=4, routed)           0.226     1.812    cpu0/pc_reg0/if_inst[12]
    SLICE_X33Y99         FDRE                                         r  cpu0/pc_reg0/inst_cache_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.830     1.958    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X33Y99         FDRE                                         r  cpu0/pc_reg0/inst_cache_o_reg[4]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X33Y99         FDRE (Hold_fdre_C_D)         0.070     1.779    cpu0/pc_reg0/inst_cache_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_rd_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_rd_ptr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.560%)  route 0.241ns (56.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.557     1.440    hci0/io_in_fifo/clk
    SLICE_X35Y62         FDRE                                         r  hci0/io_in_fifo/q_rd_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  hci0/io_in_fifo/q_rd_ptr_reg[2]/Q
                         net (fo=136, routed)         0.241     1.822    hci0/io_in_fifo/q_rd_ptr_reg[2]
    SLICE_X37Y62         LUT4 (Prop_lut4_I0_O)        0.045     1.867 r  hci0/io_in_fifo/q_rd_ptr[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.867    hci0/io_in_fifo/q_rd_ptr[3]_i_1__0_n_1
    SLICE_X37Y62         FDRE                                         r  hci0/io_in_fifo/q_rd_ptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.825     1.953    hci0/io_in_fifo/clk
    SLICE_X37Y62         FDRE                                         r  hci0/io_in_fifo/q_rd_ptr_reg[3]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X37Y62         FDRE (Hold_fdre_C_D)         0.091     1.795    hci0/io_in_fifo/q_rd_ptr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 hci0/q_tx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.420%)  route 0.092ns (39.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.554     1.437    hci0/clk
    SLICE_X39Y68         FDRE                                         r  hci0/q_tx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  hci0/q_tx_data_reg[0]/Q
                         net (fo=16, routed)          0.092     1.671    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_0_2/DIA
    SLICE_X38Y68         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.820     1.948    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_0_2/WCLK
    SLICE_X38Y68         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_0_2/RAMA/CLK
                         clock pessimism             -0.498     1.450    
    SLICE_X38Y68         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.597    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 hci0/q_tx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.779%)  route 0.349ns (71.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.552     1.435    hci0/clk
    SLICE_X39Y70         FDRE                                         r  hci0/q_tx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  hci0/q_tx_data_reg[4]/Q
                         net (fo=16, routed)          0.349     1.925    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/DIB
    SLICE_X30Y63         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.824     1.952    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/WCLK
    SLICE_X30Y63         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMB/CLK
                         clock pessimism             -0.249     1.703    
    SLICE_X30Y63         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.849    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.519%)  route 0.267ns (65.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.553     1.436    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X39Y69         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.267     1.845    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/ADDRD0
    SLICE_X38Y69         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.819     1.947    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/WCLK
    SLICE_X38Y69         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMA/CLK
                         clock pessimism             -0.498     1.449    
    SLICE_X38Y69         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.759    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.519%)  route 0.267ns (65.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.553     1.436    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X39Y69         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.267     1.845    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/ADDRD0
    SLICE_X38Y69         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.819     1.947    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/WCLK
    SLICE_X38Y69         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMB/CLK
                         clock pessimism             -0.498     1.449    
    SLICE_X38Y69         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.759    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.519%)  route 0.267ns (65.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.553     1.436    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X39Y69         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.267     1.845    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/ADDRD0
    SLICE_X38Y69         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.819     1.947    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/WCLK
    SLICE_X38Y69         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMC/CLK
                         clock pessimism             -0.498     1.449    
    SLICE_X38Y69         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.759    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.519%)  route 0.267ns (65.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.553     1.436    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X39Y69         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.267     1.845    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/ADDRD0
    SLICE_X38Y69         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.819     1.947    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/WCLK
    SLICE_X38Y69         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMD/CLK
                         clock pessimism             -0.498     1.449    
    SLICE_X38Y69         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.759    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_960_1023_0_2/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.818%)  route 0.160ns (53.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.554     1.437    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X36Y68         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[4]/Q
                         net (fo=262, routed)         0.160     1.738    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_960_1023_0_2/ADDRD4
    SLICE_X38Y67         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_960_1023_0_2/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.821     1.949    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_960_1023_0_2/WCLK
    SLICE_X38Y67         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_960_1023_0_2/RAMA/CLK
                         clock pessimism             -0.497     1.452    
    SLICE_X38Y67         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.652    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_960_1023_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_960_1023_0_2/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.818%)  route 0.160ns (53.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.554     1.437    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X36Y68         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[4]/Q
                         net (fo=262, routed)         0.160     1.738    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_960_1023_0_2/ADDRD4
    SLICE_X38Y67         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_960_1023_0_2/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.821     1.949    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_960_1023_0_2/WCLK
    SLICE_X38Y67         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_960_1023_0_2/RAMB/CLK
                         clock pessimism             -0.497     1.452    
    SLICE_X38Y67         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.652    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_960_1023_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y14  ram0/ram_bram/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y10  ram0/ram_bram/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y19  ram0/ram_bram/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y8   ram0/ram_bram/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8   ram0/ram_bram/ram_reg_2_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y17  ram0/ram_bram/ram_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y13  ram0/ram_bram/ram_reg_3_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y14  ram0/ram_bram/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y12  ram0/ram_bram/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y17  ram0/ram_bram/ram_reg_1_4/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y67  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y67  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y67  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y67  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y70  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y70  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y70  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y70  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y69  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y69  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y69  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y69  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y69  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y69  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y69  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y69  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y69  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y69  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.021ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.398ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.431ns  (logic 0.456ns (10.292%)  route 3.975ns (89.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.552     5.073    EXCLK_IBUF_BUFG
    SLICE_X29Y60         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDPE (Prop_fdpe_C_Q)         0.456     5.529 f  rst_reg/Q
                         net (fo=732, routed)         3.975     9.503    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X57Y65         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.437    14.778    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X57Y65         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism              0.187    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X57Y65         FDCE (Recov_fdce_C_CLR)     -0.405    14.524    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                          -9.503    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.431ns  (logic 0.456ns (10.292%)  route 3.975ns (89.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.552     5.073    EXCLK_IBUF_BUFG
    SLICE_X29Y60         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDPE (Prop_fdpe_C_Q)         0.456     5.529 f  rst_reg/Q
                         net (fo=732, routed)         3.975     9.503    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X57Y65         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.437    14.778    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X57Y65         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism              0.187    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X57Y65         FDCE (Recov_fdce_C_CLR)     -0.405    14.524    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                          -9.503    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.107ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.431ns  (logic 0.456ns (10.292%)  route 3.975ns (89.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.552     5.073    EXCLK_IBUF_BUFG
    SLICE_X29Y60         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDPE (Prop_fdpe_C_Q)         0.456     5.529 f  rst_reg/Q
                         net (fo=732, routed)         3.975     9.503    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X56Y65         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.437    14.778    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X56Y65         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism              0.187    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X56Y65         FDCE (Recov_fdce_C_CLR)     -0.319    14.610    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                          -9.503    
  -------------------------------------------------------------------
                         slack                                  5.107    

Slack (MET) :             5.160ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 0.456ns (10.541%)  route 3.870ns (89.459%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.552     5.073    EXCLK_IBUF_BUFG
    SLICE_X29Y60         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDPE (Prop_fdpe_C_Q)         0.456     5.529 f  rst_reg/Q
                         net (fo=732, routed)         3.870     9.399    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X50Y72         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.428    14.769    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X50Y72         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_rx_reg/C
                         clock pessimism              0.187    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X50Y72         FDPE (Recov_fdpe_C_PRE)     -0.361    14.559    hci0/uart_blk/uart_rx_blk/q_rx_reg
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                  5.160    

Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.117ns  (logic 0.456ns (11.075%)  route 3.661ns (88.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.552     5.073    EXCLK_IBUF_BUFG
    SLICE_X29Y60         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDPE (Prop_fdpe_C_Q)         0.456     5.529 f  rst_reg/Q
                         net (fo=732, routed)         3.661     9.190    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X56Y68         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.433    14.774    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X56Y68         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X56Y68         FDCE (Recov_fdce_C_CLR)     -0.319    14.606    hci0/uart_blk/uart_rx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -9.190    
  -------------------------------------------------------------------
                         slack                                  5.416    

Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.117ns  (logic 0.456ns (11.075%)  route 3.661ns (88.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.552     5.073    EXCLK_IBUF_BUFG
    SLICE_X29Y60         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDPE (Prop_fdpe_C_Q)         0.456     5.529 f  rst_reg/Q
                         net (fo=732, routed)         3.661     9.190    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X56Y68         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.433    14.774    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X56Y68         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[4]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X56Y68         FDCE (Recov_fdce_C_CLR)     -0.319    14.606    hci0/uart_blk/uart_rx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -9.190    
  -------------------------------------------------------------------
                         slack                                  5.416    

Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 0.456ns (11.428%)  route 3.534ns (88.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.552     5.073    EXCLK_IBUF_BUFG
    SLICE_X29Y60         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDPE (Prop_fdpe_C_Q)         0.456     5.529 f  rst_reg/Q
                         net (fo=732, routed)         3.534     9.063    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X53Y69         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.431    14.772    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X53Y69         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism              0.187    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X53Y69         FDCE (Recov_fdce_C_CLR)     -0.405    14.518    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                  5.455    

Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 0.456ns (11.428%)  route 3.534ns (88.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.552     5.073    EXCLK_IBUF_BUFG
    SLICE_X29Y60         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDPE (Prop_fdpe_C_Q)         0.456     5.529 f  rst_reg/Q
                         net (fo=732, routed)         3.534     9.063    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X53Y69         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.431    14.772    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X53Y69         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism              0.187    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X53Y69         FDCE (Recov_fdce_C_CLR)     -0.405    14.518    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                  5.455    

Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 0.456ns (11.428%)  route 3.534ns (88.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.552     5.073    EXCLK_IBUF_BUFG
    SLICE_X29Y60         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDPE (Prop_fdpe_C_Q)         0.456     5.529 f  rst_reg/Q
                         net (fo=732, routed)         3.534     9.063    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X53Y69         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.431    14.772    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X53Y69         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                         clock pessimism              0.187    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X53Y69         FDCE (Recov_fdce_C_CLR)     -0.405    14.518    hci0/uart_blk/uart_rx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                  5.455    

Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 0.456ns (11.428%)  route 3.534ns (88.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.552     5.073    EXCLK_IBUF_BUFG
    SLICE_X29Y60         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDPE (Prop_fdpe_C_Q)         0.456     5.529 f  rst_reg/Q
                         net (fo=732, routed)         3.534     9.063    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X53Y69         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.431    14.772    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X53Y69         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism              0.187    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X53Y69         FDCE (Recov_fdce_C_CLR)     -0.405    14.518    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                  5.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.694%)  route 0.182ns (56.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.559     1.442    EXCLK_IBUF_BUFG
    SLICE_X29Y60         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.583 f  rst_reg/Q
                         net (fo=732, routed)         0.182     1.765    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y59         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.830     1.957    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X28Y59         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X28Y59         FDCE (Remov_fdce_C_CLR)     -0.092     1.367    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.694%)  route 0.182ns (56.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.559     1.442    EXCLK_IBUF_BUFG
    SLICE_X29Y60         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.583 f  rst_reg/Q
                         net (fo=732, routed)         0.182     1.765    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y59         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.830     1.957    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X28Y59         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X28Y59         FDCE (Remov_fdce_C_CLR)     -0.092     1.367    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.694%)  route 0.182ns (56.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.559     1.442    EXCLK_IBUF_BUFG
    SLICE_X29Y60         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.583 f  rst_reg/Q
                         net (fo=732, routed)         0.182     1.765    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y59         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.830     1.957    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X28Y59         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X28Y59         FDCE (Remov_fdce_C_CLR)     -0.092     1.367    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.694%)  route 0.182ns (56.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.559     1.442    EXCLK_IBUF_BUFG
    SLICE_X29Y60         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.583 f  rst_reg/Q
                         net (fo=732, routed)         0.182     1.765    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y59         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.830     1.957    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X28Y59         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X28Y59         FDCE (Remov_fdce_C_CLR)     -0.092     1.367    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.486%)  route 0.245ns (63.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.559     1.442    EXCLK_IBUF_BUFG
    SLICE_X29Y60         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.583 f  rst_reg/Q
                         net (fo=732, routed)         0.245     1.829    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y58         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.830     1.957    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X28Y58         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X28Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.367    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.486%)  route 0.245ns (63.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.559     1.442    EXCLK_IBUF_BUFG
    SLICE_X29Y60         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.583 f  rst_reg/Q
                         net (fo=732, routed)         0.245     1.829    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y58         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.830     1.957    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X28Y58         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X28Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.367    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.486%)  route 0.245ns (63.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.559     1.442    EXCLK_IBUF_BUFG
    SLICE_X29Y60         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.583 f  rst_reg/Q
                         net (fo=732, routed)         0.245     1.829    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y58         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.830     1.957    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X28Y58         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X28Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.367    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.486%)  route 0.245ns (63.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.559     1.442    EXCLK_IBUF_BUFG
    SLICE_X29Y60         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.583 f  rst_reg/Q
                         net (fo=732, routed)         0.245     1.829    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y58         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.830     1.957    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X28Y58         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X28Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.367    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.486%)  route 0.245ns (63.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.559     1.442    EXCLK_IBUF_BUFG
    SLICE_X29Y60         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.583 f  rst_reg/Q
                         net (fo=732, routed)         0.245     1.829    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y58         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.830     1.957    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X28Y58         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X28Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.367    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.486%)  route 0.245ns (63.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.559     1.442    EXCLK_IBUF_BUFG
    SLICE_X29Y60         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.583 f  rst_reg/Q
                         net (fo=732, routed)         0.245     1.829    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y58         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.830     1.957    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X28Y58         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X28Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.367    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.461    





