Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_stream_processor_2_behav xil_defaultlib.tb_stream_processor_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'switch_select' [D:/expriment/new/axi_stream_machine/my_assignment.srcs/sources_1/new/stream_processor.sv:166]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'fifo_last_out' [D:/expriment/new/axi_stream_machine/my_assignment.srcs/sources_1/new/stream_processor.sv:199]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'switch_select' [D:/expriment/new/axi_stream_machine/my_assignment.srcs/sources_1/new/stream_processor.sv:185]
WARNING: [VRFC 10-3823] variable 'm_axis_tlast' might have multiple concurrent drivers [D:/expriment/new/axi_stream_machine/my_assignment.srcs/sources_1/new/non_inter_machine.sv:67]
WARNING: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [D:/expriment/new/axi_stream_machine/my_assignment.srcs/sources_1/new/inter_machine.sv:360]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
