// Seed: 595268715
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1
);
  assign id_2 = id_1[1];
  logic id_3;
  assign id_3 = id_3;
  type_9(
      id_0, 1
  ); type_10(
      1, id_0
  );
  assign id_2 = 1;
  defparam id_4.id_5 = 0;
  assign id_5 = 1 | id_0 - id_5;
  logic id_6;
endmodule
