# hades.models.Design file
#  
[name] unnamed
[components]
hades.models.io.Opin 2\u005e1 16800 7800 @N 1001 5.0E-9
hades.models.flipflops.Dff i8 11400 10800 @N 1001 5.0E-9 4.0E-9 3.0E-9
hades.models.io.Opin 2\u005e0 16800 4200 @N 1001 5.0E-9
hades.models.gates.And2 i7 4800 7200 @N 1001 1.0E-8
hades.models.flipflops.Dff i5 11400 7200 @N 1001 5.0E-9 4.0E-9 3.0E-9
hades.models.gates.InvSmall i4 1800 4200 @N 1001 5.0E-9
hades.models.io.Ipin RESET -5400 4800 @N 1001 null U
hades.models.gates.Or2 i3 -3600 3600 @N 1001 1.0E-8
hades.models.gates.InvSmall i2 1800 3000 @N 1001 5.0E-9
hades.models.gates.And2 i1 4800 3000 @N 1001 1.0E-8
hades.models.flipflops.Dff i0 11400 3600 @N 1001 5.0E-9 4.0E-9 3.0E-9
hades.models.Design half-adder1 -3000 10800 @N 1001 C:/Users/scatt_000/Desktop/Processors/HADES/half-adder.hds
hades.models.Design half-adder -3000 7200 @N 1001 C:/Users/scatt_000/Desktop/Processors/HADES/half-adder.hds
hades.models.gates.And2 i10 19200 8400 @N 1001 1.0E-8
hades.models.io.Ipin CLK -6000 15000 @N 1001 null U
hades.models.io.Opin 2\u005e2 16800 11400 @N 1001 5.0E-9
hades.models.gates.And2 i9 4800 10800 @N 1001 1.0E-8
[end components]
[signals]
hades.signals.SignalStdLogic1164 n9 2 half-adder1 SUM i9 A 1 2 1800 11400 4800 11400 0 
hades.signals.SignalStdLogic1164 n8 2 i7 Y i5 D 3 2 8400 8400 9600 8400 2 9600 8400 9600 7800 2 9600 7800 11400 7800 0 
hades.signals.SignalStdLogic1164 n7 2 half-adder SUM i7 A 1 2 1800 7800 4800 7800 0 
hades.signals.SignalStdLogic1164 n6 3 i5 Q 2^1 A half-adder A 6 2 15600 7800 16800 7800 2 15000 7800 15600 7800 2 15600 7800 15600 6600 2 15600 6600 -3600 6600 2 -3600 6600 -3600 7800 2 -3600 7800 -3000 7800 1 15600 7800 
hades.signals.SignalStdLogic1164 n5 5 i0 Q 2^0 A i10 A i2 A half-adder B 12 2 16200 4200 16800 4200 2 15600 4200 16200 4200 2 16200 4200 16200 9000 2 16200 9000 19200 9000 2 15000 4200 15600 4200 2 15600 4200 15600 2400 2 15600 2400 600 2400 2 600 2400 600 3600 2 600 3600 1800 3600 2 600 2400 -4800 2400 2 -4800 2400 -4800 8400 2 -4800 8400 -3000 8400 3 600 2400 16200 4200 15600 4200 
hades.signals.SignalStdLogic1164 n4 2 i3 Y i4 A 1 2 0 4800 1800 4800 0 
hades.signals.SignalStdLogic1164 n3 2 i1 Y i0 D 1 2 8400 4200 11400 4200 0 
hades.signals.SignalStdLogic1164 n2 4 i4 Y i1 B i9 B i7 B 6 2 4200 4800 3600 4800 2 4800 4800 4200 4800 2 4200 9000 4200 12600 2 4200 12600 4800 12600 2 4200 4800 4200 9000 2 4200 9000 4800 9000 2 4200 9000 4200 4800 
hades.signals.SignalStdLogic1164 n14 2 i10 Y i3 A 4 2 22800 9600 22800 1200 2 22800 1200 -4200 1200 2 -4200 1200 -4200 4200 2 -4200 4200 -3600 4200 0 
hades.signals.SignalStdLogic1164 n1 2 i2 Y i1 A 1 2 3600 3600 4800 3600 0 
hades.signals.SignalStdLogic1164 n13 2 RESET Y i3 B 3 2 -5400 4800 -4200 4800 2 -4200 4800 -4200 5400 2 -4200 5400 -3600 5400 0 
hades.signals.SignalStdLogic1164 n0 4 CLK Y i0 C i5 C i8 C 7 2 11400 5400 10800 5400 2 10800 12600 10800 15000 2 10800 15000 -6000 15000 2 10800 5400 10800 9000 2 10800 9000 11400 9000 2 10800 9000 10800 12600 2 10800 12600 11400 12600 2 10800 9000 10800 12600 
hades.signals.SignalStdLogic1164 n12 2 half-adder CARRY half-adder1 B 5 2 -3000 12000 -4200 12000 2 -4200 12000 -4200 9600 2 -4200 9600 2400 9600 2 2400 9600 2400 8400 2 2400 8400 1800 8400 0 
hades.signals.SignalStdLogic1164 n11 4 i8 Q 2^2 A half-adder1 A i10 B 9 2 16200 11400 16800 11400 2 15000 11400 15600 11400 2 15600 11400 15600 10200 2 15600 10200 -3600 10200 2 -3600 10200 -3600 11400 2 -3600 11400 -3000 11400 2 15600 11400 16200 11400 2 16200 11400 16200 10200 2 16200 10200 19200 10200 2 15600 11400 16200 11400 
hades.signals.SignalStdLogic1164 n10 2 i9 Y i8 D 3 2 8400 12000 9600 12000 2 9600 12000 9600 11400 2 9600 11400 11400 11400 0 
[end signals]
[end]
