
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003499                       # Number of seconds simulated
sim_ticks                                  3498563280                       # Number of ticks simulated
final_tick                               531547023951                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  31310                       # Simulator instruction rate (inst/s)
host_op_rate                                    39637                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 108456                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889072                       # Number of bytes of host memory used
host_seconds                                 32257.96                       # Real time elapsed on the host
sim_insts                                  1010000001                       # Number of instructions simulated
sim_ops                                    1278608639                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data        23424                       # Number of bytes read from this memory
system.physmem.bytes_read::total                25216                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        25216                       # Number of bytes written to this memory
system.physmem.bytes_written::total             25216                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data          183                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   197                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             197                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  197                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst       512210                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data      6695320                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 7207530                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst       512210                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             512210                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           7207530                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                7207530                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           7207530                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst       512210                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data      6695320                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               14415060                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                  8389841                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups          3120211                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted      2545004                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       209899                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       1309258                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          1216458                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS           335640                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect         9361                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      3121887                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               17153507                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             3120211                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1552098                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3808332                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1114613                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         505691                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines           1540554                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        101184                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      8338114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.551193                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.298289                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4529782     54.33%     54.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           251707      3.02%     57.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           470291      5.64%     62.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           466144      5.59%     68.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           290465      3.48%     72.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           230318      2.76%     74.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           145469      1.74%     76.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           136350      1.64%     78.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1817588     21.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      8338114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.371903                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.044557                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3256724                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        499733                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3657189                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         22527                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         901933                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       526468                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           238                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       20584834                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          1319                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         901933                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3494026                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles           97236                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        79108                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3437943                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        327860                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       19844985                       # Number of instructions processed by rename
system.switch_cpus.rename.IQFullEvents         135350                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents        101180                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands     27856136                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      92587556                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     92587556                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps      17168645                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         10687449                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         3500                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         1690                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            918728                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      1841236                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       936081                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        11799                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       341936                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           18694650                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         3380                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          14867290                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        29591                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6356981                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     19454435                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      8338114                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.783052                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.896477                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2849797     34.18%     34.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1808118     21.68%     55.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1207687     14.48%     70.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       786255      9.43%     79.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       825273      9.90%     89.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       400874      4.81%     94.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       314718      3.77%     98.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        71873      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        73519      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      8338114                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           92717     72.30%     72.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          18190     14.18%     86.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         17341     13.52%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12437754     83.66%     83.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       199435      1.34%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         1691      0.01%     85.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1438024      9.67%     94.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       790386      5.32%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       14867290                       # Type of FU issued
system.switch_cpus.iq.rate                   1.772059                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              128248                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.008626                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     38230527                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     25055042                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     14525597                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       14995538                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        46736                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       721606                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          182                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       226713                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         901933                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           50358                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles          8842                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     18698035                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        37129                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       1841236                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       936081                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1690                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           6850                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents           31                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       130021                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       117692                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       247713                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      14668163                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       1372099                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       199121                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     5                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2143926                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          2078403                       # Number of branches executed
system.switch_cpus.iew.exec_stores             771827                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.748324                       # Inst execution rate
system.switch_cpus.iew.wb_sent               14529919                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              14525597                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           9257668                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          26578168                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.731332                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.348319                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps     12313472                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts      6384617                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         3380                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       212212                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7436181                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.655887                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.148447                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2813972     37.84%     37.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2086332     28.06%     65.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       867000     11.66%     77.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       431741      5.81%     83.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       432190      5.81%     89.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       174050      2.34%     91.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       177043      2.38%     93.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        94175      1.27%     95.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       359678      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7436181                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       12313472                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                1828995                       # Number of memory references committed
system.switch_cpus.commit.loads               1119627                       # Number of loads committed
system.switch_cpus.commit.membars                1690                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1777365                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          11093540                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       254005                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        359678                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads             25774592                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            38298736                       # The number of ROB writes
system.switch_cpus.timesIdled                    3042                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                   51727                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              12313472                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total      10000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.838984                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.838984                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.191918                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.191918                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         65893407                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        20175192                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads        18900899                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           3380                       # number of misc regfile writes
system.l2.replacements                            197                       # number of replacements
system.l2.tagsinuse                             65536                       # Cycle average of tags in use
system.l2.total_refs                           441384                       # Total number of references to valid blocks.
system.l2.sampled_refs                          65733                       # Sample count of references to valid blocks.
system.l2.avg_refs                           6.714801                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         43103.947379                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      13.963742                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data      90.889354                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst                    195                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           22132.199525                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.657714                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.000213                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.001387                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.002975                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.337711                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data         3790                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3790                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1208                       # number of Writeback hits
system.l2.Writeback_hits::total                  1208                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.data          3790                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3790                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data         3790                       # number of overall hits
system.l2.overall_hits::total                    3790                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data          183                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   197                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data          183                       # number of demand (read+write) misses
system.l2.demand_misses::total                    197                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus.data          183                       # number of overall misses
system.l2.overall_misses::total                   197                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst       645788                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data      5992548                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total         6638336                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst       645788                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data      5992548                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total          6638336                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst       645788                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data      5992548                       # number of overall miss cycles
system.l2.overall_miss_latency::total         6638336                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         3973                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                3987                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1208                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1208                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         3973                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3987                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         3973                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3987                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.046061                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.049411                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.046061                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.049411                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.046061                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.049411                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 46127.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 32746.163934                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 33697.137056                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 46127.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 32746.163934                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 33697.137056                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 46127.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 32746.163934                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 33697.137056                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  197                       # number of writebacks
system.l2.writebacks::total                       197                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data          183                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              197                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data          183                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               197                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data          183                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              197                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst       564093                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data      4944581                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total      5508674                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst       564093                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data      4944581                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total      5508674                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst       564093                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data      4944581                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total      5508674                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.046061                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.049411                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.046061                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.049411                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.046061                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.049411                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 40292.357143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 27019.568306                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 27962.812183                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 40292.357143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 27019.568306                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 27962.812183                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 40292.357143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 27019.568306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 27962.812183                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                462.963718                       # Cycle average of tags in use
system.cpu.icache.total_refs               1001548187                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    463                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               2163171.030238                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    13.963718                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            449                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.022378                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.719551                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.741929                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      1540538                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1540538                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      1540538                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1540538                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      1540538                       # number of overall hits
system.cpu.icache.overall_hits::total         1540538                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           16                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            16                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           16                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             16                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           16                       # number of overall misses
system.cpu.icache.overall_misses::total            16                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst       779543                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       779543                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst       779543                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       779543                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst       779543                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       779543                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      1540554                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1540554                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      1540554                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1540554                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      1540554                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1540554                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 48721.437500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48721.437500                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 48721.437500                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48721.437500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 48721.437500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48721.437500                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           14                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           14                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           14                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst       660458                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       660458                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst       660458                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       660458                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst       660458                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       660458                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 47175.571429                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47175.571429                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 47175.571429                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47175.571429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 47175.571429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47175.571429                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   3973                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                153406429                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   4229                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               36274.870891                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   218.998653                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      37.001347                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.855463                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.144537                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      1046721                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1046721                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       706041                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         706041                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         1690                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1690                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1690                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1690                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      1752762                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1752762                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      1752762                       # number of overall hits
system.cpu.dcache.overall_hits::total         1752762                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        10251                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         10251                       # number of ReadReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        10251                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          10251                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        10251                       # number of overall misses
system.cpu.dcache.overall_misses::total         10251                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    238866602                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    238866602                       # number of ReadReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    238866602                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    238866602                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    238866602                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    238866602                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      1056972                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1056972                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       706041                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       706041                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1690                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1690                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      1763013                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1763013                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      1763013                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1763013                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.009698                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009698                       # miss rate for ReadReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.005814                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005814                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.005814                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005814                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 23301.785387                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23301.785387                       # average ReadReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 23301.785387                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23301.785387                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 23301.785387                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23301.785387                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         1208                       # number of writebacks
system.cpu.dcache.writebacks::total              1208                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         6278                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6278                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data         6278                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6278                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data         6278                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6278                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         3973                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3973                       # number of ReadReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         3973                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3973                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         3973                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3973                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data     32052932                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     32052932                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data     32052932                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     32052932                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data     32052932                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     32052932                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.003759                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003759                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002254                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002254                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002254                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002254                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  8067.689907                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8067.689907                       # average ReadReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  8067.689907                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  8067.689907                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  8067.689907                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  8067.689907                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
