$date
	Wed Oct 29 20:57:08 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_divisor $end
$var wire 4 ! R [3:0] $end
$var wire 4 " Q [3:0] $end
$var parameter 32 # N $end
$var reg 4 $ A [3:0] $end
$var reg 4 % B [3:0] $end
$scope module uut $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 4 ( R [3:0] $end
$var wire 4 ) Q [3:0] $end
$scope module divisor_ut $end
$var wire 4 * A [3:0] $end
$var wire 4 + B [3:0] $end
$var parameter 32 , N $end
$var reg 5 - D [4:0] $end
$var reg 4 . Q [3:0] $end
$var reg 4 / R [3:0] $end
$var reg 5 0 R_prev [4:0] $end
$var reg 5 1 R_sig [4:0] $end
$var integer 32 2 i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 ,
b100 #
$end
#0
$dumpvars
b11111111111111111111111111111111 2
b101 1
b1 0
b1 /
b11 .
b1 -
b100 +
b1101 *
b11 )
b1 (
b100 '
b1101 &
b100 %
b1101 $
b11 "
b1 !
$end
#1000
b1 -
b100 1
b11111111111111111111111111111111 2
b11 "
b11 )
b11 .
b1 0
b11 %
b11 '
b11 +
b1010 $
b1010 &
b1010 *
#2000
