
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ss_100C_1v60 Corner ===================================

Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.019581    0.105356    6.987421 2204.215820 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.105356    0.000000 2204.215820 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.006334    0.044288    1.794888 2206.010498 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.044288    0.000000 2206.010498 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.015989    0.083917    1.637318 2207.647949 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.083917    0.000000 2207.647949 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.018178    0.100173    1.771241 2209.419189 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.100173    0.000000 2209.419189 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.006289    0.044092    1.773515 2211.192627 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.044092    0.000000 2211.192627 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.019589    0.105390    2.534534 2213.727295 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.105390    0.000000 2213.727295 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.018234    0.100426    1.604121 2215.331299 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.100426    0.000000 2215.331299 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.020930    0.110972    2.410843 2217.742188 ^ cell2/CBnorth_out[13] (fpgacell)
                                                         net152 (net)
                      0.110972    0.000227 2217.742432 ^ output152/A (sky130_fd_sc_hd__buf_2)
     1    0.033859    0.269162    0.360615 2218.103027 ^ output152/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[13] (net)
                      0.269162    0.000682 2218.103760 ^ io_north_out[13] (out)
                                           2218.103760   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2218.103760   data arrival time
---------------------------------------------------------------------------------------------
                                           5781.645996   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.016881    0.052009    6.810297 2204.038574 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.052009    0.000000 2204.038574 v cell2/SBsouth_in[7] (fpgacell)
     1    0.007234    0.034230    1.908802 2205.947510 v cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.034230    0.000000 2205.947510 v cell3/SBwest_in[7] (fpgacell)
     1    0.007689    0.033489    1.394710 2207.342041 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.033489    0.000000 2207.342041 v cell1/CBnorth_in[7] (fpgacell)
     1    0.029826    0.078690    1.732360 2209.074463 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.078690    0.000000 2209.074463 v cell0/CBeast_in[7] (fpgacell)
     1    0.007189    0.034135    2.136858 2211.211426 v cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.034135    0.000000 2211.211426 v cell1/SBwest_in[7] (fpgacell)
     1    0.016889    0.052024    2.205752 2213.416992 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.052024    0.000000 2213.416992 v cell3/SBsouth_in[7] (fpgacell)
     1    0.029870    0.078780    1.447233 2214.864258 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.078780    0.000000 2214.864258 v cell2/CBeast_in[7] (fpgacell)
     1    0.013571    0.045447    2.329898 2217.194092 v cell2/CBnorth_out[7] (fpgacell)
                                                         net173 (net)
                      0.045447    0.000227 2217.194336 v output173/A (sky130_fd_sc_hd__buf_2)
     1    0.033878    0.164464    0.332193 2217.526611 v output173/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[7] (net)
                      0.164464    0.000682 2217.527344 v io_north_out[7] (out)
                                           2217.527344   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2217.527344   data arrival time
---------------------------------------------------------------------------------------------
                                           5782.222656   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.018781    0.056080    6.848495 2204.076904 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056080    0.000000 2204.076904 v cell2/SBsouth_in[6] (fpgacell)
     1    0.005934    0.031443    1.951776 2206.028564 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.031443    0.000000 2206.028564 v cell3/SBwest_in[6] (fpgacell)
     1    0.008889    0.036128    1.376065 2207.404541 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036128    0.000000 2207.404541 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010267    0.040754    1.731223 2209.135742 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.040754    0.000000 2209.135742 v cell0/CBeast_in[6] (fpgacell)
     1    0.005889    0.031348    2.054549 2211.190430 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.031348    0.000000 2211.190430 v cell1/SBwest_in[6] (fpgacell)
     1    0.018789    0.056096    2.227807 2213.418213 v cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.056096    0.000000 2213.418213 v cell3/SBsouth_in[6] (fpgacell)
     1    0.010283    0.040789    1.393346 2214.811523 v cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.040789    0.000000 2214.811523 v cell2/CBeast_in[6] (fpgacell)
     1    0.014742    0.047991    2.270554 2217.082031 v cell2/CBnorth_out[6] (fpgacell)
                                                         net172 (net)
                      0.047991    0.000000 2217.082031 v output172/A (sky130_fd_sc_hd__buf_2)
     1    0.033941    0.164707    0.333557 2217.415771 v output172/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[6] (net)
                      0.164707    0.000682 2217.416260 v io_north_out[6] (out)
                                           2217.416260   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2217.416260   data arrival time
---------------------------------------------------------------------------------------------
                                           5782.333496   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.019581    0.105356    6.987421 2204.215820 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.105356    0.000000 2204.215820 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.006334    0.044288    1.794888 2206.010498 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.044288    0.000000 2206.010498 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.015989    0.083917    1.637318 2207.647949 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.083917    0.000000 2207.647949 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.018178    0.100173    1.771241 2209.419189 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.100173    0.000000 2209.419189 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.006289    0.044092    1.773515 2211.192627 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.044092    0.000000 2211.192627 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.019589    0.105390    2.534534 2213.727295 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.105390    0.000000 2213.727295 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.018234    0.100426    1.604121 2215.331299 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.100426    0.000000 2215.331299 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.020112    0.104238    1.589115 2216.920410 ^ cell2/SBwest_out[13] (fpgacell)
                                                         net223 (net)
                      0.104238    0.000000 2216.920410 ^ output223/A (sky130_fd_sc_hd__buf_2)
     1    0.033928    0.269670    0.357659 2217.278076 ^ output223/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[29] (net)
                      0.269670    0.000682 2217.278809 ^ io_west_out[29] (out)
                                           2217.278809   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2217.278809   data arrival time
---------------------------------------------------------------------------------------------
                                           5782.471191   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.015881    0.083289    6.366691 2203.594971 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083289    0.000000 2203.594971 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004312    0.035787    2.126399 2205.721436 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035787    0.000000 2205.721436 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006189    0.040901    1.778517 2207.500000 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040901    0.000000 2207.500000 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010489    0.063645    1.713715 2209.213623 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063645    0.000000 2209.213623 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004226    0.035418    1.758735 2210.972412 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035418    0.000000 2210.972412 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.015889    0.083324    2.151637 2213.124023 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.083324    0.000000 2213.124023 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.010534    0.063838    1.900617 2215.024658 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.063838    0.000000 2215.024658 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011926    0.065560    1.787839 2216.812500 ^ cell2/CBnorth_out[4] (fpgacell)
                                                         net170 (net)
                      0.065560    0.000227 2216.812744 ^ output170/A (sky130_fd_sc_hd__buf_2)
     1    0.033940    0.269693    0.339696 2217.152344 ^ output170/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[4] (net)
                      0.269693    0.000682 2217.153076 ^ io_north_out[4] (out)
                                           2217.153076   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2217.153076   data arrival time
---------------------------------------------------------------------------------------------
                                           5782.597168   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.016881    0.088795    6.619075 2203.847412 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.088795    0.000000 2203.847412 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.007234    0.049114    2.037496 2205.884766 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.049114    0.000000 2205.884766 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.007689    0.047304    1.573199 2207.458008 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.047304    0.000000 2207.458008 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.029826    0.153081    1.588660 2209.046631 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.153081    0.000000 2209.046631 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007189    0.048920    2.025899 2211.072754 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.048920    0.000000 2211.072754 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.016889    0.088832    2.060006 2213.132568 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.088832    0.000000 2213.132568 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.029870    0.153283    1.778517 2214.911133 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.153283    0.000000 2214.911133 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.007887    0.051599    1.692797 2216.604004 ^ cell2/SBwest_out[7] (fpgacell)
                                                         net217 (net)
                      0.051599    0.000000 2216.604004 ^ output217/A (sky130_fd_sc_hd__buf_2)
     1    0.035468    0.281063    0.341288 2216.945312 ^ output217/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[23] (net)
                      0.281063    0.000909 2216.946045 ^ io_west_out[23] (out)
                                           2216.946045   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.946045   data arrival time
---------------------------------------------------------------------------------------------
                                           5782.803711   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.015881    0.083289    6.366691 2203.594971 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083289    0.000000 2203.594971 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004312    0.035787    2.126399 2205.721436 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035787    0.000000 2205.721436 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006189    0.040901    1.778517 2207.500000 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040901    0.000000 2207.500000 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010489    0.063645    1.713715 2209.213623 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063645    0.000000 2209.213623 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004226    0.035418    1.758735 2210.972412 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035418    0.000000 2210.972412 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.015889    0.083324    2.151637 2213.124023 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.083324    0.000000 2213.124023 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.010534    0.063838    1.900617 2215.024658 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.063838    0.000000 2215.024658 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.009741    0.057518    1.530225 2216.554932 ^ cell2/SBwest_out[4] (fpgacell)
                                                         net214 (net)
                      0.057518    0.000000 2216.554932 ^ output214/A (sky130_fd_sc_hd__buf_2)
     1    0.035238    0.279400    0.342652 2216.897461 ^ output214/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[20] (net)
                      0.279400    0.001137 2216.898682 ^ io_west_out[20] (out)
                                           2216.898682   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.898682   data arrival time
---------------------------------------------------------------------------------------------
                                           5782.851074   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.018781    0.056080    6.848495 2204.076904 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056080    0.000000 2204.076904 v cell2/SBsouth_in[6] (fpgacell)
     1    0.005934    0.031443    1.951776 2206.028564 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.031443    0.000000 2206.028564 v cell3/SBwest_in[6] (fpgacell)
     1    0.008889    0.036128    1.376065 2207.404541 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036128    0.000000 2207.404541 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010267    0.040754    1.731223 2209.135742 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.040754    0.000000 2209.135742 v cell0/CBeast_in[6] (fpgacell)
     1    0.005889    0.031348    2.054549 2211.190430 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.031348    0.000000 2211.190430 v cell1/SBwest_in[6] (fpgacell)
     1    0.018789    0.056096    2.227807 2213.418213 v cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.056096    0.000000 2213.418213 v cell3/SBsouth_in[6] (fpgacell)
     1    0.010283    0.040789    1.393346 2214.811523 v cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.040789    0.000000 2214.811523 v cell2/CBeast_in[6] (fpgacell)
     1    0.006747    0.031522    1.487251 2216.298828 v cell2/SBwest_out[6] (fpgacell)
                                                         net216 (net)
                      0.031522    0.000000 2216.298828 v output216/A (sky130_fd_sc_hd__buf_2)
     1    0.035117    0.169546    0.329464 2216.628174 v output216/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[22] (net)
                      0.169549    0.000909 2216.629150 v io_west_out[22] (out)
                                           2216.629150   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.629150   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.121094   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.019581    0.105356    6.987421 2204.215820 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.105356    0.000000 2204.215820 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.006334    0.044288    1.794888 2206.010498 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.044288    0.000000 2206.010498 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.015989    0.083917    1.637318 2207.647949 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.083917    0.000000 2207.647949 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.018178    0.100173    1.771241 2209.419189 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.100173    0.000000 2209.419189 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.006289    0.044092    1.773515 2211.192627 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.044092    0.000000 2211.192627 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.019589    0.105390    2.534534 2213.727295 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.105390    0.000000 2213.727295 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.020784    0.110349    2.431534 2216.158691 ^ cell3/CBnorth_out[13] (fpgacell)
                                                         net167 (net)
                      0.110349    0.000227 2216.158936 ^ output167/A (sky130_fd_sc_hd__buf_2)
     1    0.034015    0.270327    0.361069 2216.520020 ^ output167/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[29] (net)
                      0.270327    0.000682 2216.520752 ^ io_north_out[29] (out)
                                           2216.520752   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.520752   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.229492   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.022181    0.062724    6.365099 2203.593506 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062724    0.000000 2203.593506 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004434    0.028218    1.819444 2205.412842 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.028218    0.000000 2205.412842 v cell3/SBwest_in[12] (fpgacell)
     1    0.005389    0.028950    1.148237 2206.561035 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028950    0.000000 2206.561035 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009089    0.038477    1.678700 2208.239746 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.038477    0.000000 2208.239746 v cell0/CBeast_in[12] (fpgacell)
     1    0.004389    0.028123    2.104571 2210.344238 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.028123    0.000000 2210.344238 v cell1/SBwest_in[12] (fpgacell)
     1    0.022189    0.062740    2.030902 2212.375244 v cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.062740    0.000000 2212.375244 v cell3/SBsouth_in[12] (fpgacell)
     1    0.009134    0.038571    1.314220 2213.689453 v cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.038571    0.000000 2213.689453 v cell2/CBeast_in[12] (fpgacell)
     1    0.023097    0.064376    2.432671 2216.122070 v cell2/CBnorth_out[12] (fpgacell)
                                                         net151 (net)
                      0.064376    0.000000 2216.122070 v output151/A (sky130_fd_sc_hd__buf_2)
     1    0.033992    0.164831    0.341061 2216.463135 v output151/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[12] (net)
                      0.164831    0.000682 2216.463867 v io_north_out[12] (out)
                                           2216.463867   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.463867   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.286133   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.019581    0.058496    6.647042 2203.875244 v cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.058496    0.000000 2203.875244 v cell2/SBsouth_in[13] (fpgacell)
     1    0.006334    0.032303    2.036586 2205.911865 v cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.032303    0.000000 2205.911865 v cell3/SBwest_in[13] (fpgacell)
     1    0.015989    0.049961    1.882654 2207.794678 v cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.049961    0.000000 2207.794678 v cell1/CBnorth_in[13] (fpgacell)
     1    0.018178    0.054322    1.414037 2209.208740 v cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.054322    0.000000 2209.208740 v cell0/CBeast_in[13] (fpgacell)
     1    0.006289    0.032208    2.203933 2211.412598 v cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.032208    0.000000 2211.412598 v cell1/SBwest_in[13] (fpgacell)
     1    0.019589    0.058513    2.256229 2213.668701 v cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.058513    0.000000 2213.668701 v cell3/SBsouth_in[13] (fpgacell)
     1    0.007744    0.033557    2.039997 2215.708740 v cell3/CBeast_out[13] (fpgacell)
                                                         net139 (net)
                      0.033557    0.000000 2215.708740 v output139/A (sky130_fd_sc_hd__buf_2)
     1    0.034255    0.166041    0.327873 2216.036621 v output139/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[29] (net)
                      0.166041    0.000682 2216.037354 v io_east_out[29] (out)
                                           2216.037354   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.037354   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.712402   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.018781    0.056080    6.848495 2204.076904 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056080    0.000000 2204.076904 v cell2/SBsouth_in[6] (fpgacell)
     1    0.005934    0.031443    1.951776 2206.028564 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.031443    0.000000 2206.028564 v cell3/SBwest_in[6] (fpgacell)
     1    0.008889    0.036128    1.376065 2207.404541 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036128    0.000000 2207.404541 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010267    0.040754    1.731223 2209.135742 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.040754    0.000000 2209.135742 v cell0/CBeast_in[6] (fpgacell)
     1    0.005889    0.031348    2.054549 2211.190430 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.031348    0.000000 2211.190430 v cell1/SBwest_in[6] (fpgacell)
     1    0.018789    0.056096    2.227807 2213.418213 v cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.056096    0.000000 2213.418213 v cell3/SBsouth_in[6] (fpgacell)
     1    0.014756    0.048017    2.167553 2215.585693 v cell3/CBnorth_out[6] (fpgacell)
                                                         net160 (net)
                      0.048017    0.000000 2215.585693 v output160/A (sky130_fd_sc_hd__buf_2)
     1    0.034015    0.165000    0.333785 2215.919678 v output160/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[22] (net)
                      0.165000    0.000682 2215.920166 v io_north_out[22] (out)
                                           2215.920166   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.920166   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.830078   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.016881    0.052009    6.810297 2204.038574 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.052009    0.000000 2204.038574 v cell2/SBsouth_in[7] (fpgacell)
     1    0.007234    0.034230    1.908802 2205.947510 v cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.034230    0.000000 2205.947510 v cell3/SBwest_in[7] (fpgacell)
     1    0.007689    0.033489    1.394710 2207.342041 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.033489    0.000000 2207.342041 v cell1/CBnorth_in[7] (fpgacell)
     1    0.029826    0.078690    1.732360 2209.074463 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.078690    0.000000 2209.074463 v cell0/CBeast_in[7] (fpgacell)
     1    0.007189    0.034135    2.136858 2211.211426 v cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.034135    0.000000 2211.211426 v cell1/SBwest_in[7] (fpgacell)
     1    0.016889    0.052024    2.205752 2213.416992 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.052024    0.000000 2213.416992 v cell3/SBsouth_in[7] (fpgacell)
     1    0.013475    0.045265    2.101615 2215.518799 v cell3/CBnorth_out[7] (fpgacell)
                                                         net161 (net)
                      0.045265    0.000000 2215.518799 v output161/A (sky130_fd_sc_hd__buf_2)
     1    0.033940    0.164715    0.332193 2215.850830 v output161/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[23] (net)
                      0.164715    0.000682 2215.851562 v io_north_out[23] (out)
                                           2215.851562   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.851562   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.898438   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.027581    0.073641    6.553364 2203.781738 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073641    0.000000 2203.781738 v cell2/SBsouth_in[5] (fpgacell)
     1    0.004970    0.029380    1.814669 2205.596436 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.029380    0.000000 2205.596436 v cell3/SBwest_in[5] (fpgacell)
     1    0.005289    0.028775    1.125727 2206.722168 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028775    0.000000 2206.722168 v cell1/CBnorth_in[5] (fpgacell)
     1    0.009030    0.038087    1.640046 2208.362061 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.038087    0.000000 2208.362061 v cell0/CBeast_in[5] (fpgacell)
     1    0.004889    0.029206    1.748276 2210.110352 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.029206    0.000000 2210.110352 v cell1/SBwest_in[5] (fpgacell)
     1    0.027589    0.073657    1.900162 2212.010498 v cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.073657    0.000000 2212.010498 v cell3/SBsouth_in[5] (fpgacell)
     1    0.009035    0.038097    1.432909 2213.443359 v cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.038097    0.000000 2213.443359 v cell2/CBeast_in[5] (fpgacell)
     1    0.021609    0.061044    1.985654 2215.429199 v cell2/CBnorth_out[5] (fpgacell)
                                                         net171 (net)
                      0.061044    0.000000 2215.429199 v output171/A (sky130_fd_sc_hd__buf_2)
     1    0.033998    0.164870    0.339696 2215.768799 v output171/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[5] (net)
                      0.164870    0.000682 2215.769531 v io_north_out[5] (out)
                                           2215.769531   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.769531   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.980957   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.018781    0.056080    6.848495 2204.076904 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056080    0.000000 2204.076904 v cell2/SBsouth_in[6] (fpgacell)
     1    0.005934    0.031443    1.951776 2206.028564 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.031443    0.000000 2206.028564 v cell3/SBwest_in[6] (fpgacell)
     1    0.008889    0.036128    1.376065 2207.404541 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036128    0.000000 2207.404541 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010267    0.040754    1.731223 2209.135742 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.040754    0.000000 2209.135742 v cell0/CBeast_in[6] (fpgacell)
     1    0.005889    0.031348    2.054549 2211.190430 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.031348    0.000000 2211.190430 v cell1/SBwest_in[6] (fpgacell)
     1    0.018789    0.056096    2.227807 2213.418213 v cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.056096    0.000000 2213.418213 v cell3/SBsouth_in[6] (fpgacell)
     1    0.005162    0.028528    1.949729 2215.367920 v cell3/CBeast_out[6] (fpgacell)
                                                         net132 (net)
                      0.028528    0.000000 2215.367920 v output132/A (sky130_fd_sc_hd__buf_2)
     1    0.034233    0.165984    0.325372 2215.693359 v output132/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[22] (net)
                      0.165984    0.000682 2215.694092 v io_east_out[22] (out)
                                           2215.694092   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.694092   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.056152   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.016881    0.052009    6.810297 2204.038574 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.052009    0.000000 2204.038574 v cell2/SBsouth_in[7] (fpgacell)
     1    0.007234    0.034230    1.908802 2205.947510 v cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.034230    0.000000 2205.947510 v cell3/SBwest_in[7] (fpgacell)
     1    0.007689    0.033489    1.394710 2207.342041 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.033489    0.000000 2207.342041 v cell1/CBnorth_in[7] (fpgacell)
     1    0.029826    0.078690    1.732360 2209.074463 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.078690    0.000000 2209.074463 v cell0/CBeast_in[7] (fpgacell)
     1    0.007189    0.034135    2.136858 2211.211426 v cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.034135    0.000000 2211.211426 v cell1/SBwest_in[7] (fpgacell)
     1    0.016889    0.052024    2.205752 2213.416992 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.052024    0.000000 2213.416992 v cell3/SBsouth_in[7] (fpgacell)
     1    0.006919    0.031842    1.908120 2215.325195 v cell3/CBeast_out[7] (fpgacell)
                                                         net133 (net)
                      0.031842    0.000000 2215.325195 v output133/A (sky130_fd_sc_hd__buf_2)
     1    0.034093    0.165400    0.326509 2215.651611 v output133/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[23] (net)
                      0.165400    0.000682 2215.652344 v io_east_out[23] (out)
                                           2215.652344   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.652344   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.097656   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.015881    0.083289    6.366691 2203.594971 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083289    0.000000 2203.594971 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004312    0.035787    2.126399 2205.721436 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035787    0.000000 2205.721436 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006189    0.040901    1.778517 2207.500000 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040901    0.000000 2207.500000 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010489    0.063645    1.713715 2209.213623 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063645    0.000000 2209.213623 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004226    0.035418    1.758735 2210.972412 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035418    0.000000 2210.972412 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.015889    0.083324    2.151637 2213.124023 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.083324    0.000000 2213.124023 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.011852    0.065270    2.155048 2215.279053 ^ cell3/CBnorth_out[4] (fpgacell)
                                                         net158 (net)
                      0.065270    0.000227 2215.279297 ^ output158/A (sky130_fd_sc_hd__buf_2)
     1    0.033940    0.269692    0.339696 2215.618896 ^ output158/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[20] (net)
                      0.269692    0.000682 2215.619629 ^ io_north_out[20] (out)
                                           2215.619629   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.619629   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.130371   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.022181    0.062724    6.365099 2203.593506 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062724    0.000000 2203.593506 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004434    0.028218    1.819444 2205.412842 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.028218    0.000000 2205.412842 v cell3/SBwest_in[12] (fpgacell)
     1    0.005389    0.028950    1.148237 2206.561035 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028950    0.000000 2206.561035 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009089    0.038477    1.678700 2208.239746 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.038477    0.000000 2208.239746 v cell0/CBeast_in[12] (fpgacell)
     1    0.004389    0.028123    2.104571 2210.344238 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.028123    0.000000 2210.344238 v cell1/SBwest_in[12] (fpgacell)
     1    0.022189    0.062740    2.030902 2212.375244 v cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.062740    0.000000 2212.375244 v cell3/SBsouth_in[12] (fpgacell)
     1    0.009134    0.038571    1.314220 2213.689453 v cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.038571    0.000000 2213.689453 v cell2/CBeast_in[12] (fpgacell)
     1    0.009707    0.038149    1.600938 2215.290527 v cell2/SBwest_out[12] (fpgacell)
                                                         net222 (net)
                      0.038149    0.000000 2215.290527 v output222/A (sky130_fd_sc_hd__buf_2)
     1    0.035241    0.170016    0.332875 2215.623291 v output222/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[28] (net)
                      0.170019    0.000909 2215.624268 v io_west_out[28] (out)
                                           2215.624268   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.624268   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.125977   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.015881    0.083289    6.366691 2203.594971 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083289    0.000000 2203.594971 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004312    0.035787    2.126399 2205.721436 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035787    0.000000 2205.721436 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006189    0.040901    1.778517 2207.500000 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040901    0.000000 2207.500000 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010489    0.063645    1.713715 2209.213623 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063645    0.000000 2209.213623 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004226    0.035418    1.758735 2210.972412 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035418    0.000000 2210.972412 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.015889    0.083324    2.151637 2213.124023 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.083324    0.000000 2213.124023 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.005262    0.038068    2.129809 2215.253906 ^ cell3/CBeast_out[4] (fpgacell)
                                                         net130 (net)
                      0.038068    0.000000 2215.253906 ^ output130/A (sky130_fd_sc_hd__buf_2)
     1    0.034124    0.271025    0.328100 2215.581787 ^ output130/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[20] (net)
                      0.271025    0.000682 2215.582520 ^ io_east_out[20] (out)
                                           2215.582520   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.582520   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.167480   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.027581    0.073641    6.553364 2203.781738 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073641    0.000000 2203.781738 v cell2/SBsouth_in[5] (fpgacell)
     1    0.004970    0.029380    1.814669 2205.596436 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.029380    0.000000 2205.596436 v cell3/SBwest_in[5] (fpgacell)
     1    0.005289    0.028775    1.125727 2206.722168 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028775    0.000000 2206.722168 v cell1/CBnorth_in[5] (fpgacell)
     1    0.009030    0.038087    1.640046 2208.362061 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.038087    0.000000 2208.362061 v cell0/CBeast_in[5] (fpgacell)
     1    0.004889    0.029206    1.748276 2210.110352 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.029206    0.000000 2210.110352 v cell1/SBwest_in[5] (fpgacell)
     1    0.027589    0.073657    1.900162 2212.010498 v cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.073657    0.000000 2212.010498 v cell3/SBsouth_in[5] (fpgacell)
     1    0.009035    0.038097    1.432909 2213.443359 v cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.038097    0.000000 2213.443359 v cell2/CBeast_in[5] (fpgacell)
     1    0.006772    0.031539    1.361059 2214.804443 v cell2/SBwest_out[5] (fpgacell)
                                                         net215 (net)
                      0.031539    0.000000 2214.804443 v output215/A (sky130_fd_sc_hd__buf_2)
     1    0.035151    0.169684    0.329464 2215.134033 v output215/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[21] (net)
                      0.169687    0.000909 2215.135010 v io_west_out[21] (out)
                                           2215.135010   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.135010   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.615234   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.022181    0.062724    6.365099 2203.593506 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062724    0.000000 2203.593506 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004434    0.028218    1.819444 2205.412842 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.028218    0.000000 2205.412842 v cell3/SBwest_in[12] (fpgacell)
     1    0.005389    0.028950    1.148237 2206.561035 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028950    0.000000 2206.561035 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009089    0.038477    1.678700 2208.239746 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.038477    0.000000 2208.239746 v cell0/CBeast_in[12] (fpgacell)
     1    0.004389    0.028123    2.104571 2210.344238 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.028123    0.000000 2210.344238 v cell1/SBwest_in[12] (fpgacell)
     1    0.022189    0.062740    2.030902 2212.375244 v cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.062740    0.000000 2212.375244 v cell3/SBsouth_in[12] (fpgacell)
     1    0.023102    0.064386    2.147317 2214.522461 v cell3/CBnorth_out[12] (fpgacell)
                                                         net166 (net)
                      0.064386    0.000000 2214.522461 v output166/A (sky130_fd_sc_hd__buf_2)
     1    0.033859    0.164294    0.340833 2214.863525 v output166/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[28] (net)
                      0.164294    0.000682 2214.864014 v io_north_out[28] (out)
                                           2214.864014   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2214.864014   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.885742   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.022181    0.062724    6.365099 2203.593506 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062724    0.000000 2203.593506 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004434    0.028218    1.819444 2205.412842 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.028218    0.000000 2205.412842 v cell3/SBwest_in[12] (fpgacell)
     1    0.005389    0.028950    1.148237 2206.561035 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028950    0.000000 2206.561035 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009089    0.038477    1.678700 2208.239746 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.038477    0.000000 2208.239746 v cell0/CBeast_in[12] (fpgacell)
     1    0.004389    0.028123    2.104571 2210.344238 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.028123    0.000000 2210.344238 v cell1/SBwest_in[12] (fpgacell)
     1    0.022189    0.062740    2.030902 2212.375244 v cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.062740    0.000000 2212.375244 v cell3/SBsouth_in[12] (fpgacell)
     1    0.005159    0.028513    1.821263 2214.196533 v cell3/CBeast_out[12] (fpgacell)
                                                         net138 (net)
                      0.028513    0.000000 2214.196533 v output138/A (sky130_fd_sc_hd__buf_2)
     1    0.034093    0.165416    0.324917 2214.521484 v output138/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[28] (net)
                      0.165416    0.000682 2214.522217 v io_east_out[28] (out)
                                           2214.522217   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2214.522217   data arrival time
---------------------------------------------------------------------------------------------
                                           5785.227539   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.027581    0.073641    6.553364 2203.781738 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073641    0.000000 2203.781738 v cell2/SBsouth_in[5] (fpgacell)
     1    0.004970    0.029380    1.814669 2205.596436 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.029380    0.000000 2205.596436 v cell3/SBwest_in[5] (fpgacell)
     1    0.005289    0.028775    1.125727 2206.722168 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028775    0.000000 2206.722168 v cell1/CBnorth_in[5] (fpgacell)
     1    0.009030    0.038087    1.640046 2208.362061 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.038087    0.000000 2208.362061 v cell0/CBeast_in[5] (fpgacell)
     1    0.004889    0.029206    1.748276 2210.110352 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.029206    0.000000 2210.110352 v cell1/SBwest_in[5] (fpgacell)
     1    0.027589    0.073657    1.900162 2212.010498 v cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.073657    0.000000 2212.010498 v cell3/SBsouth_in[5] (fpgacell)
     1    0.021610    0.061044    2.051593 2214.062256 v cell3/CBnorth_out[5] (fpgacell)
                                                         net159 (net)
                      0.061044    0.000000 2214.062256 v output159/A (sky130_fd_sc_hd__buf_2)
     1    0.033865    0.164334    0.339242 2214.401367 v output159/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[21] (net)
                      0.164334    0.000682 2214.402100 v io_north_out[21] (out)
                                           2214.402100   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2214.402100   data arrival time
---------------------------------------------------------------------------------------------
                                           5785.347656   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.027581    0.073641    6.553364 2203.781738 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073641    0.000000 2203.781738 v cell2/SBsouth_in[5] (fpgacell)
     1    0.004970    0.029380    1.814669 2205.596436 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.029380    0.000000 2205.596436 v cell3/SBwest_in[5] (fpgacell)
     1    0.005289    0.028775    1.125727 2206.722168 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028775    0.000000 2206.722168 v cell1/CBnorth_in[5] (fpgacell)
     1    0.009030    0.038087    1.640046 2208.362061 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.038087    0.000000 2208.362061 v cell0/CBeast_in[5] (fpgacell)
     1    0.004889    0.029206    1.748276 2210.110352 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.029206    0.000000 2210.110352 v cell1/SBwest_in[5] (fpgacell)
     1    0.027589    0.073657    1.900162 2212.010498 v cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.073657    0.000000 2212.010498 v cell3/SBsouth_in[5] (fpgacell)
     1    0.005263    0.028707    1.815351 2213.825928 v cell3/CBeast_out[5] (fpgacell)
                                                         net131 (net)
                      0.028707    0.000000 2213.825928 v output131/A (sky130_fd_sc_hd__buf_2)
     1    0.034087    0.165411    0.325144 2214.151123 v output131/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[21] (net)
                      0.165412    0.000682 2214.151611 v io_east_out[21] (out)
                                           2214.151611   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2214.151611   data arrival time
---------------------------------------------------------------------------------------------
                                           5785.598145   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.019581    0.058496    6.647042 2203.875244 v cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.058496    0.000000 2203.875244 v cell2/SBsouth_in[13] (fpgacell)
     1    0.006334    0.032303    2.036586 2205.911865 v cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.032303    0.000000 2205.911865 v cell3/SBwest_in[13] (fpgacell)
     1    0.015989    0.049961    1.882654 2207.794678 v cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.049961    0.000000 2207.794678 v cell1/CBnorth_in[13] (fpgacell)
     1    0.018178    0.054322    1.414037 2209.208740 v cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.054322    0.000000 2209.208740 v cell0/CBeast_in[13] (fpgacell)
     1    0.006289    0.032208    2.203933 2211.412598 v cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.032208    0.000000 2211.412598 v cell1/SBwest_in[13] (fpgacell)
     1    0.007600    0.033245    2.255320 2213.667969 v cell1/CBeast_out[13] (fpgacell)
                                                         net124 (net)
                      0.033245    0.000000 2213.667969 v output124/A (sky130_fd_sc_hd__buf_2)
     1    0.034059    0.165254    0.326963 2213.994873 v output124/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[13] (net)
                      0.165254    0.000682 2213.995605 v io_east_out[13] (out)
                                           2213.995605   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.995605   data arrival time
---------------------------------------------------------------------------------------------
                                           5785.754395   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.019581    0.058496    6.647042 2203.875244 v cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.058496    0.000000 2203.875244 v cell2/SBsouth_in[13] (fpgacell)
     1    0.006334    0.032303    2.036586 2205.911865 v cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.032303    0.000000 2205.911865 v cell3/SBwest_in[13] (fpgacell)
     1    0.015989    0.049961    1.882654 2207.794678 v cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.049961    0.000000 2207.794678 v cell1/CBnorth_in[13] (fpgacell)
     1    0.018178    0.054322    1.414037 2209.208740 v cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.054322    0.000000 2209.208740 v cell0/CBeast_in[13] (fpgacell)
     1    0.006289    0.032208    2.203933 2211.412598 v cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.032208    0.000000 2211.412598 v cell1/SBwest_in[13] (fpgacell)
     1    0.012331    0.042825    1.875605 2213.288086 v cell1/SBsouth_out[13] (fpgacell)
                                                         net195 (net)
                      0.042825    0.000000 2213.288086 v output195/A (sky130_fd_sc_hd__buf_2)
     1    0.034907    0.168648    0.334012 2213.622070 v output195/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[29] (net)
                      0.168651    0.000909 2213.623047 v io_south_out[29] (out)
                                           2213.623047   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.623047   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.127441   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.016881    0.052009    6.810297 2204.038574 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.052009    0.000000 2204.038574 v cell2/SBsouth_in[7] (fpgacell)
     1    0.007234    0.034230    1.908802 2205.947510 v cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.034230    0.000000 2205.947510 v cell3/SBwest_in[7] (fpgacell)
     1    0.007689    0.033489    1.394710 2207.342041 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.033489    0.000000 2207.342041 v cell1/CBnorth_in[7] (fpgacell)
     1    0.029826    0.078690    1.732360 2209.074463 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.078690    0.000000 2209.074463 v cell0/CBeast_in[7] (fpgacell)
     1    0.007189    0.034135    2.136858 2211.211426 v cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.034135    0.000000 2211.211426 v cell1/SBwest_in[7] (fpgacell)
     1    0.006785    0.031561    2.005436 2213.216797 v cell1/CBeast_out[7] (fpgacell)
                                                         net145 (net)
                      0.031561    0.000000 2213.216797 v output145/A (sky130_fd_sc_hd__buf_2)
     1    0.034202    0.165837    0.326736 2213.543457 v output145/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[7] (net)
                      0.165838    0.000682 2213.544189 v io_east_out[7] (out)
                                           2213.544189   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.544189   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.206055   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.018781    0.056080    6.848495 2204.076904 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056080    0.000000 2204.076904 v cell2/SBsouth_in[6] (fpgacell)
     1    0.005934    0.031443    1.951776 2206.028564 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.031443    0.000000 2206.028564 v cell3/SBwest_in[6] (fpgacell)
     1    0.008889    0.036128    1.376065 2207.404541 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036128    0.000000 2207.404541 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010267    0.040754    1.731223 2209.135742 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.040754    0.000000 2209.135742 v cell0/CBeast_in[6] (fpgacell)
     1    0.005889    0.031348    2.054549 2211.190430 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.031348    0.000000 2211.190430 v cell1/SBwest_in[6] (fpgacell)
     1    0.005004    0.028240    2.002025 2213.192383 v cell1/CBeast_out[6] (fpgacell)
                                                         net144 (net)
                      0.028240    0.000227 2213.192627 v output144/A (sky130_fd_sc_hd__buf_2)
     1    0.034298    0.166250    0.325599 2213.518311 v output144/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[6] (net)
                      0.166251    0.000682 2213.519043 v io_east_out[6] (out)
                                           2213.519043   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.519043   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.230957   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.015881    0.083289    6.366691 2203.594971 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083289    0.000000 2203.594971 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004312    0.035787    2.126399 2205.721436 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035787    0.000000 2205.721436 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006189    0.040901    1.778517 2207.500000 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040901    0.000000 2207.500000 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010489    0.063645    1.713715 2209.213623 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063645    0.000000 2209.213623 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004226    0.035418    1.758735 2210.972412 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035418    0.000000 2210.972412 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.005407    0.038651    2.113438 2213.085693 ^ cell1/CBeast_out[4] (fpgacell)
                                                         net142 (net)
                      0.038651    0.000000 2213.085693 ^ output142/A (sky130_fd_sc_hd__buf_2)
     1    0.034302    0.272363    0.329237 2213.415039 ^ output142/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[4] (net)
                      0.272363    0.000682 2213.415771 ^ io_east_out[4] (out)
                                           2213.415771   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.415771   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.334473   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.015881    0.083289    6.366691 2203.594971 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083289    0.000000 2203.594971 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004312    0.035787    2.126399 2205.721436 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035787    0.000000 2205.721436 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006189    0.040901    1.778517 2207.500000 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040901    0.000000 2207.500000 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010489    0.063645    1.713715 2209.213623 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063645    0.000000 2209.213623 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004226    0.035418    1.758735 2210.972412 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035418    0.000000 2210.972412 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.004832    0.035262    1.773742 2212.746094 ^ cell1/SBsouth_out[4] (fpgacell)
                                                         net186 (net)
                      0.035262    0.000000 2212.746094 ^ output186/A (sky130_fd_sc_hd__buf_2)
     1    0.034838    0.276377    0.330374 2213.076416 ^ output186/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[20] (net)
                      0.276377    0.000909 2213.077393 ^ io_south_out[20] (out)
                                           2213.077393   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.077393   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.672852   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.016881    0.088795    6.619075 2203.847412 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.088795    0.000000 2203.847412 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.007234    0.049114    2.037496 2205.884766 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.049114    0.000000 2205.884766 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.007689    0.047304    1.573199 2207.458008 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.047304    0.000000 2207.458008 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.029826    0.153081    1.588660 2209.046631 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.153081    0.000000 2209.046631 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007189    0.048920    2.025899 2211.072754 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.048920    0.000000 2211.072754 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.005683    0.038778    1.566150 2212.638672 ^ cell1/SBsouth_out[7] (fpgacell)
                                                         net189 (net)
                      0.038778    0.000000 2212.638672 ^ output189/A (sky130_fd_sc_hd__buf_2)
     1    0.034838    0.276383    0.331966 2212.970703 ^ output189/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[23] (net)
                      0.276383    0.000909 2212.971680 ^ io_south_out[23] (out)
                                           2212.971680   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2212.971680   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.778320   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.018781    0.056080    6.848495 2204.076904 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056080    0.000000 2204.076904 v cell2/SBsouth_in[6] (fpgacell)
     1    0.005934    0.031443    1.951776 2206.028564 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.031443    0.000000 2206.028564 v cell3/SBwest_in[6] (fpgacell)
     1    0.008889    0.036128    1.376065 2207.404541 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036128    0.000000 2207.404541 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010267    0.040754    1.731223 2209.135742 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.040754    0.000000 2209.135742 v cell0/CBeast_in[6] (fpgacell)
     1    0.005889    0.031348    2.054549 2211.190430 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.031348    0.000000 2211.190430 v cell1/SBwest_in[6] (fpgacell)
     1    0.005231    0.028622    1.366743 2212.557129 v cell1/SBsouth_out[6] (fpgacell)
                                                         net188 (net)
                      0.028622    0.000000 2212.557129 v output188/A (sky130_fd_sc_hd__buf_2)
     1    0.034907    0.168717    0.327418 2212.884521 v output188/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[22] (net)
                      0.168719    0.000909 2212.885498 v io_south_out[22] (out)
                                           2212.885498   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2212.885498   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.864746   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.022181    0.062724    6.365099 2203.593506 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062724    0.000000 2203.593506 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004434    0.028218    1.819444 2205.412842 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.028218    0.000000 2205.412842 v cell3/SBwest_in[12] (fpgacell)
     1    0.005389    0.028950    1.148237 2206.561035 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028950    0.000000 2206.561035 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009089    0.038477    1.678700 2208.239746 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.038477    0.000000 2208.239746 v cell0/CBeast_in[12] (fpgacell)
     1    0.004389    0.028123    2.104571 2210.344238 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.028123    0.000000 2210.344238 v cell1/SBwest_in[12] (fpgacell)
     1    0.005042    0.028309    1.706212 2212.050537 v cell1/CBeast_out[12] (fpgacell)
                                                         net123 (net)
                      0.028309    0.000000 2212.050537 v output123/A (sky130_fd_sc_hd__buf_2)
     1    0.034194    0.165818    0.325144 2212.375732 v output123/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[12] (net)
                      0.165818    0.000682 2212.376465 v io_east_out[12] (out)
                                           2212.376465   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2212.376465   data arrival time
---------------------------------------------------------------------------------------------
                                           5787.373535   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.027581    0.073641    6.553364 2203.781738 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073641    0.000000 2203.781738 v cell2/SBsouth_in[5] (fpgacell)
     1    0.004970    0.029380    1.814669 2205.596436 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.029380    0.000000 2205.596436 v cell3/SBwest_in[5] (fpgacell)
     1    0.005289    0.028775    1.125727 2206.722168 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028775    0.000000 2206.722168 v cell1/CBnorth_in[5] (fpgacell)
     1    0.009030    0.038087    1.640046 2208.362061 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.038087    0.000000 2208.362061 v cell0/CBeast_in[5] (fpgacell)
     1    0.004889    0.029206    1.748276 2210.110352 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.029206    0.000000 2210.110352 v cell1/SBwest_in[5] (fpgacell)
     1    0.005060    0.028339    1.652097 2211.762451 v cell1/CBeast_out[5] (fpgacell)
                                                         net143 (net)
                      0.028339    0.000000 2211.762451 v output143/A (sky130_fd_sc_hd__buf_2)
     1    0.034164    0.165714    0.325144 2212.087646 v output143/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[5] (net)
                      0.165714    0.000682 2212.088379 v io_east_out[5] (out)
                                           2212.088379   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2212.088379   data arrival time
---------------------------------------------------------------------------------------------
                                           5787.661621   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.022181    0.062724    6.365099 2203.593506 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062724    0.000000 2203.593506 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004434    0.028218    1.819444 2205.412842 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.028218    0.000000 2205.412842 v cell3/SBwest_in[12] (fpgacell)
     1    0.005389    0.028950    1.148237 2206.561035 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028950    0.000000 2206.561035 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009089    0.038477    1.678700 2208.239746 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.038477    0.000000 2208.239746 v cell0/CBeast_in[12] (fpgacell)
     1    0.004389    0.028123    2.104571 2210.344238 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.028123    0.000000 2210.344238 v cell1/SBwest_in[12] (fpgacell)
     1    0.004584    0.027555    1.145963 2211.490234 v cell1/SBsouth_out[12] (fpgacell)
                                                         net194 (net)
                      0.027555    0.000000 2211.490234 v output194/A (sky130_fd_sc_hd__buf_2)
     1    0.034760    0.168117    0.326509 2211.816895 v output194/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[28] (net)
                      0.168119    0.000909 2211.817627 v io_south_out[28] (out)
                                           2211.817627   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2211.817627   data arrival time
---------------------------------------------------------------------------------------------
                                           5787.932617   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.027581    0.073641    6.553364 2203.781738 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073641    0.000000 2203.781738 v cell2/SBsouth_in[5] (fpgacell)
     1    0.004970    0.029380    1.814669 2205.596436 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.029380    0.000000 2205.596436 v cell3/SBwest_in[5] (fpgacell)
     1    0.005289    0.028775    1.125727 2206.722168 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028775    0.000000 2206.722168 v cell1/CBnorth_in[5] (fpgacell)
     1    0.009030    0.038087    1.640046 2208.362061 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.038087    0.000000 2208.362061 v cell0/CBeast_in[5] (fpgacell)
     1    0.004889    0.029206    1.748276 2210.110352 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.029206    0.000000 2210.110352 v cell1/SBwest_in[5] (fpgacell)
     1    0.004384    0.027241    1.123453 2211.233887 v cell1/SBsouth_out[5] (fpgacell)
                                                         net187 (net)
                      0.027241    0.000000 2211.233887 v output187/A (sky130_fd_sc_hd__buf_2)
     1    0.034760    0.168112    0.326509 2211.560303 v output187/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[21] (net)
                      0.168114    0.000909 2211.561279 v io_south_out[21] (out)
                                           2211.561279   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2211.561279   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.188965   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.019581    0.058496    6.647042 2203.875244 v cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.058496    0.000000 2203.875244 v cell2/SBsouth_in[13] (fpgacell)
     1    0.006334    0.032303    2.036586 2205.911865 v cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.032303    0.000000 2205.911865 v cell3/SBwest_in[13] (fpgacell)
     1    0.015989    0.049961    1.882654 2207.794678 v cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.049961    0.000000 2207.794678 v cell1/CBnorth_in[13] (fpgacell)
     1    0.018178    0.054322    1.414037 2209.208740 v cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.054322    0.000000 2209.208740 v cell0/CBeast_in[13] (fpgacell)
     1    0.012297    0.042774    1.827402 2211.036133 v cell0/SBsouth_out[13] (fpgacell)
                                                         net180 (net)
                      0.042774    0.000000 2211.036133 v output180/A (sky130_fd_sc_hd__buf_2)
     1    0.034847    0.168406    0.333785 2211.369873 v output180/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[13] (net)
                      0.168408    0.000909 2211.370605 v io_south_out[13] (out)
                                           2211.370605   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2211.370605   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.378906   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.019581    0.105356    6.987421 2204.215820 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.105356    0.000000 2204.215820 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.006334    0.044288    1.794888 2206.010498 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.044288    0.000000 2206.010498 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.015989    0.083917    1.637318 2207.647949 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.083917    0.000000 2207.647949 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.018178    0.100173    1.771241 2209.419189 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.100173    0.000000 2209.419189 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.019147    0.099941    1.585931 2211.005127 ^ cell0/SBwest_out[13] (fpgacell)
                                                         net208 (net)
                      0.099941    0.000000 2211.005127 ^ output208/A (sky130_fd_sc_hd__buf_2)
     1    0.035260    0.279636    0.362434 2211.367432 ^ output208/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[13] (net)
                      0.279636    0.000909 2211.368408 ^ io_west_out[13] (out)
                                           2211.368408   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2211.368408   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.381836   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.015881    0.083289    6.366691 2203.594971 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083289    0.000000 2203.594971 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004312    0.035787    2.126399 2205.721436 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035787    0.000000 2205.721436 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006189    0.040901    1.778517 2207.500000 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040901    0.000000 2207.500000 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010489    0.063645    1.713715 2209.213623 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063645    0.000000 2209.213623 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.009647    0.057112    1.529770 2210.743408 ^ cell0/SBwest_out[4] (fpgacell)
                                                         net226 (net)
                      0.057112    0.000000 2210.743408 ^ output226/A (sky130_fd_sc_hd__buf_2)
     1    0.035142    0.278676    0.341970 2211.085449 ^ output226/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[4] (net)
                      0.278676    0.000909 2211.086182 ^ io_west_out[4] (out)
                                           2211.086182   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2211.086182   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.664062   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.016881    0.088795    6.619075 2203.847412 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.088795    0.000000 2203.847412 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.007234    0.049114    2.037496 2205.884766 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.049114    0.000000 2205.884766 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.007689    0.047304    1.573199 2207.458008 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.047304    0.000000 2207.458008 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.029826    0.153081    1.588660 2209.046631 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.153081    0.000000 2209.046631 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007577    0.050335    1.691660 2210.738281 ^ cell0/SBwest_out[7] (fpgacell)
                                                         net229 (net)
                      0.050335    0.000000 2210.738281 ^ output229/A (sky130_fd_sc_hd__buf_2)
     1    0.035533    0.281546    0.341061 2211.079346 ^ output229/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[7] (net)
                      0.281546    0.000909 2211.080322 ^ io_west_out[7] (out)
                                           2211.080322   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2211.080322   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.669922   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.015881    0.083289    6.366691 2203.594971 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083289    0.000000 2203.594971 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004312    0.035787    2.126399 2205.721436 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035787    0.000000 2205.721436 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006189    0.040901    1.778517 2207.500000 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040901    0.000000 2207.500000 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010489    0.063645    1.713715 2209.213623 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063645    0.000000 2209.213623 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004837    0.035281    1.423132 2210.636719 ^ cell0/SBsouth_out[4] (fpgacell)
                                                         net198 (net)
                      0.035281    0.000227 2210.636963 ^ output198/A (sky130_fd_sc_hd__buf_2)
     1    0.034847    0.276437    0.330374 2210.967285 ^ output198/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[4] (net)
                      0.276437    0.000909 2210.968262 ^ io_south_out[4] (out)
                                           2210.968262   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.968262   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.782227   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.018781    0.056080    6.848495 2204.076904 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056080    0.000000 2204.076904 v cell2/SBsouth_in[6] (fpgacell)
     1    0.005934    0.031443    1.951776 2206.028564 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.031443    0.000000 2206.028564 v cell3/SBwest_in[6] (fpgacell)
     1    0.008889    0.036128    1.376065 2207.404541 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036128    0.000000 2207.404541 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010267    0.040754    1.731223 2209.135742 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.040754    0.000000 2209.135742 v cell0/CBeast_in[6] (fpgacell)
     1    0.006705    0.031436    1.487024 2210.622803 v cell0/SBwest_out[6] (fpgacell)
                                                         net228 (net)
                      0.031436    0.000000 2210.622803 v output228/A (sky130_fd_sc_hd__buf_2)
     1    0.035139    0.169636    0.329464 2210.952393 v output228/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[6] (net)
                      0.169639    0.000909 2210.953369 v io_west_out[6] (out)
                                           2210.953369   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.953369   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.796387   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.016881    0.052009    6.810297 2204.038574 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.052009    0.000000 2204.038574 v cell2/SBsouth_in[7] (fpgacell)
     1    0.007234    0.034230    1.908802 2205.947510 v cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.034230    0.000000 2205.947510 v cell3/SBwest_in[7] (fpgacell)
     1    0.007689    0.033489    1.394710 2207.342041 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.033489    0.000000 2207.342041 v cell1/CBnorth_in[7] (fpgacell)
     1    0.029826    0.078690    1.732360 2209.074463 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.078690    0.000000 2209.074463 v cell0/CBeast_in[7] (fpgacell)
     1    0.005605    0.029283    1.519766 2210.594238 v cell0/SBsouth_out[7] (fpgacell)
                                                         net201 (net)
                      0.029283    0.000000 2210.594238 v output201/A (sky130_fd_sc_hd__buf_2)
     1    0.034907    0.168713    0.327873 2210.922119 v output201/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[7] (net)
                      0.168716    0.000909 2210.923096 v io_south_out[7] (out)
                                           2210.923096   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.923096   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.827148   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.018781    0.056080    6.848495 2204.076904 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056080    0.000000 2204.076904 v cell2/SBsouth_in[6] (fpgacell)
     1    0.005934    0.031443    1.951776 2206.028564 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.031443    0.000000 2206.028564 v cell3/SBwest_in[6] (fpgacell)
     1    0.008889    0.036128    1.376065 2207.404541 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036128    0.000000 2207.404541 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010267    0.040754    1.731223 2209.135742 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.040754    0.000000 2209.135742 v cell0/CBeast_in[6] (fpgacell)
     1    0.005197    0.028562    1.416993 2210.552734 v cell0/SBsouth_out[6] (fpgacell)
                                                         net200 (net)
                      0.028562    0.000000 2210.552734 v output200/A (sky130_fd_sc_hd__buf_2)
     1    0.034847    0.168474    0.327191 2210.880127 v output200/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[6] (net)
                      0.168477    0.000909 2210.880859 v io_south_out[6] (out)
                                           2210.880859   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.880859   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.869141   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.022181    0.062724    6.365099 2203.593506 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062724    0.000000 2203.593506 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004434    0.028218    1.819444 2205.412842 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.028218    0.000000 2205.412842 v cell3/SBwest_in[12] (fpgacell)
     1    0.005389    0.028950    1.148237 2206.561035 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028950    0.000000 2206.561035 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009089    0.038477    1.678700 2208.239746 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.038477    0.000000 2208.239746 v cell0/CBeast_in[12] (fpgacell)
     1    0.009821    0.038393    1.601165 2209.841064 v cell0/SBwest_out[12] (fpgacell)
                                                         net207 (net)
                      0.038393    0.000000 2209.841064 v output207/A (sky130_fd_sc_hd__buf_2)
     1    0.035246    0.170044    0.332875 2210.173828 v output207/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[12] (net)
                      0.170048    0.001137 2210.175049 v io_west_out[12] (out)
                                           2210.175049   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.175049   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.575195   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.022181    0.062724    6.365099 2203.593506 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062724    0.000000 2203.593506 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004434    0.028218    1.819444 2205.412842 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.028218    0.000000 2205.412842 v cell3/SBwest_in[12] (fpgacell)
     1    0.005389    0.028950    1.148237 2206.561035 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028950    0.000000 2206.561035 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009089    0.038477    1.678700 2208.239746 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.038477    0.000000 2208.239746 v cell0/CBeast_in[12] (fpgacell)
     1    0.004501    0.027424    1.545686 2209.785400 v cell0/SBsouth_out[12] (fpgacell)
                                                         net179 (net)
                      0.027424    0.000000 2209.785400 v output179/A (sky130_fd_sc_hd__buf_2)
     1    0.034886    0.168625    0.326963 2210.112549 v output179/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[12] (net)
                      0.168628    0.000909 2210.113281 v io_south_out[12] (out)
                                           2210.113281   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.113281   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.637207   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.027581    0.073641    6.553364 2203.781738 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073641    0.000000 2203.781738 v cell2/SBsouth_in[5] (fpgacell)
     1    0.004970    0.029380    1.814669 2205.596436 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.029380    0.000000 2205.596436 v cell3/SBwest_in[5] (fpgacell)
     1    0.005289    0.028775    1.125727 2206.722168 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028775    0.000000 2206.722168 v cell1/CBnorth_in[5] (fpgacell)
     1    0.009030    0.038087    1.640046 2208.362061 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.038087    0.000000 2208.362061 v cell0/CBeast_in[5] (fpgacell)
     1    0.007008    0.032026    1.361741 2209.723877 v cell0/SBwest_out[5] (fpgacell)
                                                         net227 (net)
                      0.032026    0.000000 2209.723877 v output227/A (sky130_fd_sc_hd__buf_2)
     1    0.035484    0.170963    0.330829 2210.054688 v output227/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[5] (net)
                      0.170965    0.000909 2210.055664 v io_west_out[5] (out)
                                           2210.055664   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.055664   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.694336   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.027581    0.073641    6.553364 2203.781738 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073641    0.000000 2203.781738 v cell2/SBsouth_in[5] (fpgacell)
     1    0.004970    0.029380    1.814669 2205.596436 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.029380    0.000000 2205.596436 v cell3/SBwest_in[5] (fpgacell)
     1    0.005289    0.028775    1.125727 2206.722168 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028775    0.000000 2206.722168 v cell1/CBnorth_in[5] (fpgacell)
     1    0.009030    0.038087    1.640046 2208.362061 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.038087    0.000000 2208.362061 v cell0/CBeast_in[5] (fpgacell)
     1    0.004301    0.027114    1.219860 2209.582031 v cell0/SBsouth_out[5] (fpgacell)
                                                         net199 (net)
                      0.027114    0.000000 2209.582031 v output199/A (sky130_fd_sc_hd__buf_2)
     1    0.034886    0.168620    0.326736 2209.908691 v output199/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[5] (net)
                      0.168623    0.000909 2209.909668 v io_south_out[5] (out)
                                           2209.909668   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2209.909668   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.840820   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.004789    0.038341    6.365553 2203.593750 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.038341    0.000000 2203.593750 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.019889    0.102179    2.306251 2205.900146 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.102179    0.000000 2205.900146 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.019308    0.099283    2.163688 2208.063721 ^ cell3/CBnorth_out[1] (fpgacell)
                                                         net154 (net)
                      0.099283    0.000227 2208.063965 ^ output154/A (sky130_fd_sc_hd__buf_2)
     1    0.034015    0.270307    0.355840 2208.419922 ^ output154/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[17] (net)
                      0.270307    0.000682 2208.420654 ^ io_north_out[17] (out)
                                           2208.420654   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2208.420654   data arrival time
---------------------------------------------------------------------------------------------
                                           5791.329590   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.004789    0.038341    6.365553 2203.593750 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.038341    0.000000 2203.593750 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.019889    0.102179    2.306251 2205.900146 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.102179    0.000000 2205.900146 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.005121    0.037957    1.866283 2207.766357 ^ cell3/CBeast_out[1] (fpgacell)
                                                         net126 (net)
                      0.037957    0.000000 2207.766357 ^ output126/A (sky130_fd_sc_hd__buf_2)
     1    0.034179    0.271433    0.328328 2208.094727 ^ output126/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[17] (net)
                      0.271433    0.000682 2208.095459 ^ io_east_out[17] (out)
                                           2208.095459   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2208.095459   data arrival time
---------------------------------------------------------------------------------------------
                                           5791.654785   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.004789    0.038341    6.365553 2203.593750 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.038341    0.000000 2203.593750 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.005553    0.039668    2.008392 2205.602295 ^ cell1/CBeast_out[1] (fpgacell)
                                                         net129 (net)
                      0.039668    0.000000 2205.602295 ^ output129/A (sky130_fd_sc_hd__buf_2)
     1    0.034288    0.272263    0.329692 2205.931885 ^ output129/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[1] (net)
                      0.272263    0.000682 2205.932617 ^ io_east_out[1] (out)
                                           2205.932617   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2205.932617   data arrival time
---------------------------------------------------------------------------------------------
                                           5793.817383   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.004789    0.038341    6.365553 2203.593750 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.038341    0.000000 2203.593750 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.004736    0.034864    1.477247 2205.071045 ^ cell1/SBsouth_out[1] (fpgacell)
                                                         net182 (net)
                      0.034864    0.000227 2205.071289 ^ output182/A (sky130_fd_sc_hd__buf_2)
     1    0.034912    0.276926    0.330601 2205.401855 ^ output182/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[17] (net)
                      0.276926    0.000909 2205.402832 ^ io_south_out[17] (out)
                                           2205.402832   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2205.402832   data arrival time
---------------------------------------------------------------------------------------------
                                           5794.347168   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.006989    0.045869    6.270057 2203.498291 ^ cell0/SBwest_out[3] (fpgacell)
                                                         net225 (net)
                      0.045869    0.000000 2203.498291 ^ output225/A (sky130_fd_sc_hd__buf_2)
     1    0.035237    0.279366    0.337423 2203.835693 ^ output225/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[3] (net)
                      0.279366    0.000909 2203.836670 ^ io_west_out[3] (out)
                                           2203.836670   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.836670   data arrival time
---------------------------------------------------------------------------------------------
                                           5795.913574   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.008213    0.051678    6.183200 2203.411621 ^ cell0/SBwest_out[11] (fpgacell)
                                                         net206 (net)
                      0.051678    0.000000 2203.411621 ^ output206/A (sky130_fd_sc_hd__buf_2)
     1    0.035164    0.278834    0.339696 2203.751221 ^ output206/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[11] (net)
                      0.278834    0.000909 2203.752197 ^ io_west_out[11] (out)
                                           2203.752197   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.752197   data arrival time
---------------------------------------------------------------------------------------------
                                           5795.998047   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.004954    0.035487    6.138180 2203.366455 ^ cell0/SBsouth_out[3] (fpgacell)
                                                         net197 (net)
                      0.035487    0.000000 2203.366455 ^ output197/A (sky130_fd_sc_hd__buf_2)
     1    0.035003    0.277604    0.331283 2203.697754 ^ output197/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[3] (net)
                      0.277604    0.000909 2203.698730 ^ io_south_out[3] (out)
                                           2203.698730   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.698730   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.051758   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.005637    0.039312    6.100663 2203.328857 ^ cell0/SBsouth_out[11] (fpgacell)
                                                         net178 (net)
                      0.039312    0.000227 2203.329102 ^ output178/A (sky130_fd_sc_hd__buf_2)
     1    0.034847    0.276444    0.332420 2203.661621 ^ output178/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[11] (net)
                      0.276444    0.000909 2203.662598 ^ io_south_out[11] (out)
                                           2203.662598   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.662598   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.087402   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.006683    0.046311    6.101118 2203.329346 ^ cell0/SBwest_out[8] (fpgacell)
                                                         net230 (net)
                      0.046311    0.000000 2203.329346 ^ output230/A (sky130_fd_sc_hd__buf_2)
     1    0.035245    0.279428    0.337650 2203.666992 ^ output230/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[8] (net)
                      0.279428    0.000909 2203.667969 ^ io_west_out[8] (out)
                                           2203.667969   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.667969   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.082031   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.007149    0.032306    6.053597 2203.281982 v cell0/SBwest_out[2] (fpgacell)
                                                         net224 (net)
                      0.032306    0.000000 2203.281982 v output224/A (sky130_fd_sc_hd__buf_2)
     1    0.035525    0.171129    0.331056 2203.613037 v output224/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[2] (net)
                      0.171131    0.000909 2203.613770 v io_west_out[2] (out)
                                           2203.613770   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.613770   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.136230   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.006291    0.030689    6.022447 2203.250732 v cell0/SBwest_out[1] (fpgacell)
                                                         net213 (net)
                      0.030689    0.000000 2203.250732 v output213/A (sky130_fd_sc_hd__buf_2)
     1    0.035164    0.169740    0.329237 2203.580078 v output213/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[1] (net)
                      0.169743    0.000909 2203.580811 v io_west_out[1] (out)
                                           2203.580811   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.580811   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.168945   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.006045    0.030098    6.004712 2203.232910 v cell0/SBsouth_out[8] (fpgacell)
                                                         net202 (net)
                      0.030098    0.000000 2203.232910 v output202/A (sky130_fd_sc_hd__buf_2)
     1    0.034760    0.168118    0.327645 2203.560547 v output202/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[8] (net)
                      0.168120    0.000909 2203.561523 v io_south_out[8] (out)
                                           2203.561523   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.561523   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.188477   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.005893    0.029829    5.918992 2203.147217 v cell0/SBsouth_out[2] (fpgacell)
                                                         net196 (net)
                      0.029829    0.000000 2203.147217 v output196/A (sky130_fd_sc_hd__buf_2)
     1    0.034828    0.168396    0.327873 2203.475098 v output196/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[2] (net)
                      0.168398    0.000909 2203.476074 v io_south_out[2] (out)
                                           2203.476074   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.476074   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.273926   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.228271 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.228271 v cell0/CBeast_in[11] (fpgacell)
     1    0.004345    0.027172    5.904440 2203.132812 v cell0/SBsouth_out[1] (fpgacell)
                                                         net185 (net)
                      0.027172    0.000000 2203.132812 v output185/A (sky130_fd_sc_hd__buf_2)
     1    0.034760    0.168110    0.326281 2203.458984 v output185/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[1] (net)
                      0.168113    0.000909 2203.459961 v io_south_out[1] (out)
                                           2203.459961   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.459961   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.290039   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.040939    6.609526 2192.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.040939    0.000000 2192.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.165177    1.902890 2194.178467 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.165177    0.000000 2194.178467 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.062137    1.429271 2195.607910 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.062137    0.000000 2195.607910 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.005484    0.044645    1.956550 2197.564453 ^ cell1/CBeast_out[11] (fpgacell)
                                                         net122 (net)
                      0.044645    0.000227 2197.564697 ^ output122/A (sky130_fd_sc_hd__buf_2)
     1    0.034258    0.272057    0.331738 2197.896240 ^ output122/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[11] (net)
                      0.272057    0.000682 2197.896973 ^ io_east_out[11] (out)
                                           2197.896973   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2197.896973   data arrival time
---------------------------------------------------------------------------------------------
                                           5801.853516   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.538086 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.538086 v cell1/CBnorth_in[11] (fpgacell)
     1    0.005504    0.029108    1.640501 2197.178467 v cell1/SBsouth_out[11] (fpgacell)
                                                         net193 (net)
                      0.029108    0.000000 2197.178467 v output193/A (sky130_fd_sc_hd__buf_2)
     1    0.034838    0.168439    0.327418 2197.505859 v output193/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[27] (net)
                      0.168442    0.000909 2197.506836 v io_south_out[27] (out)
                                           2197.506836   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2197.506836   data arrival time
---------------------------------------------------------------------------------------------
                                           5802.243652   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.928955 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.928955 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.101074 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.101074 v cell3/SBsouth_in[11] (fpgacell)
     1    0.033576    0.085983    2.260094 2196.361084 v cell3/CBnorth_out[11] (fpgacell)
                                                         net165 (net)
                      0.085983    0.000000 2196.361084 v output165/A (sky130_fd_sc_hd__buf_2)
     1    0.033938    0.164549    0.351065 2196.712158 v output165/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[27] (net)
                      0.164549    0.000682 2196.712891 v io_north_out[27] (out)
                                           2196.712891   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2196.712891   data arrival time
---------------------------------------------------------------------------------------------
                                           5803.037598   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.666016 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.666016 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.040939    6.609526 2192.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.040939    0.000000 2192.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.165177    1.902890 2194.178467 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.165177    0.000000 2194.178467 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.005081    0.043236    1.921990 2196.100586 ^ cell3/CBeast_out[11] (fpgacell)
                                                         net137 (net)
                      0.043236    0.000000 2196.100586 ^ output137/A (sky130_fd_sc_hd__buf_2)
     1    0.034232    0.271849    0.331056 2196.431641 ^ output137/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[27] (net)
                      0.271849    0.000682 2196.432373 ^ io_east_out[27] (out)
                                           2196.432373   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2196.432373   data arrival time
---------------------------------------------------------------------------------------------
                                           5803.317383   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.744873 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.744873 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.624023 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.624023 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.032771    1.478384 2184.102539 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032771    0.000000 2184.102539 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.021189    0.060768    7.889639 2191.992188 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.060768    0.000000 2191.992188 v cell3/SBsouth_in[3] (fpgacell)
     1    0.008589    0.035468    1.154376 2193.146484 v cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.035468    0.000000 2193.146484 v cell1/CBnorth_in[3] (fpgacell)
     1    0.005380    0.028908    2.284651 2195.431152 v cell1/CBeast_out[3] (fpgacell)
                                                         net141 (net)
                      0.028908    0.000000 2195.431152 v output141/A (sky130_fd_sc_hd__buf_2)
     1    0.034095    0.165421    0.325144 2195.756348 v output141/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[3] (net)
                      0.165421    0.000682 2195.757080 v io_east_out[3] (out)
                                           2195.757080   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2195.757080   data arrival time
---------------------------------------------------------------------------------------------
                                           5803.993164   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.744873 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.744873 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.624023 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.624023 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.032771    1.478384 2184.102539 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032771    0.000000 2184.102539 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.037089    0.091419    8.053803 2192.156250 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.091419    0.000000 2192.156250 v cell3/SBsouth_in[2] (fpgacell)
     1    0.010989    0.041028    1.008630 2193.164795 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.041028    0.000000 2193.164795 v cell1/CBnorth_in[2] (fpgacell)
     1    0.004895    0.028070    2.258730 2195.423584 v cell1/CBeast_out[2] (fpgacell)
                                                         net140 (net)
                      0.028070    0.000000 2195.423584 v output140/A (sky130_fd_sc_hd__buf_2)
     1    0.034195    0.165823    0.325144 2195.748779 v output140/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[2] (net)
                      0.165823    0.000682 2195.749512 v io_east_out[2] (out)
                                           2195.749512   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2195.749512   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.000488   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.744873 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.744873 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.624023 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.624023 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.032771    1.478384 2184.102539 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032771    0.000000 2184.102539 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.014989    0.048243    7.919198 2192.021729 v cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.048243    0.000000 2192.021729 v cell3/SBsouth_in[8] (fpgacell)
     1    0.006489    0.031014    1.175295 2193.197021 v cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.031014    0.000000 2193.197021 v cell1/CBnorth_in[8] (fpgacell)
     1    0.005428    0.028993    1.959506 2195.156494 v cell1/CBeast_out[8] (fpgacell)
                                                         net146 (net)
                      0.028993    0.000000 2195.156494 v output146/A (sky130_fd_sc_hd__buf_2)
     1    0.034066    0.165306    0.325144 2195.481689 v output146/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[8] (net)
                      0.165306    0.000682 2195.482422 v io_east_out[8] (out)
                                           2195.482422   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2195.482422   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.268066   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.744873 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.744873 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.624023 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.624023 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.032771    1.478384 2184.102539 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032771    0.000000 2184.102539 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.014989    0.048243    7.919198 2192.021729 v cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.048243    0.000000 2192.021729 v cell3/SBsouth_in[8] (fpgacell)
     1    0.006489    0.031014    1.175295 2193.197021 v cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.031014    0.000000 2193.197021 v cell1/CBnorth_in[8] (fpgacell)
     1    0.006308    0.030606    1.673925 2194.870850 v cell1/SBsouth_out[8] (fpgacell)
                                                         net190 (net)
                      0.030606    0.000227 2194.871094 v output190/A (sky130_fd_sc_hd__buf_2)
     1    0.034912    0.168728    0.328328 2195.199463 v output190/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[24] (net)
                      0.168731    0.000909 2195.200439 v io_south_out[24] (out)
                                           2195.200439   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2195.200439   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.549805   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.744873 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.744873 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.624023 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.624023 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.032771    1.478384 2184.102539 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032771    0.000000 2184.102539 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.037089    0.091419    8.053803 2192.156250 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.091419    0.000000 2192.156250 v cell3/SBsouth_in[2] (fpgacell)
     1    0.010989    0.041028    1.008630 2193.164795 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.041028    0.000000 2193.164795 v cell1/CBnorth_in[2] (fpgacell)
     1    0.006224    0.030462    1.616854 2194.781738 v cell1/SBsouth_out[2] (fpgacell)
                                                         net183 (net)
                      0.030462    0.000000 2194.781738 v output183/A (sky130_fd_sc_hd__buf_2)
     1    0.034784    0.168212    0.327873 2195.109619 v output183/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[18] (net)
                      0.168215    0.000909 2195.110596 v io_south_out[18] (out)
                                           2195.110596   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2195.110596   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.639648   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.744873 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.744873 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.624023 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.624023 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.032771    1.478384 2184.102539 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032771    0.000000 2184.102539 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.021189    0.060768    7.889639 2191.992188 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.060768    0.000000 2191.992188 v cell3/SBsouth_in[3] (fpgacell)
     1    0.008589    0.035468    1.154376 2193.146484 v cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.035468    0.000000 2193.146484 v cell1/CBnorth_in[3] (fpgacell)
     1    0.004865    0.028006    1.621629 2194.768066 v cell1/SBsouth_out[3] (fpgacell)
                                                         net184 (net)
                      0.028006    0.000000 2194.768066 v output184/A (sky130_fd_sc_hd__buf_2)
     1    0.034847    0.168473    0.326963 2195.094971 v output184/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[19] (net)
                      0.168476    0.000909 2195.095947 v io_south_out[19] (out)
                                           2195.095947   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2195.095947   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.654297   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.744873 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.744873 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.624023 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.624023 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.032771    1.478384 2184.102539 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032771    0.000000 2184.102539 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.037089    0.091419    8.053803 2192.156250 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.091419    0.000000 2192.156250 v cell3/SBsouth_in[2] (fpgacell)
     1    0.034264    0.087987    2.107527 2194.263916 v cell3/CBnorth_out[2] (fpgacell)
                                                         net155 (net)
                      0.087987    0.000000 2194.263916 v output155/A (sky130_fd_sc_hd__buf_2)
     1    0.033860    0.164239    0.351747 2194.615479 v output155/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[18] (net)
                      0.164239    0.000682 2194.616211 v io_north_out[18] (out)
                                           2194.616211   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.616211   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.133789   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.744873 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.744873 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.624023 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.624023 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.032771    1.478384 2184.102539 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032771    0.000000 2184.102539 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.021189    0.060768    7.889639 2191.992188 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.060768    0.000000 2191.992188 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019156    0.056448    2.147317 2194.139404 v cell3/CBnorth_out[3] (fpgacell)
                                                         net156 (net)
                      0.056448    0.000000 2194.139404 v output156/A (sky130_fd_sc_hd__buf_2)
     1    0.033953    0.164710    0.337423 2194.476807 v output156/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[19] (net)
                      0.164710    0.000682 2194.477539 v io_north_out[19] (out)
                                           2194.477539   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.477539   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.272461   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.744873 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.744873 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.624023 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.624023 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.032771    1.478384 2184.102539 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032771    0.000000 2184.102539 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.014989    0.048243    7.919198 2192.021729 v cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.048243    0.000000 2192.021729 v cell3/SBsouth_in[8] (fpgacell)
     1    0.013959    0.046107    2.068873 2194.090576 v cell3/CBnorth_out[8] (fpgacell)
                                                         net162 (net)
                      0.046107    0.000227 2194.090820 v output162/A (sky130_fd_sc_hd__buf_2)
     1    0.034015    0.165012    0.332875 2194.423584 v output162/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[24] (net)
                      0.165012    0.000682 2194.424316 v io_north_out[24] (out)
                                           2194.424316   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.424316   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.325684   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.744873 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.744873 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.624023 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.624023 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.032771    1.478384 2184.102539 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032771    0.000000 2184.102539 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.021189    0.108501    7.882818 2191.985352 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.108501    0.000000 2191.985352 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.005296    0.038495    1.952458 2193.937744 ^ cell3/CBeast_out[3] (fpgacell)
                                                         net128 (net)
                      0.038495    0.000000 2193.937744 ^ output128/A (sky130_fd_sc_hd__buf_2)
     1    0.034275    0.272155    0.329010 2194.266846 ^ output128/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[19] (net)
                      0.272155    0.000682 2194.267334 ^ io_east_out[19] (out)
                                           2194.267334   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.267334   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.482422   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.744873 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.744873 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.624023 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.624023 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.032771    1.478384 2184.102539 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032771    0.000000 2184.102539 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.037089    0.091419    8.053803 2192.156250 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.091419    0.000000 2192.156250 v cell3/SBsouth_in[2] (fpgacell)
     1    0.004808    0.027917    1.638227 2193.794434 v cell3/CBeast_out[2] (fpgacell)
                                                         net127 (net)
                      0.027917    0.000000 2193.794434 v output127/A (sky130_fd_sc_hd__buf_2)
     1    0.034079    0.165369    0.324690 2194.119141 v output127/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[18] (net)
                      0.165370    0.000682 2194.119873 v io_east_out[18] (out)
                                           2194.119873   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.119873   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.630371   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.744873 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.744873 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.624023 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.624023 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.032771    1.478384 2184.102539 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032771    0.000000 2184.102539 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.014989    0.048243    7.919198 2192.021729 v cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.048243    0.000000 2192.021729 v cell3/SBsouth_in[8] (fpgacell)
     1    0.005170    0.028538    1.459739 2193.481445 v cell3/CBeast_out[8] (fpgacell)
                                                         net134 (net)
                      0.028538    0.000000 2193.481445 v output134/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.165994    0.325372 2193.806885 v output134/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[24] (net)
                      0.165994    0.000682 2193.807373 v io_east_out[24] (out)
                                           2193.807373   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2193.807373   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.942383   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.744873 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.744873 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.624023 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.624023 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014234    0.079456    1.461103 2184.085205 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079456    0.000000 2184.085205 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.034209    0.087878    7.031531 2191.116699 v cell2/CBnorth_out[2] (fpgacell)
                                                         net168 (net)
                      0.087878    0.000000 2191.116699 v output168/A (sky130_fd_sc_hd__buf_2)
     1    0.033938    0.164551    0.351974 2191.468750 v output168/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[2] (net)
                      0.164551    0.000682 2191.469482 v io_north_out[2] (out)
                                           2191.469482   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.469482   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.280762   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.744873 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.744873 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.624023 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.624023 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.032771    1.478384 2184.102539 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032771    0.000000 2184.102539 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005010    0.037532    7.026984 2191.129395 ^ cell1/CBeast_out[0] (fpgacell)
                                                         net120 (net)
                      0.037532    0.000227 2191.129639 ^ output120/A (sky130_fd_sc_hd__buf_2)
     1    0.034145    0.271187    0.327873 2191.457520 ^ output120/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[0] (net)
                      0.271187    0.000682 2191.458252 ^ io_east_out[0] (out)
                                           2191.458252   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.458252   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.291504   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.744873 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.744873 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.624023 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.624023 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014234    0.079456    1.461103 2184.085205 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079456    0.000000 2184.085205 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.018973    0.055831    6.895107 2190.980225 v cell2/CBnorth_out[1] (fpgacell)
                                                         net157 (net)
                      0.055831    0.000000 2190.980225 v output157/A (sky130_fd_sc_hd__buf_2)
     1    0.033859    0.164336    0.336740 2191.317139 v output157/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[1] (net)
                      0.164336    0.000682 2191.317627 v io_north_out[1] (out)
                                           2191.317627   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.317627   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.432617   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.744873 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.744873 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.624023 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.624023 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014234    0.079456    1.461103 2184.085205 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079456    0.000000 2184.085205 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.014087    0.046358    6.900791 2190.986084 v cell2/CBnorth_out[8] (fpgacell)
                                                         net174 (net)
                      0.046358    0.000227 2190.986328 v output174/A (sky130_fd_sc_hd__buf_2)
     1    0.034313    0.166206    0.333785 2191.320068 v output174/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[8] (net)
                      0.166207    0.000682 2191.320801 v io_north_out[8] (out)
                                           2191.320801   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.320801   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.429199   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.744873 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.744873 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.624023 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.624023 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014234    0.079456    1.461103 2184.085205 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079456    0.000000 2184.085205 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019360    0.100056    6.859864 2190.945068 ^ cell2/CBnorth_out[3] (fpgacell)
                                                         net169 (net)
                      0.100056    0.000227 2190.945312 ^ output169/A (sky130_fd_sc_hd__buf_2)
     1    0.033940    0.269753    0.355840 2191.301025 ^ output169/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[3] (net)
                      0.269753    0.000682 2191.301758 ^ io_north_out[3] (out)
                                           2191.301758   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.301758   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.448242   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.744873 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.744873 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.624023 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.624023 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.032771    1.478384 2184.102539 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032771    0.000000 2184.102539 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005328    0.043531    6.833716 2190.936279 ^ cell1/CBeast_out[10] (fpgacell)
                                                         net121 (net)
                      0.043531    0.000000 2190.936279 ^ output121/A (sky130_fd_sc_hd__buf_2)
     1    0.034117    0.270976    0.330601 2191.266846 ^ output121/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[10] (net)
                      0.270976    0.000682 2191.267578 ^ io_east_out[10] (out)
                                           2191.267578   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.267578   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.482422   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.744873 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.744873 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.624023 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.624023 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014234    0.079456    1.461103 2184.085205 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079456    0.000000 2184.085205 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.033682    0.167469    6.698201 2190.783447 ^ cell2/CBnorth_out[11] (fpgacell)
                                                         net150 (net)
                      0.167469    0.000227 2190.783691 ^ output150/A (sky130_fd_sc_hd__buf_2)
     1    0.033854    0.269233    0.386990 2191.170654 ^ output150/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[11] (net)
                      0.269233    0.000682 2191.171387 ^ io_north_out[11] (out)
                                           2191.171387   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.171387   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.579102   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.744873 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.744873 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.624023 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.624023 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.032771    1.478384 2184.102539 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032771    0.000000 2184.102539 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005523    0.039366    6.523578 2190.625977 ^ cell1/CBeast_out[9] (fpgacell)
                                                         net147 (net)
                      0.039366    0.000000 2190.625977 ^ output147/A (sky130_fd_sc_hd__buf_2)
     1    0.034298    0.272333    0.329464 2190.955566 ^ output147/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[9] (net)
                      0.272333    0.000682 2190.956299 ^ io_east_out[9] (out)
                                           2190.956299   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.956299   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.793457   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.744873 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.744873 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.624023 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.624023 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014234    0.079456    1.461103 2184.085205 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079456    0.000000 2184.085205 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007141    0.046498    6.271648 2190.356934 ^ cell2/SBwest_out[3] (fpgacell)
                                                         net212 (net)
                      0.046498    0.000000 2190.356934 ^ output212/A (sky130_fd_sc_hd__buf_2)
     1    0.035142    0.278656    0.337195 2190.694092 ^ output212/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[19] (net)
                      0.278656    0.000909 2190.695068 ^ io_west_out[19] (out)
                                           2190.695068   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.695068   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.055176   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.744873 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.744873 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.624023 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.624023 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014234    0.079456    1.461103 2184.085205 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079456    0.000000 2184.085205 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.008242    0.051802    6.184337 2190.269531 ^ cell2/SBwest_out[11] (fpgacell)
                                                         net221 (net)
                      0.051802    0.000000 2190.269531 ^ output221/A (sky130_fd_sc_hd__buf_2)
     1    0.035150    0.278729    0.339696 2190.609131 ^ output221/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[27] (net)
                      0.278729    0.000909 2190.610107 ^ io_west_out[27] (out)
                                           2190.610107   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.610107   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.140137   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.744873 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.744873 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.624023 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.624023 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014234    0.079456    1.461103 2184.085205 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079456    0.000000 2184.085205 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.006698    0.046370    6.102027 2190.187256 ^ cell2/SBwest_out[8] (fpgacell)
                                                         net218 (net)
                      0.046370    0.000000 2190.187256 ^ output218/A (sky130_fd_sc_hd__buf_2)
     1    0.035142    0.278656    0.337195 2190.524414 ^ output218/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[24] (net)
                      0.278656    0.000909 2190.525391 ^ io_west_out[24] (out)
                                           2190.525391   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.525391   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.224609   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.744873 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.744873 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.624023 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.624023 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014234    0.079456    1.461103 2184.085205 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079456    0.000000 2184.085205 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007144    0.032299    6.054734 2190.139893 v cell2/SBwest_out[2] (fpgacell)
                                                         net211 (net)
                      0.032299    0.000000 2190.139893 v output211/A (sky130_fd_sc_hd__buf_2)
     1    0.035415    0.170677    0.330829 2190.470703 v output211/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[18] (net)
                      0.170679    0.000909 2190.471680 v io_west_out[18] (out)
                                           2190.471680   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.471680   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.278320   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.744873 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.744873 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.624023 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.624023 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014234    0.079456    1.461103 2184.085205 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079456    0.000000 2184.085205 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.006893    0.031887    6.024948 2190.110107 v cell2/SBwest_out[1] (fpgacell)
                                                         net210 (net)
                      0.031887    0.000000 2190.110107 v output210/A (sky130_fd_sc_hd__buf_2)
     1    0.035142    0.169645    0.329692 2190.439941 v output210/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[17] (net)
                      0.169648    0.000909 2190.440674 v io_west_out[17] (out)
                                           2190.440674   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.440674   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.309570   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.744873 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.744873 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.624023 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.624023 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.004939    0.037265    6.842129 2189.466309 ^ cell3/CBeast_out[0] (fpgacell)
                                                         net125 (net)
                      0.037265    0.000000 2189.466309 ^ output125/A (sky130_fd_sc_hd__buf_2)
     1    0.034042    0.270407    0.327418 2189.793701 ^ output125/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[16] (net)
                      0.270407    0.000682 2189.794434 ^ io_east_out[16] (out)
                                           2189.794434   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2189.794434   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.956055   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.744873 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.744873 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.624023 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.624023 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.005028    0.042471    6.647952 2189.271973 ^ cell3/CBeast_out[10] (fpgacell)
                                                         net136 (net)
                      0.042471    0.000000 2189.271973 ^ output136/A (sky130_fd_sc_hd__buf_2)
     1    0.034128    0.271067    0.330147 2189.602295 ^ output136/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[26] (net)
                      0.271067    0.000682 2189.602783 ^ io_east_out[26] (out)
                                           2189.602783   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2189.602783   data arrival time
---------------------------------------------------------------------------------------------
                                           5810.146973   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.744873 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.744873 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.624023 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.624023 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.005368    0.038743    6.338496 2188.962646 ^ cell3/CBeast_out[9] (fpgacell)
                                                         net135 (net)
                      0.038743    0.000000 2188.962646 ^ output135/A (sky130_fd_sc_hd__buf_2)
     1    0.034116    0.270967    0.328328 2189.291016 ^ output135/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[25] (net)
                      0.270967    0.000682 2189.291504 ^ io_east_out[25] (out)
                                           2189.291504   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2189.291504   data arrival time
---------------------------------------------------------------------------------------------
                                           5810.458496   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2184.028564 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2184.028564 v cell1/CBnorth_in[10] (fpgacell)
     1    0.004535    0.027477    1.658464 2185.687012 v cell1/SBsouth_out[10] (fpgacell)
                                                         net192 (net)
                      0.027477    0.000000 2185.687012 v output192/A (sky130_fd_sc_hd__buf_2)
     1    0.034847    0.168465    0.326736 2186.013672 v output192/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[26] (net)
                      0.168467    0.000909 2186.014648 v io_south_out[26] (out)
                                           2186.014648   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2186.014648   data arrival time
---------------------------------------------------------------------------------------------
                                           5813.735352   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2175.048828 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2175.048828 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.433838 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.433838 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.557129 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.557129 v cell3/SBsouth_in[10] (fpgacell)
     1    0.045156    0.107402    2.243951 2184.801025 v cell3/CBnorth_out[10] (fpgacell)
                                                         net164 (net)
                      0.107402    0.000000 2184.801025 v output164/A (sky130_fd_sc_hd__buf_2)
     1    0.033953    0.164636    0.361524 2185.162598 v output164/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[26] (net)
                      0.164636    0.000682 2185.163086 v io_north_out[26] (out)
                                           2185.163086   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2185.163086   data arrival time
---------------------------------------------------------------------------------------------
                                           5814.586914   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.028689    0.076021    3.782134 2177.356689 v cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.076021    0.000000 2177.356689 v cell3/SBsouth_in[9] (fpgacell)
     1    0.026159    0.070468    4.014055 2181.370850 v cell3/CBnorth_out[9] (fpgacell)
                                                         net163 (net)
                      0.070468    0.000000 2181.370850 v output163/A (sky130_fd_sc_hd__buf_2)
     1    0.033860    0.164270    0.343562 2181.714355 v output163/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[25] (net)
                      0.164270    0.000682 2181.715088 v io_north_out[25] (out)
                                           2181.715088   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2181.715088   data arrival time
---------------------------------------------------------------------------------------------
                                           5818.035156   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.028689    0.141585    3.535888 2177.110596 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.141585    0.000000 2177.110596 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.010275    0.039217    3.913328 2181.023926 v cell3/CBnorth_out[0] (fpgacell)
                                                         net153 (net)
                      0.039217    0.000000 2181.023926 v output153/A (sky130_fd_sc_hd__buf_2)
     1    0.033940    0.164745    0.329464 2181.353271 v output153/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[16] (net)
                      0.164745    0.000682 2181.354004 v io_north_out[16] (out)
                                           2181.354004   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2181.354004   data arrival time
---------------------------------------------------------------------------------------------
                                           5818.395996   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2141.018555 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2141.018555 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.552734 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.552734 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.580811 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.580811 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2151.064697 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2151.064697 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.406250 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.406250 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.249268 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.249268 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.680664 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.680664 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.364258 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.364258 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.574707 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.574707 v cell1/CBnorth_in[9] (fpgacell)
     1    0.005833    0.029705    1.363333 2174.937988 v cell1/SBsouth_out[9] (fpgacell)
                                                         net191 (net)
                      0.029705    0.000000 2174.937988 v output191/A (sky130_fd_sc_hd__buf_2)
     1    0.034760    0.168120    0.327418 2175.265381 v output191/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[25] (net)
                      0.168122    0.000909 2175.266357 v io_south_out[25] (out)
                                           2175.266357   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2175.266357   data arrival time
---------------------------------------------------------------------------------------------
                                           5824.483887   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004658    0.036311    8.112921 2135.435303 ^ cell0/SBsouth_out[10] (fpgacell)
                                                         net177 (net)
                      0.036311    0.000000 2135.435303 ^ output177/A (sky130_fd_sc_hd__buf_2)
     1    0.034847    0.276439    0.331056 2135.766357 ^ output177/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[10] (net)
                      0.276439    0.000909 2135.767090 ^ io_south_out[10] (out)
                                           2135.767090   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2135.767090   data arrival time
---------------------------------------------------------------------------------------------
                                           5863.982910   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.014938    0.078999    8.094275 2135.416504 ^ cell0/SBwest_out[10] (fpgacell)
                                                         net205 (net)
                      0.078999    0.000000 2135.416504 ^ output205/A (sky130_fd_sc_hd__buf_2)
     1    0.035599    0.282085    0.354476 2135.770996 ^ output205/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[10] (net)
                      0.282085    0.000909 2135.771973 ^ io_west_out[10] (out)
                                           2135.771973   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2135.771973   data arrival time
---------------------------------------------------------------------------------------------
                                           5863.978027   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.006687    0.032008    5.482889 2132.805176 v cell0/SBwest_out[9] (fpgacell)
                                                         net231 (net)
                      0.032008    0.000000 2132.805176 v output231/A (sky130_fd_sc_hd__buf_2)
     1    0.035150    0.169676    0.329692 2133.134766 v output231/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[9] (net)
                      0.169679    0.000909 2133.135742 v io_west_out[9] (out)
                                           2133.135742   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2133.135742   data arrival time
---------------------------------------------------------------------------------------------
                                           5866.614258   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005693    0.029449    5.397169 2132.719482 v cell0/SBsouth_out[9] (fpgacell)
                                                         net203 (net)
                      0.029449    0.000000 2132.719482 v output203/A (sky130_fd_sc_hd__buf_2)
     1    0.034828    0.168398    0.327645 2133.047119 v output203/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[9] (net)
                      0.168400    0.000909 2133.048096 v io_south_out[9] (out)
                                           2133.048096   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2133.048096   data arrival time
---------------------------------------------------------------------------------------------
                                           5866.702148   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005799    0.045891    1.748049 2129.070312 ^ cell0/SBwest_out[0] (fpgacell)
                                                         net204 (net)
                      0.045891    0.000000 2129.070312 ^ output204/A (sky130_fd_sc_hd__buf_2)
     1    0.035495    0.281253    0.338787 2129.409180 ^ output204/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[0] (net)
                      0.281253    0.000909 2129.409912 ^ io_west_out[0] (out)
                                           2129.409912   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2129.409912   data arrival time
---------------------------------------------------------------------------------------------
                                           5870.339844   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.322266 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.322266 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005833    0.039476    1.498847 2128.821045 ^ cell0/SBsouth_out[0] (fpgacell)
                                                         net176 (net)
                      0.039476    0.000227 2128.821289 ^ output176/A (sky130_fd_sc_hd__buf_2)
     1    0.034907    0.276894    0.332648 2129.154053 ^ output176/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[0] (net)
                      0.276894    0.000909 2129.154785 ^ io_south_out[0] (out)
                                           2129.154785   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2129.154785   data arrival time
---------------------------------------------------------------------------------------------
                                           5870.595215   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.645996 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.645996 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.253906 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.253906 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.949707 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.949707 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.579346 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.579346 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.316650 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.316650 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.541504 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.541504 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.005783    0.039272    1.522949 2127.064453 ^ cell1/SBsouth_out[0] (fpgacell)
                                                         net181 (net)
                      0.039272    0.000000 2127.064453 ^ output181/A (sky130_fd_sc_hd__buf_2)
     1    0.034838    0.276383    0.332193 2127.396729 ^ output181/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[16] (net)
                      0.276383    0.000909 2127.397461 ^ io_south_out[16] (out)
                                           2127.397461   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2127.397461   data arrival time
---------------------------------------------------------------------------------------------
                                           5872.353027   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.044896    0.106900    2.243723 2099.542969 v cell2/CBnorth_out[10] (fpgacell)
                                                         net149 (net)
                      0.106900    0.000000 2099.542969 v output149/A (sky130_fd_sc_hd__buf_2)
     1    0.034222    0.165727    0.361979 2099.904785 v output149/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[10] (net)
                      0.165728    0.000682 2099.905518 v io_north_out[10] (out)
                                           2099.905518   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2099.905518   data arrival time
---------------------------------------------------------------------------------------------
                                           5899.844727   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.873291 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.873291 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.299072 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.299072 v cell2/SBsouth_in[10] (fpgacell)
     1    0.014619    0.047181    1.453600 2098.752686 v cell2/SBwest_out[10] (fpgacell)
                                                         net220 (net)
                      0.047181    0.000000 2098.752686 v output220/A (sky130_fd_sc_hd__buf_2)
     1    0.035184    0.169739    0.336740 2099.089600 v output220/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[26] (net)
                      0.169742    0.000909 2099.090332 v io_west_out[26] (out)
                                           2099.090332   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2099.090332   data arrival time
---------------------------------------------------------------------------------------------
                                           5900.659668   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.076001    3.782134 2090.376953 v cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.076001    0.000000 2090.376953 v cell2/SBsouth_in[9] (fpgacell)
     1    0.026108    0.070365    4.014055 2094.391113 v cell2/CBnorth_out[9] (fpgacell)
                                                         net175 (net)
                      0.070365    0.000000 2094.391113 v output175/A (sky130_fd_sc_hd__buf_2)
     1    0.033938    0.164583    0.343789 2094.734863 v output175/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[9] (net)
                      0.164583    0.000682 2094.735596 v io_north_out[9] (out)
                                           2094.735596   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2094.735596   data arrival time
---------------------------------------------------------------------------------------------
                                           5905.014648   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.010449    0.039626    3.913783 2094.044189 v cell2/CBnorth_out[0] (fpgacell)
                                                         net148 (net)
                      0.039626    0.000227 2094.044434 v output148/A (sky130_fd_sc_hd__buf_2)
     1    0.034019    0.165057    0.329919 2094.374512 v output148/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[0] (net)
                      0.165058    0.000682 2094.375244 v io_north_out[0] (out)
                                           2094.375244   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2094.375244   data arrival time
---------------------------------------------------------------------------------------------
                                           5905.374512   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.594971 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.594971 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.130615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.130615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.006935    0.048052    1.796252 2091.926758 ^ cell2/SBwest_out[9] (fpgacell)
                                                         net219 (net)
                      0.048052    0.000000 2091.926758 ^ output219/A (sky130_fd_sc_hd__buf_2)
     1    0.035238    0.279385    0.338332 2092.265137 ^ output219/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[25] (net)
                      0.279385    0.001137 2092.266357 ^ io_west_out[25] (out)
                                           2092.266357   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2092.266357   data arrival time
---------------------------------------------------------------------------------------------
                                           5907.483887   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005308    0.049289    0.029104 2000.029175 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.049289    0.000000 2000.029175 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.128034    0.182581 2000.211792 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.128034    0.000000 2000.211792 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.774902 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.774902 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.709473 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.709473 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.963379 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.963379 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.828857 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.828857 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.457764 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.457764 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.554565 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.554565 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.796875 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.796875 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.673340 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.673340 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.207520 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.207520 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.346558 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.346558 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.974365 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.974365 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.778320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.778320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.126465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.126465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.291504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.291504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.374756 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.374756 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2060.079346 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2060.079346 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.922363 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.922363 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.736572 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.736572 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.213379 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.213379 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2072.016113 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2072.016113 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.401855 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.401855 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.408203 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.408203 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.189209 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.189209 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.005306    0.044138    1.746230 2082.935547 ^ cell2/SBwest_out[0] (fpgacell)
                                                         net209 (net)
                      0.044138    0.000000 2082.935547 ^ output209/A (sky130_fd_sc_hd__buf_2)
     1    0.035176    0.278907    0.336286 2083.271729 ^ output209/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[16] (net)
                      0.278907    0.000909 2083.272705 ^ io_west_out[16] (out)
                                           2083.272705   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2083.272705   data arrival time
---------------------------------------------------------------------------------------------
                                           5916.477539   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: config_data_out (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.019314    0.145189    0.098973    0.098973 ^ clk (in)
                                                         clk (net)
                      0.145200    0.000000    0.098973 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058588    0.118742    0.303719    0.402693 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118916    0.001403    0.404095 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.131415    0.221797    0.363088    0.767183 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.222044    0.006235    0.773418 ^ cell3/clk (fpgacell)
     1    0.005147    0.043994    1.764012    2.537430 ^ cell3/config_data_out (fpgacell)
                                                         net119 (net)
                      0.043994    0.000098    2.537528 ^ output119/A (sky130_fd_sc_hd__buf_2)
     1    0.034186    0.271493    0.331148    2.868676 ^ output119/X (sky130_fd_sc_hd__buf_2)
                                                         config_data_out (net)
                      0.271493    0.000660    2.869336 ^ config_data_out (out)
                                              2.869336   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                             -2.869336   data arrival time
---------------------------------------------------------------------------------------------
                                           7996.880859   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.006153    0.054992    0.033424 2000.033447 ^ config_en (in)
                                                         config_en (net)
                      0.054992    0.000000 2000.033447 ^ input2/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.163103    0.435748    0.473392 2000.506836 ^ input2/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net2 (net)
                      0.442301    0.042974 2000.549805 ^ cell0/config_en (fpgacell)
                                           2000.549805   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019314    0.145189    0.099135 10000.099609 ^ clk (in)
                                                         clk (net)
                      0.145200    0.000000 10000.099609 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058588    0.118742    0.303771 10000.403320 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.119386    0.005457 10000.408203 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.105653    0.184866    0.341061 10000.749023 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.185321    0.007276 10000.756836 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.506836   clock uncertainty
                                  0.000000 10000.506836   clock reconvergence pessimism
                                 -2.563840 9997.942383   library setup time
                                           9997.942383   data required time
---------------------------------------------------------------------------------------------
                                           9997.942383   data required time
                                           -2000.549805   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.392578   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.006153    0.054992    0.033424 2000.033447 ^ config_en (in)
                                                         config_en (net)
                      0.054992    0.000000 2000.033447 ^ input2/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.163103    0.435748    0.473392 2000.506836 ^ input2/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net2 (net)
                      0.437583    0.023419 2000.530273 ^ cell2/config_en (fpgacell)
                                           2000.530273   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019314    0.145189    0.099135 10000.099609 ^ clk (in)
                                                         clk (net)
                      0.145200    0.000000 10000.099609 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058588    0.118742    0.303771 10000.403320 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.119386    0.005457 10000.408203 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.105653    0.184866    0.341061 10000.749023 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.185320    0.007276 10000.756836 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.506836   clock uncertainty
                                  0.000000 10000.506836   clock reconvergence pessimism
                                 -2.563840 9997.942383   library setup time
                                           9997.942383   data required time
---------------------------------------------------------------------------------------------
                                           9997.942383   data required time
                                           -2000.530273   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.412598   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.006153    0.054992    0.033424 2000.033447 ^ config_en (in)
                                                         config_en (net)
                      0.054992    0.000000 2000.033447 ^ input2/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.163103    0.435748    0.473392 2000.506836 ^ input2/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net2 (net)
                      0.442875    0.044565 2000.551392 ^ cell1/config_en (fpgacell)
                                           2000.551392   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019314    0.145189    0.099135 10000.099609 ^ clk (in)
                                                         clk (net)
                      0.145200    0.000000 10000.099609 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058588    0.118742    0.303771 10000.403320 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118916    0.000909 10000.404297 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.131415    0.221797    0.363798 10000.767578 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.224634    0.020009 10000.788086 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.537109   clock uncertainty
                                  0.000000 10000.537109   clock reconvergence pessimism
                                 -2.563840 9997.973633   library setup time
                                           9997.973633   data required time
---------------------------------------------------------------------------------------------
                                           9997.973633   data required time
                                           -2000.551392   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.421875   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.006153    0.054992    0.033424 2000.033447 ^ config_en (in)
                                                         config_en (net)
                      0.054992    0.000000 2000.033447 ^ input2/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.163103    0.435748    0.473392 2000.506836 ^ input2/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net2 (net)
                      0.435852    0.005912 2000.512817 ^ cell3/config_en (fpgacell)
                                           2000.512817   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019314    0.145189    0.099135 10000.099609 ^ clk (in)
                                                         clk (net)
                      0.145200    0.000000 10000.099609 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058588    0.118742    0.303771 10000.403320 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118916    0.000909 10000.404297 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.131415    0.221797    0.363798 10000.767578 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.222044    0.005457 10000.773438 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.523438   clock uncertainty
                                  0.000000 10000.523438   clock reconvergence pessimism
                                 -2.563840 9997.958984   library setup time
                                           9997.958984   data required time
---------------------------------------------------------------------------------------------
                                           9997.958984   data required time
                                           -2000.512817   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.446289   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005677    0.051794    0.030923 2000.031006 ^ nrst (in)
                                                         nrst (net)
                      0.051794    0.000000 2000.031006 ^ input118/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.166115    0.444125    0.473619 2000.504639 ^ input118/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net118 (net)
                      0.451818    0.046839 2000.551392 ^ cell0/nrst (fpgacell)
                                           2000.551392   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019314    0.145189    0.099135 10000.099609 ^ clk (in)
                                                         clk (net)
                      0.145200    0.000000 10000.099609 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058588    0.118742    0.303771 10000.403320 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.119386    0.005457 10000.408203 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.105653    0.184866    0.341061 10000.749023 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.185321    0.007276 10000.756836 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.506836   clock uncertainty
                                  0.000000 10000.506836   clock reconvergence pessimism
                                 -0.669950 9999.835938   library setup time
                                           9999.835938   data required time
---------------------------------------------------------------------------------------------
                                           9999.835938   data required time
                                           -2000.551392   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.284668   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005677    0.051794    0.030923 2000.031006 ^ nrst (in)
                                                         nrst (net)
                      0.051794    0.000000 2000.031006 ^ input118/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.166115    0.444125    0.473619 2000.504639 ^ input118/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net118 (net)
                      0.446498    0.026830 2000.531372 ^ cell2/nrst (fpgacell)
                                           2000.531372   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019314    0.145189    0.099135 10000.099609 ^ clk (in)
                                                         clk (net)
                      0.145200    0.000000 10000.099609 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058588    0.118742    0.303771 10000.403320 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.119386    0.005457 10000.408203 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.105653    0.184866    0.341061 10000.749023 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.185320    0.007276 10000.756836 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.506836   clock uncertainty
                                  0.000000 10000.506836   clock reconvergence pessimism
                                 -0.669950 9999.835938   library setup time
                                           9999.835938   data required time
---------------------------------------------------------------------------------------------
                                           9999.835938   data required time
                                           -2000.531372   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.304199   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005677    0.051794    0.030923 2000.031006 ^ nrst (in)
                                                         nrst (net)
                      0.051794    0.000000 2000.031006 ^ input118/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.166115    0.444125    0.473619 2000.504639 ^ input118/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net118 (net)
                      0.452528    0.048885 2000.553467 ^ cell1/nrst (fpgacell)
                                           2000.553467   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019314    0.145189    0.099135 10000.099609 ^ clk (in)
                                                         clk (net)
                      0.145200    0.000000 10000.099609 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058588    0.118742    0.303771 10000.403320 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118916    0.000909 10000.404297 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.131415    0.221797    0.363798 10000.767578 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.224634    0.020009 10000.788086 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.537109   clock uncertainty
                                  0.000000 10000.537109   clock reconvergence pessimism
                                 -0.669950 9999.867188   library setup time
                                           9999.867188   data required time
---------------------------------------------------------------------------------------------
                                           9999.867188   data required time
                                           -2000.553467   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.313477   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005677    0.051794    0.030923 2000.031006 ^ nrst (in)
                                                         nrst (net)
                      0.051794    0.000000 2000.031006 ^ input118/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.166115    0.444125    0.473619 2000.504639 ^ input118/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net118 (net)
                      0.444183    0.004547 2000.509155 ^ cell3/nrst (fpgacell)
                                           2000.509155   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019314    0.145189    0.099135 10000.099609 ^ clk (in)
                                                         clk (net)
                      0.145200    0.000000 10000.099609 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058588    0.118742    0.303771 10000.403320 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118916    0.000909 10000.404297 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.131415    0.221797    0.363798 10000.767578 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.222044    0.005457 10000.773438 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.523438   clock uncertainty
                                  0.000000 10000.523438   clock reconvergence pessimism
                                 -0.669950 9999.852539   library setup time
                                           9999.852539   data required time
---------------------------------------------------------------------------------------------
                                           9999.852539   data required time
                                           -2000.509155   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.343750   slack (MET)


Startpoint: config_data_in (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.004850    0.026521    0.015689 2000.015747 v config_data_in (in)
                                                         config_data_in (net)
                      0.026521    0.000000 2000.015747 v input1/A (sky130_fd_sc_hd__buf_1)
     1    0.013675    0.163343    0.231239 2000.246948 v input1/X (sky130_fd_sc_hd__buf_1)
                                                         net1 (net)
                      0.163344    0.000682 2000.247681 v cell0/config_data_in (fpgacell)
                                           2000.247681   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019314    0.145189    0.099135 10000.099609 ^ clk (in)
                                                         clk (net)
                      0.145200    0.000000 10000.099609 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058588    0.118742    0.303771 10000.403320 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.119386    0.005457 10000.408203 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.105653    0.184866    0.341061 10000.749023 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.185321    0.007276 10000.756836 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.506836   clock uncertainty
                                  0.000000 10000.506836   clock reconvergence pessimism
                                  0.191900 10000.698242   library setup time
                                           10000.698242   data required time
---------------------------------------------------------------------------------------------
                                           10000.698242   data required time
                                           -2000.247681   data arrival time
---------------------------------------------------------------------------------------------
                                           8000.450195   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.019314    0.145189    0.098973    0.098973 ^ clk (in)
                                                         clk (net)
                      0.145200    0.000000    0.098973 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058588    0.118742    0.303719    0.402693 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118916    0.001403    0.404095 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.131415    0.221797    0.363088    0.767183 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.224634    0.020026    0.787209 ^ cell1/clk (fpgacell)
     3    0.081434    0.394735    2.005698    2.792907 ^ cell1/config_data_out (fpgacell)
                                                         cell1_cram_out (net)
                      0.397605    0.029081    2.821989 ^ cell2/config_data_in (fpgacell)
                                              2.821989   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019314    0.145189    0.099135 10000.099609 ^ clk (in)
                                                         clk (net)
                      0.145200    0.000000 10000.099609 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058588    0.118742    0.303771 10000.403320 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.119386    0.005457 10000.408203 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.105653    0.184866    0.341061 10000.749023 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.185320    0.007276 10000.756836 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.506836   clock uncertainty
                                  0.000000 10000.506836   clock reconvergence pessimism
                                  0.366640 10000.873047   library setup time
                                           10000.873047   data required time
---------------------------------------------------------------------------------------------
                                           10000.873047   data required time
                                             -2.821989   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.050781   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.019314    0.145189    0.098973    0.098973 ^ clk (in)
                                                         clk (net)
                      0.145200    0.000000    0.098973 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058588    0.118742    0.303719    0.402693 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.119386    0.005977    0.408669 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.105653    0.184866    0.341194    0.749863 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.185321    0.006578    0.756441 ^ cell0/clk (fpgacell)
     3    0.049877    0.243238    1.911946    2.668388 ^ cell0/config_data_out (fpgacell)
                                                         cell0_cram_out (net)
                      0.243264    0.006819    2.675206 ^ cell1/config_data_in (fpgacell)
                                              2.675206   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019314    0.145189    0.099135 10000.099609 ^ clk (in)
                                                         clk (net)
                      0.145200    0.000000 10000.099609 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058588    0.118742    0.303771 10000.403320 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118916    0.000909 10000.404297 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.131415    0.221797    0.363798 10000.767578 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.224634    0.020009 10000.788086 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.537109   clock uncertainty
                                  0.000000 10000.537109   clock reconvergence pessimism
                                  0.366640 10000.904297   library setup time
                                           10000.904297   data required time
---------------------------------------------------------------------------------------------
                                           10000.904297   data required time
                                             -2.675206   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.229492   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.019314    0.145189    0.098973    0.098973 ^ clk (in)
                                                         clk (net)
                      0.145200    0.000000    0.098973 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058588    0.118742    0.303719    0.402693 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.119386    0.005977    0.408669 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.105653    0.184866    0.341194    0.749863 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.185320    0.006564    0.756427 ^ cell2/clk (fpgacell)
     3    0.042539    0.209912    1.887675    2.644102 ^ cell2/config_data_out (fpgacell)
                                                         cell2_cram_out (net)
                      0.209990    0.006708    2.650810 ^ cell3/config_data_in (fpgacell)
                                              2.650810   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019314    0.145189    0.099135 10000.099609 ^ clk (in)
                                                         clk (net)
                      0.145200    0.000000 10000.099609 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058588    0.118742    0.303771 10000.403320 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118916    0.000909 10000.404297 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.131415    0.221797    0.363798 10000.767578 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.222044    0.005457 10000.773438 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.523438   clock uncertainty
                                  0.000000 10000.523438   clock reconvergence pessimism
                                  0.366640 10000.889648   library setup time
                                           10000.889648   data required time
---------------------------------------------------------------------------------------------
                                           10000.889648   data required time
                                             -2.650810   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.238281   slack (MET)



