Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Jan 14 11:43:09 2025
| Host         : LAP-PhongTQ-01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Hybrid2_timing_summary_routed.rpt -pb Hybrid2_timing_summary_routed.pb -rpx Hybrid2_timing_summary_routed.rpx -warn_on_violation
| Design       : Hybrid2
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           
TIMING-23  Warning           Combinational loop found     1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (2)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (2)
---------------------
 There are 2 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    9          inf        0.000                      0                    9           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FDCPE_inst2/C
                            (rising edge-triggered cell FDCE)
  Destination:            output
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.121ns  (logic 4.987ns (61.405%)  route 3.134ns (38.595%))
  Logic Levels:           5  (CARRY4=1 FDCE=1 LUT1=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDCE                         0.000     0.000 r  FDCPE_inst2/C
    SLICE_X3Y51          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FDCPE_inst2/Q
                         net (fo=1, routed)           0.578     1.034    sel
    SLICE_X0Y51          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.488     1.522 r  Multiplexer0_CARRY4/CO[0]
                         net (fo=1, routed)           0.441     1.963    C[4]
    SLICE_X0Y51          LUT1 (Prop_lut1_I0_O)        0.373     2.336 f  inst_Inv4/O
                         net (fo=2, routed)           0.445     2.781    C[5]
    SLICE_X0Y51          LUT1 (Prop_lut1_I0_O)        0.124     2.905 r  inst_Inv5/O
                         net (fo=1, routed)           1.671     4.575    inst_Inv5_n_0
    J15                  OBUF (Prop_obuf_I_O)         3.546     8.121 r  output_INST_0/O
                         net (fo=0)                   0.000     8.121    output
    J15                                                               r  output (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SRL16E_inst2/CLK
                            (rising edge-triggered cell SRL16E)
  Destination:            FDCPE_inst/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.460ns  (logic 2.541ns (73.434%)  route 0.919ns (26.566%))
  Logic Levels:           3  (CARRY4=2 SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          SRL16E                       0.000     0.000 r  SRL16E_inst2/CLK
    SLICE_X2Y50          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.614     1.614 r  SRL16E_inst2/Q
                         net (fo=2, routed)           0.576     2.190    O2
    SLICE_X3Y50          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.846 r  MUXCY_inst2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.846    CARRY_BW4
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.117 f  MUXCY_inst_CARRY4/CO[0]
                         net (fo=1, routed)           0.343     3.460    OUT_INT
    SLICE_X3Y52          FDPE                                         f  FDCPE_inst/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            FDCPE_inst2/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.499ns  (logic 1.451ns (58.045%)  route 1.049ns (41.955%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    K16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  enable_IBUF_inst/O
                         net (fo=4, routed)           1.049     2.499    enable_IBUF
    SLICE_X3Y51          FDCE                                         r  FDCPE_inst2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            SRL16E_inst/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.349ns  (logic 1.451ns (61.770%)  route 0.898ns (38.230%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    K16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  enable_IBUF_inst/O
                         net (fo=4, routed)           0.898     2.349    enable_IBUF
    SLICE_X2Y50          SRL16E                                       r  SRL16E_inst/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            SRL16E_inst2/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.349ns  (logic 1.451ns (61.770%)  route 0.898ns (38.230%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    K16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  enable_IBUF_inst/O
                         net (fo=4, routed)           0.898     2.349    enable_IBUF
    SLICE_X2Y50          SRL16E                                       r  SRL16E_inst2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SRL16E_inst2/CLK
                            (rising edge-triggered cell SRL16E)
  Destination:            SRL16E_inst2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.177ns  (logic 1.614ns (74.122%)  route 0.563ns (25.878%))
  Logic Levels:           1  (SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          SRL16E                       0.000     0.000 r  SRL16E_inst2/CLK
    SLICE_X2Y50          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.614     1.614 r  SRL16E_inst2/Q
                         net (fo=2, routed)           0.563     2.177    O2
    SLICE_X2Y50          SRL16E                                       r  SRL16E_inst2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SRL16E_inst/CLK
                            (rising edge-triggered cell SRL16E)
  Destination:            SRL16E_inst/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.161ns  (logic 1.628ns (75.335%)  route 0.533ns (24.665%))
  Logic Levels:           1  (SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          SRL16E                       0.000     0.000 r  SRL16E_inst/CLK
    SLICE_X2Y50          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     1.628 r  SRL16E_inst/Q
                         net (fo=2, routed)           0.533     2.161    O1
    SLICE_X2Y50          SRL16E                                       r  SRL16E_inst/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FDCPE_inst/C
                            (rising edge-triggered cell FDPE)
  Destination:            FDCPE_inst2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.869ns  (logic 0.456ns (52.470%)  route 0.413ns (47.530%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDPE                         0.000     0.000 r  FDCPE_inst/C
    SLICE_X3Y52          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  FDCPE_inst/Q
                         net (fo=2, routed)           0.413     0.869    OUT_INT2
    SLICE_X3Y51          FDCE                                         r  FDCPE_inst2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FDCPE_inst/C
                            (rising edge-triggered cell FDPE)
  Destination:            FDCPE_inst/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.658ns  (logic 0.456ns (69.297%)  route 0.202ns (30.703%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDPE                         0.000     0.000 r  FDCPE_inst/C
    SLICE_X3Y52          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  FDCPE_inst/Q
                         net (fo=2, routed)           0.202     0.658    OUT_INT2
    SLICE_X3Y52          FDPE                                         r  FDCPE_inst/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FDCPE_inst/C
                            (rising edge-triggered cell FDPE)
  Destination:            FDCPE_inst/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDPE                         0.000     0.000 r  FDCPE_inst/C
    SLICE_X3Y52          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  FDCPE_inst/Q
                         net (fo=2, routed)           0.068     0.209    OUT_INT2
    SLICE_X3Y52          FDPE                                         r  FDCPE_inst/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FDCPE_inst/C
                            (rising edge-triggered cell FDPE)
  Destination:            FDCPE_inst2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.141ns (48.946%)  route 0.147ns (51.054%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDPE                         0.000     0.000 r  FDCPE_inst/C
    SLICE_X3Y52          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  FDCPE_inst/Q
                         net (fo=2, routed)           0.147     0.288    OUT_INT2
    SLICE_X3Y51          FDCE                                         r  FDCPE_inst2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            SRL16E_inst/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.569ns  (logic 0.219ns (38.484%)  route 0.350ns (61.516%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    K16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  enable_IBUF_inst/O
                         net (fo=4, routed)           0.350     0.569    enable_IBUF
    SLICE_X2Y50          SRL16E                                       r  SRL16E_inst/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            SRL16E_inst2/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.569ns  (logic 0.219ns (38.484%)  route 0.350ns (61.516%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    K16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  enable_IBUF_inst/O
                         net (fo=4, routed)           0.350     0.569    enable_IBUF
    SLICE_X2Y50          SRL16E                                       r  SRL16E_inst2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            FDCPE_inst2/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.634ns  (logic 0.219ns (34.551%)  route 0.415ns (65.449%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    K16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  enable_IBUF_inst/O
                         net (fo=4, routed)           0.415     0.634    enable_IBUF
    SLICE_X3Y51          FDCE                                         r  FDCPE_inst2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SRL16E_inst/CLK
                            (rising edge-triggered cell SRL16E)
  Destination:            SRL16E_inst/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.673ns  (logic 0.490ns (72.807%)  route 0.183ns (27.193%))
  Logic Levels:           1  (SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          SRL16E                       0.000     0.000 r  SRL16E_inst/CLK
    SLICE_X2Y50          SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     0.490 r  SRL16E_inst/Q
                         net (fo=2, routed)           0.183     0.673    O1
    SLICE_X2Y50          SRL16E                                       r  SRL16E_inst/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SRL16E_inst2/CLK
                            (rising edge-triggered cell SRL16E)
  Destination:            SRL16E_inst2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.691ns  (logic 0.484ns (69.993%)  route 0.207ns (30.007%))
  Logic Levels:           1  (SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          SRL16E                       0.000     0.000 r  SRL16E_inst2/CLK
    SLICE_X2Y50          SRL16E (Prop_srl16e_CLK_Q)
                                                      0.484     0.484 r  SRL16E_inst2/Q
                         net (fo=2, routed)           0.207     0.691    O2
    SLICE_X2Y50          SRL16E                                       r  SRL16E_inst2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SRL16E_inst/CLK
                            (rising edge-triggered cell SRL16E)
  Destination:            FDCPE_inst/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.978ns  (logic 0.634ns (64.821%)  route 0.344ns (35.179%))
  Logic Levels:           2  (CARRY4=1 SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          SRL16E                       0.000     0.000 r  SRL16E_inst/CLK
    SLICE_X2Y50          SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     0.490 r  SRL16E_inst/Q
                         net (fo=2, routed)           0.225     0.715    O1
    SLICE_X3Y51          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.144     0.859 f  MUXCY_inst_CARRY4/CO[0]
                         net (fo=1, routed)           0.119     0.978    OUT_INT
    SLICE_X3Y52          FDPE                                         f  FDCPE_inst/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FDCPE_inst2/C
                            (rising edge-triggered cell FDCE)
  Destination:            output
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.528ns  (logic 1.702ns (67.352%)  route 0.825ns (32.648%))
  Logic Levels:           5  (CARRY4=1 FDCE=1 LUT1=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDCE                         0.000     0.000 r  FDCPE_inst2/C
    SLICE_X3Y51          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FDCPE_inst2/Q
                         net (fo=1, routed)           0.191     0.332    sel
    SLICE_X0Y51          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.144     0.476 r  Multiplexer0_CARRY4/CO[0]
                         net (fo=1, routed)           0.147     0.623    C[4]
    SLICE_X0Y51          LUT1 (Prop_lut1_I0_O)        0.126     0.749 f  inst_Inv4/O
                         net (fo=2, routed)           0.149     0.898    C[5]
    SLICE_X0Y51          LUT1 (Prop_lut1_I0_O)        0.045     0.943 r  inst_Inv5/O
                         net (fo=1, routed)           0.339     1.281    inst_Inv5_n_0
    J15                  OBUF (Prop_obuf_I_O)         1.246     2.528 r  output_INST_0/O
                         net (fo=0)                   0.000     2.528    output
    J15                                                               r  output (OUT)
  -------------------------------------------------------------------    -------------------





