// Seed: 514504653
module module_0 (
    input tri1 id_0
);
  id_2 :
  assert property (@(negedge 1'b0 or id_2 == id_0 + id_2 - 1) id_2)
  else id_2 = 1;
  always_comb begin
    if (1) begin
      id_2 <= 1;
    end else
      @(posedge id_2)
      if (1) begin
        $display(1);
      end else id_2 = 1;
  end
  always begin
    assign id_2 = 1;
  end
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input  tri0 id_0,
    input  wire id_1,
    input  tri0 id_2,
    output wire id_3,
    input  wor  id_4
);
  wire id_6;
  module_0(
      id_2
  ); id_7(
      .id_0("")
  );
endmodule
