OpenROAD 0a6d0fd469bc674417036342994520ee2e0a2727 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/mult_sec_32/runs/RUN_2023.12.07_19.26.18/tmp/routing/22-fill.odb'…
define_corners Typical
read_liberty -corner Typical /home/facundo/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 4.0
[INFO]: Setting input delay to: 4.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   mult_sec_32
Die area:                 ( 0 0 ) ( 113155 123875 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     1557
Number of terminals:      133
Number of snets:          2
Number of nets:           759

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 158.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 22072.
[INFO DRT-0033] mcon shape region query size = 16796.
[INFO DRT-0033] met1 shape region query size = 4336.
[INFO DRT-0033] via shape region query size = 760.
[INFO DRT-0033] met2 shape region query size = 521.
[INFO DRT-0033] via2 shape region query size = 608.
[INFO DRT-0033] met3 shape region query size = 522.
[INFO DRT-0033] via3 shape region query size = 608.
[INFO DRT-0033] met4 shape region query size = 200.
[INFO DRT-0033] via4 shape region query size = 32.
[INFO DRT-0033] met5 shape region query size = 48.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0078]   Complete 489 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 140 unique inst patterns.
[INFO DRT-0084]   Complete 403 groups.
#scanned instances     = 1557
#unique  instances     = 158
#stdCellGenAp          = 3904
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 3078
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 2202
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:32, elapsed time = 00:00:16, memory = 122.40 (MB), peak = 122.40 (MB)

Number of guides:     5164

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 16 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 17 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 1735.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 1361.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 771.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 109.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 18.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 2524 vertical wires in 1 frboxes and 1470 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 294 vertical wires in 1 frboxes and 529 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 129.52 (MB), peak = 135.53 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 129.52 (MB), peak = 135.53 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 167.54 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:01, memory = 176.79 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:01, memory = 178.42 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:03, memory = 170.86 (MB).
    Completing 50% with 129 violations.
    elapsed time = 00:00:03, memory = 181.00 (MB).
    Completing 60% with 129 violations.
    elapsed time = 00:00:09, memory = 177.74 (MB).
    Completing 70% with 254 violations.
    elapsed time = 00:00:10, memory = 183.24 (MB).
    Completing 80% with 254 violations.
    elapsed time = 00:00:14, memory = 188.87 (MB).
    Completing 90% with 342 violations.
    elapsed time = 00:00:24, memory = 205.25 (MB).
    Completing 100% with 425 violations.
    elapsed time = 00:00:24, memory = 205.25 (MB).
[INFO DRT-0199]   Number of violations = 571.
Viol/Layer         li1   met1   met2   met3
Metal Spacing        9     74      8     13
Recheck              0    101     43      2
Short                0    292     29      0
[INFO DRT-0267] cpu time = 00:00:28, elapsed time = 00:00:25, memory = 507.75 (MB), peak = 507.75 (MB)
Total wire length = 20604 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 9238 um.
Total wire length on LAYER met2 = 9093 um.
Total wire length on LAYER met3 = 1231 um.
Total wire length on LAYER met4 = 1041 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4743.
Up-via summary (total 4743):.

-----------------------
 FR_MASTERSLICE       0
            li1    2205
           met1    2370
           met2     131
           met3      37
           met4       0
-----------------------
                   4743


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 571 violations.
    elapsed time = 00:00:00, memory = 507.75 (MB).
    Completing 20% with 571 violations.
    elapsed time = 00:00:00, memory = 511.62 (MB).
    Completing 30% with 571 violations.
    elapsed time = 00:00:01, memory = 511.88 (MB).
    Completing 40% with 571 violations.
    elapsed time = 00:00:01, memory = 511.88 (MB).
    Completing 50% with 458 violations.
    elapsed time = 00:00:04, memory = 524.38 (MB).
    Completing 60% with 458 violations.
    elapsed time = 00:00:04, memory = 524.38 (MB).
    Completing 70% with 404 violations.
    elapsed time = 00:00:08, memory = 524.38 (MB).
    Completing 80% with 404 violations.
    elapsed time = 00:00:08, memory = 524.38 (MB).
    Completing 90% with 288 violations.
    elapsed time = 00:00:18, memory = 490.93 (MB).
    Completing 100% with 225 violations.
    elapsed time = 00:00:18, memory = 490.93 (MB).
[INFO DRT-0199]   Number of violations = 225.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          1      0      0      0
Metal Spacing        0     50     22      6
Short                0    133     13      0
[INFO DRT-0267] cpu time = 00:00:25, elapsed time = 00:00:18, memory = 492.05 (MB), peak = 524.38 (MB)
Total wire length = 20410 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 9098 um.
Total wire length on LAYER met2 = 9020 um.
Total wire length on LAYER met3 = 1278 um.
Total wire length on LAYER met4 = 1013 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4746.
Up-via summary (total 4746):.

-----------------------
 FR_MASTERSLICE       0
            li1    2204
           met1    2369
           met2     138
           met3      35
           met4       0
-----------------------
                   4746


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 225 violations.
    elapsed time = 00:00:00, memory = 492.05 (MB).
    Completing 20% with 225 violations.
    elapsed time = 00:00:00, memory = 492.05 (MB).
    Completing 30% with 225 violations.
    elapsed time = 00:00:07, memory = 547.93 (MB).
    Completing 40% with 252 violations.
    elapsed time = 00:00:07, memory = 490.51 (MB).
    Completing 50% with 252 violations.
    elapsed time = 00:00:07, memory = 528.26 (MB).
    Completing 60% with 252 violations.
    elapsed time = 00:00:11, memory = 544.51 (MB).
    Completing 70% with 232 violations.
    elapsed time = 00:00:11, memory = 490.99 (MB).
    Completing 80% with 232 violations.
    elapsed time = 00:00:19, memory = 544.32 (MB).
    Completing 90% with 229 violations.
    elapsed time = 00:00:20, memory = 491.49 (MB).
    Completing 100% with 209 violations.
    elapsed time = 00:00:28, memory = 491.49 (MB).
[INFO DRT-0199]   Number of violations = 209.
Viol/Layer        mcon   met1   met2
Cut Spacing          2      0      0
Metal Spacing        0     42      7
Short                0    140     18
[INFO DRT-0267] cpu time = 00:00:28, elapsed time = 00:00:28, memory = 492.24 (MB), peak = 562.49 (MB)
Total wire length = 20314 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 9123 um.
Total wire length on LAYER met2 = 9018 um.
Total wire length on LAYER met3 = 1163 um.
Total wire length on LAYER met4 = 1009 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4697.
Up-via summary (total 4697):.

-----------------------
 FR_MASTERSLICE       0
            li1    2204
           met1    2327
           met2     132
           met3      34
           met4       0
-----------------------
                   4697


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 209 violations.
    elapsed time = 00:00:02, memory = 509.62 (MB).
    Completing 20% with 209 violations.
    elapsed time = 00:00:03, memory = 510.99 (MB).
    Completing 30% with 209 violations.
    elapsed time = 00:00:03, memory = 510.99 (MB).
    Completing 40% with 209 violations.
    elapsed time = 00:00:06, memory = 510.99 (MB).
    Completing 50% with 189 violations.
    elapsed time = 00:00:07, memory = 510.99 (MB).
    Completing 60% with 189 violations.
    elapsed time = 00:00:09, memory = 510.99 (MB).
    Completing 70% with 129 violations.
    elapsed time = 00:00:10, memory = 511.87 (MB).
    Completing 80% with 129 violations.
    elapsed time = 00:00:12, memory = 511.87 (MB).
    Completing 90% with 63 violations.
    elapsed time = 00:00:19, memory = 511.87 (MB).
    Completing 100% with 33 violations.
    elapsed time = 00:00:19, memory = 511.87 (MB).
[INFO DRT-0199]   Number of violations = 33.
Viol/Layer        met1   met2
Metal Spacing        7      4
Short               22      0
[INFO DRT-0267] cpu time = 00:00:24, elapsed time = 00:00:19, memory = 511.87 (MB), peak = 562.49 (MB)
Total wire length = 20243 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 8612 um.
Total wire length on LAYER met2 = 8964 um.
Total wire length on LAYER met3 = 1649 um.
Total wire length on LAYER met4 = 1016 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4802.
Up-via summary (total 4802):.

-----------------------
 FR_MASTERSLICE       0
            li1    2204
           met1    2372
           met2     192
           met3      34
           met4       0
-----------------------
                   4802


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 33 violations.
    elapsed time = 00:00:00, memory = 511.87 (MB).
    Completing 20% with 33 violations.
    elapsed time = 00:00:00, memory = 511.87 (MB).
    Completing 30% with 33 violations.
    elapsed time = 00:00:00, memory = 511.87 (MB).
    Completing 40% with 33 violations.
    elapsed time = 00:00:00, memory = 511.87 (MB).
    Completing 50% with 33 violations.
    elapsed time = 00:00:00, memory = 511.87 (MB).
    Completing 60% with 33 violations.
    elapsed time = 00:00:00, memory = 511.87 (MB).
    Completing 70% with 32 violations.
    elapsed time = 00:00:00, memory = 514.99 (MB).
    Completing 80% with 32 violations.
    elapsed time = 00:00:04, memory = 514.99 (MB).
    Completing 90% with 13 violations.
    elapsed time = 00:00:06, memory = 514.99 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:06, memory = 514.99 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer        met1
Metal Spacing        3
Short                2
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:06, memory = 514.99 (MB), peak = 562.49 (MB)
Total wire length = 20254 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 8552 um.
Total wire length on LAYER met2 = 8957 um.
Total wire length on LAYER met3 = 1727 um.
Total wire length on LAYER met4 = 1016 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4797.
Up-via summary (total 4797):.

-----------------------
 FR_MASTERSLICE       0
            li1    2204
           met1    2364
           met2     195
           met3      34
           met4       0
-----------------------
                   4797


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 514.99 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 514.99 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:00, memory = 514.99 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:00, memory = 514.99 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:00, memory = 514.99 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:00, memory = 514.99 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 514.99 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 514.99 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 514.99 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 514.99 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 514.99 (MB), peak = 562.49 (MB)
Total wire length = 20252 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 8551 um.
Total wire length on LAYER met2 = 8966 um.
Total wire length on LAYER met3 = 1718 um.
Total wire length on LAYER met4 = 1016 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4795.
Up-via summary (total 4795):.

-----------------------
 FR_MASTERSLICE       0
            li1    2204
           met1    2364
           met2     193
           met3      34
           met4       0
-----------------------
                   4795


[INFO DRT-0198] Complete detail routing.
Total wire length = 20252 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 8551 um.
Total wire length on LAYER met2 = 8966 um.
Total wire length on LAYER met3 = 1718 um.
Total wire length on LAYER met4 = 1016 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4795.
Up-via summary (total 4795):.

-----------------------
 FR_MASTERSLICE       0
            li1    2204
           met1    2364
           met2     193
           met3      34
           met4       0
-----------------------
                   4795


[INFO DRT-0267] cpu time = 00:01:55, elapsed time = 00:01:39, memory = 514.99 (MB), peak = 562.49 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/mult_sec_32/runs/RUN_2023.12.07_19.26.18/results/routing/mult_sec_32.odb'…
Writing netlist to '/openlane/designs/mult_sec_32/runs/RUN_2023.12.07_19.26.18/results/routing/mult_sec_32.nl.v'…
Writing powered netlist to '/openlane/designs/mult_sec_32/runs/RUN_2023.12.07_19.26.18/results/routing/mult_sec_32.pnl.v'…
Writing layout to '/openlane/designs/mult_sec_32/runs/RUN_2023.12.07_19.26.18/results/routing/mult_sec_32.def'…
