vendor_name = ModelSim
source_file = 1, /afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/memory.mif
source_file = 1, /afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab44/Lab4.qsf
source_file = 1, /afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/task2.sv
source_file = 1, /afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/RISC240.sv
source_file = 1, /afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/regfile.sv
source_file = 1, /afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/mylibrary.sv
source_file = 1, /afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/memory.sv
source_file = 1, /afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv
source_file = 1, /afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/datapath.sv
source_file = 1, /afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/controlpath.sv
source_file = 1, /afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/constants.sv
source_file = 1, /afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/alu.sv
source_file = 1, /afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/aglobal161.inc
source_file = 1, /afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altram.inc
source_file = 1, /afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/db/altsyncram_k7g1.tdf
design_name = RISC240_top
instance = comp, \HEX7[0]~output , HEX7[0]~output, RISC240_top, 1
instance = comp, \HEX7[1]~output , HEX7[1]~output, RISC240_top, 1
instance = comp, \HEX7[2]~output , HEX7[2]~output, RISC240_top, 1
instance = comp, \HEX7[3]~output , HEX7[3]~output, RISC240_top, 1
instance = comp, \HEX7[4]~output , HEX7[4]~output, RISC240_top, 1
instance = comp, \HEX7[5]~output , HEX7[5]~output, RISC240_top, 1
instance = comp, \HEX7[6]~output , HEX7[6]~output, RISC240_top, 1
instance = comp, \HEX6[0]~output , HEX6[0]~output, RISC240_top, 1
instance = comp, \HEX6[1]~output , HEX6[1]~output, RISC240_top, 1
instance = comp, \HEX6[2]~output , HEX6[2]~output, RISC240_top, 1
instance = comp, \HEX6[3]~output , HEX6[3]~output, RISC240_top, 1
instance = comp, \HEX6[4]~output , HEX6[4]~output, RISC240_top, 1
instance = comp, \HEX6[5]~output , HEX6[5]~output, RISC240_top, 1
instance = comp, \HEX6[6]~output , HEX6[6]~output, RISC240_top, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, RISC240_top, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, RISC240_top, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, RISC240_top, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, RISC240_top, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, RISC240_top, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, RISC240_top, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, RISC240_top, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, RISC240_top, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, RISC240_top, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, RISC240_top, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, RISC240_top, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, RISC240_top, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, RISC240_top, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, RISC240_top, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, RISC240_top, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, RISC240_top, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, RISC240_top, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, RISC240_top, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, RISC240_top, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, RISC240_top, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, RISC240_top, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, RISC240_top, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, RISC240_top, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, RISC240_top, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, RISC240_top, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, RISC240_top, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, RISC240_top, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, RISC240_top, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, RISC240_top, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, RISC240_top, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, RISC240_top, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, RISC240_top, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, RISC240_top, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, RISC240_top, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, RISC240_top, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, RISC240_top, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, RISC240_top, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, RISC240_top, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, RISC240_top, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, RISC240_top, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, RISC240_top, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, RISC240_top, 1
instance = comp, \LEDG[0]~output , LEDG[0]~output, RISC240_top, 1
instance = comp, \LEDG[1]~output , LEDG[1]~output, RISC240_top, 1
instance = comp, \LEDG[2]~output , LEDG[2]~output, RISC240_top, 1
instance = comp, \LEDG[3]~output , LEDG[3]~output, RISC240_top, 1
instance = comp, \LEDG[4]~output , LEDG[4]~output, RISC240_top, 1
instance = comp, \LEDG[5]~output , LEDG[5]~output, RISC240_top, 1
instance = comp, \LEDG[6]~output , LEDG[6]~output, RISC240_top, 1
instance = comp, \LEDG[7]~output , LEDG[7]~output, RISC240_top, 1
instance = comp, \LEDG[8]~output , LEDG[8]~output, RISC240_top, 1
instance = comp, \LEDR[0]~output , LEDR[0]~output, RISC240_top, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, RISC240_top, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, RISC240_top, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, RISC240_top, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, RISC240_top, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, RISC240_top, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, RISC240_top, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, RISC240_top, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, RISC240_top, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, RISC240_top, 1
instance = comp, \LEDR[10]~output , LEDR[10]~output, RISC240_top, 1
instance = comp, \LEDR[11]~output , LEDR[11]~output, RISC240_top, 1
instance = comp, \LEDR[12]~output , LEDR[12]~output, RISC240_top, 1
instance = comp, \LEDR[13]~output , LEDR[13]~output, RISC240_top, 1
instance = comp, \LEDR[14]~output , LEDR[14]~output, RISC240_top, 1
instance = comp, \LEDR[15]~output , LEDR[15]~output, RISC240_top, 1
instance = comp, \LEDR[16]~output , LEDR[16]~output, RISC240_top, 1
instance = comp, \LEDR[17]~output , LEDR[17]~output, RISC240_top, 1
instance = comp, \SW[16]~input , SW[16]~input, RISC240_top, 1
instance = comp, \SW[17]~input , SW[17]~input, RISC240_top, 1
instance = comp, \KEY[0]~input , KEY[0]~input, RISC240_top, 1
instance = comp, \cp|start~0 , cp|start~0, RISC240_top, 1
instance = comp, \dp|DUT_multiply|control|load_b~0 , dp|DUT_multiply|control|load_b~0, RISC240_top, 1
instance = comp, \dp|DUT_multiply|control|load_b~1 , dp|DUT_multiply|control|load_b~1, RISC240_top, 1
instance = comp, \dp|DUT_multiply|control|nextState~2 , dp|DUT_multiply|control|nextState~2, RISC240_top, 1
instance = comp, \KEY[1]~input , KEY[1]~input, RISC240_top, 1
instance = comp, \dp|DUT_multiply|control|State , dp|DUT_multiply|control|State, RISC240_top, 1
instance = comp, \dp|DUT_multiply|control|load_product~0 , dp|DUT_multiply|control|load_product~0, RISC240_top, 1
instance = comp, \dp|DUT_multiply|count_to_8|Q[0]~1 , dp|DUT_multiply|count_to_8|Q[0]~1, RISC240_top, 1
instance = comp, \dp|DUT_multiply|count_to_8|Q[0] , dp|DUT_multiply|count_to_8|Q[0], RISC240_top, 1
instance = comp, \dp|DUT_multiply|count_to_8|Q[1]~0 , dp|DUT_multiply|count_to_8|Q[1]~0, RISC240_top, 1
instance = comp, \dp|DUT_multiply|count_to_8|Q[1] , dp|DUT_multiply|count_to_8|Q[1], RISC240_top, 1
instance = comp, \dp|DUT_multiply|ShiftLeft0~14 , dp|DUT_multiply|ShiftLeft0~14, RISC240_top, 1
instance = comp, \dp|DUT_multiply|count_to_8|Q[2]~2 , dp|DUT_multiply|count_to_8|Q[2]~2, RISC240_top, 1
instance = comp, \dp|DUT_multiply|count_to_8|Q[2] , dp|DUT_multiply|count_to_8|Q[2], RISC240_top, 1
instance = comp, \dp|DUT_multiply|count_to_8|Q[3]~3 , dp|DUT_multiply|count_to_8|Q[3]~3, RISC240_top, 1
instance = comp, \dp|DUT_multiply|count_to_8|Q[3] , dp|DUT_multiply|count_to_8|Q[3], RISC240_top, 1
instance = comp, \dp|DUT_multiply|Equal0~0 , dp|DUT_multiply|Equal0~0, RISC240_top, 1
instance = comp, \cp|WideOr17~8 , cp|WideOr17~8, RISC240_top, 1
instance = comp, \cp|WideOr17~9 , cp|WideOr17~9, RISC240_top, 1
instance = comp, \cp|WideOr17~10 , cp|WideOr17~10, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector15~9 , dp|alu_dp|Selector15~9, RISC240_top, 1
instance = comp, \cp|WideOr17~12 , cp|WideOr17~12, RISC240_top, 1
instance = comp, \cp|WideOr17~6 , cp|WideOr17~6, RISC240_top, 1
instance = comp, \cp|WideOr17~2 , cp|WideOr17~2, RISC240_top, 1
instance = comp, \cp|WideOr17~3 , cp|WideOr17~3, RISC240_top, 1
instance = comp, \cp|WideOr17~4 , cp|WideOr17~4, RISC240_top, 1
instance = comp, \cp|WideOr17~5 , cp|WideOr17~5, RISC240_top, 1
instance = comp, \cp|WideOr17~7 , cp|WideOr17~7, RISC240_top, 1
instance = comp, \cp|WideOr17~11 , cp|WideOr17~11, RISC240_top, 1
instance = comp, \dp|reg_load_decoder|ShiftLeft0~0 , dp|reg_load_decoder|ShiftLeft0~0, RISC240_top, 1
instance = comp, \dp|reg_load_decoder|ShiftLeft0~2 , dp|reg_load_decoder|ShiftLeft0~2, RISC240_top, 1
instance = comp, \dp|reg_load_decoder|ShiftLeft0~1 , dp|reg_load_decoder|ShiftLeft0~1, RISC240_top, 1
instance = comp, \dp|reg_load_decoder|ShiftLeft0~3 , dp|reg_load_decoder|ShiftLeft0~3, RISC240_top, 1
instance = comp, \dp|reg_load_decoder|ShiftLeft0~4 , dp|reg_load_decoder|ShiftLeft0~4, RISC240_top, 1
instance = comp, \dp|reg_load_decoder|ShiftLeft0~6 , dp|reg_load_decoder|ShiftLeft0~6, RISC240_top, 1
instance = comp, \dp|reg_load_decoder|ShiftLeft0~5 , dp|reg_load_decoder|ShiftLeft0~5, RISC240_top, 1
instance = comp, \cp|Selector10~0 , cp|Selector10~0, RISC240_top, 1
instance = comp, \dp|reg_load_decoder|ShiftLeft0~7 , dp|reg_load_decoder|ShiftLeft0~7, RISC240_top, 1
instance = comp, \cp|WideOr19~5 , cp|WideOr19~5, RISC240_top, 1
instance = comp, \cp|WideOr19~6 , cp|WideOr19~6, RISC240_top, 1
instance = comp, \cp|WideOr19~7 , cp|WideOr19~7, RISC240_top, 1
instance = comp, \cp|WideOr19~8 , cp|WideOr19~8, RISC240_top, 1
instance = comp, \cp|WideOr19~4 , cp|WideOr19~4, RISC240_top, 1
instance = comp, \cp|WideOr19~9 , cp|WideOr19~9, RISC240_top, 1
instance = comp, \cp|WideOr19~2 , cp|WideOr19~2, RISC240_top, 1
instance = comp, \cp|WideOr19~1 , cp|WideOr19~1, RISC240_top, 1
instance = comp, \cp|WideOr19~3 , cp|WideOr19~3, RISC240_top, 1
instance = comp, \cp|Selector10~1 , cp|Selector10~1, RISC240_top, 1
instance = comp, \dp|reg_load_decoder|ShiftLeft0~8 , dp|reg_load_decoder|ShiftLeft0~8, RISC240_top, 1
instance = comp, \dp|memAddrReg|out[3] , dp|memAddrReg|out[3], RISC240_top, 1
instance = comp, \cp|WideOr11~0 , cp|WideOr11~0, RISC240_top, 1
instance = comp, \cp|WideOr11~1 , cp|WideOr11~1, RISC240_top, 1
instance = comp, \cp|WideOr11~2 , cp|WideOr11~2, RISC240_top, 1
instance = comp, \cp|WideOr11~3 , cp|WideOr11~3, RISC240_top, 1
instance = comp, \cp|WideOr11~4 , cp|WideOr11~4, RISC240_top, 1
instance = comp, \cp|WideOr11~7 , cp|WideOr11~7, RISC240_top, 1
instance = comp, \cp|WideOr11~5 , cp|WideOr11~5, RISC240_top, 1
instance = comp, \cp|WideOr11~6 , cp|WideOr11~6, RISC240_top, 1
instance = comp, \cp|WideOr11~8 , cp|WideOr11~8, RISC240_top, 1
instance = comp, \cp|WideOr11~9 , cp|WideOr11~9, RISC240_top, 1
instance = comp, \cp|Equal6~12 , cp|Equal6~12, RISC240_top, 1
instance = comp, \cp|Equal6~23 , cp|Equal6~23, RISC240_top, 1
instance = comp, \cp|WideOr9~11 , cp|WideOr9~11, RISC240_top, 1
instance = comp, \cp|WideOr9~13 , cp|WideOr9~13, RISC240_top, 1
instance = comp, \cp|WideOr9~10 , cp|WideOr9~10, RISC240_top, 1
instance = comp, \cp|WideOr9~12 , cp|WideOr9~12, RISC240_top, 1
instance = comp, \dp|DUT_multiply|select_for_add|Y[3]~23 , dp|DUT_multiply|select_for_add|Y[3]~23, RISC240_top, 1
instance = comp, \dp|DUT_multiply|select_for_add|Y[1]~27 , dp|DUT_multiply|select_for_add|Y[1]~27, RISC240_top, 1
instance = comp, \dp|DUT_multiply|product_register|Q[0]~16 , dp|DUT_multiply|product_register|Q[0]~16, RISC240_top, 1
instance = comp, \dp|DUT_multiply|product_register|Q[1]~18 , dp|DUT_multiply|product_register|Q[1]~18, RISC240_top, 1
instance = comp, \dp|DUT_multiply|product_register|Q~42 , dp|DUT_multiply|product_register|Q~42, RISC240_top, 1
instance = comp, \dp|DUT_multiply|product_register|Q[1] , dp|DUT_multiply|product_register|Q[1], RISC240_top, 1
instance = comp, \dp|DUT_multiply|Add1~1 , dp|DUT_multiply|Add1~1, RISC240_top, 1
instance = comp, \dp|DUT_multiply|Add1~3 , dp|DUT_multiply|Add1~3, RISC240_top, 1
instance = comp, \cp|WideOr11~10 , cp|WideOr11~10, RISC240_top, 1
instance = comp, \SW[1]~input , SW[1]~input, RISC240_top, 1
instance = comp, \cp|WideOr19~10 , cp|WideOr19~10, RISC240_top, 1
instance = comp, \dp|reg_load_decoder|ShiftLeft0~10 , dp|reg_load_decoder|ShiftLeft0~10, RISC240_top, 1
instance = comp, \cp|WideOr24~0 , cp|WideOr24~0, RISC240_top, 1
instance = comp, \cp|WideOr24~1 , cp|WideOr24~1, RISC240_top, 1
instance = comp, \cp|WideOr24~2 , cp|WideOr24~2, RISC240_top, 1
instance = comp, \cp|WideOr24~3 , cp|WideOr24~3, RISC240_top, 1
instance = comp, \cp|Equal6~11 , cp|Equal6~11, RISC240_top, 1
instance = comp, \cp|WideOr24~4 , cp|WideOr24~4, RISC240_top, 1
instance = comp, \cp|WideOr24~5 , cp|WideOr24~5, RISC240_top, 1
instance = comp, \cp|WideOr24~6 , cp|WideOr24~6, RISC240_top, 1
instance = comp, \cp|Equal6~10 , cp|Equal6~10, RISC240_top, 1
instance = comp, \cp|Equal6~36 , cp|Equal6~36, RISC240_top, 1
instance = comp, \dp|DUT_multiply|select_for_add|Y[9]~9 , dp|DUT_multiply|select_for_add|Y[9]~9, RISC240_top, 1
instance = comp, \dp|DUT_multiply|select_for_add|Y[9]~10 , dp|DUT_multiply|select_for_add|Y[9]~10, RISC240_top, 1
instance = comp, \dp|DUT_multiply|a_register|Q[4] , dp|DUT_multiply|a_register|Q[4], RISC240_top, 1
instance = comp, \dp|reg_load_decoder|ShiftLeft0~9 , dp|reg_load_decoder|ShiftLeft0~9, RISC240_top, 1
instance = comp, \dp|pcReg|out[5] , dp|pcReg|out[5], RISC240_top, 1
instance = comp, \SW[5]~input , SW[5]~input, RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[32]~feeder , mem|mem|mem_rtl_0_bypass[32]~feeder, RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[32] , mem|mem|mem_rtl_0_bypass[32], RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[31] , mem|mem|mem_rtl_0_bypass[31], RISC240_top, 1
instance = comp, \mem|mem|mem~0feeder , mem|mem|mem~0feeder, RISC240_top, 1
instance = comp, \mem|mem|mem~0 , mem|mem|mem~0, RISC240_top, 1
instance = comp, \dp|reg_load_decoder|ShiftLeft0~11 , dp|reg_load_decoder|ShiftLeft0~11, RISC240_top, 1
instance = comp, \dp|instrReg|out[1] , dp|instrReg|out[1], RISC240_top, 1
instance = comp, \dp|pcReg|out[2] , dp|pcReg|out[2], RISC240_top, 1
instance = comp, \SW[2]~input , SW[2]~input, RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[26]~feeder , mem|mem|mem_rtl_0_bypass[26]~feeder, RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[26] , mem|mem|mem_rtl_0_bypass[26], RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[25] , mem|mem|mem_rtl_0_bypass[25], RISC240_top, 1
instance = comp, \mem|mem|mem~3feeder , mem|mem|mem~3feeder, RISC240_top, 1
instance = comp, \mem|mem|mem~3 , mem|mem|mem~3, RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[22]~feeder , mem|mem|mem_rtl_0_bypass[22]~feeder, RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[22] , mem|mem|mem_rtl_0_bypass[22], RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[21] , mem|mem|mem_rtl_0_bypass[21], RISC240_top, 1
instance = comp, \mem|mem|mem~1feeder , mem|mem|mem~1feeder, RISC240_top, 1
instance = comp, \mem|mem|mem~1 , mem|mem|mem~1, RISC240_top, 1
instance = comp, \~GND , ~GND, RISC240_top, 1
instance = comp, \dp|memAddrReg|out[0] , dp|memAddrReg|out[0], RISC240_top, 1
instance = comp, \dp|memAddrReg|out[1] , dp|memAddrReg|out[1], RISC240_top, 1
instance = comp, \dp|pcReg|out[3] , dp|pcReg|out[3], RISC240_top, 1
instance = comp, \SW[3]~input , SW[3]~input, RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[28]~feeder , mem|mem|mem_rtl_0_bypass[28]~feeder, RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[28] , mem|mem|mem_rtl_0_bypass[28], RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[27] , mem|mem|mem_rtl_0_bypass[27], RISC240_top, 1
instance = comp, \mem|mem|mem~4feeder , mem|mem|mem~4feeder, RISC240_top, 1
instance = comp, \mem|mem|mem~4 , mem|mem|mem~4, RISC240_top, 1
instance = comp, \dp|memAddrReg|out[4] , dp|memAddrReg|out[4], RISC240_top, 1
instance = comp, \dp|DUT_multiply|ShiftLeft0~4 , dp|DUT_multiply|ShiftLeft0~4, RISC240_top, 1
instance = comp, \dp|DUT_multiply|ShiftLeft0~2 , dp|DUT_multiply|ShiftLeft0~2, RISC240_top, 1
instance = comp, \dp|DUT_multiply|ShiftLeft0~13 , dp|DUT_multiply|ShiftLeft0~13, RISC240_top, 1
instance = comp, \dp|DUT_multiply|select_for_add|Y[14]~18 , dp|DUT_multiply|select_for_add|Y[14]~18, RISC240_top, 1
instance = comp, \dp|DUT_multiply|select_for_add|Y[6]~19 , dp|DUT_multiply|select_for_add|Y[6]~19, RISC240_top, 1
instance = comp, \dp|DUT_multiply|product_register|Q[2]~20 , dp|DUT_multiply|product_register|Q[2]~20, RISC240_top, 1
instance = comp, \dp|DUT_multiply|product_register|Q[3]~22 , dp|DUT_multiply|product_register|Q[3]~22, RISC240_top, 1
instance = comp, \dp|DUT_multiply|product_register|Q[4]~24 , dp|DUT_multiply|product_register|Q[4]~24, RISC240_top, 1
instance = comp, \dp|DUT_multiply|product_register|Q[5]~26 , dp|DUT_multiply|product_register|Q[5]~26, RISC240_top, 1
instance = comp, \dp|DUT_multiply|product_register|Q[6]~28 , dp|DUT_multiply|product_register|Q[6]~28, RISC240_top, 1
instance = comp, \dp|DUT_multiply|product_register|Q[6] , dp|DUT_multiply|product_register|Q[6], RISC240_top, 1
instance = comp, \dp|DUT_multiply|Add1~5 , dp|DUT_multiply|Add1~5, RISC240_top, 1
instance = comp, \dp|DUT_multiply|Add1~7 , dp|DUT_multiply|Add1~7, RISC240_top, 1
instance = comp, \dp|DUT_multiply|Add1~9 , dp|DUT_multiply|Add1~9, RISC240_top, 1
instance = comp, \dp|DUT_multiply|Add1~11 , dp|DUT_multiply|Add1~11, RISC240_top, 1
instance = comp, \dp|DUT_multiply|Add1~13 , dp|DUT_multiply|Add1~13, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector5~24 , dp|alu_dp|Selector5~24, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector5~25 , dp|alu_dp|Selector5~25, RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[30]~feeder , mem|mem|mem_rtl_0_bypass[30]~feeder, RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[30] , mem|mem|mem_rtl_0_bypass[30], RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[29] , mem|mem|mem_rtl_0_bypass[29], RISC240_top, 1
instance = comp, \mem|mem|mem~5 , mem|mem|mem~5, RISC240_top, 1
instance = comp, \dp|memAddrReg|out[6] , dp|memAddrReg|out[6], RISC240_top, 1
instance = comp, \dp|memAddrReg|out[8]~feeder , dp|memAddrReg|out[8]~feeder, RISC240_top, 1
instance = comp, \dp|memAddrReg|out[8] , dp|memAddrReg|out[8], RISC240_top, 1
instance = comp, \SW[7]~input , SW[7]~input, RISC240_top, 1
instance = comp, \dp|a|bus[8]~2 , dp|a|bus[8]~2, RISC240_top, 1
instance = comp, \dp|memDataReg|out[8]~4 , dp|memDataReg|out[8]~4, RISC240_top, 1
instance = comp, \SW[15]~input , SW[15]~input, RISC240_top, 1
instance = comp, \dp|select_switches|Mux0~0 , dp|select_switches|Mux0~0, RISC240_top, 1
instance = comp, \dp|Equal0~4 , dp|Equal0~4, RISC240_top, 1
instance = comp, \dp|loadMDR_L , dp|loadMDR_L, RISC240_top, 1
instance = comp, \dp|memDataReg|out[8] , dp|memDataReg|out[8], RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[38]~feeder , mem|mem|mem_rtl_0_bypass[38]~feeder, RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[38] , mem|mem|mem_rtl_0_bypass[38], RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[37] , mem|mem|mem_rtl_0_bypass[37], RISC240_top, 1
instance = comp, \dp|a|bus[9]~3 , dp|a|bus[9]~3, RISC240_top, 1
instance = comp, \dp|memDataReg|out[9]~5 , dp|memDataReg|out[9]~5, RISC240_top, 1
instance = comp, \dp|memDataReg|out[9] , dp|memDataReg|out[9], RISC240_top, 1
instance = comp, \mem|mem|mem~10 , mem|mem|mem~10, RISC240_top, 1
instance = comp, \dp|a|bus[10]~4 , dp|a|bus[10]~4, RISC240_top, 1
instance = comp, \dp|memDataReg|out[10]~6 , dp|memDataReg|out[10]~6, RISC240_top, 1
instance = comp, \dp|memDataReg|out[10] , dp|memDataReg|out[10], RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[42]~feeder , mem|mem|mem_rtl_0_bypass[42]~feeder, RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[42] , mem|mem|mem_rtl_0_bypass[42], RISC240_top, 1
instance = comp, \dp|DUT_multiply|select_for_add|Y[11]~4 , dp|DUT_multiply|select_for_add|Y[11]~4, RISC240_top, 1
instance = comp, \dp|DUT_multiply|select_for_add|Y[11]~3 , dp|DUT_multiply|select_for_add|Y[11]~3, RISC240_top, 1
instance = comp, \dp|DUT_multiply|select_for_add|Y[11]~5 , dp|DUT_multiply|select_for_add|Y[11]~5, RISC240_top, 1
instance = comp, \dp|DUT_multiply|product_register|Q[7]~30 , dp|DUT_multiply|product_register|Q[7]~30, RISC240_top, 1
instance = comp, \dp|DUT_multiply|product_register|Q[8]~32 , dp|DUT_multiply|product_register|Q[8]~32, RISC240_top, 1
instance = comp, \dp|DUT_multiply|product_register|Q[9]~34 , dp|DUT_multiply|product_register|Q[9]~34, RISC240_top, 1
instance = comp, \dp|DUT_multiply|product_register|Q[10]~36 , dp|DUT_multiply|product_register|Q[10]~36, RISC240_top, 1
instance = comp, \dp|DUT_multiply|product_register|Q[11]~38 , dp|DUT_multiply|product_register|Q[11]~38, RISC240_top, 1
instance = comp, \dp|DUT_multiply|product_register|Q[11] , dp|DUT_multiply|product_register|Q[11], RISC240_top, 1
instance = comp, \dp|DUT_multiply|Add1~15 , dp|DUT_multiply|Add1~15, RISC240_top, 1
instance = comp, \dp|DUT_multiply|Add1~17 , dp|DUT_multiply|Add1~17, RISC240_top, 1
instance = comp, \dp|DUT_multiply|Add1~19 , dp|DUT_multiply|Add1~19, RISC240_top, 1
instance = comp, \dp|DUT_multiply|Add1~21 , dp|DUT_multiply|Add1~21, RISC240_top, 1
instance = comp, \dp|DUT_multiply|Add1~23 , dp|DUT_multiply|Add1~23, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector13~21 , dp|alu_dp|Selector13~21, RISC240_top, 1
instance = comp, \cp|WideOr36~0 , cp|WideOr36~0, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector5~46 , dp|alu_dp|Selector5~46, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector5~22 , dp|alu_dp|Selector5~22, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector13~19 , dp|alu_dp|Selector13~19, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector13~49 , dp|alu_dp|Selector13~49, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector13~50 , dp|alu_dp|Selector13~50, RISC240_top, 1
instance = comp, \cp|WideOr19~0 , cp|WideOr19~0, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector13~18 , dp|alu_dp|Selector13~18, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector5~21 , dp|alu_dp|Selector5~21, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector5~18 , dp|alu_dp|Selector5~18, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector5~17 , dp|alu_dp|Selector5~17, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector5~51 , dp|alu_dp|Selector5~51, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector5~23 , dp|alu_dp|Selector5~23, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector5~26 , dp|alu_dp|Selector5~26, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector5~27 , dp|alu_dp|Selector5~27, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector13~20 , dp|alu_dp|Selector13~20, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector5~28 , dp|alu_dp|Selector5~28, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector5~33 , dp|alu_dp|Selector5~33, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector4~6 , dp|alu_dp|Selector4~6, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector5~34 , dp|alu_dp|Selector5~34, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~4 , dp|alu_dp|ShiftLeft0~4, RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[49]~2 , mem|mem|mem_rtl_0_bypass[49]~2, RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[49] , mem|mem|mem_rtl_0_bypass[49], RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[50]~feeder , mem|mem|mem_rtl_0_bypass[50]~feeder, RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[50] , mem|mem|mem_rtl_0_bypass[50], RISC240_top, 1
instance = comp, \mem|mem|mem~27 , mem|mem|mem~27, RISC240_top, 1
instance = comp, \mem|mem|mem~15 , mem|mem|mem~15, RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[45]~0 , mem|mem|mem_rtl_0_bypass[45]~0, RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[45] , mem|mem|mem_rtl_0_bypass[45], RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[46]~feeder , mem|mem|mem_rtl_0_bypass[46]~feeder, RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[46] , mem|mem|mem_rtl_0_bypass[46], RISC240_top, 1
instance = comp, \mem|mem|mem~25 , mem|mem|mem~25, RISC240_top, 1
instance = comp, \mem|mem|mem~13 , mem|mem|mem~13, RISC240_top, 1
instance = comp, \dp|a|bus[13]~1 , dp|a|bus[13]~1, RISC240_top, 1
instance = comp, \dp|memDataReg|out[13]~1 , dp|memDataReg|out[13]~1, RISC240_top, 1
instance = comp, \dp|memDataReg|out[13] , dp|memDataReg|out[13], RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[47]~1 , mem|mem|mem_rtl_0_bypass[47]~1, RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[47] , mem|mem|mem_rtl_0_bypass[47], RISC240_top, 1
instance = comp, \mem|mem|mem~26 , mem|mem|mem~26, RISC240_top, 1
instance = comp, \mem|mem|mem~14 , mem|mem|mem~14, RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[51]~3 , mem|mem|mem_rtl_0_bypass[51]~3, RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[51] , mem|mem|mem_rtl_0_bypass[51], RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[52]~feeder , mem|mem|mem_rtl_0_bypass[52]~feeder, RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[52] , mem|mem|mem_rtl_0_bypass[52], RISC240_top, 1
instance = comp, \mem|mem|mem~28 , mem|mem|mem~28, RISC240_top, 1
instance = comp, \mem|mem|mem~16 , mem|mem|mem~16, RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0|auto_generated|ram_block1a4 , mem|mem|mem_rtl_0|auto_generated|ram_block1a4, RISC240_top, 1
instance = comp, \dp|c|bus[15]~9 , dp|c|bus[15]~9, RISC240_top, 1
instance = comp, \dp|c|bus[15]~10 , dp|c|bus[15]~10, RISC240_top, 1
instance = comp, \dp|memDataReg|out[15]~17 , dp|memDataReg|out[15]~17, RISC240_top, 1
instance = comp, \dp|DUT_multiply|select_for_add|Y[15]~32 , dp|DUT_multiply|select_for_add|Y[15]~32, RISC240_top, 1
instance = comp, \dp|DUT_multiply|select_for_add|Y[14]~31 , dp|DUT_multiply|select_for_add|Y[14]~31, RISC240_top, 1
instance = comp, \dp|DUT_multiply|select_for_add|Y[13]~29 , dp|DUT_multiply|select_for_add|Y[13]~29, RISC240_top, 1
instance = comp, \dp|DUT_multiply|select_for_add|Y[13]~30 , dp|DUT_multiply|select_for_add|Y[13]~30, RISC240_top, 1
instance = comp, \dp|DUT_multiply|ShiftLeft0~1 , dp|DUT_multiply|ShiftLeft0~1, RISC240_top, 1
instance = comp, \dp|DUT_multiply|ShiftLeft0~3 , dp|DUT_multiply|ShiftLeft0~3, RISC240_top, 1
instance = comp, \dp|DUT_multiply|select_for_add|Y[12]~0 , dp|DUT_multiply|select_for_add|Y[12]~0, RISC240_top, 1
instance = comp, \dp|DUT_multiply|select_for_add|Y[12]~1 , dp|DUT_multiply|select_for_add|Y[12]~1, RISC240_top, 1
instance = comp, \dp|DUT_multiply|select_for_add|Y[12]~2 , dp|DUT_multiply|select_for_add|Y[12]~2, RISC240_top, 1
instance = comp, \dp|DUT_multiply|product_register|Q[12]~40 , dp|DUT_multiply|product_register|Q[12]~40, RISC240_top, 1
instance = comp, \dp|DUT_multiply|product_register|Q[12] , dp|DUT_multiply|product_register|Q[12], RISC240_top, 1
instance = comp, \dp|DUT_multiply|product_register|Q[13]~43 , dp|DUT_multiply|product_register|Q[13]~43, RISC240_top, 1
instance = comp, \dp|DUT_multiply|product_register|Q[13] , dp|DUT_multiply|product_register|Q[13], RISC240_top, 1
instance = comp, \dp|DUT_multiply|product_register|Q[14]~45 , dp|DUT_multiply|product_register|Q[14]~45, RISC240_top, 1
instance = comp, \dp|DUT_multiply|product_register|Q[14] , dp|DUT_multiply|product_register|Q[14], RISC240_top, 1
instance = comp, \dp|DUT_multiply|product_register|Q[15]~47 , dp|DUT_multiply|product_register|Q[15]~47, RISC240_top, 1
instance = comp, \dp|DUT_multiply|product_register|Q[15] , dp|DUT_multiply|product_register|Q[15], RISC240_top, 1
instance = comp, \dp|DUT_multiply|Add1~25 , dp|DUT_multiply|Add1~25, RISC240_top, 1
instance = comp, \dp|DUT_multiply|Add1~27 , dp|DUT_multiply|Add1~27, RISC240_top, 1
instance = comp, \dp|DUT_multiply|Add1~29 , dp|DUT_multiply|Add1~29, RISC240_top, 1
instance = comp, \dp|DUT_multiply|Add1~31 , dp|DUT_multiply|Add1~31, RISC240_top, 1
instance = comp, \dp|choose_output|Y[15]~3 , dp|choose_output|Y[15]~3, RISC240_top, 1
instance = comp, \dp|pcReg|out[15] , dp|pcReg|out[15], RISC240_top, 1
instance = comp, \dp|instrReg|out[7]~feeder , dp|instrReg|out[7]~feeder, RISC240_top, 1
instance = comp, \dp|instrReg|out[7] , dp|instrReg|out[7], RISC240_top, 1
instance = comp, \dp|instrReg|out[6]~feeder , dp|instrReg|out[6]~feeder, RISC240_top, 1
instance = comp, \dp|instrReg|out[6] , dp|instrReg|out[6], RISC240_top, 1
instance = comp, \dp|instrReg|out[8]~feeder , dp|instrReg|out[8]~feeder, RISC240_top, 1
instance = comp, \dp|instrReg|out[8] , dp|instrReg|out[8], RISC240_top, 1
instance = comp, \dp|rfile|reg_en_decoder|out[4]~0 , dp|rfile|reg_en_decoder|out[4]~0, RISC240_top, 1
instance = comp, \dp|rfile|reg_en_decoder|out[2]~2 , dp|rfile|reg_en_decoder|out[2]~2, RISC240_top, 1
instance = comp, \dp|rfile|reg2|out[15] , dp|rfile|reg2|out[15], RISC240_top, 1
instance = comp, \dp|rfile|reg_en_decoder|out[3]~3 , dp|rfile|reg_en_decoder|out[3]~3, RISC240_top, 1
instance = comp, \dp|rfile|reg3|out[15] , dp|rfile|reg3|out[15], RISC240_top, 1
instance = comp, \dp|instrReg|out[4] , dp|instrReg|out[4], RISC240_top, 1
instance = comp, \dp|instrReg|out[3] , dp|instrReg|out[3], RISC240_top, 1
instance = comp, \dp|MuxA|Selector7~2 , dp|MuxA|Selector7~2, RISC240_top, 1
instance = comp, \dp|MuxA|Selector7~1 , dp|MuxA|Selector7~1, RISC240_top, 1
instance = comp, \dp|rfile|reg_en_decoder|out[1]~4 , dp|rfile|reg_en_decoder|out[1]~4, RISC240_top, 1
instance = comp, \dp|rfile|reg1|out[15] , dp|rfile|reg1|out[15], RISC240_top, 1
instance = comp, \dp|rfile|reg_en_decoder|out[7]~7 , dp|rfile|reg_en_decoder|out[7]~7, RISC240_top, 1
instance = comp, \dp|rfile|reg7|out[15] , dp|rfile|reg7|out[15], RISC240_top, 1
instance = comp, \dp|rfile|reg6|out[15]~feeder , dp|rfile|reg6|out[15]~feeder, RISC240_top, 1
instance = comp, \dp|rfile|reg_en_decoder|out[6]~6 , dp|rfile|reg_en_decoder|out[6]~6, RISC240_top, 1
instance = comp, \dp|rfile|reg6|out[15] , dp|rfile|reg6|out[15], RISC240_top, 1
instance = comp, \dp|rfile|reg_en_decoder|out[4]~1 , dp|rfile|reg_en_decoder|out[4]~1, RISC240_top, 1
instance = comp, \dp|rfile|reg4|out[15] , dp|rfile|reg4|out[15], RISC240_top, 1
instance = comp, \dp|rfile|reg5|out[15]~feeder , dp|rfile|reg5|out[15]~feeder, RISC240_top, 1
instance = comp, \dp|rfile|reg_en_decoder|out[5]~5 , dp|rfile|reg_en_decoder|out[5]~5, RISC240_top, 1
instance = comp, \dp|rfile|reg5|out[15] , dp|rfile|reg5|out[15], RISC240_top, 1
instance = comp, \dp|MuxA|Selector0~0 , dp|MuxA|Selector0~0, RISC240_top, 1
instance = comp, \dp|MuxA|Selector0~1 , dp|MuxA|Selector0~1, RISC240_top, 1
instance = comp, \dp|MuxA|Selector0~2 , dp|MuxA|Selector0~2, RISC240_top, 1
instance = comp, \dp|MuxA|Selector0~3 , dp|MuxA|Selector0~3, RISC240_top, 1
instance = comp, \dp|MuxA|Selector0~4 , dp|MuxA|Selector0~4, RISC240_top, 1
instance = comp, \dp|MuxA|Selector0~5 , dp|MuxA|Selector0~5, RISC240_top, 1
instance = comp, \dp|instrReg|out[0] , dp|instrReg|out[0], RISC240_top, 1
instance = comp, \dp|MuxB|Selector8~1 , dp|MuxB|Selector8~1, RISC240_top, 1
instance = comp, \dp|MuxB|Selector8~2 , dp|MuxB|Selector8~2, RISC240_top, 1
instance = comp, \dp|MuxB|Selector0~0 , dp|MuxB|Selector0~0, RISC240_top, 1
instance = comp, \dp|MuxB|Selector0~1 , dp|MuxB|Selector0~1, RISC240_top, 1
instance = comp, \dp|MuxB|Selector0~2 , dp|MuxB|Selector0~2, RISC240_top, 1
instance = comp, \dp|MuxB|Selector0~3 , dp|MuxB|Selector0~3, RISC240_top, 1
instance = comp, \dp|MuxB|Selector0~4 , dp|MuxB|Selector0~4, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector1~13 , dp|alu_dp|Selector1~13, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector1~11 , dp|alu_dp|Selector1~11, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector1~34 , dp|alu_dp|Selector1~34, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector1~8 , dp|alu_dp|Selector1~8, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector1~9 , dp|alu_dp|Selector1~9, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector15~10 , dp|alu_dp|Selector15~10, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector1~7 , dp|alu_dp|Selector1~7, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector2~13 , dp|alu_dp|Selector2~13, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector2~11 , dp|alu_dp|Selector2~11, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector2~9 , dp|alu_dp|Selector2~9, RISC240_top, 1
instance = comp, \dp|rfile|reg2|out[14] , dp|rfile|reg2|out[14], RISC240_top, 1
instance = comp, \dp|rfile|reg3|out[14] , dp|rfile|reg3|out[14], RISC240_top, 1
instance = comp, \dp|rfile|reg1|out[14] , dp|rfile|reg1|out[14], RISC240_top, 1
instance = comp, \dp|rfile|reg7|out[14] , dp|rfile|reg7|out[14], RISC240_top, 1
instance = comp, \dp|rfile|reg6|out[14]~feeder , dp|rfile|reg6|out[14]~feeder, RISC240_top, 1
instance = comp, \dp|rfile|reg6|out[14] , dp|rfile|reg6|out[14], RISC240_top, 1
instance = comp, \dp|rfile|reg4|out[14] , dp|rfile|reg4|out[14], RISC240_top, 1
instance = comp, \dp|MuxA|Selector1~0 , dp|MuxA|Selector1~0, RISC240_top, 1
instance = comp, \dp|rfile|reg5|out[14] , dp|rfile|reg5|out[14], RISC240_top, 1
instance = comp, \dp|MuxA|Selector1~1 , dp|MuxA|Selector1~1, RISC240_top, 1
instance = comp, \dp|MuxA|Selector1~2 , dp|MuxA|Selector1~2, RISC240_top, 1
instance = comp, \dp|MuxA|Selector1~3 , dp|MuxA|Selector1~3, RISC240_top, 1
instance = comp, \dp|MuxA|Selector1~4 , dp|MuxA|Selector1~4, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector2~7 , dp|alu_dp|Selector2~7, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector2~31 , dp|alu_dp|Selector2~31, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector2~8 , dp|alu_dp|Selector2~8, RISC240_top, 1
instance = comp, \dp|pcReg|out[13] , dp|pcReg|out[13], RISC240_top, 1
instance = comp, \dp|rfile|reg3|out[13] , dp|rfile|reg3|out[13], RISC240_top, 1
instance = comp, \dp|rfile|reg2|out[13] , dp|rfile|reg2|out[13], RISC240_top, 1
instance = comp, \dp|rfile|reg1|out[13] , dp|rfile|reg1|out[13], RISC240_top, 1
instance = comp, \dp|rfile|reg6|out[13]~feeder , dp|rfile|reg6|out[13]~feeder, RISC240_top, 1
instance = comp, \dp|rfile|reg6|out[13] , dp|rfile|reg6|out[13], RISC240_top, 1
instance = comp, \dp|rfile|reg7|out[13]~feeder , dp|rfile|reg7|out[13]~feeder, RISC240_top, 1
instance = comp, \dp|rfile|reg7|out[13] , dp|rfile|reg7|out[13], RISC240_top, 1
instance = comp, \dp|rfile|reg5|out[13]~feeder , dp|rfile|reg5|out[13]~feeder, RISC240_top, 1
instance = comp, \dp|rfile|reg5|out[13] , dp|rfile|reg5|out[13], RISC240_top, 1
instance = comp, \dp|MuxA|Selector2~0 , dp|MuxA|Selector2~0, RISC240_top, 1
instance = comp, \dp|MuxA|Selector2~1 , dp|MuxA|Selector2~1, RISC240_top, 1
instance = comp, \dp|MuxA|Selector2~2 , dp|MuxA|Selector2~2, RISC240_top, 1
instance = comp, \dp|MuxA|Selector2~3 , dp|MuxA|Selector2~3, RISC240_top, 1
instance = comp, \dp|MuxA|Selector2~4 , dp|MuxA|Selector2~4, RISC240_top, 1
instance = comp, \dp|MuxA|Selector2~5 , dp|MuxA|Selector2~5, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector7~4 , dp|alu_dp|Selector7~4, RISC240_top, 1
instance = comp, \dp|a|bus[12]~0 , dp|a|bus[12]~0, RISC240_top, 1
instance = comp, \dp|memDataReg|out[12]~0 , dp|memDataReg|out[12]~0, RISC240_top, 1
instance = comp, \dp|memDataReg|out[12] , dp|memDataReg|out[12], RISC240_top, 1
instance = comp, \dp|rfile|reg2|out[12] , dp|rfile|reg2|out[12], RISC240_top, 1
instance = comp, \dp|rfile|reg3|out[12] , dp|rfile|reg3|out[12], RISC240_top, 1
instance = comp, \dp|rfile|reg1|out[12] , dp|rfile|reg1|out[12], RISC240_top, 1
instance = comp, \dp|rfile|reg7|out[12]~feeder , dp|rfile|reg7|out[12]~feeder, RISC240_top, 1
instance = comp, \dp|rfile|reg7|out[12] , dp|rfile|reg7|out[12], RISC240_top, 1
instance = comp, \dp|rfile|reg5|out[12] , dp|rfile|reg5|out[12], RISC240_top, 1
instance = comp, \dp|rfile|reg6|out[12] , dp|rfile|reg6|out[12], RISC240_top, 1
instance = comp, \dp|rfile|reg4|out[12] , dp|rfile|reg4|out[12], RISC240_top, 1
instance = comp, \dp|MuxB|Selector3~0 , dp|MuxB|Selector3~0, RISC240_top, 1
instance = comp, \dp|MuxB|Selector3~1 , dp|MuxB|Selector3~1, RISC240_top, 1
instance = comp, \dp|MuxB|Selector3~2 , dp|MuxB|Selector3~2, RISC240_top, 1
instance = comp, \dp|MuxB|Selector3~3 , dp|MuxB|Selector3~3, RISC240_top, 1
instance = comp, \dp|MuxB|Selector3~4 , dp|MuxB|Selector3~4, RISC240_top, 1
instance = comp, \dp|pcReg|out[11] , dp|pcReg|out[11], RISC240_top, 1
instance = comp, \dp|rfile|reg2|out[11] , dp|rfile|reg2|out[11], RISC240_top, 1
instance = comp, \dp|rfile|reg1|out[11] , dp|rfile|reg1|out[11], RISC240_top, 1
instance = comp, \dp|rfile|reg7|out[11] , dp|rfile|reg7|out[11], RISC240_top, 1
instance = comp, \dp|rfile|reg6|out[11] , dp|rfile|reg6|out[11], RISC240_top, 1
instance = comp, \dp|rfile|reg4|out[11] , dp|rfile|reg4|out[11], RISC240_top, 1
instance = comp, \dp|rfile|reg5|out[11] , dp|rfile|reg5|out[11], RISC240_top, 1
instance = comp, \dp|MuxA|Selector4~0 , dp|MuxA|Selector4~0, RISC240_top, 1
instance = comp, \dp|MuxA|Selector4~1 , dp|MuxA|Selector4~1, RISC240_top, 1
instance = comp, \dp|MuxA|Selector4~2 , dp|MuxA|Selector4~2, RISC240_top, 1
instance = comp, \dp|rfile|reg3|out[11] , dp|rfile|reg3|out[11], RISC240_top, 1
instance = comp, \dp|MuxA|Selector4~3 , dp|MuxA|Selector4~3, RISC240_top, 1
instance = comp, \dp|MuxA|Selector4~4 , dp|MuxA|Selector4~4, RISC240_top, 1
instance = comp, \dp|MuxA|Selector4~5 , dp|MuxA|Selector4~5, RISC240_top, 1
instance = comp, \dp|MuxB|Selector4~0 , dp|MuxB|Selector4~0, RISC240_top, 1
instance = comp, \dp|MuxB|Selector4~1 , dp|MuxB|Selector4~1, RISC240_top, 1
instance = comp, \dp|MuxB|Selector4~2 , dp|MuxB|Selector4~2, RISC240_top, 1
instance = comp, \dp|MuxB|Selector4~3 , dp|MuxB|Selector4~3, RISC240_top, 1
instance = comp, \dp|MuxB|Selector4~4 , dp|MuxB|Selector4~4, RISC240_top, 1
instance = comp, \dp|rfile|reg2|out[10] , dp|rfile|reg2|out[10], RISC240_top, 1
instance = comp, \dp|rfile|reg3|out[10] , dp|rfile|reg3|out[10], RISC240_top, 1
instance = comp, \dp|rfile|reg1|out[10]~feeder , dp|rfile|reg1|out[10]~feeder, RISC240_top, 1
instance = comp, \dp|rfile|reg1|out[10] , dp|rfile|reg1|out[10], RISC240_top, 1
instance = comp, \dp|rfile|reg7|out[10]~feeder , dp|rfile|reg7|out[10]~feeder, RISC240_top, 1
instance = comp, \dp|rfile|reg7|out[10] , dp|rfile|reg7|out[10], RISC240_top, 1
instance = comp, \dp|rfile|reg5|out[10] , dp|rfile|reg5|out[10], RISC240_top, 1
instance = comp, \dp|rfile|reg6|out[10]~feeder , dp|rfile|reg6|out[10]~feeder, RISC240_top, 1
instance = comp, \dp|rfile|reg6|out[10] , dp|rfile|reg6|out[10], RISC240_top, 1
instance = comp, \dp|rfile|reg4|out[10] , dp|rfile|reg4|out[10], RISC240_top, 1
instance = comp, \dp|MuxB|Selector5~0 , dp|MuxB|Selector5~0, RISC240_top, 1
instance = comp, \dp|MuxB|Selector5~1 , dp|MuxB|Selector5~1, RISC240_top, 1
instance = comp, \dp|MuxB|Selector5~2 , dp|MuxB|Selector5~2, RISC240_top, 1
instance = comp, \dp|MuxB|Selector5~3 , dp|MuxB|Selector5~3, RISC240_top, 1
instance = comp, \dp|MuxB|Selector5~4 , dp|MuxB|Selector5~4, RISC240_top, 1
instance = comp, \dp|pcReg|out[10] , dp|pcReg|out[10], RISC240_top, 1
instance = comp, \dp|MuxA|Selector5~0 , dp|MuxA|Selector5~0, RISC240_top, 1
instance = comp, \dp|MuxA|Selector5~1 , dp|MuxA|Selector5~1, RISC240_top, 1
instance = comp, \dp|MuxA|Selector5~2 , dp|MuxA|Selector5~2, RISC240_top, 1
instance = comp, \dp|MuxA|Selector5~3 , dp|MuxA|Selector5~3, RISC240_top, 1
instance = comp, \dp|MuxA|Selector5~4 , dp|MuxA|Selector5~4, RISC240_top, 1
instance = comp, \dp|MuxA|Selector5~5 , dp|MuxA|Selector5~5, RISC240_top, 1
instance = comp, \dp|rfile|reg2|out[9] , dp|rfile|reg2|out[9], RISC240_top, 1
instance = comp, \dp|rfile|reg3|out[9] , dp|rfile|reg3|out[9], RISC240_top, 1
instance = comp, \dp|rfile|reg1|out[9] , dp|rfile|reg1|out[9], RISC240_top, 1
instance = comp, \dp|rfile|reg7|out[9]~feeder , dp|rfile|reg7|out[9]~feeder, RISC240_top, 1
instance = comp, \dp|rfile|reg7|out[9] , dp|rfile|reg7|out[9], RISC240_top, 1
instance = comp, \dp|rfile|reg6|out[9] , dp|rfile|reg6|out[9], RISC240_top, 1
instance = comp, \dp|rfile|reg5|out[9]~feeder , dp|rfile|reg5|out[9]~feeder, RISC240_top, 1
instance = comp, \dp|rfile|reg5|out[9] , dp|rfile|reg5|out[9], RISC240_top, 1
instance = comp, \dp|rfile|reg4|out[9] , dp|rfile|reg4|out[9], RISC240_top, 1
instance = comp, \dp|MuxB|Selector6~0 , dp|MuxB|Selector6~0, RISC240_top, 1
instance = comp, \dp|MuxB|Selector6~1 , dp|MuxB|Selector6~1, RISC240_top, 1
instance = comp, \dp|MuxB|Selector6~2 , dp|MuxB|Selector6~2, RISC240_top, 1
instance = comp, \dp|MuxB|Selector6~3 , dp|MuxB|Selector6~3, RISC240_top, 1
instance = comp, \dp|MuxB|Selector6~4 , dp|MuxB|Selector6~4, RISC240_top, 1
instance = comp, \dp|pcReg|out[9] , dp|pcReg|out[9], RISC240_top, 1
instance = comp, \dp|MuxA|Selector6~0 , dp|MuxA|Selector6~0, RISC240_top, 1
instance = comp, \dp|MuxA|Selector6~1 , dp|MuxA|Selector6~1, RISC240_top, 1
instance = comp, \dp|MuxA|Selector6~2 , dp|MuxA|Selector6~2, RISC240_top, 1
instance = comp, \dp|MuxA|Selector6~3 , dp|MuxA|Selector6~3, RISC240_top, 1
instance = comp, \dp|MuxA|Selector6~4 , dp|MuxA|Selector6~4, RISC240_top, 1
instance = comp, \dp|MuxA|Selector6~5 , dp|MuxA|Selector6~5, RISC240_top, 1
instance = comp, \dp|pcReg|out[8] , dp|pcReg|out[8], RISC240_top, 1
instance = comp, \dp|rfile|reg2|out[8] , dp|rfile|reg2|out[8], RISC240_top, 1
instance = comp, \dp|rfile|reg3|out[8] , dp|rfile|reg3|out[8], RISC240_top, 1
instance = comp, \dp|rfile|reg1|out[8] , dp|rfile|reg1|out[8], RISC240_top, 1
instance = comp, \dp|rfile|reg5|out[8] , dp|rfile|reg5|out[8], RISC240_top, 1
instance = comp, \dp|rfile|reg7|out[8] , dp|rfile|reg7|out[8], RISC240_top, 1
instance = comp, \dp|rfile|reg6|out[8]~feeder , dp|rfile|reg6|out[8]~feeder, RISC240_top, 1
instance = comp, \dp|rfile|reg6|out[8] , dp|rfile|reg6|out[8], RISC240_top, 1
instance = comp, \dp|rfile|reg4|out[8] , dp|rfile|reg4|out[8], RISC240_top, 1
instance = comp, \dp|MuxA|Selector7~3 , dp|MuxA|Selector7~3, RISC240_top, 1
instance = comp, \dp|MuxA|Selector7~4 , dp|MuxA|Selector7~4, RISC240_top, 1
instance = comp, \dp|MuxA|Selector7~5 , dp|MuxA|Selector7~5, RISC240_top, 1
instance = comp, \dp|MuxA|Selector7~6 , dp|MuxA|Selector7~6, RISC240_top, 1
instance = comp, \dp|MuxA|Selector7~7 , dp|MuxA|Selector7~7, RISC240_top, 1
instance = comp, \dp|MuxA|Selector7~8 , dp|MuxA|Selector7~8, RISC240_top, 1
instance = comp, \dp|MuxB|Selector7~0 , dp|MuxB|Selector7~0, RISC240_top, 1
instance = comp, \dp|MuxB|Selector7~1 , dp|MuxB|Selector7~1, RISC240_top, 1
instance = comp, \dp|MuxB|Selector7~2 , dp|MuxB|Selector7~2, RISC240_top, 1
instance = comp, \dp|MuxB|Selector7~3 , dp|MuxB|Selector7~3, RISC240_top, 1
instance = comp, \dp|MuxB|Selector7~4 , dp|MuxB|Selector7~4, RISC240_top, 1
instance = comp, \dp|alu_dp|Add0~12 , dp|alu_dp|Add0~12, RISC240_top, 1
instance = comp, \dp|alu_dp|Add0~14 , dp|alu_dp|Add0~14, RISC240_top, 1
instance = comp, \dp|alu_dp|Add0~16 , dp|alu_dp|Add0~16, RISC240_top, 1
instance = comp, \dp|alu_dp|Add0~18 , dp|alu_dp|Add0~18, RISC240_top, 1
instance = comp, \dp|alu_dp|Add0~20 , dp|alu_dp|Add0~20, RISC240_top, 1
instance = comp, \dp|alu_dp|Add0~22 , dp|alu_dp|Add0~22, RISC240_top, 1
instance = comp, \dp|alu_dp|Add0~24 , dp|alu_dp|Add0~24, RISC240_top, 1
instance = comp, \dp|alu_dp|Add2~0 , dp|alu_dp|Add2~0, RISC240_top, 1
instance = comp, \dp|alu_dp|Add2~2 , dp|alu_dp|Add2~2, RISC240_top, 1
instance = comp, \dp|alu_dp|Add2~4 , dp|alu_dp|Add2~4, RISC240_top, 1
instance = comp, \dp|alu_dp|Add2~6 , dp|alu_dp|Add2~6, RISC240_top, 1
instance = comp, \dp|alu_dp|Add2~8 , dp|alu_dp|Add2~8, RISC240_top, 1
instance = comp, \dp|alu_dp|Add2~10 , dp|alu_dp|Add2~10, RISC240_top, 1
instance = comp, \dp|alu_dp|Add2~12 , dp|alu_dp|Add2~12, RISC240_top, 1
instance = comp, \dp|alu_dp|Add2~14 , dp|alu_dp|Add2~14, RISC240_top, 1
instance = comp, \dp|alu_dp|Add2~16 , dp|alu_dp|Add2~16, RISC240_top, 1
instance = comp, \dp|alu_dp|Add2~18 , dp|alu_dp|Add2~18, RISC240_top, 1
instance = comp, \dp|alu_dp|Add2~20 , dp|alu_dp|Add2~20, RISC240_top, 1
instance = comp, \dp|alu_dp|Add2~22 , dp|alu_dp|Add2~22, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector4~7 , dp|alu_dp|Selector4~7, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector4~8 , dp|alu_dp|Selector4~8, RISC240_top, 1
instance = comp, \dp|rfile|reg2|out[2]~feeder , dp|rfile|reg2|out[2]~feeder, RISC240_top, 1
instance = comp, \dp|rfile|reg2|out[2] , dp|rfile|reg2|out[2], RISC240_top, 1
instance = comp, \dp|rfile|reg3|out[2] , dp|rfile|reg3|out[2], RISC240_top, 1
instance = comp, \dp|rfile|reg1|out[2] , dp|rfile|reg1|out[2], RISC240_top, 1
instance = comp, \dp|rfile|reg7|out[2] , dp|rfile|reg7|out[2], RISC240_top, 1
instance = comp, \dp|rfile|reg5|out[2]~feeder , dp|rfile|reg5|out[2]~feeder, RISC240_top, 1
instance = comp, \dp|rfile|reg5|out[2] , dp|rfile|reg5|out[2], RISC240_top, 1
instance = comp, \dp|rfile|reg4|out[2] , dp|rfile|reg4|out[2], RISC240_top, 1
instance = comp, \dp|rfile|reg6|out[2]~feeder , dp|rfile|reg6|out[2]~feeder, RISC240_top, 1
instance = comp, \dp|rfile|reg6|out[2] , dp|rfile|reg6|out[2], RISC240_top, 1
instance = comp, \dp|MuxB|Selector13~0 , dp|MuxB|Selector13~0, RISC240_top, 1
instance = comp, \dp|MuxB|Selector13~1 , dp|MuxB|Selector13~1, RISC240_top, 1
instance = comp, \dp|MuxB|Selector13~2 , dp|MuxB|Selector13~2, RISC240_top, 1
instance = comp, \dp|MuxB|Selector13~3 , dp|MuxB|Selector13~3, RISC240_top, 1
instance = comp, \dp|MuxB|Selector13~4 , dp|MuxB|Selector13~4, RISC240_top, 1
instance = comp, \SW[0]~input , SW[0]~input, RISC240_top, 1
instance = comp, \dp|a|bus[0]~7 , dp|a|bus[0]~7, RISC240_top, 1
instance = comp, \dp|memDataReg|out[0]~12 , dp|memDataReg|out[0]~12, RISC240_top, 1
instance = comp, \SW[8]~input , SW[8]~input, RISC240_top, 1
instance = comp, \dp|memDataReg|out[0] , dp|memDataReg|out[0], RISC240_top, 1
instance = comp, \dp|rfile|reg3|out[0] , dp|rfile|reg3|out[0], RISC240_top, 1
instance = comp, \dp|rfile|reg2|out[0] , dp|rfile|reg2|out[0], RISC240_top, 1
instance = comp, \dp|rfile|reg1|out[0]~feeder , dp|rfile|reg1|out[0]~feeder, RISC240_top, 1
instance = comp, \dp|rfile|reg1|out[0] , dp|rfile|reg1|out[0], RISC240_top, 1
instance = comp, \dp|rfile|reg6|out[0]~feeder , dp|rfile|reg6|out[0]~feeder, RISC240_top, 1
instance = comp, \dp|rfile|reg6|out[0] , dp|rfile|reg6|out[0], RISC240_top, 1
instance = comp, \dp|rfile|reg4|out[0]~feeder , dp|rfile|reg4|out[0]~feeder, RISC240_top, 1
instance = comp, \dp|rfile|reg4|out[0] , dp|rfile|reg4|out[0], RISC240_top, 1
instance = comp, \dp|MuxB|Selector15~0 , dp|MuxB|Selector15~0, RISC240_top, 1
instance = comp, \dp|rfile|reg7|out[0]~feeder , dp|rfile|reg7|out[0]~feeder, RISC240_top, 1
instance = comp, \dp|rfile|reg7|out[0] , dp|rfile|reg7|out[0], RISC240_top, 1
instance = comp, \dp|rfile|reg5|out[0] , dp|rfile|reg5|out[0], RISC240_top, 1
instance = comp, \dp|MuxB|Selector15~1 , dp|MuxB|Selector15~1, RISC240_top, 1
instance = comp, \dp|MuxB|Selector15~2 , dp|MuxB|Selector15~2, RISC240_top, 1
instance = comp, \dp|MuxB|Selector15~3 , dp|MuxB|Selector15~3, RISC240_top, 1
instance = comp, \dp|MuxB|Selector15~4 , dp|MuxB|Selector15~4, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight0~4 , dp|alu_dp|ShiftRight0~4, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight1~0 , dp|alu_dp|ShiftRight1~0, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight0~5 , dp|alu_dp|ShiftRight0~5, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector13~45 , dp|alu_dp|Selector13~45, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight0~6 , dp|alu_dp|ShiftRight0~6, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight1~1 , dp|alu_dp|ShiftRight1~1, RISC240_top, 1
instance = comp, \dp|MuxA|Selector3~0 , dp|MuxA|Selector3~0, RISC240_top, 1
instance = comp, \dp|MuxA|Selector3~1 , dp|MuxA|Selector3~1, RISC240_top, 1
instance = comp, \dp|MuxA|Selector3~2 , dp|MuxA|Selector3~2, RISC240_top, 1
instance = comp, \dp|MuxA|Selector3~3 , dp|MuxA|Selector3~3, RISC240_top, 1
instance = comp, \dp|MuxA|Selector3~4 , dp|MuxA|Selector3~4, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector4~9 , dp|alu_dp|Selector4~9, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector5~29 , dp|alu_dp|Selector5~29, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector4~10 , dp|alu_dp|Selector4~10, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector4~11 , dp|alu_dp|Selector4~11, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector13~46 , dp|alu_dp|Selector13~46, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector4~24 , dp|alu_dp|Selector4~24, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector4~12 , dp|alu_dp|Selector4~12, RISC240_top, 1
instance = comp, \cp|Equal6~13 , cp|Equal6~13, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector4~23 , dp|alu_dp|Selector4~23, RISC240_top, 1
instance = comp, \dp|rfile|reg3|out[3]~feeder , dp|rfile|reg3|out[3]~feeder, RISC240_top, 1
instance = comp, \dp|rfile|reg3|out[3] , dp|rfile|reg3|out[3], RISC240_top, 1
instance = comp, \dp|rfile|reg2|out[3] , dp|rfile|reg2|out[3], RISC240_top, 1
instance = comp, \dp|rfile|reg7|out[3]~feeder , dp|rfile|reg7|out[3]~feeder, RISC240_top, 1
instance = comp, \dp|rfile|reg7|out[3] , dp|rfile|reg7|out[3], RISC240_top, 1
instance = comp, \dp|rfile|reg6|out[3] , dp|rfile|reg6|out[3], RISC240_top, 1
instance = comp, \dp|rfile|reg4|out[3] , dp|rfile|reg4|out[3], RISC240_top, 1
instance = comp, \dp|rfile|reg5|out[3]~feeder , dp|rfile|reg5|out[3]~feeder, RISC240_top, 1
instance = comp, \dp|rfile|reg5|out[3] , dp|rfile|reg5|out[3], RISC240_top, 1
instance = comp, \dp|MuxB|Selector12~0 , dp|MuxB|Selector12~0, RISC240_top, 1
instance = comp, \dp|MuxB|Selector12~1 , dp|MuxB|Selector12~1, RISC240_top, 1
instance = comp, \dp|rfile|reg1|out[3] , dp|rfile|reg1|out[3], RISC240_top, 1
instance = comp, \dp|MuxB|Selector12~2 , dp|MuxB|Selector12~2, RISC240_top, 1
instance = comp, \dp|MuxB|Selector12~3 , dp|MuxB|Selector12~3, RISC240_top, 1
instance = comp, \dp|MuxB|Selector12~4 , dp|MuxB|Selector12~4, RISC240_top, 1
instance = comp, \dp|alu_dp|Add1~0 , dp|alu_dp|Add1~0, RISC240_top, 1
instance = comp, \dp|alu_dp|Add1~2 , dp|alu_dp|Add1~2, RISC240_top, 1
instance = comp, \dp|alu_dp|Add1~4 , dp|alu_dp|Add1~4, RISC240_top, 1
instance = comp, \dp|alu_dp|Add1~6 , dp|alu_dp|Add1~6, RISC240_top, 1
instance = comp, \dp|alu_dp|Add1~8 , dp|alu_dp|Add1~8, RISC240_top, 1
instance = comp, \dp|alu_dp|Add1~10 , dp|alu_dp|Add1~10, RISC240_top, 1
instance = comp, \dp|alu_dp|Add1~12 , dp|alu_dp|Add1~12, RISC240_top, 1
instance = comp, \dp|alu_dp|Add1~14 , dp|alu_dp|Add1~14, RISC240_top, 1
instance = comp, \dp|alu_dp|Add1~16 , dp|alu_dp|Add1~16, RISC240_top, 1
instance = comp, \dp|alu_dp|Add1~18 , dp|alu_dp|Add1~18, RISC240_top, 1
instance = comp, \dp|alu_dp|Add1~20 , dp|alu_dp|Add1~20, RISC240_top, 1
instance = comp, \dp|alu_dp|Add1~22 , dp|alu_dp|Add1~22, RISC240_top, 1
instance = comp, \dp|alu_dp|Add1~24 , dp|alu_dp|Add1~24, RISC240_top, 1
instance = comp, \dp|alu_dp|out~0 , dp|alu_dp|out~0, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector12~0 , dp|alu_dp|Selector12~0, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~3 , dp|alu_dp|ShiftLeft0~3, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~17 , dp|alu_dp|ShiftLeft0~17, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector4~16 , dp|alu_dp|Selector4~16, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~9 , dp|alu_dp|ShiftLeft0~9, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~6 , dp|alu_dp|ShiftLeft0~6, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~7 , dp|alu_dp|ShiftLeft0~7, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~8 , dp|alu_dp|ShiftLeft0~8, RISC240_top, 1
instance = comp, \dp|MuxA|Selector15~0 , dp|MuxA|Selector15~0, RISC240_top, 1
instance = comp, \dp|MuxA|Selector15~1 , dp|MuxA|Selector15~1, RISC240_top, 1
instance = comp, \dp|MuxA|Selector15~2 , dp|MuxA|Selector15~2, RISC240_top, 1
instance = comp, \dp|MuxA|Selector15~3 , dp|MuxA|Selector15~3, RISC240_top, 1
instance = comp, \dp|MuxA|Selector15~4 , dp|MuxA|Selector15~4, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~15 , dp|alu_dp|ShiftLeft0~15, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~12 , dp|alu_dp|ShiftLeft0~12, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~13 , dp|alu_dp|ShiftLeft0~13, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~14 , dp|alu_dp|ShiftLeft0~14, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~16 , dp|alu_dp|ShiftLeft0~16, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~11 , dp|alu_dp|ShiftLeft0~11, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector4~13 , dp|alu_dp|Selector4~13, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~10 , dp|alu_dp|ShiftLeft0~10, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector4~14 , dp|alu_dp|Selector4~14, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector4~15 , dp|alu_dp|Selector4~15, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector4~17 , dp|alu_dp|Selector4~17, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector4~18 , dp|alu_dp|Selector4~18, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector4~19 , dp|alu_dp|Selector4~19, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector4~20 , dp|alu_dp|Selector4~20, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector4~21 , dp|alu_dp|Selector4~21, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector4~22 , dp|alu_dp|Selector4~22, RISC240_top, 1
instance = comp, \dp|choose_output|Y[12]~0 , dp|choose_output|Y[12]~0, RISC240_top, 1
instance = comp, \dp|pcReg|out[12] , dp|pcReg|out[12], RISC240_top, 1
instance = comp, \dp|MuxA|Selector3~5 , dp|MuxA|Selector3~5, RISC240_top, 1
instance = comp, \dp|alu_dp|Add2~24 , dp|alu_dp|Add2~24, RISC240_top, 1
instance = comp, \dp|alu_dp|Add2~26 , dp|alu_dp|Add2~26, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector2~10 , dp|alu_dp|Selector2~10, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector2~12 , dp|alu_dp|Selector2~12, RISC240_top, 1
instance = comp, \dp|MuxB|Selector2~0 , dp|MuxB|Selector2~0, RISC240_top, 1
instance = comp, \dp|MuxB|Selector2~1 , dp|MuxB|Selector2~1, RISC240_top, 1
instance = comp, \dp|MuxB|Selector2~2 , dp|MuxB|Selector2~2, RISC240_top, 1
instance = comp, \dp|MuxB|Selector2~3 , dp|MuxB|Selector2~3, RISC240_top, 1
instance = comp, \dp|MuxB|Selector2~4 , dp|MuxB|Selector2~4, RISC240_top, 1
instance = comp, \dp|alu_dp|Add0~26 , dp|alu_dp|Add0~26, RISC240_top, 1
instance = comp, \dp|alu_dp|Add0~28 , dp|alu_dp|Add0~28, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector2~6 , dp|alu_dp|Selector2~6, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector2~14 , dp|alu_dp|Selector2~14, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight1~3 , dp|alu_dp|ShiftRight1~3, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight1~4 , dp|alu_dp|ShiftRight1~4, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight0~10 , dp|alu_dp|ShiftRight0~10, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~33 , dp|alu_dp|ShiftLeft0~33, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~34 , dp|alu_dp|ShiftLeft0~34, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~31 , dp|alu_dp|ShiftLeft0~31, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~32 , dp|alu_dp|ShiftLeft0~32, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~35 , dp|alu_dp|ShiftLeft0~35, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~26 , dp|alu_dp|ShiftLeft0~26, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~27 , dp|alu_dp|ShiftLeft0~27, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~28 , dp|alu_dp|ShiftLeft0~28, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~22 , dp|alu_dp|ShiftLeft0~22, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~29 , dp|alu_dp|ShiftLeft0~29, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~30 , dp|alu_dp|ShiftLeft0~30, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~36 , dp|alu_dp|ShiftLeft0~36, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector2~15 , dp|alu_dp|Selector2~15, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector2~16 , dp|alu_dp|Selector2~16, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector2~33 , dp|alu_dp|Selector2~33, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector2~24 , dp|alu_dp|Selector2~24, RISC240_top, 1
instance = comp, \dp|alu_dp|Add1~26 , dp|alu_dp|Add1~26, RISC240_top, 1
instance = comp, \dp|alu_dp|Add1~28 , dp|alu_dp|Add1~28, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector2~25 , dp|alu_dp|Selector2~25, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector2~26 , dp|alu_dp|Selector2~26, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector2~27 , dp|alu_dp|Selector2~27, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector2~20 , dp|alu_dp|Selector2~20, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector15~8 , dp|alu_dp|Selector15~8, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector2~21 , dp|alu_dp|Selector2~21, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector2~22 , dp|alu_dp|Selector2~22, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector2~23 , dp|alu_dp|Selector2~23, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector2~28 , dp|alu_dp|Selector2~28, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector2~32 , dp|alu_dp|Selector2~32, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector2~17 , dp|alu_dp|Selector2~17, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector2~18 , dp|alu_dp|Selector2~18, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector2~19 , dp|alu_dp|Selector2~19, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector2~29 , dp|alu_dp|Selector2~29, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector2~30 , dp|alu_dp|Selector2~30, RISC240_top, 1
instance = comp, \dp|choose_output|Y[14]~2 , dp|choose_output|Y[14]~2, RISC240_top, 1
instance = comp, \dp|pcReg|out[14] , dp|pcReg|out[14], RISC240_top, 1
instance = comp, \dp|MuxA|Selector1~5 , dp|MuxA|Selector1~5, RISC240_top, 1
instance = comp, \dp|alu_dp|Add2~28 , dp|alu_dp|Add2~28, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector1~10 , dp|alu_dp|Selector1~10, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector1~12 , dp|alu_dp|Selector1~12, RISC240_top, 1
instance = comp, \dp|alu_dp|Add0~30 , dp|alu_dp|Add0~30, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector1~6 , dp|alu_dp|Selector1~6, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector1~14 , dp|alu_dp|Selector1~14, RISC240_top, 1
instance = comp, \dp|alu_dp|Add1~30 , dp|alu_dp|Add1~30, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector1~16 , dp|alu_dp|Selector1~16, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector1~15 , dp|alu_dp|Selector1~15, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~18 , dp|alu_dp|ShiftLeft0~18, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~39 , dp|alu_dp|ShiftLeft0~39, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~40 , dp|alu_dp|ShiftLeft0~40, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~37 , dp|alu_dp|ShiftLeft0~37, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~21 , dp|alu_dp|ShiftLeft0~21, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~38 , dp|alu_dp|ShiftLeft0~38, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~41 , dp|alu_dp|ShiftLeft0~41, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~42 , dp|alu_dp|ShiftLeft0~42, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~24 , dp|alu_dp|ShiftLeft0~24, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~43 , dp|alu_dp|ShiftLeft0~43, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~44 , dp|alu_dp|ShiftLeft0~44, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~45 , dp|alu_dp|ShiftLeft0~45, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~46 , dp|alu_dp|ShiftLeft0~46, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector1~17 , dp|alu_dp|Selector1~17, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector1~18 , dp|alu_dp|Selector1~18, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector1~30 , dp|alu_dp|Selector1~30, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight0~11 , dp|alu_dp|ShiftRight0~11, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector1~31 , dp|alu_dp|Selector1~31, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector1~32 , dp|alu_dp|Selector1~32, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector1~19 , dp|alu_dp|Selector1~19, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector1~20 , dp|alu_dp|Selector1~20, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector1~23 , dp|alu_dp|Selector1~23, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector1~21 , dp|alu_dp|Selector1~21, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector1~22 , dp|alu_dp|Selector1~22, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector1~24 , dp|alu_dp|Selector1~24, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector1~25 , dp|alu_dp|Selector1~25, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector1~26 , dp|alu_dp|Selector1~26, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector1~27 , dp|alu_dp|Selector1~27, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector1~35 , dp|alu_dp|Selector1~35, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector1~28 , dp|alu_dp|Selector1~28, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector1~36 , dp|alu_dp|Selector1~36, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector1~37 , dp|alu_dp|Selector1~37, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector1~29 , dp|alu_dp|Selector1~29, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector1~33 , dp|alu_dp|Selector1~33, RISC240_top, 1
instance = comp, \dp|choose_output|Y[15]~4 , dp|choose_output|Y[15]~4, RISC240_top, 1
instance = comp, \dp|memDataReg|out[15]~3 , dp|memDataReg|out[15]~3, RISC240_top, 1
instance = comp, \dp|memDataReg|out[15]~feeder , dp|memDataReg|out[15]~feeder, RISC240_top, 1
instance = comp, \dp|memDataReg|out[15] , dp|memDataReg|out[15], RISC240_top, 1
instance = comp, \dp|c|bus[15]~11 , dp|c|bus[15]~11, RISC240_top, 1
instance = comp, \dp|c|bus[13]~3 , dp|c|bus[13]~3, RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[48]~feeder , mem|mem|mem_rtl_0_bypass[48]~feeder, RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[48] , mem|mem|mem_rtl_0_bypass[48], RISC240_top, 1
instance = comp, \dp|c|bus[13]~4 , dp|c|bus[13]~4, RISC240_top, 1
instance = comp, \dp|c|bus[13]~5 , dp|c|bus[13]~5, RISC240_top, 1
instance = comp, \dp|c|bus[12]~0 , dp|c|bus[12]~0, RISC240_top, 1
instance = comp, \dp|c|bus[12]~1 , dp|c|bus[12]~1, RISC240_top, 1
instance = comp, \dp|c|bus[12]~2 , dp|c|bus[12]~2, RISC240_top, 1
instance = comp, \dp|c|bus[14]~6 , dp|c|bus[14]~6, RISC240_top, 1
instance = comp, \dp|c|bus[14]~7 , dp|c|bus[14]~7, RISC240_top, 1
instance = comp, \dp|c|bus[14]~8 , dp|c|bus[14]~8, RISC240_top, 1
instance = comp, \dp|memDataReg|out[14]~16 , dp|memDataReg|out[14]~16, RISC240_top, 1
instance = comp, \dp|memDataReg|out[14]~2 , dp|memDataReg|out[14]~2, RISC240_top, 1
instance = comp, \dp|memDataReg|out[14]~feeder , dp|memDataReg|out[14]~feeder, RISC240_top, 1
instance = comp, \dp|memDataReg|out[14] , dp|memDataReg|out[14], RISC240_top, 1
instance = comp, \dp|MuxB|Selector1~0 , dp|MuxB|Selector1~0, RISC240_top, 1
instance = comp, \dp|MuxB|Selector1~1 , dp|MuxB|Selector1~1, RISC240_top, 1
instance = comp, \dp|MuxB|Selector1~2 , dp|MuxB|Selector1~2, RISC240_top, 1
instance = comp, \dp|MuxB|Selector1~3 , dp|MuxB|Selector1~3, RISC240_top, 1
instance = comp, \dp|MuxB|Selector1~4 , dp|MuxB|Selector1~4, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~2 , dp|alu_dp|ShiftLeft0~2, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~5 , dp|alu_dp|ShiftLeft0~5, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector5~48 , dp|alu_dp|Selector5~48, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight1~8 , dp|alu_dp|ShiftRight1~8, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight1~12 , dp|alu_dp|ShiftRight1~12, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight1~13 , dp|alu_dp|ShiftRight1~13, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight0~8 , dp|alu_dp|ShiftRight0~8, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight0~21 , dp|alu_dp|ShiftRight0~21, RISC240_top, 1
instance = comp, \dp|alu_dp|out~4 , dp|alu_dp|out~4, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector5~30 , dp|alu_dp|Selector5~30, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight1~14 , dp|alu_dp|ShiftRight1~14, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector5~36 , dp|alu_dp|Selector5~36, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector5~37 , dp|alu_dp|Selector5~37, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector5~38 , dp|alu_dp|Selector5~38, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector5~47 , dp|alu_dp|Selector5~47, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector5~31 , dp|alu_dp|Selector5~31, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~51 , dp|alu_dp|ShiftLeft0~51, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector5~32 , dp|alu_dp|Selector5~32, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector5~39 , dp|alu_dp|Selector5~39, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector5~40 , dp|alu_dp|Selector5~40, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector5~41 , dp|alu_dp|Selector5~41, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector5~42 , dp|alu_dp|Selector5~42, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector5~35 , dp|alu_dp|Selector5~35, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector5~43 , dp|alu_dp|Selector5~43, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector5~44 , dp|alu_dp|Selector5~44, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector5~45 , dp|alu_dp|Selector5~45, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector5~49 , dp|alu_dp|Selector5~49, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector5~50 , dp|alu_dp|Selector5~50, RISC240_top, 1
instance = comp, \dp|choose_output|Y[11]~8 , dp|choose_output|Y[11]~8, RISC240_top, 1
instance = comp, \dp|a|bus[11]~5 , dp|a|bus[11]~5, RISC240_top, 1
instance = comp, \dp|memDataReg|out[11]~7 , dp|memDataReg|out[11]~7, RISC240_top, 1
instance = comp, \dp|memDataReg|out[11] , dp|memDataReg|out[11], RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[44]~feeder , mem|mem|mem_rtl_0_bypass[44]~feeder, RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[44] , mem|mem|mem_rtl_0_bypass[44], RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[43]~4 , mem|mem|mem_rtl_0_bypass[43]~4, RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[43] , mem|mem|mem_rtl_0_bypass[43], RISC240_top, 1
instance = comp, \mem|mem|mem~29 , mem|mem|mem~29, RISC240_top, 1
instance = comp, \mem|mem|mem~12 , mem|mem|mem~12, RISC240_top, 1
instance = comp, \dp|c|bus[11]~21 , dp|c|bus[11]~21, RISC240_top, 1
instance = comp, \dp|c|bus[11]~22 , dp|c|bus[11]~22, RISC240_top, 1
instance = comp, \dp|c|bus[11]~23 , dp|c|bus[11]~23, RISC240_top, 1
instance = comp, \mem|mem|mem~11 , mem|mem|mem~11, RISC240_top, 1
instance = comp, \dp|c|bus[10]~18 , dp|c|bus[10]~18, RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[41] , mem|mem|mem_rtl_0_bypass[41], RISC240_top, 1
instance = comp, \dp|c|bus[10]~19 , dp|c|bus[10]~19, RISC240_top, 1
instance = comp, \dp|c|bus[10]~20 , dp|c|bus[10]~20, RISC240_top, 1
instance = comp, \dp|c|bus[9]~15 , dp|c|bus[9]~15, RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[40]~feeder , mem|mem|mem_rtl_0_bypass[40]~feeder, RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[40] , mem|mem|mem_rtl_0_bypass[40], RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[39] , mem|mem|mem_rtl_0_bypass[39], RISC240_top, 1
instance = comp, \dp|c|bus[9]~16 , dp|c|bus[9]~16, RISC240_top, 1
instance = comp, \dp|c|bus[9]~17 , dp|c|bus[9]~17, RISC240_top, 1
instance = comp, \mem|mem|mem~9 , mem|mem|mem~9, RISC240_top, 1
instance = comp, \dp|c|bus[8]~12 , dp|c|bus[8]~12, RISC240_top, 1
instance = comp, \dp|c|bus[8]~13 , dp|c|bus[8]~13, RISC240_top, 1
instance = comp, \dp|c|bus[8]~14 , dp|c|bus[8]~14, RISC240_top, 1
instance = comp, \dp|c|bus[4]~24 , dp|c|bus[4]~24, RISC240_top, 1
instance = comp, \dp|c|bus[4]~25 , dp|c|bus[4]~25, RISC240_top, 1
instance = comp, \dp|c|bus[4]~26 , dp|c|bus[4]~26, RISC240_top, 1
instance = comp, \SW[4]~input , SW[4]~input, RISC240_top, 1
instance = comp, \dp|memDataReg|out[4]~18 , dp|memDataReg|out[4]~18, RISC240_top, 1
instance = comp, \dp|memDataReg|out[4]~8 , dp|memDataReg|out[4]~8, RISC240_top, 1
instance = comp, \dp|memDataReg|out[4]~feeder , dp|memDataReg|out[4]~feeder, RISC240_top, 1
instance = comp, \SW[12]~input , SW[12]~input, RISC240_top, 1
instance = comp, \dp|memDataReg|out[4] , dp|memDataReg|out[4], RISC240_top, 1
instance = comp, \dp|rfile|reg3|out[4]~feeder , dp|rfile|reg3|out[4]~feeder, RISC240_top, 1
instance = comp, \dp|rfile|reg3|out[4] , dp|rfile|reg3|out[4], RISC240_top, 1
instance = comp, \dp|rfile|reg2|out[4]~feeder , dp|rfile|reg2|out[4]~feeder, RISC240_top, 1
instance = comp, \dp|rfile|reg2|out[4] , dp|rfile|reg2|out[4], RISC240_top, 1
instance = comp, \dp|rfile|reg1|out[4] , dp|rfile|reg1|out[4], RISC240_top, 1
instance = comp, \dp|rfile|reg7|out[4]~feeder , dp|rfile|reg7|out[4]~feeder, RISC240_top, 1
instance = comp, \dp|rfile|reg7|out[4] , dp|rfile|reg7|out[4], RISC240_top, 1
instance = comp, \dp|rfile|reg6|out[4]~feeder , dp|rfile|reg6|out[4]~feeder, RISC240_top, 1
instance = comp, \dp|rfile|reg6|out[4] , dp|rfile|reg6|out[4], RISC240_top, 1
instance = comp, \dp|rfile|reg4|out[4] , dp|rfile|reg4|out[4], RISC240_top, 1
instance = comp, \dp|MuxB|Selector11~0 , dp|MuxB|Selector11~0, RISC240_top, 1
instance = comp, \dp|rfile|reg5|out[4]~feeder , dp|rfile|reg5|out[4]~feeder, RISC240_top, 1
instance = comp, \dp|rfile|reg5|out[4] , dp|rfile|reg5|out[4], RISC240_top, 1
instance = comp, \dp|MuxB|Selector11~1 , dp|MuxB|Selector11~1, RISC240_top, 1
instance = comp, \dp|MuxB|Selector11~2 , dp|MuxB|Selector11~2, RISC240_top, 1
instance = comp, \dp|MuxB|Selector11~3 , dp|MuxB|Selector11~3, RISC240_top, 1
instance = comp, \dp|MuxB|Selector11~4 , dp|MuxB|Selector11~4, RISC240_top, 1
instance = comp, \dp|alu_dp|Add0~0 , dp|alu_dp|Add0~0, RISC240_top, 1
instance = comp, \dp|alu_dp|Add0~2 , dp|alu_dp|Add0~2, RISC240_top, 1
instance = comp, \dp|alu_dp|Add0~4 , dp|alu_dp|Add0~4, RISC240_top, 1
instance = comp, \dp|alu_dp|Add0~6 , dp|alu_dp|Add0~6, RISC240_top, 1
instance = comp, \dp|alu_dp|Add0~8 , dp|alu_dp|Add0~8, RISC240_top, 1
instance = comp, \dp|alu_dp|Add0~10 , dp|alu_dp|Add0~10, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector13~27 , dp|alu_dp|Selector13~27, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector13~28 , dp|alu_dp|Selector13~28, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector12~16 , dp|alu_dp|Selector12~16, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector12~17 , dp|alu_dp|Selector12~17, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector13~48 , dp|alu_dp|Selector13~48, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector12~11 , dp|alu_dp|Selector12~11, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector13~24 , dp|alu_dp|Selector13~24, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector13~25 , dp|alu_dp|Selector13~25, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector13~26 , dp|alu_dp|Selector13~26, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector12~13 , dp|alu_dp|Selector12~13, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector12~12 , dp|alu_dp|Selector12~12, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector10~7 , dp|alu_dp|Selector10~7, RISC240_top, 1
instance = comp, \dp|pcReg|out[6] , dp|pcReg|out[6], RISC240_top, 1
instance = comp, \dp|alu_dp|out~7 , dp|alu_dp|out~7, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector12~1 , dp|alu_dp|Selector12~1, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector10~0 , dp|alu_dp|Selector10~0, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector10~1 , dp|alu_dp|Selector10~1, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight0~17 , dp|alu_dp|ShiftRight0~17, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight1~9 , dp|alu_dp|ShiftRight1~9, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight1~18 , dp|alu_dp|ShiftRight1~18, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight1~17 , dp|alu_dp|ShiftRight1~17, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight1~19 , dp|alu_dp|ShiftRight1~19, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight0~26 , dp|alu_dp|ShiftRight0~26, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector12~7 , dp|alu_dp|Selector12~7, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector12~8 , dp|alu_dp|Selector12~8, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector10~2 , dp|alu_dp|Selector10~2, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector13~23 , dp|alu_dp|Selector13~23, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector10~3 , dp|alu_dp|Selector10~3, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector10~4 , dp|alu_dp|Selector10~4, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector10~5 , dp|alu_dp|Selector10~5, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector10~6 , dp|alu_dp|Selector10~6, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector10~8 , dp|alu_dp|Selector10~8, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector10~9 , dp|alu_dp|Selector10~9, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector10~10 , dp|alu_dp|Selector10~10, RISC240_top, 1
instance = comp, \dp|choose_output|Y[6]~11 , dp|choose_output|Y[6]~11, RISC240_top, 1
instance = comp, \dp|memAddrReg|out[5] , dp|memAddrReg|out[5], RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[34]~feeder , mem|mem|mem_rtl_0_bypass[34]~feeder, RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[34] , mem|mem|mem_rtl_0_bypass[34], RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[33] , mem|mem|mem_rtl_0_bypass[33], RISC240_top, 1
instance = comp, \mem|mem|mem~7feeder , mem|mem|mem~7feeder, RISC240_top, 1
instance = comp, \mem|mem|mem~7 , mem|mem|mem~7, RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[36]~feeder , mem|mem|mem_rtl_0_bypass[36]~feeder, RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[36] , mem|mem|mem_rtl_0_bypass[36], RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[35] , mem|mem|mem_rtl_0_bypass[35], RISC240_top, 1
instance = comp, \mem|mem|mem~8 , mem|mem|mem~8, RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0|auto_generated|ram_block1a0 , mem|mem|mem_rtl_0|auto_generated|ram_block1a0, RISC240_top, 1
instance = comp, \dp|c|bus[7]~33 , dp|c|bus[7]~33, RISC240_top, 1
instance = comp, \dp|c|bus[7]~34 , dp|c|bus[7]~34, RISC240_top, 1
instance = comp, \dp|a|bus[7]~6 , dp|a|bus[7]~6, RISC240_top, 1
instance = comp, \dp|memDataReg|out[7]~11 , dp|memDataReg|out[7]~11, RISC240_top, 1
instance = comp, \dp|memDataReg|out[7] , dp|memDataReg|out[7], RISC240_top, 1
instance = comp, \dp|c|bus[7]~35 , dp|c|bus[7]~35, RISC240_top, 1
instance = comp, \dp|c|bus[6]~30 , dp|c|bus[6]~30, RISC240_top, 1
instance = comp, \dp|c|bus[6]~31 , dp|c|bus[6]~31, RISC240_top, 1
instance = comp, \dp|c|bus[6]~32 , dp|c|bus[6]~32, RISC240_top, 1
instance = comp, \dp|c|bus[3]~45 , dp|c|bus[3]~45, RISC240_top, 1
instance = comp, \dp|c|bus[3]~46 , dp|c|bus[3]~46, RISC240_top, 1
instance = comp, \dp|c|bus[3]~47 , dp|c|bus[3]~47, RISC240_top, 1
instance = comp, \dp|a|bus[3]~10 , dp|a|bus[3]~10, RISC240_top, 1
instance = comp, \dp|memDataReg|out[3]~15 , dp|memDataReg|out[3]~15, RISC240_top, 1
instance = comp, \SW[11]~input , SW[11]~input, RISC240_top, 1
instance = comp, \dp|memDataReg|out[3] , dp|memDataReg|out[3], RISC240_top, 1
instance = comp, \dp|MuxA|Selector12~0 , dp|MuxA|Selector12~0, RISC240_top, 1
instance = comp, \dp|MuxA|Selector12~1 , dp|MuxA|Selector12~1, RISC240_top, 1
instance = comp, \dp|MuxA|Selector12~2 , dp|MuxA|Selector12~2, RISC240_top, 1
instance = comp, \dp|MuxA|Selector12~3 , dp|MuxA|Selector12~3, RISC240_top, 1
instance = comp, \dp|MuxA|Selector12~4 , dp|MuxA|Selector12~4, RISC240_top, 1
instance = comp, \dp|MuxA|Selector12~5 , dp|MuxA|Selector12~5, RISC240_top, 1
instance = comp, \dp|DUT_multiply|a_register|Q[3] , dp|DUT_multiply|a_register|Q[3], RISC240_top, 1
instance = comp, \dp|DUT_multiply|ShiftLeft0~6 , dp|DUT_multiply|ShiftLeft0~6, RISC240_top, 1
instance = comp, \dp|DUT_multiply|ShiftLeft0~7 , dp|DUT_multiply|ShiftLeft0~7, RISC240_top, 1
instance = comp, \dp|DUT_multiply|select_for_add|Y[3]~25 , dp|DUT_multiply|select_for_add|Y[3]~25, RISC240_top, 1
instance = comp, \dp|DUT_multiply|product_register|Q[3] , dp|DUT_multiply|product_register|Q[3], RISC240_top, 1
instance = comp, \dp|alu_dp|Selector13~29 , dp|alu_dp|Selector13~29, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector13~32 , dp|alu_dp|Selector13~32, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector13~47 , dp|alu_dp|Selector13~47, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight0~13 , dp|alu_dp|ShiftRight0~13, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight1~20 , dp|alu_dp|ShiftRight1~20, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector13~31 , dp|alu_dp|Selector13~31, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight1~25 , dp|alu_dp|ShiftRight1~25, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight1~16 , dp|alu_dp|ShiftRight1~16, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector13~30 , dp|alu_dp|Selector13~30, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector13~36 , dp|alu_dp|Selector13~36, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector13~33 , dp|alu_dp|Selector13~33, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector13~34 , dp|alu_dp|Selector13~34, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector13~35 , dp|alu_dp|Selector13~35, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector13~37 , dp|alu_dp|Selector13~37, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector13~38 , dp|alu_dp|Selector13~38, RISC240_top, 1
instance = comp, \dp|alu_dp|out~9 , dp|alu_dp|out~9, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector13~39 , dp|alu_dp|Selector13~39, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector13~40 , dp|alu_dp|Selector13~40, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector13~41 , dp|alu_dp|Selector13~41, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector13~42 , dp|alu_dp|Selector13~42, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector13~43 , dp|alu_dp|Selector13~43, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector13~44 , dp|alu_dp|Selector13~44, RISC240_top, 1
instance = comp, \dp|choose_output|Y[3]~16 , dp|choose_output|Y[3]~16, RISC240_top, 1
instance = comp, \dp|memAddrReg|out[2] , dp|memAddrReg|out[2], RISC240_top, 1
instance = comp, \dp|c|bus[0]~36 , dp|c|bus[0]~36, RISC240_top, 1
instance = comp, \dp|c|bus[0]~37 , dp|c|bus[0]~37, RISC240_top, 1
instance = comp, \dp|c|bus[0]~38 , dp|c|bus[0]~38, RISC240_top, 1
instance = comp, \dp|c|bus[2]~42 , dp|c|bus[2]~42, RISC240_top, 1
instance = comp, \dp|c|bus[2]~43 , dp|c|bus[2]~43, RISC240_top, 1
instance = comp, \dp|c|bus[2]~44 , dp|c|bus[2]~44, RISC240_top, 1
instance = comp, \dp|a|bus[2]~9 , dp|a|bus[2]~9, RISC240_top, 1
instance = comp, \dp|memDataReg|out[2]~14 , dp|memDataReg|out[2]~14, RISC240_top, 1
instance = comp, \SW[10]~input , SW[10]~input, RISC240_top, 1
instance = comp, \dp|memDataReg|out[2] , dp|memDataReg|out[2], RISC240_top, 1
instance = comp, \dp|MuxA|Selector13~0 , dp|MuxA|Selector13~0, RISC240_top, 1
instance = comp, \dp|MuxA|Selector13~1 , dp|MuxA|Selector13~1, RISC240_top, 1
instance = comp, \dp|MuxA|Selector13~2 , dp|MuxA|Selector13~2, RISC240_top, 1
instance = comp, \dp|MuxA|Selector13~3 , dp|MuxA|Selector13~3, RISC240_top, 1
instance = comp, \dp|MuxA|Selector13~4 , dp|MuxA|Selector13~4, RISC240_top, 1
instance = comp, \dp|MuxA|Selector13~5 , dp|MuxA|Selector13~5, RISC240_top, 1
instance = comp, \dp|DUT_multiply|a_register|Q[2] , dp|DUT_multiply|a_register|Q[2], RISC240_top, 1
instance = comp, \dp|DUT_multiply|ShiftLeft0~11 , dp|DUT_multiply|ShiftLeft0~11, RISC240_top, 1
instance = comp, \dp|DUT_multiply|ShiftLeft0~12 , dp|DUT_multiply|ShiftLeft0~12, RISC240_top, 1
instance = comp, \dp|DUT_multiply|select_for_add|Y[2]~26 , dp|DUT_multiply|select_for_add|Y[2]~26, RISC240_top, 1
instance = comp, \dp|DUT_multiply|product_register|Q[2] , dp|DUT_multiply|product_register|Q[2], RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight0~20 , dp|alu_dp|ShiftRight0~20, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight1~15 , dp|alu_dp|ShiftRight1~15, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight1~23 , dp|alu_dp|ShiftRight1~23, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight1~10 , dp|alu_dp|ShiftRight1~10, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight1~11 , dp|alu_dp|ShiftRight1~11, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector14~0 , dp|alu_dp|Selector14~0, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector14~1 , dp|alu_dp|Selector14~1, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector14~2 , dp|alu_dp|Selector14~2, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector14~3 , dp|alu_dp|Selector14~3, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector14~4 , dp|alu_dp|Selector14~4, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector14~5 , dp|alu_dp|Selector14~5, RISC240_top, 1
instance = comp, \dp|alu_dp|out~8 , dp|alu_dp|out~8, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~55 , dp|alu_dp|ShiftLeft0~55, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector14~6 , dp|alu_dp|Selector14~6, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector14~7 , dp|alu_dp|Selector14~7, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector14~8 , dp|alu_dp|Selector14~8, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector14~9 , dp|alu_dp|Selector14~9, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector14~10 , dp|alu_dp|Selector14~10, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector14~11 , dp|alu_dp|Selector14~11, RISC240_top, 1
instance = comp, \dp|choose_output|Y[2]~15 , dp|choose_output|Y[2]~15, RISC240_top, 1
instance = comp, \dp|instrReg|out[2] , dp|instrReg|out[2], RISC240_top, 1
instance = comp, \dp|MuxB|Selector8~0 , dp|MuxB|Selector8~0, RISC240_top, 1
instance = comp, \dp|rfile|reg3|out[5]~feeder , dp|rfile|reg3|out[5]~feeder, RISC240_top, 1
instance = comp, \dp|rfile|reg3|out[5] , dp|rfile|reg3|out[5], RISC240_top, 1
instance = comp, \dp|rfile|reg2|out[5] , dp|rfile|reg2|out[5], RISC240_top, 1
instance = comp, \dp|rfile|reg1|out[5] , dp|rfile|reg1|out[5], RISC240_top, 1
instance = comp, \dp|rfile|reg7|out[5] , dp|rfile|reg7|out[5], RISC240_top, 1
instance = comp, \dp|rfile|reg6|out[5] , dp|rfile|reg6|out[5], RISC240_top, 1
instance = comp, \dp|rfile|reg4|out[5] , dp|rfile|reg4|out[5], RISC240_top, 1
instance = comp, \dp|rfile|reg5|out[5] , dp|rfile|reg5|out[5], RISC240_top, 1
instance = comp, \dp|MuxB|Selector10~0 , dp|MuxB|Selector10~0, RISC240_top, 1
instance = comp, \dp|MuxB|Selector10~1 , dp|MuxB|Selector10~1, RISC240_top, 1
instance = comp, \dp|MuxB|Selector10~2 , dp|MuxB|Selector10~2, RISC240_top, 1
instance = comp, \dp|MuxB|Selector10~3 , dp|MuxB|Selector10~3, RISC240_top, 1
instance = comp, \dp|MuxB|Selector10~4 , dp|MuxB|Selector10~4, RISC240_top, 1
instance = comp, \dp|DUT_multiply|b_register|Q[5] , dp|DUT_multiply|b_register|Q[5], RISC240_top, 1
instance = comp, \dp|DUT_multiply|b_register|Q[4] , dp|DUT_multiply|b_register|Q[4], RISC240_top, 1
instance = comp, \dp|DUT_multiply|b_register|Q[3] , dp|DUT_multiply|b_register|Q[3], RISC240_top, 1
instance = comp, \dp|DUT_multiply|b_register|Q[2] , dp|DUT_multiply|b_register|Q[2], RISC240_top, 1
instance = comp, \dp|DUT_multiply|b_register|Q[1] , dp|DUT_multiply|b_register|Q[1], RISC240_top, 1
instance = comp, \dp|DUT_multiply|b_register|Q[0] , dp|DUT_multiply|b_register|Q[0], RISC240_top, 1
instance = comp, \dp|DUT_multiply|Add0~1 , dp|DUT_multiply|Add0~1, RISC240_top, 1
instance = comp, \dp|DUT_multiply|Add0~2 , dp|DUT_multiply|Add0~2, RISC240_top, 1
instance = comp, \dp|DUT_multiply|Add0~4 , dp|DUT_multiply|Add0~4, RISC240_top, 1
instance = comp, \dp|DUT_multiply|Add0~6 , dp|DUT_multiply|Add0~6, RISC240_top, 1
instance = comp, \dp|DUT_multiply|Add0~8 , dp|DUT_multiply|Add0~8, RISC240_top, 1
instance = comp, \dp|DUT_multiply|Add0~10 , dp|DUT_multiply|Add0~10, RISC240_top, 1
instance = comp, \dp|DUT_multiply|Add0~12 , dp|DUT_multiply|Add0~12, RISC240_top, 1
instance = comp, \dp|DUT_multiply|Add0~14 , dp|DUT_multiply|Add0~14, RISC240_top, 1
instance = comp, \dp|DUT_multiply|Add0~16 , dp|DUT_multiply|Add0~16, RISC240_top, 1
instance = comp, \dp|DUT_multiply|ShiftRight0~10 , dp|DUT_multiply|ShiftRight0~10, RISC240_top, 1
instance = comp, \dp|DUT_multiply|select_for_add|Y[8]~12 , dp|DUT_multiply|select_for_add|Y[8]~12, RISC240_top, 1
instance = comp, \dp|DUT_multiply|select_for_add|Y[8]~13 , dp|DUT_multiply|select_for_add|Y[8]~13, RISC240_top, 1
instance = comp, \dp|DUT_multiply|select_for_add|Y[8]~14 , dp|DUT_multiply|select_for_add|Y[8]~14, RISC240_top, 1
instance = comp, \dp|DUT_multiply|select_for_add|Y[8]~15 , dp|DUT_multiply|select_for_add|Y[8]~15, RISC240_top, 1
instance = comp, \dp|DUT_multiply|product_register|Q[8] , dp|DUT_multiply|product_register|Q[8], RISC240_top, 1
instance = comp, \dp|alu_dp|Selector8~15 , dp|alu_dp|Selector8~15, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector8~13 , dp|alu_dp|Selector8~13, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector8~11 , dp|alu_dp|Selector8~11, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector8~9 , dp|alu_dp|Selector8~9, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector8~32 , dp|alu_dp|Selector8~32, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector8~10 , dp|alu_dp|Selector8~10, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector8~12 , dp|alu_dp|Selector8~12, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector8~14 , dp|alu_dp|Selector8~14, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector8~8 , dp|alu_dp|Selector8~8, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector8~16 , dp|alu_dp|Selector8~16, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector8~25 , dp|alu_dp|Selector8~25, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector8~26 , dp|alu_dp|Selector8~26, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector8~27 , dp|alu_dp|Selector8~27, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector8~28 , dp|alu_dp|Selector8~28, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector8~22 , dp|alu_dp|Selector8~22, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector8~23 , dp|alu_dp|Selector8~23, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector8~34 , dp|alu_dp|Selector8~34, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector8~24 , dp|alu_dp|Selector8~24, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector8~29 , dp|alu_dp|Selector8~29, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight0~12 , dp|alu_dp|ShiftRight0~12, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight0~14 , dp|alu_dp|ShiftRight0~14, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight0~15 , dp|alu_dp|ShiftRight0~15, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight1~5 , dp|alu_dp|ShiftRight1~5, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight0~38 , dp|alu_dp|ShiftRight0~38, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~47 , dp|alu_dp|ShiftLeft0~47, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~48 , dp|alu_dp|ShiftLeft0~48, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~49 , dp|alu_dp|ShiftLeft0~49, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector8~17 , dp|alu_dp|Selector8~17, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector8~18 , dp|alu_dp|Selector8~18, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector8~35 , dp|alu_dp|Selector8~35, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector8~33 , dp|alu_dp|Selector8~33, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector8~19 , dp|alu_dp|Selector8~19, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector8~20 , dp|alu_dp|Selector8~20, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector8~21 , dp|alu_dp|Selector8~21, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector8~30 , dp|alu_dp|Selector8~30, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector8~31 , dp|alu_dp|Selector8~31, RISC240_top, 1
instance = comp, \dp|choose_output|Y[8]~5 , dp|choose_output|Y[8]~5, RISC240_top, 1
instance = comp, \dp|memAddrReg|out[7] , dp|memAddrReg|out[7], RISC240_top, 1
instance = comp, \mem|mem|mem~23 , mem|mem|mem~23, RISC240_top, 1
instance = comp, \dp|Equal0~0 , dp|Equal0~0, RISC240_top, 1
instance = comp, \mem|mem|mem~24 , mem|mem|mem~24, RISC240_top, 1
instance = comp, \mem|mem|mem~6 , mem|mem|mem~6, RISC240_top, 1
instance = comp, \dp|c|bus[5]~27 , dp|c|bus[5]~27, RISC240_top, 1
instance = comp, \dp|c|bus[5]~28 , dp|c|bus[5]~28, RISC240_top, 1
instance = comp, \dp|c|bus[5]~29 , dp|c|bus[5]~29, RISC240_top, 1
instance = comp, \dp|memDataReg|out[5]~19 , dp|memDataReg|out[5]~19, RISC240_top, 1
instance = comp, \dp|memDataReg|out[5]~9 , dp|memDataReg|out[5]~9, RISC240_top, 1
instance = comp, \dp|memDataReg|out[5]~feeder , dp|memDataReg|out[5]~feeder, RISC240_top, 1
instance = comp, \SW[13]~input , SW[13]~input, RISC240_top, 1
instance = comp, \dp|memDataReg|out[5] , dp|memDataReg|out[5], RISC240_top, 1
instance = comp, \dp|MuxA|Selector10~0 , dp|MuxA|Selector10~0, RISC240_top, 1
instance = comp, \dp|MuxA|Selector10~1 , dp|MuxA|Selector10~1, RISC240_top, 1
instance = comp, \dp|MuxA|Selector10~2 , dp|MuxA|Selector10~2, RISC240_top, 1
instance = comp, \dp|MuxA|Selector10~3 , dp|MuxA|Selector10~3, RISC240_top, 1
instance = comp, \dp|MuxA|Selector10~4 , dp|MuxA|Selector10~4, RISC240_top, 1
instance = comp, \dp|MuxA|Selector10~5 , dp|MuxA|Selector10~5, RISC240_top, 1
instance = comp, \dp|DUT_multiply|a_register|Q[5] , dp|DUT_multiply|a_register|Q[5], RISC240_top, 1
instance = comp, \dp|DUT_multiply|ShiftLeft0~9 , dp|DUT_multiply|ShiftLeft0~9, RISC240_top, 1
instance = comp, \dp|DUT_multiply|select_for_add|Y[9]~8 , dp|DUT_multiply|select_for_add|Y[9]~8, RISC240_top, 1
instance = comp, \dp|DUT_multiply|select_for_add|Y[9]~11 , dp|DUT_multiply|select_for_add|Y[9]~11, RISC240_top, 1
instance = comp, \dp|DUT_multiply|product_register|Q[9] , dp|DUT_multiply|product_register|Q[9], RISC240_top, 1
instance = comp, \dp|alu_dp|Selector7~12 , dp|alu_dp|Selector7~12, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector7~13 , dp|alu_dp|Selector7~13, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight0~18 , dp|alu_dp|ShiftRight0~18, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight0~7 , dp|alu_dp|ShiftRight0~7, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight0~16 , dp|alu_dp|ShiftRight0~16, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight0~19 , dp|alu_dp|ShiftRight0~19, RISC240_top, 1
instance = comp, \dp|alu_dp|out~2 , dp|alu_dp|out~2, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight1~6 , dp|alu_dp|ShiftRight1~6, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight1~7 , dp|alu_dp|ShiftRight1~7, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector7~5 , dp|alu_dp|Selector7~5, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector7~6 , dp|alu_dp|Selector7~6, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector7~7 , dp|alu_dp|Selector7~7, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~19 , dp|alu_dp|ShiftLeft0~19, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~20 , dp|alu_dp|ShiftLeft0~20, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~23 , dp|alu_dp|ShiftLeft0~23, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~50 , dp|alu_dp|ShiftLeft0~50, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector7~8 , dp|alu_dp|Selector7~8, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector7~9 , dp|alu_dp|Selector7~9, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector7~10 , dp|alu_dp|Selector7~10, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector7~11 , dp|alu_dp|Selector7~11, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector7~14 , dp|alu_dp|Selector7~14, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector7~15 , dp|alu_dp|Selector7~15, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector7~16 , dp|alu_dp|Selector7~16, RISC240_top, 1
instance = comp, \dp|choose_output|Y[9]~6 , dp|choose_output|Y[9]~6, RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[20] , mem|mem|mem_rtl_0_bypass[20], RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[6] , mem|mem|mem_rtl_0_bypass[6], RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[4] , mem|mem|mem_rtl_0_bypass[4], RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[3] , mem|mem|mem_rtl_0_bypass[3], RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[5] , mem|mem|mem_rtl_0_bypass[5], RISC240_top, 1
instance = comp, \mem|mem|mem~17 , mem|mem|mem~17, RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[12] , mem|mem|mem_rtl_0_bypass[12], RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[14] , mem|mem|mem_rtl_0_bypass[14], RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[11] , mem|mem|mem_rtl_0_bypass[11], RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[13] , mem|mem|mem_rtl_0_bypass[13], RISC240_top, 1
instance = comp, \mem|mem|mem~19 , mem|mem|mem~19, RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[18] , mem|mem|mem_rtl_0_bypass[18], RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[17]~feeder , mem|mem|mem_rtl_0_bypass[17]~feeder, RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[17] , mem|mem|mem_rtl_0_bypass[17], RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[15] , mem|mem|mem_rtl_0_bypass[15], RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[16] , mem|mem|mem_rtl_0_bypass[16], RISC240_top, 1
instance = comp, \mem|mem|mem~20 , mem|mem|mem~20, RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[9]~feeder , mem|mem|mem_rtl_0_bypass[9]~feeder, RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[9] , mem|mem|mem_rtl_0_bypass[9], RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[8] , mem|mem|mem_rtl_0_bypass[8], RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[7] , mem|mem|mem_rtl_0_bypass[7], RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[10] , mem|mem|mem_rtl_0_bypass[10], RISC240_top, 1
instance = comp, \mem|mem|mem~18 , mem|mem|mem~18, RISC240_top, 1
instance = comp, \mem|mem|mem~21 , mem|mem|mem~21, RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[19] , mem|mem|mem_rtl_0_bypass[19], RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[0]~feeder , mem|mem|mem_rtl_0_bypass[0]~feeder, RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[0] , mem|mem|mem_rtl_0_bypass[0], RISC240_top, 1
instance = comp, \mem|mem|mem~22 , mem|mem|mem~22, RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[24]~feeder , mem|mem|mem_rtl_0_bypass[24]~feeder, RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[24] , mem|mem|mem_rtl_0_bypass[24], RISC240_top, 1
instance = comp, \mem|mem|mem_rtl_0_bypass[23] , mem|mem|mem_rtl_0_bypass[23], RISC240_top, 1
instance = comp, \mem|mem|mem~2feeder , mem|mem|mem~2feeder, RISC240_top, 1
instance = comp, \mem|mem|mem~2 , mem|mem|mem~2, RISC240_top, 1
instance = comp, \dp|c|bus[1]~39 , dp|c|bus[1]~39, RISC240_top, 1
instance = comp, \dp|c|bus[1]~40 , dp|c|bus[1]~40, RISC240_top, 1
instance = comp, \dp|c|bus[1]~41 , dp|c|bus[1]~41, RISC240_top, 1
instance = comp, \dp|a|bus[1]~8 , dp|a|bus[1]~8, RISC240_top, 1
instance = comp, \dp|memDataReg|out[1]~13 , dp|memDataReg|out[1]~13, RISC240_top, 1
instance = comp, \SW[9]~input , SW[9]~input, RISC240_top, 1
instance = comp, \dp|memDataReg|out[1] , dp|memDataReg|out[1], RISC240_top, 1
instance = comp, \dp|rfile|reg2|out[1] , dp|rfile|reg2|out[1], RISC240_top, 1
instance = comp, \dp|rfile|reg3|out[1]~feeder , dp|rfile|reg3|out[1]~feeder, RISC240_top, 1
instance = comp, \dp|rfile|reg3|out[1] , dp|rfile|reg3|out[1], RISC240_top, 1
instance = comp, \dp|rfile|reg1|out[1]~feeder , dp|rfile|reg1|out[1]~feeder, RISC240_top, 1
instance = comp, \dp|rfile|reg1|out[1] , dp|rfile|reg1|out[1], RISC240_top, 1
instance = comp, \dp|rfile|reg7|out[1]~feeder , dp|rfile|reg7|out[1]~feeder, RISC240_top, 1
instance = comp, \dp|rfile|reg7|out[1] , dp|rfile|reg7|out[1], RISC240_top, 1
instance = comp, \dp|rfile|reg6|out[1] , dp|rfile|reg6|out[1], RISC240_top, 1
instance = comp, \dp|rfile|reg4|out[1]~feeder , dp|rfile|reg4|out[1]~feeder, RISC240_top, 1
instance = comp, \dp|rfile|reg4|out[1] , dp|rfile|reg4|out[1], RISC240_top, 1
instance = comp, \dp|rfile|reg5|out[1]~feeder , dp|rfile|reg5|out[1]~feeder, RISC240_top, 1
instance = comp, \dp|rfile|reg5|out[1] , dp|rfile|reg5|out[1], RISC240_top, 1
instance = comp, \dp|MuxB|Selector14~0 , dp|MuxB|Selector14~0, RISC240_top, 1
instance = comp, \dp|MuxB|Selector14~1 , dp|MuxB|Selector14~1, RISC240_top, 1
instance = comp, \dp|MuxB|Selector14~2 , dp|MuxB|Selector14~2, RISC240_top, 1
instance = comp, \dp|MuxB|Selector14~3 , dp|MuxB|Selector14~3, RISC240_top, 1
instance = comp, \dp|MuxB|Selector14~4 , dp|MuxB|Selector14~4, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector15~17 , dp|alu_dp|Selector15~17, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector15~11 , dp|alu_dp|Selector15~11, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector15~15 , dp|alu_dp|Selector15~15, RISC240_top, 1
instance = comp, \dp|MuxA|Selector14~0 , dp|MuxA|Selector14~0, RISC240_top, 1
instance = comp, \dp|MuxA|Selector14~1 , dp|MuxA|Selector14~1, RISC240_top, 1
instance = comp, \dp|MuxA|Selector14~2 , dp|MuxA|Selector14~2, RISC240_top, 1
instance = comp, \dp|MuxA|Selector14~3 , dp|MuxA|Selector14~3, RISC240_top, 1
instance = comp, \dp|MuxA|Selector14~6 , dp|MuxA|Selector14~6, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector15~12 , dp|alu_dp|Selector15~12, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector15~31 , dp|alu_dp|Selector15~31, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector15~13 , dp|alu_dp|Selector15~13, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector15~14 , dp|alu_dp|Selector15~14, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector15~16 , dp|alu_dp|Selector15~16, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector15~18 , dp|alu_dp|Selector15~18, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector15~33 , dp|alu_dp|Selector15~33, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector15~24 , dp|alu_dp|Selector15~24, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector15~25 , dp|alu_dp|Selector15~25, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector15~26 , dp|alu_dp|Selector15~26, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector15~27 , dp|alu_dp|Selector15~27, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector15~28 , dp|alu_dp|Selector15~28, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight0~34 , dp|alu_dp|ShiftRight0~34, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight0~35 , dp|alu_dp|ShiftRight0~35, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight0~24 , dp|alu_dp|ShiftRight0~24, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight0~25 , dp|alu_dp|ShiftRight0~25, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight0~36 , dp|alu_dp|ShiftRight0~36, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight1~24 , dp|alu_dp|ShiftRight1~24, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~54 , dp|alu_dp|ShiftLeft0~54, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight1~26 , dp|alu_dp|ShiftRight1~26, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight0~37 , dp|alu_dp|ShiftRight0~37, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~53 , dp|alu_dp|ShiftLeft0~53, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector15~19 , dp|alu_dp|Selector15~19, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector15~20 , dp|alu_dp|Selector15~20, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector15~34 , dp|alu_dp|Selector15~34, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector15~32 , dp|alu_dp|Selector15~32, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector15~21 , dp|alu_dp|Selector15~21, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector15~22 , dp|alu_dp|Selector15~22, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector15~23 , dp|alu_dp|Selector15~23, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector15~29 , dp|alu_dp|Selector15~29, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector15~30 , dp|alu_dp|Selector15~30, RISC240_top, 1
instance = comp, \dp|choose_output|Y[1]~14 , dp|choose_output|Y[1]~14, RISC240_top, 1
instance = comp, \dp|pcReg|out[1] , dp|pcReg|out[1], RISC240_top, 1
instance = comp, \dp|MuxA|Selector14~4 , dp|MuxA|Selector14~4, RISC240_top, 1
instance = comp, \dp|MuxA|Selector14~5 , dp|MuxA|Selector14~5, RISC240_top, 1
instance = comp, \dp|DUT_multiply|a_register|Q[1] , dp|DUT_multiply|a_register|Q[1], RISC240_top, 1
instance = comp, \dp|DUT_multiply|ShiftLeft0~5 , dp|DUT_multiply|ShiftLeft0~5, RISC240_top, 1
instance = comp, \dp|DUT_multiply|select_for_add|Y[5]~20 , dp|DUT_multiply|select_for_add|Y[5]~20, RISC240_top, 1
instance = comp, \dp|DUT_multiply|select_for_add|Y[13]~21 , dp|DUT_multiply|select_for_add|Y[13]~21, RISC240_top, 1
instance = comp, \dp|DUT_multiply|select_for_add|Y[5]~22 , dp|DUT_multiply|select_for_add|Y[5]~22, RISC240_top, 1
instance = comp, \dp|DUT_multiply|product_register|Q[5] , dp|DUT_multiply|product_register|Q[5], RISC240_top, 1
instance = comp, \dp|alu_dp|out~6 , dp|alu_dp|out~6, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~25 , dp|alu_dp|ShiftLeft0~25, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector11~0 , dp|alu_dp|Selector11~0, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector11~1 , dp|alu_dp|Selector11~1, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight0~9 , dp|alu_dp|ShiftRight0~9, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight1~2 , dp|alu_dp|ShiftRight1~2, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector11~2 , dp|alu_dp|Selector11~2, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector11~3 , dp|alu_dp|Selector11~3, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector11~4 , dp|alu_dp|Selector11~4, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector11~5 , dp|alu_dp|Selector11~5, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector11~6 , dp|alu_dp|Selector11~6, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector11~7 , dp|alu_dp|Selector11~7, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector11~8 , dp|alu_dp|Selector11~8, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector11~9 , dp|alu_dp|Selector11~9, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector11~10 , dp|alu_dp|Selector11~10, RISC240_top, 1
instance = comp, \dp|choose_output|Y[5]~10 , dp|choose_output|Y[5]~10, RISC240_top, 1
instance = comp, \dp|instrReg|out[5] , dp|instrReg|out[5], RISC240_top, 1
instance = comp, \dp|MuxA|Selector7~0 , dp|MuxA|Selector7~0, RISC240_top, 1
instance = comp, \dp|rfile|reg2|out[6]~feeder , dp|rfile|reg2|out[6]~feeder, RISC240_top, 1
instance = comp, \dp|rfile|reg2|out[6] , dp|rfile|reg2|out[6], RISC240_top, 1
instance = comp, \dp|rfile|reg1|out[6] , dp|rfile|reg1|out[6], RISC240_top, 1
instance = comp, \dp|rfile|reg7|out[6]~feeder , dp|rfile|reg7|out[6]~feeder, RISC240_top, 1
instance = comp, \dp|rfile|reg7|out[6] , dp|rfile|reg7|out[6], RISC240_top, 1
instance = comp, \dp|rfile|reg5|out[6] , dp|rfile|reg5|out[6], RISC240_top, 1
instance = comp, \dp|rfile|reg4|out[6] , dp|rfile|reg4|out[6], RISC240_top, 1
instance = comp, \dp|rfile|reg6|out[6] , dp|rfile|reg6|out[6], RISC240_top, 1
instance = comp, \dp|MuxA|Selector9~0 , dp|MuxA|Selector9~0, RISC240_top, 1
instance = comp, \dp|MuxA|Selector9~1 , dp|MuxA|Selector9~1, RISC240_top, 1
instance = comp, \dp|MuxA|Selector9~2 , dp|MuxA|Selector9~2, RISC240_top, 1
instance = comp, \dp|rfile|reg3|out[6] , dp|rfile|reg3|out[6], RISC240_top, 1
instance = comp, \dp|MuxA|Selector9~3 , dp|MuxA|Selector9~3, RISC240_top, 1
instance = comp, \dp|MuxA|Selector9~4 , dp|MuxA|Selector9~4, RISC240_top, 1
instance = comp, \dp|MuxA|Selector9~5 , dp|MuxA|Selector9~5, RISC240_top, 1
instance = comp, \dp|DUT_multiply|a_register|Q[6] , dp|DUT_multiply|a_register|Q[6], RISC240_top, 1
instance = comp, \dp|DUT_multiply|ShiftLeft0~8 , dp|DUT_multiply|ShiftLeft0~8, RISC240_top, 1
instance = comp, \dp|DUT_multiply|ShiftLeft0~10 , dp|DUT_multiply|ShiftLeft0~10, RISC240_top, 1
instance = comp, \dp|DUT_multiply|select_for_add|Y[15]~16 , dp|DUT_multiply|select_for_add|Y[15]~16, RISC240_top, 1
instance = comp, \dp|DUT_multiply|select_for_add|Y[7]~17 , dp|DUT_multiply|select_for_add|Y[7]~17, RISC240_top, 1
instance = comp, \dp|DUT_multiply|product_register|Q[7] , dp|DUT_multiply|product_register|Q[7], RISC240_top, 1
instance = comp, \dp|alu_dp|Selector9~14 , dp|alu_dp|Selector9~14, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector9~12 , dp|alu_dp|Selector9~12, RISC240_top, 1
instance = comp, \dp|rfile|reg3|out[7]~feeder , dp|rfile|reg3|out[7]~feeder, RISC240_top, 1
instance = comp, \dp|rfile|reg3|out[7] , dp|rfile|reg3|out[7], RISC240_top, 1
instance = comp, \dp|rfile|reg2|out[7]~feeder , dp|rfile|reg2|out[7]~feeder, RISC240_top, 1
instance = comp, \dp|rfile|reg2|out[7] , dp|rfile|reg2|out[7], RISC240_top, 1
instance = comp, \dp|rfile|reg1|out[7] , dp|rfile|reg1|out[7], RISC240_top, 1
instance = comp, \dp|rfile|reg6|out[7] , dp|rfile|reg6|out[7], RISC240_top, 1
instance = comp, \dp|rfile|reg7|out[7]~feeder , dp|rfile|reg7|out[7]~feeder, RISC240_top, 1
instance = comp, \dp|rfile|reg7|out[7] , dp|rfile|reg7|out[7], RISC240_top, 1
instance = comp, \dp|rfile|reg4|out[7] , dp|rfile|reg4|out[7], RISC240_top, 1
instance = comp, \dp|rfile|reg5|out[7] , dp|rfile|reg5|out[7], RISC240_top, 1
instance = comp, \dp|MuxA|Selector8~0 , dp|MuxA|Selector8~0, RISC240_top, 1
instance = comp, \dp|MuxA|Selector8~1 , dp|MuxA|Selector8~1, RISC240_top, 1
instance = comp, \dp|MuxA|Selector8~2 , dp|MuxA|Selector8~2, RISC240_top, 1
instance = comp, \dp|MuxA|Selector8~3 , dp|MuxA|Selector8~3, RISC240_top, 1
instance = comp, \dp|MuxA|Selector8~4 , dp|MuxA|Selector8~4, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector9~9 , dp|alu_dp|Selector9~9, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector9~28 , dp|alu_dp|Selector9~28, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector9~10 , dp|alu_dp|Selector9~10, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector9~11 , dp|alu_dp|Selector9~11, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector9~13 , dp|alu_dp|Selector9~13, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector9~8 , dp|alu_dp|Selector9~8, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector9~15 , dp|alu_dp|Selector9~15, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftLeft0~52 , dp|alu_dp|ShiftLeft0~52, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight0~27 , dp|alu_dp|ShiftRight0~27, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight0~28 , dp|alu_dp|ShiftRight0~28, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector9~16 , dp|alu_dp|Selector9~16, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight1~21 , dp|alu_dp|ShiftRight1~21, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight1~22 , dp|alu_dp|ShiftRight1~22, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector9~17 , dp|alu_dp|Selector9~17, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector9~31 , dp|alu_dp|Selector9~31, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector9~23 , dp|alu_dp|Selector9~23, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector9~24 , dp|alu_dp|Selector9~24, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector9~21 , dp|alu_dp|Selector9~21, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector9~30 , dp|alu_dp|Selector9~30, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector9~22 , dp|alu_dp|Selector9~22, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector9~25 , dp|alu_dp|Selector9~25, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector9~29 , dp|alu_dp|Selector9~29, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector9~18 , dp|alu_dp|Selector9~18, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector9~19 , dp|alu_dp|Selector9~19, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector9~20 , dp|alu_dp|Selector9~20, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector9~26 , dp|alu_dp|Selector9~26, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector9~27 , dp|alu_dp|Selector9~27, RISC240_top, 1
instance = comp, \dp|choose_output|Y[7]~12 , dp|choose_output|Y[7]~12, RISC240_top, 1
instance = comp, \dp|pcReg|out[7] , dp|pcReg|out[7], RISC240_top, 1
instance = comp, \dp|MuxA|Selector8~5 , dp|MuxA|Selector8~5, RISC240_top, 1
instance = comp, \dp|DUT_multiply|a_register|Q[7] , dp|DUT_multiply|a_register|Q[7], RISC240_top, 1
instance = comp, \dp|DUT_multiply|select_for_add|Y[10]~6 , dp|DUT_multiply|select_for_add|Y[10]~6, RISC240_top, 1
instance = comp, \dp|DUT_multiply|select_for_add|Y[10]~7 , dp|DUT_multiply|select_for_add|Y[10]~7, RISC240_top, 1
instance = comp, \dp|DUT_multiply|product_register|Q[10] , dp|DUT_multiply|product_register|Q[10], RISC240_top, 1
instance = comp, \dp|alu_dp|Selector6~11 , dp|alu_dp|Selector6~11, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector6~12 , dp|alu_dp|Selector6~12, RISC240_top, 1
instance = comp, \dp|alu_dp|out~3 , dp|alu_dp|out~3, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector6~4 , dp|alu_dp|Selector6~4, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector6~5 , dp|alu_dp|Selector6~5, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector6~6 , dp|alu_dp|Selector6~6, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector6~7 , dp|alu_dp|Selector6~7, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector6~8 , dp|alu_dp|Selector6~8, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector6~9 , dp|alu_dp|Selector6~9, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector6~10 , dp|alu_dp|Selector6~10, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector6~13 , dp|alu_dp|Selector6~13, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector6~14 , dp|alu_dp|Selector6~14, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector6~15 , dp|alu_dp|Selector6~15, RISC240_top, 1
instance = comp, \dp|choose_output|Y[10]~7 , dp|choose_output|Y[10]~7, RISC240_top, 1
instance = comp, \dp|memAddrReg|out[9]~feeder , dp|memAddrReg|out[9]~feeder, RISC240_top, 1
instance = comp, \dp|memAddrReg|out[9] , dp|memAddrReg|out[9], RISC240_top, 1
instance = comp, \dp|memAddrReg|out[10] , dp|memAddrReg|out[10], RISC240_top, 1
instance = comp, \dp|Equal0~2 , dp|Equal0~2, RISC240_top, 1
instance = comp, \dp|memAddrReg|out[12] , dp|memAddrReg|out[12], RISC240_top, 1
instance = comp, \dp|memAddrReg|out[13] , dp|memAddrReg|out[13], RISC240_top, 1
instance = comp, \dp|memAddrReg|out[11] , dp|memAddrReg|out[11], RISC240_top, 1
instance = comp, \dp|memAddrReg|out[14] , dp|memAddrReg|out[14], RISC240_top, 1
instance = comp, \dp|Equal0~1 , dp|Equal0~1, RISC240_top, 1
instance = comp, \dp|Equal0~3 , dp|Equal0~3, RISC240_top, 1
instance = comp, \dp|Equal1~0 , dp|Equal1~0, RISC240_top, 1
instance = comp, \SW[6]~input , SW[6]~input, RISC240_top, 1
instance = comp, \dp|memDataReg|out[6]~20 , dp|memDataReg|out[6]~20, RISC240_top, 1
instance = comp, \dp|memDataReg|out[6]~10 , dp|memDataReg|out[6]~10, RISC240_top, 1
instance = comp, \dp|memDataReg|out[6]~feeder , dp|memDataReg|out[6]~feeder, RISC240_top, 1
instance = comp, \SW[14]~input , SW[14]~input, RISC240_top, 1
instance = comp, \dp|memDataReg|out[6] , dp|memDataReg|out[6], RISC240_top, 1
instance = comp, \dp|MuxB|Selector9~0 , dp|MuxB|Selector9~0, RISC240_top, 1
instance = comp, \dp|MuxB|Selector9~1 , dp|MuxB|Selector9~1, RISC240_top, 1
instance = comp, \dp|MuxB|Selector9~2 , dp|MuxB|Selector9~2, RISC240_top, 1
instance = comp, \dp|MuxB|Selector9~3 , dp|MuxB|Selector9~3, RISC240_top, 1
instance = comp, \dp|MuxB|Selector9~4 , dp|MuxB|Selector9~4, RISC240_top, 1
instance = comp, \dp|DUT_multiply|b_register|Q[6] , dp|DUT_multiply|b_register|Q[6], RISC240_top, 1
instance = comp, \dp|DUT_multiply|ShiftRight0~7 , dp|DUT_multiply|ShiftRight0~7, RISC240_top, 1
instance = comp, \dp|DUT_multiply|ShiftRight0~8 , dp|DUT_multiply|ShiftRight0~8, RISC240_top, 1
instance = comp, \dp|DUT_multiply|ShiftRight0~0 , dp|DUT_multiply|ShiftRight0~0, RISC240_top, 1
instance = comp, \dp|DUT_multiply|ShiftRight0~1 , dp|DUT_multiply|ShiftRight0~1, RISC240_top, 1
instance = comp, \dp|DUT_multiply|ShiftRight0~2 , dp|DUT_multiply|ShiftRight0~2, RISC240_top, 1
instance = comp, \dp|DUT_multiply|ShiftRight0~3 , dp|DUT_multiply|ShiftRight0~3, RISC240_top, 1
instance = comp, \dp|DUT_multiply|ShiftRight0~4 , dp|DUT_multiply|ShiftRight0~4, RISC240_top, 1
instance = comp, \dp|DUT_multiply|ShiftRight0~5 , dp|DUT_multiply|ShiftRight0~5, RISC240_top, 1
instance = comp, \dp|DUT_multiply|ShiftRight0~6 , dp|DUT_multiply|ShiftRight0~6, RISC240_top, 1
instance = comp, \dp|DUT_multiply|ShiftRight0~9 , dp|DUT_multiply|ShiftRight0~9, RISC240_top, 1
instance = comp, \dp|DUT_multiply|select_for_add|Y[0]~28 , dp|DUT_multiply|select_for_add|Y[0]~28, RISC240_top, 1
instance = comp, \dp|DUT_multiply|product_register|Q[0] , dp|DUT_multiply|product_register|Q[0], RISC240_top, 1
instance = comp, \dp|DUT_multiply|Add1~0 , dp|DUT_multiply|Add1~0, RISC240_top, 1
instance = comp, \cp|WideOr36~1 , cp|WideOr36~1, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector16~12 , dp|alu_dp|Selector16~12, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector16~11 , dp|alu_dp|Selector16~11, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector16~33 , dp|alu_dp|Selector16~33, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector16~7 , dp|alu_dp|Selector16~7, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector16~30 , dp|alu_dp|Selector16~30, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector16~6 , dp|alu_dp|Selector16~6, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector16~8 , dp|alu_dp|Selector16~8, RISC240_top, 1
instance = comp, \dp|alu_dp|LessThan1~1 , dp|alu_dp|LessThan1~1, RISC240_top, 1
instance = comp, \dp|alu_dp|LessThan1~3 , dp|alu_dp|LessThan1~3, RISC240_top, 1
instance = comp, \dp|alu_dp|LessThan1~5 , dp|alu_dp|LessThan1~5, RISC240_top, 1
instance = comp, \dp|alu_dp|LessThan1~7 , dp|alu_dp|LessThan1~7, RISC240_top, 1
instance = comp, \dp|alu_dp|LessThan1~9 , dp|alu_dp|LessThan1~9, RISC240_top, 1
instance = comp, \dp|alu_dp|LessThan1~11 , dp|alu_dp|LessThan1~11, RISC240_top, 1
instance = comp, \dp|alu_dp|LessThan1~13 , dp|alu_dp|LessThan1~13, RISC240_top, 1
instance = comp, \dp|alu_dp|LessThan1~15 , dp|alu_dp|LessThan1~15, RISC240_top, 1
instance = comp, \dp|alu_dp|LessThan1~17 , dp|alu_dp|LessThan1~17, RISC240_top, 1
instance = comp, \dp|alu_dp|LessThan1~19 , dp|alu_dp|LessThan1~19, RISC240_top, 1
instance = comp, \dp|alu_dp|LessThan1~21 , dp|alu_dp|LessThan1~21, RISC240_top, 1
instance = comp, \dp|alu_dp|LessThan1~23 , dp|alu_dp|LessThan1~23, RISC240_top, 1
instance = comp, \dp|alu_dp|LessThan1~25 , dp|alu_dp|LessThan1~25, RISC240_top, 1
instance = comp, \dp|alu_dp|LessThan1~27 , dp|alu_dp|LessThan1~27, RISC240_top, 1
instance = comp, \dp|alu_dp|LessThan1~29 , dp|alu_dp|LessThan1~29, RISC240_top, 1
instance = comp, \dp|alu_dp|LessThan1~30 , dp|alu_dp|LessThan1~30, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector16~9 , dp|alu_dp|Selector16~9, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector16~10 , dp|alu_dp|Selector16~10, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector16~19 , dp|alu_dp|Selector16~19, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector16~20 , dp|alu_dp|Selector16~20, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector16~17 , dp|alu_dp|Selector16~17, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector16~16 , dp|alu_dp|Selector16~16, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector16~18 , dp|alu_dp|Selector16~18, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector16~21 , dp|alu_dp|Selector16~21, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector16~31 , dp|alu_dp|Selector16~31, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector16~13 , dp|alu_dp|Selector16~13, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector16~14 , dp|alu_dp|Selector16~14, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight0~22 , dp|alu_dp|ShiftRight0~22, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight0~23 , dp|alu_dp|ShiftRight0~23, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight0~32 , dp|alu_dp|ShiftRight0~32, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight0~29 , dp|alu_dp|ShiftRight0~29, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight0~30 , dp|alu_dp|ShiftRight0~30, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight0~31 , dp|alu_dp|ShiftRight0~31, RISC240_top, 1
instance = comp, \dp|alu_dp|ShiftRight0~33 , dp|alu_dp|ShiftRight0~33, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector16~32 , dp|alu_dp|Selector16~32, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector16~15 , dp|alu_dp|Selector16~15, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector13~22 , dp|alu_dp|Selector13~22, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector16~27 , dp|alu_dp|Selector16~27, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector16~25 , dp|alu_dp|Selector16~25, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector16~22 , dp|alu_dp|Selector16~22, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector16~23 , dp|alu_dp|Selector16~23, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector16~24 , dp|alu_dp|Selector16~24, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector16~26 , dp|alu_dp|Selector16~26, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector16~28 , dp|alu_dp|Selector16~28, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector16~29 , dp|alu_dp|Selector16~29, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector16~34 , dp|alu_dp|Selector16~34, RISC240_top, 1
instance = comp, \dp|choose_output|Y[0]~13 , dp|choose_output|Y[0]~13, RISC240_top, 1
instance = comp, \dp|pcReg|out[0]~feeder , dp|pcReg|out[0]~feeder, RISC240_top, 1
instance = comp, \dp|pcReg|out[0] , dp|pcReg|out[0], RISC240_top, 1
instance = comp, \dp|MuxA|Selector15~5 , dp|MuxA|Selector15~5, RISC240_top, 1
instance = comp, \dp|DUT_multiply|a_register|Q[0] , dp|DUT_multiply|a_register|Q[0], RISC240_top, 1
instance = comp, \dp|DUT_multiply|ShiftLeft0~0 , dp|DUT_multiply|ShiftLeft0~0, RISC240_top, 1
instance = comp, \dp|DUT_multiply|select_for_add|Y[4]~24 , dp|DUT_multiply|select_for_add|Y[4]~24, RISC240_top, 1
instance = comp, \dp|DUT_multiply|product_register|Q[4] , dp|DUT_multiply|product_register|Q[4], RISC240_top, 1
instance = comp, \dp|choose_output|Y[4]~9 , dp|choose_output|Y[4]~9, RISC240_top, 1
instance = comp, \dp|pcReg|out[4]~feeder , dp|pcReg|out[4]~feeder, RISC240_top, 1
instance = comp, \dp|pcReg|out[4] , dp|pcReg|out[4], RISC240_top, 1
instance = comp, \dp|MuxA|Selector11~0 , dp|MuxA|Selector11~0, RISC240_top, 1
instance = comp, \dp|MuxA|Selector11~1 , dp|MuxA|Selector11~1, RISC240_top, 1
instance = comp, \dp|MuxA|Selector11~2 , dp|MuxA|Selector11~2, RISC240_top, 1
instance = comp, \dp|MuxA|Selector11~3 , dp|MuxA|Selector11~3, RISC240_top, 1
instance = comp, \dp|MuxA|Selector11~4 , dp|MuxA|Selector11~4, RISC240_top, 1
instance = comp, \dp|MuxA|Selector11~5 , dp|MuxA|Selector11~5, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector12~14 , dp|alu_dp|Selector12~14, RISC240_top, 1
instance = comp, \dp|alu_dp|out~5 , dp|alu_dp|out~5, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector12~2 , dp|alu_dp|Selector12~2, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector12~3 , dp|alu_dp|Selector12~3, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector12~4 , dp|alu_dp|Selector12~4, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector12~5 , dp|alu_dp|Selector12~5, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector12~6 , dp|alu_dp|Selector12~6, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector12~9 , dp|alu_dp|Selector12~9, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector12~10 , dp|alu_dp|Selector12~10, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector12~15 , dp|alu_dp|Selector12~15, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector12~18 , dp|alu_dp|Selector12~18, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector12~19 , dp|alu_dp|Selector12~19, RISC240_top, 1
instance = comp, \dp|choose_flags|Y[3]~4 , dp|choose_flags|Y[3]~4, RISC240_top, 1
instance = comp, \dp|choose_flags|Y[3]~7 , dp|choose_flags|Y[3]~7, RISC240_top, 1
instance = comp, \dp|choose_flags|Y[3]~6 , dp|choose_flags|Y[3]~6, RISC240_top, 1
instance = comp, \dp|choose_flags|Y[3]~8 , dp|choose_flags|Y[3]~8, RISC240_top, 1
instance = comp, \dp|choose_flags|Y[3]~5 , dp|choose_flags|Y[3]~5, RISC240_top, 1
instance = comp, \dp|choose_flags|Y[3]~9 , dp|choose_flags|Y[3]~9, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector3~0 , dp|alu_dp|Selector3~0, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector3~1 , dp|alu_dp|Selector3~1, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector3~2 , dp|alu_dp|Selector3~2, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector3~3 , dp|alu_dp|Selector3~3, RISC240_top, 1
instance = comp, \dp|alu_dp|out~1 , dp|alu_dp|out~1, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector3~4 , dp|alu_dp|Selector3~4, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector3~5 , dp|alu_dp|Selector3~5, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector3~6 , dp|alu_dp|Selector3~6, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector3~7 , dp|alu_dp|Selector3~7, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector3~8 , dp|alu_dp|Selector3~8, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector3~9 , dp|alu_dp|Selector3~9, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector3~10 , dp|alu_dp|Selector3~10, RISC240_top, 1
instance = comp, \dp|alu_dp|Selector3~11 , dp|alu_dp|Selector3~11, RISC240_top, 1
instance = comp, \dp|choose_flags|Y[3]~10 , dp|choose_flags|Y[3]~10, RISC240_top, 1
instance = comp, \dp|choose_flags|Y[3]~11 , dp|choose_flags|Y[3]~11, RISC240_top, 1
instance = comp, \dp|choose_flags|Y[3]~12 , dp|choose_flags|Y[3]~12, RISC240_top, 1
instance = comp, \dp|choose_flags|Y[3]~13 , dp|choose_flags|Y[3]~13, RISC240_top, 1
instance = comp, \dp|choose_flags|Y[3]~14 , dp|choose_flags|Y[3]~14, RISC240_top, 1
instance = comp, \dp|choose_flags|Y[3]~15 , dp|choose_flags|Y[3]~15, RISC240_top, 1
instance = comp, \dp|choose_flags|Y[3]~16 , dp|choose_flags|Y[3]~16, RISC240_top, 1
instance = comp, \cp|WideOr21~1 , cp|WideOr21~1, RISC240_top, 1
instance = comp, \cp|WideOr21~0 , cp|WideOr21~0, RISC240_top, 1
instance = comp, \cp|Selector11~0 , cp|Selector11~0, RISC240_top, 1
instance = comp, \cp|Selector11~1 , cp|Selector11~1, RISC240_top, 1
instance = comp, \cp|WideOr21~6 , cp|WideOr21~6, RISC240_top, 1
instance = comp, \cp|WideOr21~2 , cp|WideOr21~2, RISC240_top, 1
instance = comp, \cp|WideOr21~4 , cp|WideOr21~4, RISC240_top, 1
instance = comp, \cp|WideOr21~3 , cp|WideOr21~3, RISC240_top, 1
instance = comp, \cp|WideOr21~5 , cp|WideOr21~5, RISC240_top, 1
instance = comp, \cp|WideOr21~7 , cp|WideOr21~7, RISC240_top, 1
instance = comp, \cp|Selector11~2 , cp|Selector11~2, RISC240_top, 1
instance = comp, \dp|condCodeReg|out[3] , dp|condCodeReg|out[3], RISC240_top, 1
instance = comp, \cp|Equal6~16 , cp|Equal6~16, RISC240_top, 1
instance = comp, \cp|Equal6~17 , cp|Equal6~17, RISC240_top, 1
instance = comp, \cp|Equal6~18 , cp|Equal6~18, RISC240_top, 1
instance = comp, \cp|Selector19~0 , cp|Selector19~0, RISC240_top, 1
instance = comp, \cp|WideOr36~4 , cp|WideOr36~4, RISC240_top, 1
instance = comp, \cp|WideOr36~5 , cp|WideOr36~5, RISC240_top, 1
instance = comp, \cp|WideOr36~6 , cp|WideOr36~6, RISC240_top, 1
instance = comp, \cp|WideOr36~7 , cp|WideOr36~7, RISC240_top, 1
instance = comp, \cp|WideOr36~2 , cp|WideOr36~2, RISC240_top, 1
instance = comp, \cp|WideOr36~3 , cp|WideOr36~3, RISC240_top, 1
instance = comp, \cp|WideOr36~8 , cp|WideOr36~8, RISC240_top, 1
instance = comp, \cp|WideOr36~9 , cp|WideOr36~9, RISC240_top, 1
instance = comp, \cp|Selector19~1 , cp|Selector19~1, RISC240_top, 1
instance = comp, \cp|WideOr5~6 , cp|WideOr5~6, RISC240_top, 1
instance = comp, \cp|WideOr5~4 , cp|WideOr5~4, RISC240_top, 1
instance = comp, \cp|WideOr5~3 , cp|WideOr5~3, RISC240_top, 1
instance = comp, \cp|WideOr5~5 , cp|WideOr5~5, RISC240_top, 1
instance = comp, \cp|WideOr5~7 , cp|WideOr5~7, RISC240_top, 1
instance = comp, \cp|WideOr5~1 , cp|WideOr5~1, RISC240_top, 1
instance = comp, \cp|WideOr5~0 , cp|WideOr5~0, RISC240_top, 1
instance = comp, \cp|WideOr5~2 , cp|WideOr5~2, RISC240_top, 1
instance = comp, \cp|WideOr1~0 , cp|WideOr1~0, RISC240_top, 1
instance = comp, \cp|WideOr1~1 , cp|WideOr1~1, RISC240_top, 1
instance = comp, \dp|choose_flags|Y[0]~17 , dp|choose_flags|Y[0]~17, RISC240_top, 1
instance = comp, \dp|choose_flags|Y[0]~18 , dp|choose_flags|Y[0]~18, RISC240_top, 1
instance = comp, \cp|WideOr7~0 , cp|WideOr7~0, RISC240_top, 1
instance = comp, \cp|WideOr7~1 , cp|WideOr7~1, RISC240_top, 1
instance = comp, \cp|WideOr7~4 , cp|WideOr7~4, RISC240_top, 1
instance = comp, \cp|WideOr7~5 , cp|WideOr7~5, RISC240_top, 1
instance = comp, \cp|WideOr7~2 , cp|WideOr7~2, RISC240_top, 1
instance = comp, \cp|WideOr7~3 , cp|WideOr7~3, RISC240_top, 1
instance = comp, \cp|WideOr3~11 , cp|WideOr3~11, RISC240_top, 1
instance = comp, \cp|WideOr3~2 , cp|WideOr3~2, RISC240_top, 1
instance = comp, \cp|WideOr3~3 , cp|WideOr3~3, RISC240_top, 1
instance = comp, \cp|WideOr3~4 , cp|WideOr3~4, RISC240_top, 1
instance = comp, \cp|WideOr3~5 , cp|WideOr3~5, RISC240_top, 1
instance = comp, \cp|WideOr3~7 , cp|WideOr3~7, RISC240_top, 1
instance = comp, \cp|WideOr3~6 , cp|WideOr3~6, RISC240_top, 1
instance = comp, \cp|WideOr3~8 , cp|WideOr3~8, RISC240_top, 1
instance = comp, \cp|WideOr3~9 , cp|WideOr3~9, RISC240_top, 1
instance = comp, \cp|WideOr3~10 , cp|WideOr3~10, RISC240_top, 1
instance = comp, \dp|choose_flags|Y[2]~27 , dp|choose_flags|Y[2]~27, RISC240_top, 1
instance = comp, \dp|choose_flags|Y[0]~19 , dp|choose_flags|Y[0]~19, RISC240_top, 1
instance = comp, \dp|choose_flags|Y[0]~20 , dp|choose_flags|Y[0]~20, RISC240_top, 1
instance = comp, \dp|choose_flags|Y[0]~21 , dp|choose_flags|Y[0]~21, RISC240_top, 1
instance = comp, \dp|choose_flags|Y[0]~22 , dp|choose_flags|Y[0]~22, RISC240_top, 1
instance = comp, \dp|condCodeReg|out[0] , dp|condCodeReg|out[0], RISC240_top, 1
instance = comp, \cp|Equal6~19 , cp|Equal6~19, RISC240_top, 1
instance = comp, \cp|Selector19~2 , cp|Selector19~2, RISC240_top, 1
instance = comp, \cp|Equal6~20 , cp|Equal6~20, RISC240_top, 1
instance = comp, \cp|Equal6~37 , cp|Equal6~37, RISC240_top, 1
instance = comp, \dp|alu_dp|LessThan0~1 , dp|alu_dp|LessThan0~1, RISC240_top, 1
instance = comp, \dp|alu_dp|LessThan0~3 , dp|alu_dp|LessThan0~3, RISC240_top, 1
instance = comp, \dp|alu_dp|LessThan0~5 , dp|alu_dp|LessThan0~5, RISC240_top, 1
instance = comp, \dp|alu_dp|LessThan0~7 , dp|alu_dp|LessThan0~7, RISC240_top, 1
instance = comp, \dp|alu_dp|LessThan0~9 , dp|alu_dp|LessThan0~9, RISC240_top, 1
instance = comp, \dp|alu_dp|LessThan0~11 , dp|alu_dp|LessThan0~11, RISC240_top, 1
instance = comp, \dp|alu_dp|LessThan0~13 , dp|alu_dp|LessThan0~13, RISC240_top, 1
instance = comp, \dp|alu_dp|LessThan0~15 , dp|alu_dp|LessThan0~15, RISC240_top, 1
instance = comp, \dp|alu_dp|LessThan0~17 , dp|alu_dp|LessThan0~17, RISC240_top, 1
instance = comp, \dp|alu_dp|LessThan0~19 , dp|alu_dp|LessThan0~19, RISC240_top, 1
instance = comp, \dp|alu_dp|LessThan0~21 , dp|alu_dp|LessThan0~21, RISC240_top, 1
instance = comp, \dp|alu_dp|LessThan0~23 , dp|alu_dp|LessThan0~23, RISC240_top, 1
instance = comp, \dp|alu_dp|LessThan0~25 , dp|alu_dp|LessThan0~25, RISC240_top, 1
instance = comp, \dp|alu_dp|LessThan0~27 , dp|alu_dp|LessThan0~27, RISC240_top, 1
instance = comp, \dp|alu_dp|LessThan0~29 , dp|alu_dp|LessThan0~29, RISC240_top, 1
instance = comp, \dp|alu_dp|LessThan0~30 , dp|alu_dp|LessThan0~30, RISC240_top, 1
instance = comp, \dp|alu_dp|Add2~30 , dp|alu_dp|Add2~30, RISC240_top, 1
instance = comp, \dp|alu_dp|Add0~32 , dp|alu_dp|Add0~32, RISC240_top, 1
instance = comp, \dp|choose_flags|Y[2]~23 , dp|choose_flags|Y[2]~23, RISC240_top, 1
instance = comp, \dp|choose_flags|Y[2]~24 , dp|choose_flags|Y[2]~24, RISC240_top, 1
instance = comp, \dp|choose_flags|Y[2]~25 , dp|choose_flags|Y[2]~25, RISC240_top, 1
instance = comp, \dp|condCodeReg|out[2] , dp|condCodeReg|out[2], RISC240_top, 1
instance = comp, \cp|Selector19~3 , cp|Selector19~3, RISC240_top, 1
instance = comp, \cp|Equal6~21 , cp|Equal6~21, RISC240_top, 1
instance = comp, \cp|Equal6~38 , cp|Equal6~38, RISC240_top, 1
instance = comp, \dp|instrReg|out[10] , dp|instrReg|out[10], RISC240_top, 1
instance = comp, \dp|choose_flags|Y[1]~26 , dp|choose_flags|Y[1]~26, RISC240_top, 1
instance = comp, \dp|condCodeReg|out[1] , dp|condCodeReg|out[1], RISC240_top, 1
instance = comp, \cp|Selector19~4 , cp|Selector19~4, RISC240_top, 1
instance = comp, \cp|Selector19~5 , cp|Selector19~5, RISC240_top, 1
instance = comp, \cp|currState[1] , cp|currState[1], RISC240_top, 1
instance = comp, \cp|Selector17~4 , cp|Selector17~4, RISC240_top, 1
instance = comp, \cp|Selector17~3 , cp|Selector17~3, RISC240_top, 1
instance = comp, \cp|Selector17~18 , cp|Selector17~18, RISC240_top, 1
instance = comp, \cp|Selector15~0 , cp|Selector15~0, RISC240_top, 1
instance = comp, \cp|Equal6~24 , cp|Equal6~24, RISC240_top, 1
instance = comp, \cp|Selector18~12 , cp|Selector18~12, RISC240_top, 1
instance = comp, \cp|Equal6~39 , cp|Equal6~39, RISC240_top, 1
instance = comp, \cp|Selector18~13 , cp|Selector18~13, RISC240_top, 1
instance = comp, \cp|Equal6~27 , cp|Equal6~27, RISC240_top, 1
instance = comp, \cp|Equal6~26 , cp|Equal6~26, RISC240_top, 1
instance = comp, \cp|Equal6~25 , cp|Equal6~25, RISC240_top, 1
instance = comp, \cp|Selector17~7 , cp|Selector17~7, RISC240_top, 1
instance = comp, \cp|Selector17~8 , cp|Selector17~8, RISC240_top, 1
instance = comp, \cp|Selector20~9 , cp|Selector20~9, RISC240_top, 1
instance = comp, \cp|Selector20~10 , cp|Selector20~10, RISC240_top, 1
instance = comp, \cp|Selector17~14 , cp|Selector17~14, RISC240_top, 1
instance = comp, \cp|Equal6~32 , cp|Equal6~32, RISC240_top, 1
instance = comp, \cp|Selector17~13 , cp|Selector17~13, RISC240_top, 1
instance = comp, \cp|Selector17~15 , cp|Selector17~15, RISC240_top, 1
instance = comp, \cp|Selector17~16 , cp|Selector17~16, RISC240_top, 1
instance = comp, \cp|Equal6~29 , cp|Equal6~29, RISC240_top, 1
instance = comp, \cp|Equal6~31 , cp|Equal6~31, RISC240_top, 1
instance = comp, \cp|Selector16~8 , cp|Selector16~8, RISC240_top, 1
instance = comp, \cp|Selector17~9 , cp|Selector17~9, RISC240_top, 1
instance = comp, \cp|Equal6~28 , cp|Equal6~28, RISC240_top, 1
instance = comp, \dp|instrReg|out[12] , dp|instrReg|out[12], RISC240_top, 1
instance = comp, \cp|Selector17~10 , cp|Selector17~10, RISC240_top, 1
instance = comp, \cp|Equal6~30 , cp|Equal6~30, RISC240_top, 1
instance = comp, \cp|WideNor0~7 , cp|WideNor0~7, RISC240_top, 1
instance = comp, \cp|WideNor0~3 , cp|WideNor0~3, RISC240_top, 1
instance = comp, \cp|WideNor0~5 , cp|WideNor0~5, RISC240_top, 1
instance = comp, \cp|WideNor0~4 , cp|WideNor0~4, RISC240_top, 1
instance = comp, \cp|WideNor0~6 , cp|WideNor0~6, RISC240_top, 1
instance = comp, \cp|WideNor0~8 , cp|WideNor0~8, RISC240_top, 1
instance = comp, \cp|WideNor0~1 , cp|WideNor0~1, RISC240_top, 1
instance = comp, \cp|WideNor0~0 , cp|WideNor0~0, RISC240_top, 1
instance = comp, \cp|WideNor0~2 , cp|WideNor0~2, RISC240_top, 1
instance = comp, \cp|WideNor0~10 , cp|WideNor0~10, RISC240_top, 1
instance = comp, \cp|WideNor0~11 , cp|WideNor0~11, RISC240_top, 1
instance = comp, \cp|WideNor0~9 , cp|WideNor0~9, RISC240_top, 1
instance = comp, \cp|Selector20~8 , cp|Selector20~8, RISC240_top, 1
instance = comp, \cp|Selector17~11 , cp|Selector17~11, RISC240_top, 1
instance = comp, \cp|Selector17~12 , cp|Selector17~12, RISC240_top, 1
instance = comp, \cp|Selector17~17 , cp|Selector17~17, RISC240_top, 1
instance = comp, \cp|currState[3] , cp|currState[3], RISC240_top, 1
instance = comp, \cp|Selector20~29 , cp|Selector20~29, RISC240_top, 1
instance = comp, \cp|Selector20~20 , cp|Selector20~20, RISC240_top, 1
instance = comp, \cp|Equal6~22 , cp|Equal6~22, RISC240_top, 1
instance = comp, \cp|Selector20~19 , cp|Selector20~19, RISC240_top, 1
instance = comp, \cp|Selector20~21 , cp|Selector20~21, RISC240_top, 1
instance = comp, \cp|Equal6~40 , cp|Equal6~40, RISC240_top, 1
instance = comp, \cp|Selector20~18 , cp|Selector20~18, RISC240_top, 1
instance = comp, \cp|Selector20~16 , cp|Selector20~16, RISC240_top, 1
instance = comp, \cp|Selector20~14 , cp|Selector20~14, RISC240_top, 1
instance = comp, \cp|Selector20~11 , cp|Selector20~11, RISC240_top, 1
instance = comp, \cp|Selector20~12 , cp|Selector20~12, RISC240_top, 1
instance = comp, \cp|Selector20~13 , cp|Selector20~13, RISC240_top, 1
instance = comp, \cp|Selector20~15 , cp|Selector20~15, RISC240_top, 1
instance = comp, \cp|Selector20~17 , cp|Selector20~17, RISC240_top, 1
instance = comp, \cp|Selector20~22 , cp|Selector20~22, RISC240_top, 1
instance = comp, \cp|Selector20~24 , cp|Selector20~24, RISC240_top, 1
instance = comp, \cp|Equal6~34 , cp|Equal6~34, RISC240_top, 1
instance = comp, \cp|Selector20~23 , cp|Selector20~23, RISC240_top, 1
instance = comp, \cp|Selector20~25 , cp|Selector20~25, RISC240_top, 1
instance = comp, \cp|Selector20~26 , cp|Selector20~26, RISC240_top, 1
instance = comp, \dp|instrReg|out[9] , dp|instrReg|out[9], RISC240_top, 1
instance = comp, \cp|Selector20~27 , cp|Selector20~27, RISC240_top, 1
instance = comp, \cp|Selector16~15 , cp|Selector16~15, RISC240_top, 1
instance = comp, \cp|Selector16~16 , cp|Selector16~16, RISC240_top, 1
instance = comp, \cp|Selector16~14 , cp|Selector16~14, RISC240_top, 1
instance = comp, \cp|Selector20~28 , cp|Selector20~28, RISC240_top, 1
instance = comp, \cp|currState[0] , cp|currState[0], RISC240_top, 1
instance = comp, \cp|Equal6~14 , cp|Equal6~14, RISC240_top, 1
instance = comp, \dp|instrReg|out[15] , dp|instrReg|out[15], RISC240_top, 1
instance = comp, \cp|Selector14~0 , cp|Selector14~0, RISC240_top, 1
instance = comp, \cp|Equal6~41 , cp|Equal6~41, RISC240_top, 1
instance = comp, \cp|Selector18~15 , cp|Selector18~15, RISC240_top, 1
instance = comp, \cp|Selector18~14 , cp|Selector18~14, RISC240_top, 1
instance = comp, \cp|Selector18~16 , cp|Selector18~16, RISC240_top, 1
instance = comp, \cp|Selector14~1 , cp|Selector14~1, RISC240_top, 1
instance = comp, \cp|Equal6~33 , cp|Equal6~33, RISC240_top, 1
instance = comp, \cp|Selector14~2 , cp|Selector14~2, RISC240_top, 1
instance = comp, \cp|Equal6~35 , cp|Equal6~35, RISC240_top, 1
instance = comp, \cp|Selector14~3 , cp|Selector14~3, RISC240_top, 1
instance = comp, \cp|Selector14~4 , cp|Selector14~4, RISC240_top, 1
instance = comp, \cp|currState[6] , cp|currState[6], RISC240_top, 1
instance = comp, \cp|Equal6~15 , cp|Equal6~15, RISC240_top, 1
instance = comp, \cp|Selector16~11 , cp|Selector16~11, RISC240_top, 1
instance = comp, \cp|Selector16~10 , cp|Selector16~10, RISC240_top, 1
instance = comp, \cp|Selector16~12 , cp|Selector16~12, RISC240_top, 1
instance = comp, \dp|instrReg|out[13] , dp|instrReg|out[13], RISC240_top, 1
instance = comp, \cp|Selector16~9 , cp|Selector16~9, RISC240_top, 1
instance = comp, \cp|Selector16~13 , cp|Selector16~13, RISC240_top, 1
instance = comp, \cp|currState[4] , cp|currState[4], RISC240_top, 1
instance = comp, \cp|Selector18~3 , cp|Selector18~3, RISC240_top, 1
instance = comp, \cp|Selector18~20 , cp|Selector18~20, RISC240_top, 1
instance = comp, \cp|Selector18~17 , cp|Selector18~17, RISC240_top, 1
instance = comp, \cp|Selector10~2 , cp|Selector10~2, RISC240_top, 1
instance = comp, \dp|instrReg|out[11] , dp|instrReg|out[11], RISC240_top, 1
instance = comp, \cp|Selector18~18 , cp|Selector18~18, RISC240_top, 1
instance = comp, \cp|Selector18~19 , cp|Selector18~19, RISC240_top, 1
instance = comp, \cp|currState[2] , cp|currState[2], RISC240_top, 1
instance = comp, \cp|Selector15~3 , cp|Selector15~3, RISC240_top, 1
instance = comp, \cp|Selector15~4 , cp|Selector15~4, RISC240_top, 1
instance = comp, \cp|Selector15~5 , cp|Selector15~5, RISC240_top, 1
instance = comp, \cp|Selector15~1 , cp|Selector15~1, RISC240_top, 1
instance = comp, \dp|instrReg|out[14] , dp|instrReg|out[14], RISC240_top, 1
instance = comp, \cp|Selector15~2 , cp|Selector15~2, RISC240_top, 1
instance = comp, \cp|Selector15~6 , cp|Selector15~6, RISC240_top, 1
instance = comp, \cp|currState[5] , cp|currState[5], RISC240_top, 1
instance = comp, \cp|WideOr13~3 , cp|WideOr13~3, RISC240_top, 1
instance = comp, \cp|WideOr13~4 , cp|WideOr13~4, RISC240_top, 1
instance = comp, \cp|WideOr13~1 , cp|WideOr13~1, RISC240_top, 1
instance = comp, \cp|WideOr13~2 , cp|WideOr13~2, RISC240_top, 1
instance = comp, \cp|WideOr13~0 , cp|WideOr13~0, RISC240_top, 1
instance = comp, \cp|WideOr13~5 , cp|WideOr13~5, RISC240_top, 1
instance = comp, \dp|MuxB|Selector8~3 , dp|MuxB|Selector8~3, RISC240_top, 1
instance = comp, \dp|MuxB|Selector8~4 , dp|MuxB|Selector8~4, RISC240_top, 1
instance = comp, \dp|MuxB|Selector8~5 , dp|MuxB|Selector8~5, RISC240_top, 1
instance = comp, \dp|MuxB|Selector8~6 , dp|MuxB|Selector8~6, RISC240_top, 1
instance = comp, \dp|MuxB|Selector8~7 , dp|MuxB|Selector8~7, RISC240_top, 1
instance = comp, \dp|DUT_multiply|b_register|Q[7] , dp|DUT_multiply|b_register|Q[7], RISC240_top, 1
instance = comp, \dp|choose_output|Y[13]~1 , dp|choose_output|Y[13]~1, RISC240_top, 1
instance = comp, \dp|rfile|reg4|out[13] , dp|rfile|reg4|out[13], RISC240_top, 1
instance = comp, \Mux2~0 , Mux2~0, RISC240_top, 1
instance = comp, \Mux2~1 , Mux2~1, RISC240_top, 1
instance = comp, \Mux1~0 , Mux1~0, RISC240_top, 1
instance = comp, \Mux1~1 , Mux1~1, RISC240_top, 1
instance = comp, \Mux3~0 , Mux3~0, RISC240_top, 1
instance = comp, \Mux3~1 , Mux3~1, RISC240_top, 1
instance = comp, \Mux0~0 , Mux0~0, RISC240_top, 1
instance = comp, \Mux0~1 , Mux0~1, RISC240_top, 1
instance = comp, \ssc|ssd7|h2ss|WideOr6~0 , ssc|ssd7|h2ss|WideOr6~0, RISC240_top, 1
instance = comp, \ssc|ssd7|h2ss|WideOr5~0 , ssc|ssd7|h2ss|WideOr5~0, RISC240_top, 1
instance = comp, \ssc|ssd7|h2ss|WideOr4~0 , ssc|ssd7|h2ss|WideOr4~0, RISC240_top, 1
instance = comp, \ssc|ssd7|h2ss|WideOr3~0 , ssc|ssd7|h2ss|WideOr3~0, RISC240_top, 1
instance = comp, \ssc|ssd7|h2ss|WideOr2~0 , ssc|ssd7|h2ss|WideOr2~0, RISC240_top, 1
instance = comp, \ssc|ssd7|h2ss|WideOr1~0 , ssc|ssd7|h2ss|WideOr1~0, RISC240_top, 1
instance = comp, \ssc|ssd7|h2ss|WideOr0~0 , ssc|ssd7|h2ss|WideOr0~0, RISC240_top, 1
instance = comp, \Mux5~0 , Mux5~0, RISC240_top, 1
instance = comp, \Mux5~1 , Mux5~1, RISC240_top, 1
instance = comp, \Mux6~0 , Mux6~0, RISC240_top, 1
instance = comp, \Mux6~1 , Mux6~1, RISC240_top, 1
instance = comp, \Mux4~0 , Mux4~0, RISC240_top, 1
instance = comp, \Mux4~1 , Mux4~1, RISC240_top, 1
instance = comp, \Mux7~0 , Mux7~0, RISC240_top, 1
instance = comp, \Mux7~1 , Mux7~1, RISC240_top, 1
instance = comp, \ssc|ssd6|h2ss|WideOr6~0 , ssc|ssd6|h2ss|WideOr6~0, RISC240_top, 1
instance = comp, \ssc|ssd6|h2ss|WideOr5~0 , ssc|ssd6|h2ss|WideOr5~0, RISC240_top, 1
instance = comp, \ssc|ssd6|h2ss|WideOr4~0 , ssc|ssd6|h2ss|WideOr4~0, RISC240_top, 1
instance = comp, \ssc|ssd6|h2ss|WideOr3~0 , ssc|ssd6|h2ss|WideOr3~0, RISC240_top, 1
instance = comp, \ssc|ssd6|h2ss|WideOr2~0 , ssc|ssd6|h2ss|WideOr2~0, RISC240_top, 1
instance = comp, \ssc|ssd6|h2ss|WideOr1~0 , ssc|ssd6|h2ss|WideOr1~0, RISC240_top, 1
instance = comp, \ssc|ssd6|h2ss|WideOr0~0 , ssc|ssd6|h2ss|WideOr0~0, RISC240_top, 1
instance = comp, \Mux8~0 , Mux8~0, RISC240_top, 1
instance = comp, \Mux8~1 , Mux8~1, RISC240_top, 1
instance = comp, \Mux9~0 , Mux9~0, RISC240_top, 1
instance = comp, \Mux9~1 , Mux9~1, RISC240_top, 1
instance = comp, \Mux10~0 , Mux10~0, RISC240_top, 1
instance = comp, \Mux10~1 , Mux10~1, RISC240_top, 1
instance = comp, \Mux11~0 , Mux11~0, RISC240_top, 1
instance = comp, \Mux11~1 , Mux11~1, RISC240_top, 1
instance = comp, \ssc|ssd5|h2ss|WideOr6~0 , ssc|ssd5|h2ss|WideOr6~0, RISC240_top, 1
instance = comp, \ssc|ssd5|h2ss|WideOr5~0 , ssc|ssd5|h2ss|WideOr5~0, RISC240_top, 1
instance = comp, \ssc|ssd5|h2ss|WideOr4~0 , ssc|ssd5|h2ss|WideOr4~0, RISC240_top, 1
instance = comp, \ssc|ssd5|h2ss|WideOr3~0 , ssc|ssd5|h2ss|WideOr3~0, RISC240_top, 1
instance = comp, \ssc|ssd5|h2ss|WideOr2~0 , ssc|ssd5|h2ss|WideOr2~0, RISC240_top, 1
instance = comp, \ssc|ssd5|h2ss|WideOr1~0 , ssc|ssd5|h2ss|WideOr1~0, RISC240_top, 1
instance = comp, \ssc|ssd5|h2ss|WideOr0~0 , ssc|ssd5|h2ss|WideOr0~0, RISC240_top, 1
instance = comp, \Mux14~0 , Mux14~0, RISC240_top, 1
instance = comp, \Mux14~1 , Mux14~1, RISC240_top, 1
instance = comp, \Mux12~0 , Mux12~0, RISC240_top, 1
instance = comp, \Mux12~1 , Mux12~1, RISC240_top, 1
instance = comp, \Mux13~0 , Mux13~0, RISC240_top, 1
instance = comp, \Mux13~1 , Mux13~1, RISC240_top, 1
instance = comp, \Mux15~0 , Mux15~0, RISC240_top, 1
instance = comp, \Mux15~1 , Mux15~1, RISC240_top, 1
instance = comp, \ssc|ssd4|h2ss|WideOr6~0 , ssc|ssd4|h2ss|WideOr6~0, RISC240_top, 1
instance = comp, \ssc|ssd4|h2ss|WideOr5~0 , ssc|ssd4|h2ss|WideOr5~0, RISC240_top, 1
instance = comp, \ssc|ssd4|h2ss|WideOr4~0 , ssc|ssd4|h2ss|WideOr4~0, RISC240_top, 1
instance = comp, \ssc|ssd4|h2ss|WideOr3~0 , ssc|ssd4|h2ss|WideOr3~0, RISC240_top, 1
instance = comp, \ssc|ssd4|h2ss|WideOr2~0 , ssc|ssd4|h2ss|WideOr2~0, RISC240_top, 1
instance = comp, \ssc|ssd4|h2ss|WideOr1~0 , ssc|ssd4|h2ss|WideOr1~0, RISC240_top, 1
instance = comp, \ssc|ssd4|h2ss|WideOr0~0 , ssc|ssd4|h2ss|WideOr0~0, RISC240_top, 1
instance = comp, \Mux18~0 , Mux18~0, RISC240_top, 1
instance = comp, \Mux18~1 , Mux18~1, RISC240_top, 1
instance = comp, \Mux17~0 , Mux17~0, RISC240_top, 1
instance = comp, \Mux17~1 , Mux17~1, RISC240_top, 1
instance = comp, \Mux19~0 , Mux19~0, RISC240_top, 1
instance = comp, \Mux19~1 , Mux19~1, RISC240_top, 1
instance = comp, \Mux16~0 , Mux16~0, RISC240_top, 1
instance = comp, \Mux16~1 , Mux16~1, RISC240_top, 1
instance = comp, \ssc|ssd3|h2ss|WideOr6~0 , ssc|ssd3|h2ss|WideOr6~0, RISC240_top, 1
instance = comp, \ssc|ssd3|h2ss|WideOr5~0 , ssc|ssd3|h2ss|WideOr5~0, RISC240_top, 1
instance = comp, \ssc|ssd3|h2ss|WideOr4~0 , ssc|ssd3|h2ss|WideOr4~0, RISC240_top, 1
instance = comp, \ssc|ssd3|h2ss|WideOr3~0 , ssc|ssd3|h2ss|WideOr3~0, RISC240_top, 1
instance = comp, \ssc|ssd3|h2ss|WideOr2~0 , ssc|ssd3|h2ss|WideOr2~0, RISC240_top, 1
instance = comp, \ssc|ssd3|h2ss|WideOr1~0 , ssc|ssd3|h2ss|WideOr1~0, RISC240_top, 1
instance = comp, \ssc|ssd3|h2ss|WideOr0~0 , ssc|ssd3|h2ss|WideOr0~0, RISC240_top, 1
instance = comp, \Mux21~0 , Mux21~0, RISC240_top, 1
instance = comp, \Mux21~1 , Mux21~1, RISC240_top, 1
instance = comp, \Mux22~0 , Mux22~0, RISC240_top, 1
instance = comp, \Mux22~1 , Mux22~1, RISC240_top, 1
instance = comp, \Mux20~0 , Mux20~0, RISC240_top, 1
instance = comp, \Mux20~1 , Mux20~1, RISC240_top, 1
instance = comp, \Mux23~0 , Mux23~0, RISC240_top, 1
instance = comp, \Mux23~1 , Mux23~1, RISC240_top, 1
instance = comp, \ssc|ssd2|h2ss|WideOr6~0 , ssc|ssd2|h2ss|WideOr6~0, RISC240_top, 1
instance = comp, \ssc|ssd2|h2ss|WideOr5~0 , ssc|ssd2|h2ss|WideOr5~0, RISC240_top, 1
instance = comp, \ssc|ssd2|h2ss|WideOr4~0 , ssc|ssd2|h2ss|WideOr4~0, RISC240_top, 1
instance = comp, \ssc|ssd2|h2ss|WideOr3~0 , ssc|ssd2|h2ss|WideOr3~0, RISC240_top, 1
instance = comp, \ssc|ssd2|h2ss|WideOr2~0 , ssc|ssd2|h2ss|WideOr2~0, RISC240_top, 1
instance = comp, \ssc|ssd2|h2ss|WideOr1~0 , ssc|ssd2|h2ss|WideOr1~0, RISC240_top, 1
instance = comp, \ssc|ssd2|h2ss|WideOr0~0 , ssc|ssd2|h2ss|WideOr0~0, RISC240_top, 1
instance = comp, \Mux25~0 , Mux25~0, RISC240_top, 1
instance = comp, \Mux25~1 , Mux25~1, RISC240_top, 1
instance = comp, \Mux24~0 , Mux24~0, RISC240_top, 1
instance = comp, \Mux24~1 , Mux24~1, RISC240_top, 1
instance = comp, \Mux26~0 , Mux26~0, RISC240_top, 1
instance = comp, \Mux26~1 , Mux26~1, RISC240_top, 1
instance = comp, \Mux27~0 , Mux27~0, RISC240_top, 1
instance = comp, \Mux27~1 , Mux27~1, RISC240_top, 1
instance = comp, \ssc|ssd1|h2ss|WideOr6~0 , ssc|ssd1|h2ss|WideOr6~0, RISC240_top, 1
instance = comp, \ssc|ssd1|h2ss|WideOr5~0 , ssc|ssd1|h2ss|WideOr5~0, RISC240_top, 1
instance = comp, \ssc|ssd1|h2ss|WideOr4~0 , ssc|ssd1|h2ss|WideOr4~0, RISC240_top, 1
instance = comp, \ssc|ssd1|h2ss|WideOr3~0 , ssc|ssd1|h2ss|WideOr3~0, RISC240_top, 1
instance = comp, \ssc|ssd1|h2ss|WideOr2~0 , ssc|ssd1|h2ss|WideOr2~0, RISC240_top, 1
instance = comp, \ssc|ssd1|h2ss|WideOr1~0 , ssc|ssd1|h2ss|WideOr1~0, RISC240_top, 1
instance = comp, \ssc|ssd1|h2ss|WideOr0~0 , ssc|ssd1|h2ss|WideOr0~0, RISC240_top, 1
instance = comp, \Mux31~0 , Mux31~0, RISC240_top, 1
instance = comp, \Mux31~1 , Mux31~1, RISC240_top, 1
instance = comp, \Mux30~0 , Mux30~0, RISC240_top, 1
instance = comp, \Mux30~1 , Mux30~1, RISC240_top, 1
instance = comp, \Mux28~0 , Mux28~0, RISC240_top, 1
instance = comp, \Mux28~1 , Mux28~1, RISC240_top, 1
instance = comp, \Mux29~0 , Mux29~0, RISC240_top, 1
instance = comp, \Mux29~1 , Mux29~1, RISC240_top, 1
instance = comp, \ssc|ssd0|h2ss|WideOr6~0 , ssc|ssd0|h2ss|WideOr6~0, RISC240_top, 1
instance = comp, \ssc|ssd0|h2ss|WideOr5~0 , ssc|ssd0|h2ss|WideOr5~0, RISC240_top, 1
instance = comp, \ssc|ssd0|h2ss|WideOr4~0 , ssc|ssd0|h2ss|WideOr4~0, RISC240_top, 1
instance = comp, \ssc|ssd0|h2ss|WideOr3~0 , ssc|ssd0|h2ss|WideOr3~0, RISC240_top, 1
instance = comp, \ssc|ssd0|h2ss|WideOr2~0 , ssc|ssd0|h2ss|WideOr2~0, RISC240_top, 1
instance = comp, \ssc|ssd0|h2ss|WideOr1~0 , ssc|ssd0|h2ss|WideOr1~0, RISC240_top, 1
instance = comp, \ssc|ssd0|h2ss|WideOr0~0 , ssc|ssd0|h2ss|WideOr0~0, RISC240_top, 1
instance = comp, \dp|ledr_reg|Q[0]~feeder , dp|ledr_reg|Q[0]~feeder, RISC240_top, 1
instance = comp, \dp|Equal2~0 , dp|Equal2~0, RISC240_top, 1
instance = comp, \dp|ledr_reg|Q[0] , dp|ledr_reg|Q[0], RISC240_top, 1
instance = comp, \dp|ledr_reg|Q[1] , dp|ledr_reg|Q[1], RISC240_top, 1
instance = comp, \dp|ledr_reg|Q[2] , dp|ledr_reg|Q[2], RISC240_top, 1
instance = comp, \dp|ledr_reg|Q[3]~feeder , dp|ledr_reg|Q[3]~feeder, RISC240_top, 1
instance = comp, \dp|ledr_reg|Q[3] , dp|ledr_reg|Q[3], RISC240_top, 1
instance = comp, \dp|ledr_reg|Q[4] , dp|ledr_reg|Q[4], RISC240_top, 1
instance = comp, \dp|ledr_reg|Q[5]~feeder , dp|ledr_reg|Q[5]~feeder, RISC240_top, 1
instance = comp, \dp|ledr_reg|Q[5] , dp|ledr_reg|Q[5], RISC240_top, 1
instance = comp, \dp|ledr_reg|Q[6]~feeder , dp|ledr_reg|Q[6]~feeder, RISC240_top, 1
instance = comp, \dp|ledr_reg|Q[6] , dp|ledr_reg|Q[6], RISC240_top, 1
instance = comp, \dp|ledr_reg|Q[7] , dp|ledr_reg|Q[7], RISC240_top, 1
instance = comp, \dp|ledr_reg|Q[8] , dp|ledr_reg|Q[8], RISC240_top, 1
instance = comp, \dp|ledr_reg|Q[9]~feeder , dp|ledr_reg|Q[9]~feeder, RISC240_top, 1
instance = comp, \dp|ledr_reg|Q[9] , dp|ledr_reg|Q[9], RISC240_top, 1
instance = comp, \dp|ledr_reg|Q[10]~feeder , dp|ledr_reg|Q[10]~feeder, RISC240_top, 1
instance = comp, \dp|ledr_reg|Q[10] , dp|ledr_reg|Q[10], RISC240_top, 1
instance = comp, \dp|ledr_reg|Q[11]~feeder , dp|ledr_reg|Q[11]~feeder, RISC240_top, 1
instance = comp, \dp|ledr_reg|Q[11] , dp|ledr_reg|Q[11], RISC240_top, 1
instance = comp, \dp|ledr_reg|Q[12]~feeder , dp|ledr_reg|Q[12]~feeder, RISC240_top, 1
instance = comp, \dp|ledr_reg|Q[12] , dp|ledr_reg|Q[12], RISC240_top, 1
instance = comp, \dp|ledr_reg|Q[13]~feeder , dp|ledr_reg|Q[13]~feeder, RISC240_top, 1
instance = comp, \dp|ledr_reg|Q[13] , dp|ledr_reg|Q[13], RISC240_top, 1
instance = comp, \dp|ledr_reg|Q[14] , dp|ledr_reg|Q[14], RISC240_top, 1
instance = comp, \dp|ledr_reg|Q[15]~feeder , dp|ledr_reg|Q[15]~feeder, RISC240_top, 1
instance = comp, \dp|ledr_reg|Q[15] , dp|ledr_reg|Q[15], RISC240_top, 1
instance = comp, \KEY[2]~input , KEY[2]~input, RISC240_top, 1
instance = comp, \KEY[3]~input , KEY[3]~input, RISC240_top, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
