Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Nov 12 21:24:58 2019
| Host         : abencoado running 64-bit Manjaro Linux
| Command      : report_control_sets -verbose -file DCTCop_wrapper_control_sets_placed.rpt
| Design       : DCTCop_wrapper
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   394 |
|    Minimum number of control sets                        |   394 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   610 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   394 |
| >= 0 to < 4        |    19 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |   261 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |    94 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             346 |          126 |
| No           | No                    | Yes                    |              29 |           11 |
| No           | Yes                   | No                     |            1948 |          546 |
| Yes          | No                    | No                     |             276 |          108 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |           33136 |         9736 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                               Clock Signal                              |                                                                                              Enable Signal                                                                                              |                                                                             Set/Reset Signal                                                                            | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       |                                                                                                                                                                                                         | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__83_n_0       |                1 |              1 |
|  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK            | DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                         | DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset19_out                                                                                                  |                1 |              1 |
| ~DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK            | DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                         | DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                        |                1 |              1 |
|  DCTCop_i/mdm_1/U0/Dbg_Update_0                                         | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg_n_0                             |                1 |              1 |
|  DCTCop_i/mdm_1/U0/Dbg_Update_0                                         | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_rst19_out                                              |                1 |              1 |
|  DCTCop_i/mdm_1/U0/Dbg_Update_0                                         | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_rst18_out                                             |                1 |              1 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       |                                                                                                                                                                                                         | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/start_single_step_reg       |                1 |              1 |
|  DCTCop_i/mdm_1/U0/Dbg_Update_0                                         | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg_n_0                                             |                1 |              1 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       |                                                                                                                                                                                                         | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__82_n_0 |                1 |              1 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                           | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.take_Intr_2nd_Phase_reg                                          |                1 |              1 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       |                                                                                                                                                                                                         | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/capture_1                                                             |                1 |              1 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       |                                                                                                                                                                                                         | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Using_FPGA.Native_0                                                            |                1 |              1 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       |                                                                                                                                                                                                         | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3/Using_FPGA.Native_0                                     |                1 |              1 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       |                                                                                                                                                                                                         | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                                                                   |                1 |              1 |
| ~DCTCop_i/mdm_1/U0/Dbg_Update_0                                         |                                                                                                                                                                                                         | DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                      |                1 |              1 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       |                                                                                                                                                                                                         | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/exception_kind[0]                                                                                         |                1 |              1 |
|  DCTCop_i/mdm_1/U0/Dbg_Update_0                                         | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En                                                                                        | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear                                                     |                1 |              2 |
|  DCTCop_i/mdm_1/U0/Dbg_Update_0                                         |                                                                                                                                                                                                         |                                                                                                                                                                         |                2 |              3 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_1                                                                                         | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                   |                2 |              3 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       |                                                                                                                                                                                                         | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/R                                   |                2 |              4 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       |                                                                                                                                                                                                         | DCTCop_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                           |                1 |              4 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/E[0]                                                                                                        |                                                                                                                                                                         |                1 |              4 |
|  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK            | DCTCop_i/mdm_1/U0/MDM_Core_I1/p_3_out                                                                                                                                                                   | DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                  |                1 |              4 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       |                                                                                                                                                                                                         | DCTCop_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                      |                3 |              4 |
|  DCTCop_i/mdm_1/U0/Dbg_Update_0                                         | DCTCop_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                   | DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                  |                1 |              4 |
| ~DCTCop_i/mdm_1/U0/Dbg_Update_0                                         |                                                                                                                                                                                                         | DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                  |                2 |              4 |
|  DCTCop_i/mdm_1/U0/Dbg_Update_0                                         | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        |                                                                                                                                                                         |                3 |              5 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       |                                                                                                                                                                                                         | DCTCop_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                          |                3 |              5 |
|  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK            | DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                            |                                                                                                                                                                         |                3 |              6 |
|  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK            | DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                   |                                                                                                                                                                         |                1 |              6 |
|  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK            | DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[5][0]                                                                                                                |                                                                                                                                                                         |                4 |              6 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                           | DCTCop_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                    |                1 |              6 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                  | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              7 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                           | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R_1                                                                          |                3 |              7 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg45[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg46[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg45[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg45[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg47[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg46[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg46[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg46[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg42[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg45[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg44[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg44[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg44[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg44[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg43[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg43[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg43[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                5 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg43[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                1 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg39[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg49[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg51[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg50[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg50[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg50[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg50[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                5 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg47[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg49[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                5 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg49[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg49[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg48[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg48[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg48[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg48[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg47[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg47[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                5 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg36[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg38[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg38[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg37[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg37[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg37[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg37[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg36[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg36[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg36[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg38[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg35[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg35[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg35[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                5 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg35[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg34[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg34[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg34[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg33[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg33[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg40[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg42[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg42[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg41[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg41[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg41[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg41[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg40[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg40[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg40[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg42[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                5 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg39[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg39[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg55[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg39[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg38[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                5 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg62[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                5 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                1 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg63[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg63[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg63[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg62[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg62[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg62[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg61[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg61[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg61[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg61[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg60[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg60[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg60[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
| ~DCTCop_i/mdm_1/U0/Dbg_Update_0                                         | DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                               |                                                                                                                                                                         |                2 |              8 |
|  DCTCop_i/mdm_1/U0/Dbg_Update_0                                         | DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                          |                                                                                                                                                                         |                2 |              8 |
|  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK            | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                                                         |                7 |              8 |
|  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK            | DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                               |                                                                                                                                                                         |                1 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                           | DCTCop_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/p_0_in[31]                                                                                                                                                    | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/p_0_in[23]                                                                                                                                                    | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/p_0_in[15]                                                                                                                                                    | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/p_0_in[7]                                                                                                                                                     | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg60[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg53[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg56[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg55[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg34[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                5 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg55[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg55[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg54[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg54[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                6 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg54[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg54[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg56[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg53[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg53[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg53[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg52[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg52[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg52[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg52[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg51[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                5 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg51[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                5 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg58[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                6 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                6 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg59[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                5 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg59[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg59[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg59[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg58[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg51[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg58[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                1 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg58[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg57[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg57[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg57[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg57[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg56[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg56[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg19[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg16[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                5 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg16[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg17[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg17[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg17[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg17[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg18[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg18[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg18[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                5 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg18[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                6 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg19[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                5 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg19[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg16[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                5 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg19[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                1 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg20[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg20[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg20[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg20[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg21[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg21[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg21[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                5 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg33[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                5 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                5 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg16[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg30[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg28[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg28[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg28[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg29[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg29[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg29[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg29[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg30[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg22[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                5 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg30[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg30[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg31[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg31[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg31[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg31[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg32[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg32[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg32[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg32[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg33[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg21[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg27[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg22[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg22[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg22[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                5 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg23[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg23[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg23[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg23[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg24[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg24[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg24[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg24[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg25[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg28[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg27[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg27[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg27[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg26[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg26[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                1 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg26[23]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg26[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg25[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg25[31]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg25[15]_i_1_n_0                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                           | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/SR[0]                                                                       |                4 |              9 |
|  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK            | DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                       |                                                                                                                                                                         |                4 |             10 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       |                                                                                                                                                                                                         | DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                             |                4 |             11 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       |                                                                                                                                                                                                         | DCTCop_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                |                4 |             11 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                  | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |                8 |             14 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                               |                                                                                                                                                                         |                9 |             15 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/E[0]                                                                                                     | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                   |                6 |             16 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       |                                                                                                                                                                                                         | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_not_mul_op                                                                                             |                7 |             17 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                             | DCTCop_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                |                4 |             19 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg63[7]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |               11 |             21 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                        | DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                             |                7 |             23 |
|  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK            |                                                                                                                                                                                                         | DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset1_out                                                                                                                     |                7 |             23 |
|  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/reg_data_out_reg[31]_i_2_n_0 |                                                                                                                                                                                                         |                                                                                                                                                                         |                9 |             23 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_rvalid05_out                                                                                                                                              | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |               14 |             24 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT82/dataOut4[31]_i_1__0_n_0                                                                                                                       |                                                                                                                                                                         |               12 |             24 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       |                                                                                                                                                                                                         | DCTCop_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                     |                9 |             28 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/E[0]                                                        | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                   |               14 |             32 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                   | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                   |               18 |             32 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                                                                                     | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                   |               14 |             32 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                           |                                                                                                                                                                         |               13 |             32 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                      | DCTCop_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                |                6 |             32 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_1                                                                                         |                                                                                                                                                                         |               11 |             32 |
|  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK            | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK                                                                                     |                                                                                                                                                                         |               11 |             32 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                              |                                                                                                                                                                         |               15 |             33 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       |                                                                                                                                                                                                         | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/SR[0]                         |               13 |             33 |
|  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK            | DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                         |                                                                                                                                                                         |               16 |             47 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT82/s_stage2DEn                                                                                                                                   | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |               16 |             49 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT82/s_stage2AEn                                                                                                                                   | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |               13 |             49 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_AWVALID_i1                                                                                            | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                   |               30 |             59 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       |                                                                                                                                                                                                         | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/in0                                                                                                       |               25 |             63 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.clean_iReady_MuxCY/IReady                                                                                                      |                                                                                                                                                                         |               17 |             64 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                           |                                                                                                                                                                         |                8 |             64 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT81/validOut                                                                                                                                      | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |               19 |             65 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT82/s_valOut                                                                                                                                      | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |               37 |             73 |
|  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK            |                                                                                                                                                                                                         |                                                                                                                                                                         |               33 |             81 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       |                                                                                                                                                                                                         | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                   |               23 |             85 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                           | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                   |               29 |             94 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT82/s_stage4AEn                                                                                                                                   | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |               27 |             97 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stage4DEn                                                                                                                                  | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |               26 |             97 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stage4AEn                                                                                                                                  | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |               26 |             97 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stage2DEn                                                                                                                                  | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |               29 |             97 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT4/s_valOut                                                                                                                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |               49 |             97 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stage2AEn                                                                                                                                  | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |               25 |             97 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT4/s_stage2AEn                                                                                                                                    | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |               25 |             97 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT82/s_stage3En                                                                                                                                    | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |               32 |            125 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Reg_Write                                                     |                                                                                                                                                                         |               32 |            128 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT4En                                                                                                                                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |               33 |            129 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT161/validOut                                                                                                                                     | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |               39 |            129 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT4/s_stage2MEn                                                                                                                                    | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |               55 |            184 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stage2AEn                                                                                                                                  | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |               49 |            193 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stage6DEn                                                                                                                                  | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |               64 |            193 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stage6AEn                                                                                                                                  | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |               55 |            193 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stage2DEn                                                                                                                                  | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |               62 |            193 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_valOut                                                                                                                                     | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |               90 |            193 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stage6AEn                                                                                                                                  | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |               51 |            193 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stage4DEn                                                                                                                                  | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |               63 |            193 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stage4AEn                                                                                                                                  | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |               53 |            193 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT82/s_stage4MEn                                                                                                                                   | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |               69 |            235 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stage4MEn                                                                                                                                  | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |               75 |            241 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT8Stg1In0                                                                                                                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |               84 |            256 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stage5En                                                                                                                                   | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |               64 |            257 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stage3En                                                                                                                                   | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |               65 |            257 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT321/validOut                                                                                                                                     | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |               74 |            257 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       |                                                                                                                                                                                                         |                                                                                                                                                                         |               87 |            257 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT8Stg1En                                                                                                                                        | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |               65 |            257 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage8DEn                                                                                                                                  | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |              136 |            385 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage8AEn                                                                                                                                  | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |              103 |            385 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage6DEn                                                                                                                                  | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |              123 |            385 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stage8AEn                                                                                                                                  | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |              103 |            385 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage6AEn                                                                                                                                  | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |              107 |            385 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_valOut                                                                                                                                     | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |              199 |            385 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage4DEn                                                                                                                                  | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |              144 |            385 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage4AEn                                                                                                                                  | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |              105 |            385 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage2DEn                                                                                                                                  | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |              110 |            385 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage2AEn                                                                                                                                  | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |               97 |            385 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stage6MEn                                                                                                                                  | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |              138 |            472 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stage4MEn                                                                                                                                  | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |              151 |            480 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stage6MEn                                                                                                                                  | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |              145 |            492 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stage5En                                                                                                                                   | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |              129 |            505 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stage7En                                                                                                                                   | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |              128 |            509 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In0                                                                                                                                      | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |              170 |            512 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1En                                                                                                                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |              129 |            513 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/validOut                                                                                                                                     | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |              146 |            513 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stage3En                                                                                                                                   | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |              129 |            513 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage10AEn                                                                                                                                 | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |              207 |            769 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_valOut                                                                                                                                     | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |              368 |            769 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage6MEn                                                                                                                                  | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |              276 |            944 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stage8MEn                                                                                                                                  | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |              271 |            960 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage4MEn                                                                                                                                  | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |              300 |            960 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage8MEn                                                                                                                                  | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |              291 |            985 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage5En                                                                                                                                   | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |              257 |           1009 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage9En                                                                                                                                   | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |              256 |           1015 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage3En                                                                                                                                   | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |              257 |           1021 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In0                                                                                                                                      | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |              340 |           1024 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage7En                                                                                                                                   | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |              257 |           1025 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1En                                                                                                                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |              257 |           1025 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       |                                                                                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |              445 |           1676 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage10MEn                                                                                                                                 | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |              538 |           1910 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg63_reg_n_0_[2]                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |              409 |           2046 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1En                                                                                                                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/SR_BUFG[0]                                                                                                   |              512 |           2049 |
+-------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


