Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Oct  2 14:32:04 2025
| Host         : DESKTOP-7OBFH0V running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    49 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              53 |           14 |
| Yes          | No                    | No                     |              20 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              67 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+-------------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|                 Clock Signal                 |                  Enable Signal                  |                Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------+-------------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_manager_0/U0/special_clk_out |                                                 |                                               |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                               | design_1_i/settings_0/U0/difficulty0            |                                               |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                               | design_1_i/settings_0/U0/level0                 |                                               |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                               | design_1_i/settings_0/U0/led[3]_i_1_n_0         |                                               |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                               | design_1_i/apuesta_0/U0/guess[3]_i_1_n_0        |                                               |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                               | design_1_i/apuesta_0/U0/sw2_r_i_1_n_0           |                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_manager_0/U0/special_clk_out |                                                 | design_1_i/ruleta_0/U0/reset_req              |                2 |              4 |         2.00 |
|  design_1_i/clk_manager_0/U0/special_clk_out | design_1_i/ruleta_0/U0/led0                     | design_1_i/ruleta_0/U0/reset_req              |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                               |                                                 | design_1_i/clk_manager_0/U0/clear             |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                               |                                                 |                                               |                7 |             17 |         2.43 |
|  clk_IBUF_BUFG                               |                                                 | design_1_i/debouncer_0/U0/counter[21]_i_1_n_0 |                5 |             22 |         4.40 |
|  clk_IBUF_BUFG                               |                                                 | design_1_i/debouncer_2/U0/counter[21]_i_1_n_0 |                5 |             22 |         4.40 |
|  clk_IBUF_BUFG                               | design_1_i/clk_manager_0/U0/maximum[31]_i_1_n_0 | design_1_i/clk_manager_0/U0/clear             |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG                               | design_1_i/clk_manager_0/U0/counter             | design_1_i/clk_manager_0/U0/clear             |                8 |             32 |         4.00 |
+----------------------------------------------+-------------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+


