<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: src/hal/x4m0x_s70/libraries/libchip/include/sams70/instance/instance_tc1.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_4ce6a7f885e2866a554ba9e7335035f1.xhtml">hal</a></li><li class="navelem"><a class="el" href="dir_9dc4d255e566c48428ae1788dff8c9e9.xhtml">x4m0x_s70</a></li><li class="navelem"><a class="el" href="dir_75c70effab526b28e035b6c6a3220eb7.xhtml">libraries</a></li><li class="navelem"><a class="el" href="dir_a75a6fe80fd9120ba7dd67a0b33a7bc9.xhtml">libchip</a></li><li class="navelem"><a class="el" href="dir_66d505d01f5149f3674faaa78d4997d4.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_21556195f4a4c397f44356c338631820.xhtml">sams70</a></li><li class="navelem"><a class="el" href="dir_ee539aaf5a746dce4af541bdfbd954b4.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">instance_tc1.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="sams70_2instance_2instance__tc1_8h.xhtml">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">/*                  Atmel Microcontroller Software Support                      */</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">/*                       SAM Software Package License                           */</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">/* ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">/* Copyright (c) 2015, Atmel Corporation                                        */</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">/* All rights reserved.                                                         */</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/* modification, are permitted provided that the following condition is met:    */</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">/* this list of conditions and the disclaimer below.                            */</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">/* this software without specific prior written permission.                     */</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/* ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifndef _SAMS70_TC1_INSTANCE_</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define _SAMS70_TC1_INSTANCE_</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/* ========== Register definition for TC1 peripheral ========== */</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">  #define REG_TC1_CCR0                   (0x40010000U) </span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">  #define REG_TC1_CMR0                   (0x40010004U) </span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">  #define REG_TC1_SMMR0                  (0x40010008U) </span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">  #define REG_TC1_RAB0                   (0x4001000CU) </span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">  #define REG_TC1_CV0                    (0x40010010U) </span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">  #define REG_TC1_RA0                    (0x40010014U) </span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">  #define REG_TC1_RB0                    (0x40010018U) </span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">  #define REG_TC1_RC0                    (0x4001001CU) </span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">  #define REG_TC1_SR0                    (0x40010020U) </span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">  #define REG_TC1_IER0                   (0x40010024U) </span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">  #define REG_TC1_IDR0                   (0x40010028U) </span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">  #define REG_TC1_IMR0                   (0x4001002CU) </span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">  #define REG_TC1_EMR0                   (0x40010030U) </span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">  #define REG_TC1_CCR1                   (0x40010040U) </span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">  #define REG_TC1_CMR1                   (0x40010044U) </span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">  #define REG_TC1_SMMR1                  (0x40010048U) </span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">  #define REG_TC1_RAB1                   (0x4001004CU) </span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">  #define REG_TC1_CV1                    (0x40010050U) </span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">  #define REG_TC1_RA1                    (0x40010054U) </span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">  #define REG_TC1_RB1                    (0x40010058U) </span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">  #define REG_TC1_RC1                    (0x4001005CU) </span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">  #define REG_TC1_SR1                    (0x40010060U) </span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">  #define REG_TC1_IER1                   (0x40010064U) </span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">  #define REG_TC1_IDR1                   (0x40010068U) </span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">  #define REG_TC1_IMR1                   (0x4001006CU) </span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">  #define REG_TC1_EMR1                   (0x40010070U) </span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">  #define REG_TC1_CCR2                   (0x40010080U) </span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">  #define REG_TC1_CMR2                   (0x40010084U) </span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">  #define REG_TC1_SMMR2                  (0x40010088U) </span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">  #define REG_TC1_RAB2                   (0x4001008CU) </span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">  #define REG_TC1_CV2                    (0x40010090U) </span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">  #define REG_TC1_RA2                    (0x40010094U) </span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">  #define REG_TC1_RB2                    (0x40010098U) </span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">  #define REG_TC1_RC2                    (0x4001009CU) </span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">  #define REG_TC1_SR2                    (0x400100A0U) </span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">  #define REG_TC1_IER2                   (0x400100A4U) </span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">  #define REG_TC1_IDR2                   (0x400100A8U) </span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">  #define REG_TC1_IMR2                   (0x400100ACU) </span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">  #define REG_TC1_EMR2                   (0x400100B0U) </span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">  #define REG_TC1_BCR                    (0x400100C0U) </span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">  #define REG_TC1_BMR                    (0x400100C4U) </span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">  #define REG_TC1_QIER                   (0x400100C8U) </span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">  #define REG_TC1_QIDR                   (0x400100CCU) </span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">  #define REG_TC1_QIMR                   (0x400100D0U) </span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">  #define REG_TC1_QISR                   (0x400100D4U) </span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">  #define REG_TC1_FMR                    (0x400100D8U) </span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">  #define REG_TC1_WPMR                   (0x400100E4U) </span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="sams70_2instance_2instance__tc1_8h.xhtml#a1a93729d5a56e338ea1bebb720feec99">   83</a></span>&#160;<span class="preprocessor">  #define REG_TC1_CCR0  (*(__O  uint32_t*)0x40010000U) </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="sams70_2instance_2instance__tc1_8h.xhtml#ae1019d4d033bd3ad6de9c0e9b8c2e523">   84</a></span>&#160;<span class="preprocessor">  #define REG_TC1_CMR0  (*(__IO uint32_t*)0x40010004U) </span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="sams70_2instance_2instance__tc1_8h.xhtml#ad898f4f94f40c4f1924cbaa4dca4b74a">   85</a></span>&#160;<span class="preprocessor">  #define REG_TC1_SMMR0 (*(__IO uint32_t*)0x40010008U) </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="sams70_2instance_2instance__tc1_8h.xhtml#af852eeb10748dc340497c55089761b10">   86</a></span>&#160;<span class="preprocessor">  #define REG_TC1_RAB0  (*(__I  uint32_t*)0x4001000CU) </span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="sams70_2instance_2instance__tc1_8h.xhtml#ac1ab1cd5289852c841f0722504faacb7">   87</a></span>&#160;<span class="preprocessor">  #define REG_TC1_CV0   (*(__I  uint32_t*)0x40010010U) </span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="sams70_2instance_2instance__tc1_8h.xhtml#a848465d4f679356adb292eb0987e760e">   88</a></span>&#160;<span class="preprocessor">  #define REG_TC1_RA0   (*(__IO uint32_t*)0x40010014U) </span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="sams70_2instance_2instance__tc1_8h.xhtml#a193b187323c5089397b8ad158f7e4ad8">   89</a></span>&#160;<span class="preprocessor">  #define REG_TC1_RB0   (*(__IO uint32_t*)0x40010018U) </span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="sams70_2instance_2instance__tc1_8h.xhtml#ae0997e0a0c6757a4a7cc9fa37bbea9cf">   90</a></span>&#160;<span class="preprocessor">  #define REG_TC1_RC0   (*(__IO uint32_t*)0x4001001CU) </span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="sams70_2instance_2instance__tc1_8h.xhtml#a935eb8f87892a1104b47550cd90f869a">   91</a></span>&#160;<span class="preprocessor">  #define REG_TC1_SR0   (*(__I  uint32_t*)0x40010020U) </span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="sams70_2instance_2instance__tc1_8h.xhtml#a03dd33773f32104f2e0cf249cb9f5bb2">   92</a></span>&#160;<span class="preprocessor">  #define REG_TC1_IER0  (*(__O  uint32_t*)0x40010024U) </span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="sams70_2instance_2instance__tc1_8h.xhtml#a24348251ba37c9dd47c36969895ac2ed">   93</a></span>&#160;<span class="preprocessor">  #define REG_TC1_IDR0  (*(__O  uint32_t*)0x40010028U) </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="sams70_2instance_2instance__tc1_8h.xhtml#ac7d093ed8b165524aac10b595fd3f533">   94</a></span>&#160;<span class="preprocessor">  #define REG_TC1_IMR0  (*(__I  uint32_t*)0x4001002CU) </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="sams70_2instance_2instance__tc1_8h.xhtml#a42acf94301a52953acb8a6849632556d">   95</a></span>&#160;<span class="preprocessor">  #define REG_TC1_EMR0  (*(__IO uint32_t*)0x40010030U) </span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="sams70_2instance_2instance__tc1_8h.xhtml#ab2e8743b8b7da57f9025043100ff759f">   96</a></span>&#160;<span class="preprocessor">  #define REG_TC1_CCR1  (*(__O  uint32_t*)0x40010040U) </span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="sams70_2instance_2instance__tc1_8h.xhtml#a9f2d5eff2d32fb28e5698c8317d704dc">   97</a></span>&#160;<span class="preprocessor">  #define REG_TC1_CMR1  (*(__IO uint32_t*)0x40010044U) </span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="sams70_2instance_2instance__tc1_8h.xhtml#afa4d8b8cf0b31aa09b8fa5e4bd9de685">   98</a></span>&#160;<span class="preprocessor">  #define REG_TC1_SMMR1 (*(__IO uint32_t*)0x40010048U) </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="sams70_2instance_2instance__tc1_8h.xhtml#a188a700d77a03e822b3cde9d1b4feca0">   99</a></span>&#160;<span class="preprocessor">  #define REG_TC1_RAB1  (*(__I  uint32_t*)0x4001004CU) </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="sams70_2instance_2instance__tc1_8h.xhtml#a888be47a2921b9f8630354fb70c517d6">  100</a></span>&#160;<span class="preprocessor">  #define REG_TC1_CV1   (*(__I  uint32_t*)0x40010050U) </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="sams70_2instance_2instance__tc1_8h.xhtml#a1de01fc17117df52d13686240bce5548">  101</a></span>&#160;<span class="preprocessor">  #define REG_TC1_RA1   (*(__IO uint32_t*)0x40010054U) </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="sams70_2instance_2instance__tc1_8h.xhtml#a8f79416d7d5c0cbbf227e081f576bd43">  102</a></span>&#160;<span class="preprocessor">  #define REG_TC1_RB1   (*(__IO uint32_t*)0x40010058U) </span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="sams70_2instance_2instance__tc1_8h.xhtml#aafe30889d4a6bfc70eafd8483e1afe28">  103</a></span>&#160;<span class="preprocessor">  #define REG_TC1_RC1   (*(__IO uint32_t*)0x4001005CU) </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="sams70_2instance_2instance__tc1_8h.xhtml#aeca34baaced2078bf2fa0992c76f8d37">  104</a></span>&#160;<span class="preprocessor">  #define REG_TC1_SR1   (*(__I  uint32_t*)0x40010060U) </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="sams70_2instance_2instance__tc1_8h.xhtml#ac5f9be56aa41be407aa7a2ce374acd15">  105</a></span>&#160;<span class="preprocessor">  #define REG_TC1_IER1  (*(__O  uint32_t*)0x40010064U) </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="sams70_2instance_2instance__tc1_8h.xhtml#ad5a2058863d10887d4a3630c29d3c434">  106</a></span>&#160;<span class="preprocessor">  #define REG_TC1_IDR1  (*(__O  uint32_t*)0x40010068U) </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="sams70_2instance_2instance__tc1_8h.xhtml#a96952d44f697f9d2a9e45595a447f624">  107</a></span>&#160;<span class="preprocessor">  #define REG_TC1_IMR1  (*(__I  uint32_t*)0x4001006CU) </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="sams70_2instance_2instance__tc1_8h.xhtml#a9f711dbb4d8d0ef28bc0bb1fa5fe65c3">  108</a></span>&#160;<span class="preprocessor">  #define REG_TC1_EMR1  (*(__IO uint32_t*)0x40010070U) </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="sams70_2instance_2instance__tc1_8h.xhtml#a77f89550ca23289c16f20cf1399d0501">  109</a></span>&#160;<span class="preprocessor">  #define REG_TC1_CCR2  (*(__O  uint32_t*)0x40010080U) </span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="sams70_2instance_2instance__tc1_8h.xhtml#aa654ced5d4436a03a3c010d42ba35f82">  110</a></span>&#160;<span class="preprocessor">  #define REG_TC1_CMR2  (*(__IO uint32_t*)0x40010084U) </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="sams70_2instance_2instance__tc1_8h.xhtml#a8434dfe0d7c8993ca4d2f166ff62e28a">  111</a></span>&#160;<span class="preprocessor">  #define REG_TC1_SMMR2 (*(__IO uint32_t*)0x40010088U) </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="sams70_2instance_2instance__tc1_8h.xhtml#ab4937e99c05392f9e32eba91fc630ca5">  112</a></span>&#160;<span class="preprocessor">  #define REG_TC1_RAB2  (*(__I  uint32_t*)0x4001008CU) </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="sams70_2instance_2instance__tc1_8h.xhtml#a4ad2dc55a122e8ee76d5ff1d0f454bac">  113</a></span>&#160;<span class="preprocessor">  #define REG_TC1_CV2   (*(__I  uint32_t*)0x40010090U) </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="sams70_2instance_2instance__tc1_8h.xhtml#a78f4f20030ee0084744dcfa455bf65dc">  114</a></span>&#160;<span class="preprocessor">  #define REG_TC1_RA2   (*(__IO uint32_t*)0x40010094U) </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="sams70_2instance_2instance__tc1_8h.xhtml#ad548bb344ae81930954c2ff1dc84e567">  115</a></span>&#160;<span class="preprocessor">  #define REG_TC1_RB2   (*(__IO uint32_t*)0x40010098U) </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="sams70_2instance_2instance__tc1_8h.xhtml#a4d375e430df9b27a2ee47c4e70a244a1">  116</a></span>&#160;<span class="preprocessor">  #define REG_TC1_RC2   (*(__IO uint32_t*)0x4001009CU) </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="sams70_2instance_2instance__tc1_8h.xhtml#a62a161c34345cbc0e78f040d3c83948a">  117</a></span>&#160;<span class="preprocessor">  #define REG_TC1_SR2   (*(__I  uint32_t*)0x400100A0U) </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="sams70_2instance_2instance__tc1_8h.xhtml#a22a818b2b4f2f72bd6493503bfda7c51">  118</a></span>&#160;<span class="preprocessor">  #define REG_TC1_IER2  (*(__O  uint32_t*)0x400100A4U) </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="sams70_2instance_2instance__tc1_8h.xhtml#aae2f161243b82761caa3188ef33c9a9c">  119</a></span>&#160;<span class="preprocessor">  #define REG_TC1_IDR2  (*(__O  uint32_t*)0x400100A8U) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="sams70_2instance_2instance__tc1_8h.xhtml#a87b6f07f63b6475d07aa28ea3a743aa6">  120</a></span>&#160;<span class="preprocessor">  #define REG_TC1_IMR2  (*(__I  uint32_t*)0x400100ACU) </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="sams70_2instance_2instance__tc1_8h.xhtml#a5539bd12208dae862b49f05964cf4023">  121</a></span>&#160;<span class="preprocessor">  #define REG_TC1_EMR2  (*(__IO uint32_t*)0x400100B0U) </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="sams70_2instance_2instance__tc1_8h.xhtml#a92a5a9db00bee43f20f84c1394eb43c8">  122</a></span>&#160;<span class="preprocessor">  #define REG_TC1_BCR   (*(__O  uint32_t*)0x400100C0U) </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="sams70_2instance_2instance__tc1_8h.xhtml#aadf331041d336e4e8e376ab2ae53a58a">  123</a></span>&#160;<span class="preprocessor">  #define REG_TC1_BMR   (*(__IO uint32_t*)0x400100C4U) </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="sams70_2instance_2instance__tc1_8h.xhtml#aafa62c67e6bd198adfd9e95c8d86f0ef">  124</a></span>&#160;<span class="preprocessor">  #define REG_TC1_QIER  (*(__O  uint32_t*)0x400100C8U) </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="sams70_2instance_2instance__tc1_8h.xhtml#a77db5099a17d4506d0c657c0a83fe56c">  125</a></span>&#160;<span class="preprocessor">  #define REG_TC1_QIDR  (*(__O  uint32_t*)0x400100CCU) </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="sams70_2instance_2instance__tc1_8h.xhtml#ab6cbfacc3ba7337217381020940e73f4">  126</a></span>&#160;<span class="preprocessor">  #define REG_TC1_QIMR  (*(__I  uint32_t*)0x400100D0U) </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="sams70_2instance_2instance__tc1_8h.xhtml#a566fdbc9928a81b03de9f1b0942d144c">  127</a></span>&#160;<span class="preprocessor">  #define REG_TC1_QISR  (*(__I  uint32_t*)0x400100D4U) </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="sams70_2instance_2instance__tc1_8h.xhtml#a1b1d19c2b5e0c5393851b779448d1cb7">  128</a></span>&#160;<span class="preprocessor">  #define REG_TC1_FMR   (*(__IO uint32_t*)0x400100D8U) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="sams70_2instance_2instance__tc1_8h.xhtml#a60bbd23ce97c1f8fe1a74d749c789783">  129</a></span>&#160;<span class="preprocessor">  #define REG_TC1_WPMR  (*(__IO uint32_t*)0x400100E4U) </span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAMS70_TC1_INSTANCE_ */</span><span class="preprocessor"></span></div></div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
