library verilog;
use verilog.vl_types.all;
entity divider_1 is
    port(
        clock           : in     vl_logic;
        denom           : in     vl_logic_vector(31 downto 0);
        numer           : in     vl_logic_vector(31 downto 0);
        quotient        : out    vl_logic_vector(31 downto 0);
        remain          : out    vl_logic_vector(31 downto 0)
    );
end divider_1;
