$date
	Fri Jul  5 13:36:05 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module graycode_tb $end
$var wire 8 ! Gray_b2g [7:0] $end
$var wire 8 " Equal [7:0] $end
$var wire 8 # Binary_original [7:0] $end
$var reg 8 $ Binary_b2g [7:0] $end
$var reg 256 % vcd_file [255:0] $end
$scope module u_bin_to_gray $end
$var wire 8 & Binary [7:0] $end
$var wire 8 ' Gray [7:0] $end
$scope begin genblk1[0] $end
$upscope $end
$scope begin genblk1[1] $end
$upscope $end
$scope begin genblk1[2] $end
$upscope $end
$scope begin genblk1[3] $end
$upscope $end
$scope begin genblk1[4] $end
$upscope $end
$scope begin genblk1[5] $end
$upscope $end
$scope begin genblk1[6] $end
$upscope $end
$upscope $end
$scope module u_gray_to_bin $end
$var wire 8 ( Gray [7:0] $end
$var wire 8 ) Binary [7:0] $end
$scope begin genblk1[0] $end
$upscope $end
$scope begin genblk1[1] $end
$upscope $end
$scope begin genblk1[2] $end
$upscope $end
$scope begin genblk1[3] $end
$upscope $end
$scope begin genblk1[4] $end
$upscope $end
$scope begin genblk1[5] $end
$upscope $end
$scope begin genblk1[6] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b0 (
b0 '
b0 &
b1011100010111101110110011000110110010000101111011001110111001001100001011110010110001101101111011001000110010100101110011101100110001101100100 %
b0 $
b0 #
b1 "
b0 !
$end
#1
b10 #
b10 )
b11 !
b11 '
b11 (
b1 "
b10 $
b10 &
#2
b100 #
b100 )
b110 !
b110 '
b110 (
b1 "
b100 $
b100 &
#3
b1000 #
b1000 )
b1100 !
b1100 '
b1100 (
b1 "
b1000 $
b1000 &
#4
b10000 #
b10000 )
b11000 !
b11000 '
b11000 (
b1 "
b10000 $
b10000 &
#5
b100000 #
b100000 )
b110000 !
b110000 '
b110000 (
b1 "
b100000 $
b100000 &
#6
b1000000 #
b1000000 )
b1100000 !
b1100000 '
b1100000 (
b1 "
b1000000 $
b1000000 &
#7
b10000000 #
b10000000 )
b1 "
b11000000 !
b11000000 '
b11000000 (
b10000000 $
b10000000 &
#8
