Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Jun  7 01:13:09 2022
| Host         : LAPTOP-NCO9BMV1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 44 register/latch pins with no clock driven by root clock pin: inst_i2c_dri/dri_clk_reg/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mod1/pixel_clk_reg/Q (HIGH)

 There are 371 register/latch pins with no clock driven by root clock pin: mod2/pixel_clk_reg/Q (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: rr/clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tc/change_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1662 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.138        0.000                      0                   79        0.147        0.000                      0                   79        4.500        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.138        0.000                      0                   79        0.147        0.000                      0                   79        4.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.138ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.138ns  (required time - arrival time)
  Source:                 tc/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tc/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 1.138ns (26.670%)  route 3.129ns (73.330%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.547     5.068    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y26         FDRE                                         r  tc/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518     5.586 f  tc/cnt_reg[19]/Q
                         net (fo=2, routed)           0.857     6.443    tc/cnt_reg_n_0_[19]
    SLICE_X31Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.567 f  tc/cnt[0]_i_8/O
                         net (fo=1, routed)           0.460     7.027    tc/cnt[0]_i_8_n_0
    SLICE_X31Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.151 f  tc/cnt[0]_i_7/O
                         net (fo=1, routed)           0.323     7.474    tc/cnt[0]_i_7_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.598 f  tc/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.434     8.032    tc/cnt[0]_i_3__0_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.156 f  tc/cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.165     8.321    tc/cnt[0]_i_2__0_n_0
    SLICE_X31Y25         LUT2 (Prop_lut2_I1_O)        0.124     8.445 r  tc/cnt[27]_i_1/O
                         net (fo=27, routed)          0.891     9.335    tc/change_clk_0
    SLICE_X30Y22         FDRE                                         r  tc/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.431    14.772    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y22         FDRE                                         r  tc/cnt_reg[1]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X30Y22         FDRE (Setup_fdre_C_R)       -0.524    14.473    tc/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                  5.138    

Slack (MET) :             5.138ns  (required time - arrival time)
  Source:                 tc/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tc/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 1.138ns (26.670%)  route 3.129ns (73.330%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.547     5.068    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y26         FDRE                                         r  tc/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518     5.586 f  tc/cnt_reg[19]/Q
                         net (fo=2, routed)           0.857     6.443    tc/cnt_reg_n_0_[19]
    SLICE_X31Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.567 f  tc/cnt[0]_i_8/O
                         net (fo=1, routed)           0.460     7.027    tc/cnt[0]_i_8_n_0
    SLICE_X31Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.151 f  tc/cnt[0]_i_7/O
                         net (fo=1, routed)           0.323     7.474    tc/cnt[0]_i_7_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.598 f  tc/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.434     8.032    tc/cnt[0]_i_3__0_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.156 f  tc/cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.165     8.321    tc/cnt[0]_i_2__0_n_0
    SLICE_X31Y25         LUT2 (Prop_lut2_I1_O)        0.124     8.445 r  tc/cnt[27]_i_1/O
                         net (fo=27, routed)          0.891     9.335    tc/change_clk_0
    SLICE_X30Y22         FDRE                                         r  tc/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.431    14.772    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y22         FDRE                                         r  tc/cnt_reg[2]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X30Y22         FDRE (Setup_fdre_C_R)       -0.524    14.473    tc/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                  5.138    

Slack (MET) :             5.138ns  (required time - arrival time)
  Source:                 tc/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tc/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 1.138ns (26.670%)  route 3.129ns (73.330%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.547     5.068    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y26         FDRE                                         r  tc/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518     5.586 f  tc/cnt_reg[19]/Q
                         net (fo=2, routed)           0.857     6.443    tc/cnt_reg_n_0_[19]
    SLICE_X31Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.567 f  tc/cnt[0]_i_8/O
                         net (fo=1, routed)           0.460     7.027    tc/cnt[0]_i_8_n_0
    SLICE_X31Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.151 f  tc/cnt[0]_i_7/O
                         net (fo=1, routed)           0.323     7.474    tc/cnt[0]_i_7_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.598 f  tc/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.434     8.032    tc/cnt[0]_i_3__0_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.156 f  tc/cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.165     8.321    tc/cnt[0]_i_2__0_n_0
    SLICE_X31Y25         LUT2 (Prop_lut2_I1_O)        0.124     8.445 r  tc/cnt[27]_i_1/O
                         net (fo=27, routed)          0.891     9.335    tc/change_clk_0
    SLICE_X30Y22         FDRE                                         r  tc/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.431    14.772    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y22         FDRE                                         r  tc/cnt_reg[3]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X30Y22         FDRE (Setup_fdre_C_R)       -0.524    14.473    tc/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                  5.138    

Slack (MET) :             5.138ns  (required time - arrival time)
  Source:                 tc/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tc/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 1.138ns (26.670%)  route 3.129ns (73.330%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.547     5.068    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y26         FDRE                                         r  tc/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518     5.586 f  tc/cnt_reg[19]/Q
                         net (fo=2, routed)           0.857     6.443    tc/cnt_reg_n_0_[19]
    SLICE_X31Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.567 f  tc/cnt[0]_i_8/O
                         net (fo=1, routed)           0.460     7.027    tc/cnt[0]_i_8_n_0
    SLICE_X31Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.151 f  tc/cnt[0]_i_7/O
                         net (fo=1, routed)           0.323     7.474    tc/cnt[0]_i_7_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.598 f  tc/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.434     8.032    tc/cnt[0]_i_3__0_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.156 f  tc/cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.165     8.321    tc/cnt[0]_i_2__0_n_0
    SLICE_X31Y25         LUT2 (Prop_lut2_I1_O)        0.124     8.445 r  tc/cnt[27]_i_1/O
                         net (fo=27, routed)          0.891     9.335    tc/change_clk_0
    SLICE_X30Y22         FDRE                                         r  tc/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.431    14.772    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y22         FDRE                                         r  tc/cnt_reg[4]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X30Y22         FDRE (Setup_fdre_C_R)       -0.524    14.473    tc/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                  5.138    

Slack (MET) :             5.277ns  (required time - arrival time)
  Source:                 tc/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tc/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 1.138ns (27.574%)  route 2.989ns (72.426%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.547     5.068    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y26         FDRE                                         r  tc/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518     5.586 f  tc/cnt_reg[19]/Q
                         net (fo=2, routed)           0.857     6.443    tc/cnt_reg_n_0_[19]
    SLICE_X31Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.567 f  tc/cnt[0]_i_8/O
                         net (fo=1, routed)           0.460     7.027    tc/cnt[0]_i_8_n_0
    SLICE_X31Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.151 f  tc/cnt[0]_i_7/O
                         net (fo=1, routed)           0.323     7.474    tc/cnt[0]_i_7_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.598 f  tc/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.434     8.032    tc/cnt[0]_i_3__0_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.156 f  tc/cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.165     8.321    tc/cnt[0]_i_2__0_n_0
    SLICE_X31Y25         LUT2 (Prop_lut2_I1_O)        0.124     8.445 r  tc/cnt[27]_i_1/O
                         net (fo=27, routed)          0.751     9.195    tc/change_clk_0
    SLICE_X30Y23         FDRE                                         r  tc/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.430    14.771    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y23         FDRE                                         r  tc/cnt_reg[5]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X30Y23         FDRE (Setup_fdre_C_R)       -0.524    14.472    tc/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.472    
                         arrival time                          -9.195    
  -------------------------------------------------------------------
                         slack                                  5.277    

Slack (MET) :             5.277ns  (required time - arrival time)
  Source:                 tc/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tc/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 1.138ns (27.574%)  route 2.989ns (72.426%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.547     5.068    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y26         FDRE                                         r  tc/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518     5.586 f  tc/cnt_reg[19]/Q
                         net (fo=2, routed)           0.857     6.443    tc/cnt_reg_n_0_[19]
    SLICE_X31Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.567 f  tc/cnt[0]_i_8/O
                         net (fo=1, routed)           0.460     7.027    tc/cnt[0]_i_8_n_0
    SLICE_X31Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.151 f  tc/cnt[0]_i_7/O
                         net (fo=1, routed)           0.323     7.474    tc/cnt[0]_i_7_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.598 f  tc/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.434     8.032    tc/cnt[0]_i_3__0_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.156 f  tc/cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.165     8.321    tc/cnt[0]_i_2__0_n_0
    SLICE_X31Y25         LUT2 (Prop_lut2_I1_O)        0.124     8.445 r  tc/cnt[27]_i_1/O
                         net (fo=27, routed)          0.751     9.195    tc/change_clk_0
    SLICE_X30Y23         FDRE                                         r  tc/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.430    14.771    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y23         FDRE                                         r  tc/cnt_reg[6]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X30Y23         FDRE (Setup_fdre_C_R)       -0.524    14.472    tc/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.472    
                         arrival time                          -9.195    
  -------------------------------------------------------------------
                         slack                                  5.277    

Slack (MET) :             5.277ns  (required time - arrival time)
  Source:                 tc/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tc/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 1.138ns (27.574%)  route 2.989ns (72.426%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.547     5.068    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y26         FDRE                                         r  tc/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518     5.586 f  tc/cnt_reg[19]/Q
                         net (fo=2, routed)           0.857     6.443    tc/cnt_reg_n_0_[19]
    SLICE_X31Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.567 f  tc/cnt[0]_i_8/O
                         net (fo=1, routed)           0.460     7.027    tc/cnt[0]_i_8_n_0
    SLICE_X31Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.151 f  tc/cnt[0]_i_7/O
                         net (fo=1, routed)           0.323     7.474    tc/cnt[0]_i_7_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.598 f  tc/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.434     8.032    tc/cnt[0]_i_3__0_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.156 f  tc/cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.165     8.321    tc/cnt[0]_i_2__0_n_0
    SLICE_X31Y25         LUT2 (Prop_lut2_I1_O)        0.124     8.445 r  tc/cnt[27]_i_1/O
                         net (fo=27, routed)          0.751     9.195    tc/change_clk_0
    SLICE_X30Y23         FDRE                                         r  tc/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.430    14.771    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y23         FDRE                                         r  tc/cnt_reg[7]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X30Y23         FDRE (Setup_fdre_C_R)       -0.524    14.472    tc/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.472    
                         arrival time                          -9.195    
  -------------------------------------------------------------------
                         slack                                  5.277    

Slack (MET) :             5.277ns  (required time - arrival time)
  Source:                 tc/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tc/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 1.138ns (27.574%)  route 2.989ns (72.426%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.547     5.068    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y26         FDRE                                         r  tc/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518     5.586 f  tc/cnt_reg[19]/Q
                         net (fo=2, routed)           0.857     6.443    tc/cnt_reg_n_0_[19]
    SLICE_X31Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.567 f  tc/cnt[0]_i_8/O
                         net (fo=1, routed)           0.460     7.027    tc/cnt[0]_i_8_n_0
    SLICE_X31Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.151 f  tc/cnt[0]_i_7/O
                         net (fo=1, routed)           0.323     7.474    tc/cnt[0]_i_7_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.598 f  tc/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.434     8.032    tc/cnt[0]_i_3__0_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.156 f  tc/cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.165     8.321    tc/cnt[0]_i_2__0_n_0
    SLICE_X31Y25         LUT2 (Prop_lut2_I1_O)        0.124     8.445 r  tc/cnt[27]_i_1/O
                         net (fo=27, routed)          0.751     9.195    tc/change_clk_0
    SLICE_X30Y23         FDRE                                         r  tc/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.430    14.771    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y23         FDRE                                         r  tc/cnt_reg[8]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X30Y23         FDRE (Setup_fdre_C_R)       -0.524    14.472    tc/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.472    
                         arrival time                          -9.195    
  -------------------------------------------------------------------
                         slack                                  5.277    

Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 tc/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tc/cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 1.138ns (28.172%)  route 2.901ns (71.828%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.547     5.068    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y26         FDRE                                         r  tc/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518     5.586 f  tc/cnt_reg[19]/Q
                         net (fo=2, routed)           0.857     6.443    tc/cnt_reg_n_0_[19]
    SLICE_X31Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.567 f  tc/cnt[0]_i_8/O
                         net (fo=1, routed)           0.460     7.027    tc/cnt[0]_i_8_n_0
    SLICE_X31Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.151 f  tc/cnt[0]_i_7/O
                         net (fo=1, routed)           0.323     7.474    tc/cnt[0]_i_7_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.598 f  tc/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.434     8.032    tc/cnt[0]_i_3__0_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.156 f  tc/cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.165     8.321    tc/cnt[0]_i_2__0_n_0
    SLICE_X31Y25         LUT2 (Prop_lut2_I1_O)        0.124     8.445 r  tc/cnt[27]_i_1/O
                         net (fo=27, routed)          0.663     9.108    tc/change_clk_0
    SLICE_X30Y28         FDRE                                         r  tc/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.433    14.774    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  tc/cnt_reg[25]/C
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X30Y28         FDRE (Setup_fdre_C_R)       -0.524    14.490    tc/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                          -9.108    
  -------------------------------------------------------------------
                         slack                                  5.382    

Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 tc/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tc/cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 1.138ns (28.172%)  route 2.901ns (71.828%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.547     5.068    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y26         FDRE                                         r  tc/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518     5.586 f  tc/cnt_reg[19]/Q
                         net (fo=2, routed)           0.857     6.443    tc/cnt_reg_n_0_[19]
    SLICE_X31Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.567 f  tc/cnt[0]_i_8/O
                         net (fo=1, routed)           0.460     7.027    tc/cnt[0]_i_8_n_0
    SLICE_X31Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.151 f  tc/cnt[0]_i_7/O
                         net (fo=1, routed)           0.323     7.474    tc/cnt[0]_i_7_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.598 f  tc/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.434     8.032    tc/cnt[0]_i_3__0_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.156 f  tc/cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.165     8.321    tc/cnt[0]_i_2__0_n_0
    SLICE_X31Y25         LUT2 (Prop_lut2_I1_O)        0.124     8.445 r  tc/cnt[27]_i_1/O
                         net (fo=27, routed)          0.663     9.108    tc/change_clk_0
    SLICE_X30Y28         FDRE                                         r  tc/cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.433    14.774    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  tc/cnt_reg[26]/C
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X30Y28         FDRE (Setup_fdre_C_R)       -0.524    14.490    tc/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                          -9.108    
  -------------------------------------------------------------------
                         slack                                  5.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 pi/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pi/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.498%)  route 0.094ns (33.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.551     1.434    pi/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  pi/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  pi/FSM_onehot_state_reg[4]/Q
                         net (fo=37, routed)          0.094     1.669    pi/Q[4]
    SLICE_X42Y26         LUT6 (Prop_lut6_I4_O)        0.045     1.714 r  pi/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.714    pi/FSM_onehot_state[0]_i_1_n_0
    SLICE_X42Y26         FDSE                                         r  pi/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.818     1.945    pi/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y26         FDSE                                         r  pi/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.498     1.447    
    SLICE_X42Y26         FDSE (Hold_fdse_C_D)         0.120     1.567    pi/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 inst_i2c_dri/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_i2c_dri/clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.654%)  route 0.174ns (48.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.563     1.446    inst_i2c_dri/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y44         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  inst_i2c_dri/clk_cnt_reg[0]/Q
                         net (fo=9, routed)           0.174     1.761    inst_i2c_dri/clk_cnt[0]
    SLICE_X38Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.806 r  inst_i2c_dri/clk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.806    inst_i2c_dri/clk_cnt_0[6]
    SLICE_X38Y45         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.832     1.959    inst_i2c_dri/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y45         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[6]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X38Y45         FDCE (Hold_fdce_C_D)         0.120     1.582    inst_i2c_dri/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 inst_i2c_dri/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_i2c_dri/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.346%)  route 0.176ns (48.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.563     1.446    inst_i2c_dri/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y44         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  inst_i2c_dri/clk_cnt_reg[3]/Q
                         net (fo=9, routed)           0.176     1.763    inst_i2c_dri/clk_cnt[3]
    SLICE_X38Y44         LUT6 (Prop_lut6_I4_O)        0.045     1.808 r  inst_i2c_dri/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.808    inst_i2c_dri/clk_cnt_0[5]
    SLICE_X38Y44         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.832     1.959    inst_i2c_dri/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y44         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[5]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X38Y44         FDCE (Hold_fdce_C_D)         0.120     1.582    inst_i2c_dri/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 inst_i2c_dri/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_i2c_dri/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.090%)  route 0.134ns (41.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.563     1.446    inst_i2c_dri/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y44         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  inst_i2c_dri/clk_cnt_reg[1]/Q
                         net (fo=8, routed)           0.134     1.721    inst_i2c_dri/clk_cnt[1]
    SLICE_X37Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.766 r  inst_i2c_dri/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.766    inst_i2c_dri/clk_cnt_0[3]
    SLICE_X37Y44         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.832     1.959    inst_i2c_dri/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y44         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[3]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y44         FDCE (Hold_fdce_C_D)         0.092     1.538    inst_i2c_dri/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 inst_i2c_dri/clk_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_i2c_dri/clk_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.131%)  route 0.134ns (41.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.563     1.446    inst_i2c_dri/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y45         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  inst_i2c_dri/clk_cnt_reg[8]/Q
                         net (fo=4, routed)           0.134     1.721    inst_i2c_dri/clk_cnt[8]
    SLICE_X37Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.766 r  inst_i2c_dri/clk_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     1.766    inst_i2c_dri/clk_cnt_0[10]
    SLICE_X37Y45         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.832     1.959    inst_i2c_dri/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y45         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[10]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y45         FDCE (Hold_fdce_C_D)         0.091     1.537    inst_i2c_dri/clk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 inst_i2c_dri/clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_i2c_dri/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.458%)  route 0.143ns (43.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.563     1.446    inst_i2c_dri/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y45         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  inst_i2c_dri/clk_cnt_reg[7]/Q
                         net (fo=5, routed)           0.143     1.731    inst_i2c_dri/clk_cnt[7]
    SLICE_X37Y45         LUT3 (Prop_lut3_I2_O)        0.045     1.776 r  inst_i2c_dri/clk_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.776    inst_i2c_dri/clk_cnt_0[7]
    SLICE_X37Y45         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.832     1.959    inst_i2c_dri/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y45         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[7]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y45         FDCE (Hold_fdce_C_D)         0.092     1.538    inst_i2c_dri/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 inst_i2c_dri/dri_clk_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_i2c_dri/dri_clk_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.096%)  route 0.164ns (43.904%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.563     1.446    inst_i2c_dri/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y45         FDPE                                         r  inst_i2c_dri/dri_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDPE (Prop_fdpe_C_Q)         0.164     1.610 r  inst_i2c_dri/dri_clk_reg/Q
                         net (fo=2, routed)           0.164     1.774    inst_i2c_dri/dri_clk_OBUF
    SLICE_X38Y45         LUT6 (Prop_lut6_I5_O)        0.045     1.819 r  inst_i2c_dri/dri_clk_i_1/O
                         net (fo=1, routed)           0.000     1.819    inst_i2c_dri/dri_clk_i_1_n_0
    SLICE_X38Y45         FDPE                                         r  inst_i2c_dri/dri_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.832     1.959    inst_i2c_dri/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y45         FDPE                                         r  inst_i2c_dri/dri_clk_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X38Y45         FDPE (Hold_fdpe_C_D)         0.121     1.567    inst_i2c_dri/dri_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 inst_i2c_dri/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_i2c_dri/clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.023%)  route 0.158ns (45.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.563     1.446    inst_i2c_dri/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y44         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  inst_i2c_dri/clk_cnt_reg[3]/Q
                         net (fo=9, routed)           0.158     1.745    inst_i2c_dri/clk_cnt[3]
    SLICE_X37Y44         LUT6 (Prop_lut6_I0_O)        0.045     1.790 r  inst_i2c_dri/clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.790    inst_i2c_dri/clk_cnt_0[1]
    SLICE_X37Y44         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.832     1.959    inst_i2c_dri/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y44         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y44         FDCE (Hold_fdce_C_D)         0.091     1.537    inst_i2c_dri/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 ct/is_fire_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzer_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.141ns (24.106%)  route 0.444ns (75.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.553     1.436    ct/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y27         FDRE                                         r  ct/is_fire_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  ct/is_fire_reg/Q
                         net (fo=37, routed)          0.444     2.021    Is_fire_OBUF
    SLICE_X39Y27         FDRE                                         r  buzzer_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.819     1.946    CLK100MHZ_IBUF_BUFG
    SLICE_X39Y27         FDRE                                         r  buzzer_reg/C
                         clock pessimism             -0.249     1.697    
    SLICE_X39Y27         FDRE (Hold_fdre_C_D)         0.070     1.767    buzzer_reg
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 inst_i2c_dri/clk_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_i2c_dri/clk_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.213ns (56.168%)  route 0.166ns (43.832%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.563     1.446    inst_i2c_dri/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y45         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  inst_i2c_dri/clk_cnt_reg[6]/Q
                         net (fo=6, routed)           0.166     1.776    inst_i2c_dri/clk_cnt[6]
    SLICE_X37Y45         LUT5 (Prop_lut5_I1_O)        0.049     1.825 r  inst_i2c_dri/clk_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.825    inst_i2c_dri/clk_cnt_0[9]
    SLICE_X37Y45         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.832     1.959    inst_i2c_dri/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y45         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[9]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X37Y45         FDCE (Hold_fdce_C_D)         0.107     1.569    inst_i2c_dri/clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y27   buzzer_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   mod2/cnt_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X42Y26   pi/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y26   pi/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y27   pi/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y27   ct/is_fire_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y27   ct/is_fire_reg_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y22   ct/is_warning_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y24   ct/is_warning_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   mod2/cnt_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   mod2/pixel_clk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   inst_i2c_dri/clk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   inst_i2c_dri/clk_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   inst_i2c_dri/clk_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   inst_i2c_dri/clk_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   inst_i2c_dri/clk_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   inst_i2c_dri/clk_cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y44   inst_i2c_dri/clk_cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   inst_i2c_dri/clk_cnt_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y27   buzzer_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X42Y26   pi/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X42Y26   pi/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y26   pi/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y26   pi/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y27   pi/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y27   ct/is_fire_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y27   ct/is_fire_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y22   ct/is_warning_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y24   ct/is_warning_reg_lopt_replica/C



