===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 2.0346 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3394 ( 14.5%)    0.3394 ( 16.7%)  FIR Parser
    1.5856 ( 67.7%)    1.2932 ( 63.6%)  'firrtl.circuit' Pipeline
    0.8500 ( 36.3%)    0.8500 ( 41.8%)    LowerFIRRTLTypes
    0.6351 ( 27.1%)    0.3433 ( 16.9%)    'firrtl.module' Pipeline
    0.0896 (  3.8%)    0.0500 (  2.5%)      ExpandWhens
    0.1158 (  4.9%)    0.0625 (  3.1%)      CSE
    0.0018 (  0.1%)    0.0010 (  0.0%)        (A) DominanceInfo
    0.4297 ( 18.3%)    0.2308 ( 11.3%)      SimpleCanonicalizer
    0.0271 (  1.2%)    0.0271 (  1.3%)    IMConstProp
    0.0111 (  0.5%)    0.0111 (  0.5%)    BlackBoxReader
    0.0132 (  0.6%)    0.0126 (  0.6%)    'firrtl.module' Pipeline
    0.0132 (  0.6%)    0.0126 (  0.6%)      CheckWidths
    0.0950 (  4.1%)    0.0950 (  4.7%)  LowerFIRRTLToHW
    0.0197 (  0.8%)    0.0197 (  1.0%)  HWMemSimImpl
    0.1267 (  5.4%)    0.1147 (  5.6%)  'hw.module' Pipeline
    0.0192 (  0.8%)    0.0167 (  0.8%)    HWCleanup
    0.0581 (  2.5%)    0.0525 (  2.6%)    CSE
    0.0021 (  0.1%)    0.0020 (  0.1%)      (A) DominanceInfo
    0.0494 (  2.1%)    0.0454 (  2.2%)    SimpleCanonicalizer
    0.0398 (  1.7%)    0.0398 (  2.0%)  HWLegalizeNames
    0.0177 (  0.8%)    0.0152 (  0.7%)  'hw.module' Pipeline
    0.0177 (  0.8%)    0.0152 (  0.7%)    PrettifyVerilog
    0.0698 (  3.0%)    0.0698 (  3.4%)  Output
    0.0007 (  0.0%)    0.0007 (  0.0%)  Rest
    2.3416 (100.0%)    2.0346 (100.0%)  Total

{
  totalTime: 2.046,
  maxMemory: 95580160
}
