0.7
2020.2
May 22 2024
19:03:11
C:/FPGA_lab/lab/tlc_timer/tlc_timer.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/FPGA_lab/lab/tlc_timer/tlc_timer.srcs/sim_1/new/tb.v,1743401015,verilog,,,,tb,,,,,,,,
C:/FPGA_lab/lab/tlc_timer/tlc_timer.srcs/sources_1/new/tlc.v,1743401511,verilog,,C:/FPGA_lab/lab/tlc_timer/tlc_timer.srcs/sim_1/new/tb.v,,tlc,,,,,,,,
