
obj/STM32F4_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00008000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004834  08000188  08000188  00008188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .init_array   00000008  080049bc  080049bc  0000c9bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .fini_array   00000004  080049c4  080049c4  0000c9c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .data         0000054c  20000000  080049c8  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          00000298  20000550  08004f18  00010550  2**3
                  ALLOC
  6 ._user_heap_stack 00000400  200007e8  08004f14  000107e8  2**0
                  ALLOC
  7 .ARM.attributes 00000035  00000000  00000000  0001054c  2**0
                  CONTENTS, READONLY
  8 .debug_info   0000b6ec  00000000  00000000  00010581  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001c26  00000000  00000000  0001bc6d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000046f2  00000000  00000000  0001d893  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000c30  00000000  00000000  00021f85  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000b18  00000000  00000000  00022bb5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00003fd2  00000000  00000000  000236cd  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00004036  00000000  00000000  0002769f  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      00000030  00000000  00000000  0002b6d5  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00002a60  00000000  00000000  0002b708  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	f240 5450 	movw	r4, #1360	; 0x550
 800018e:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8000192:	7823      	ldrb	r3, [r4, #0]
 8000194:	b963      	cbnz	r3, 80001b0 <__do_global_dtors_aux+0x28>
 8000196:	f240 0000 	movw	r0, #0
 800019a:	f2c0 0000 	movt	r0, #0
 800019e:	b128      	cbz	r0, 80001ac <__do_global_dtors_aux+0x24>
 80001a0:	f644 10a4 	movw	r0, #18852	; 0x49a4
 80001a4:	f6c0 0000 	movt	r0, #2048	; 0x800
 80001a8:	f3af 8000 	nop.w
 80001ac:	2101      	movs	r1, #1
 80001ae:	7021      	strb	r1, [r4, #0]
 80001b0:	bd10      	pop	{r4, pc}
 80001b2:	bf00      	nop

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	f240 0300 	movw	r3, #0
 80001ba:	f2c0 0300 	movt	r3, #0
 80001be:	b14b      	cbz	r3, 80001d4 <frame_dummy+0x20>
 80001c0:	f644 10a4 	movw	r0, #18852	; 0x49a4
 80001c4:	f240 5154 	movw	r1, #1364	; 0x554
 80001c8:	f6c0 0000 	movt	r0, #2048	; 0x800
 80001cc:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80001d0:	f3af 8000 	nop.w
 80001d4:	f240 504c 	movw	r0, #1356	; 0x54c
 80001d8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80001dc:	6801      	ldr	r1, [r0, #0]
 80001de:	b129      	cbz	r1, 80001ec <frame_dummy+0x38>
 80001e0:	f240 0300 	movw	r3, #0
 80001e4:	f2c0 0300 	movt	r3, #0
 80001e8:	b103      	cbz	r3, 80001ec <frame_dummy+0x38>
 80001ea:	4798      	blx	r3
 80001ec:	bd08      	pop	{r3, pc}
 80001ee:	bf00      	nop

080001f0 <__libc_init_array>:
 80001f0:	b570      	push	{r4, r5, r6, lr}
 80001f2:	f644 16bc 	movw	r6, #18876	; 0x49bc
 80001f6:	f644 15bc 	movw	r5, #18876	; 0x49bc
 80001fa:	f6c0 0600 	movt	r6, #2048	; 0x800
 80001fe:	f6c0 0500 	movt	r5, #2048	; 0x800
 8000202:	1b76      	subs	r6, r6, r5
 8000204:	10b6      	asrs	r6, r6, #2
 8000206:	d006      	beq.n	8000216 <__libc_init_array+0x26>
 8000208:	2400      	movs	r4, #0
 800020a:	f855 3b04 	ldr.w	r3, [r5], #4
 800020e:	3401      	adds	r4, #1
 8000210:	4798      	blx	r3
 8000212:	42a6      	cmp	r6, r4
 8000214:	d1f9      	bne.n	800020a <__libc_init_array+0x1a>
 8000216:	f644 16c4 	movw	r6, #18884	; 0x49c4
 800021a:	f644 15bc 	movw	r5, #18876	; 0x49bc
 800021e:	f6c0 0600 	movt	r6, #2048	; 0x800
 8000222:	f6c0 0500 	movt	r5, #2048	; 0x800
 8000226:	1b76      	subs	r6, r6, r5
 8000228:	f004 fbbc 	bl	80049a4 <_init>
 800022c:	10b6      	asrs	r6, r6, #2
 800022e:	d006      	beq.n	800023e <__libc_init_array+0x4e>
 8000230:	2400      	movs	r4, #0
 8000232:	f855 3b04 	ldr.w	r3, [r5], #4
 8000236:	3401      	adds	r4, #1
 8000238:	4798      	blx	r3
 800023a:	42a6      	cmp	r6, r4
 800023c:	d1f9      	bne.n	8000232 <__libc_init_array+0x42>
 800023e:	bd70      	pop	{r4, r5, r6, pc}

08000240 <malloc>:
 8000240:	f240 0300 	movw	r3, #0
 8000244:	4601      	mov	r1, r0
 8000246:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800024a:	6818      	ldr	r0, [r3, #0]
 800024c:	f000 b808 	b.w	8000260 <_malloc_r>

08000250 <free>:
 8000250:	f240 0300 	movw	r3, #0
 8000254:	4601      	mov	r1, r0
 8000256:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800025a:	6818      	ldr	r0, [r3, #0]
 800025c:	f000 bc28 	b.w	8000ab0 <_free_r>

08000260 <_malloc_r>:
 8000260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000264:	f101 040b 	add.w	r4, r1, #11
 8000268:	2c16      	cmp	r4, #22
 800026a:	b083      	sub	sp, #12
 800026c:	4606      	mov	r6, r0
 800026e:	d930      	bls.n	80002d2 <_malloc_r+0x72>
 8000270:	f024 0407 	bic.w	r4, r4, #7
 8000274:	0fe3      	lsrs	r3, r4, #31
 8000276:	428c      	cmp	r4, r1
 8000278:	bf2c      	ite	cs
 800027a:	4619      	movcs	r1, r3
 800027c:	f043 0101 	orrcc.w	r1, r3, #1
 8000280:	2900      	cmp	r1, #0
 8000282:	d12f      	bne.n	80002e4 <_malloc_r+0x84>
 8000284:	4630      	mov	r0, r6
 8000286:	f001 fa33 	bl	80016f0 <__malloc_lock>
 800028a:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 800028e:	d22d      	bcs.n	80002ec <_malloc_r+0x8c>
 8000290:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
 8000294:	f240 05f4 	movw	r5, #244	; 0xf4
 8000298:	f2c2 0500 	movt	r5, #8192	; 0x2000
 800029c:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
 80002a0:	68d3      	ldr	r3, [r2, #12]
 80002a2:	4293      	cmp	r3, r2
 80002a4:	f000 8223 	beq.w	80006ee <_malloc_r+0x48e>
 80002a8:	685c      	ldr	r4, [r3, #4]
 80002aa:	f103 0708 	add.w	r7, r3, #8
 80002ae:	68da      	ldr	r2, [r3, #12]
 80002b0:	4630      	mov	r0, r6
 80002b2:	f024 0403 	bic.w	r4, r4, #3
 80002b6:	6899      	ldr	r1, [r3, #8]
 80002b8:	191b      	adds	r3, r3, r4
 80002ba:	685c      	ldr	r4, [r3, #4]
 80002bc:	60ca      	str	r2, [r1, #12]
 80002be:	f044 0401 	orr.w	r4, r4, #1
 80002c2:	6091      	str	r1, [r2, #8]
 80002c4:	605c      	str	r4, [r3, #4]
 80002c6:	f001 fa1d 	bl	8001704 <__malloc_unlock>
 80002ca:	4638      	mov	r0, r7
 80002cc:	b003      	add	sp, #12
 80002ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80002d2:	2300      	movs	r3, #0
 80002d4:	2410      	movs	r4, #16
 80002d6:	428c      	cmp	r4, r1
 80002d8:	bf2c      	ite	cs
 80002da:	4619      	movcs	r1, r3
 80002dc:	f043 0101 	orrcc.w	r1, r3, #1
 80002e0:	2900      	cmp	r1, #0
 80002e2:	d0cf      	beq.n	8000284 <_malloc_r+0x24>
 80002e4:	230c      	movs	r3, #12
 80002e6:	2700      	movs	r7, #0
 80002e8:	6033      	str	r3, [r6, #0]
 80002ea:	e7ee      	b.n	80002ca <_malloc_r+0x6a>
 80002ec:	ea5f 2e54 	movs.w	lr, r4, lsr #9
 80002f0:	bf04      	itt	eq
 80002f2:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
 80002f6:	ea4f 01ce 	moveq.w	r1, lr, lsl #3
 80002fa:	f040 808c 	bne.w	8000416 <_malloc_r+0x1b6>
 80002fe:	f240 05f4 	movw	r5, #244	; 0xf4
 8000302:	f2c2 0500 	movt	r5, #8192	; 0x2000
 8000306:	1869      	adds	r1, r5, r1
 8000308:	68cf      	ldr	r7, [r1, #12]
 800030a:	42b9      	cmp	r1, r7
 800030c:	d106      	bne.n	800031c <_malloc_r+0xbc>
 800030e:	e00d      	b.n	800032c <_malloc_r+0xcc>
 8000310:	2a00      	cmp	r2, #0
 8000312:	f280 8181 	bge.w	8000618 <_malloc_r+0x3b8>
 8000316:	68ff      	ldr	r7, [r7, #12]
 8000318:	42b9      	cmp	r1, r7
 800031a:	d007      	beq.n	800032c <_malloc_r+0xcc>
 800031c:	687b      	ldr	r3, [r7, #4]
 800031e:	f023 0303 	bic.w	r3, r3, #3
 8000322:	1b1a      	subs	r2, r3, r4
 8000324:	2a0f      	cmp	r2, #15
 8000326:	ddf3      	ble.n	8000310 <_malloc_r+0xb0>
 8000328:	f10e 3eff 	add.w	lr, lr, #4294967295
 800032c:	f10e 0e01 	add.w	lr, lr, #1
 8000330:	f240 00f4 	movw	r0, #244	; 0xf4
 8000334:	692f      	ldr	r7, [r5, #16]
 8000336:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800033a:	f100 0208 	add.w	r2, r0, #8
 800033e:	4297      	cmp	r7, r2
 8000340:	bf08      	it	eq
 8000342:	6843      	ldreq	r3, [r0, #4]
 8000344:	d026      	beq.n	8000394 <_malloc_r+0x134>
 8000346:	687b      	ldr	r3, [r7, #4]
 8000348:	f023 0c03 	bic.w	ip, r3, #3
 800034c:	ebc4 030c 	rsb	r3, r4, ip
 8000350:	2b0f      	cmp	r3, #15
 8000352:	f300 819c 	bgt.w	800068e <_malloc_r+0x42e>
 8000356:	2b00      	cmp	r3, #0
 8000358:	6142      	str	r2, [r0, #20]
 800035a:	6102      	str	r2, [r0, #16]
 800035c:	f280 8095 	bge.w	800048a <_malloc_r+0x22a>
 8000360:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8000364:	f080 8173 	bcs.w	800064e <_malloc_r+0x3ee>
 8000368:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
 800036c:	f04f 0801 	mov.w	r8, #1
 8000370:	6843      	ldr	r3, [r0, #4]
 8000372:	eb00 01cc 	add.w	r1, r0, ip, lsl #3
 8000376:	ea4f 0cac 	mov.w	ip, ip, asr #2
 800037a:	fa08 f80c 	lsl.w	r8, r8, ip
 800037e:	60f9      	str	r1, [r7, #12]
 8000380:	f8d1 c008 	ldr.w	ip, [r1, #8]
 8000384:	ea48 0303 	orr.w	r3, r8, r3
 8000388:	6043      	str	r3, [r0, #4]
 800038a:	f8c7 c008 	str.w	ip, [r7, #8]
 800038e:	f8cc 700c 	str.w	r7, [ip, #12]
 8000392:	608f      	str	r7, [r1, #8]
 8000394:	2701      	movs	r7, #1
 8000396:	ea4f 01ae 	mov.w	r1, lr, asr #2
 800039a:	fa07 f701 	lsl.w	r7, r7, r1
 800039e:	429f      	cmp	r7, r3
 80003a0:	d87e      	bhi.n	80004a0 <_malloc_r+0x240>
 80003a2:	423b      	tst	r3, r7
 80003a4:	d106      	bne.n	80003b4 <_malloc_r+0x154>
 80003a6:	f02e 0e03 	bic.w	lr, lr, #3
 80003aa:	007f      	lsls	r7, r7, #1
 80003ac:	f10e 0e04 	add.w	lr, lr, #4
 80003b0:	423b      	tst	r3, r7
 80003b2:	d0fa      	beq.n	80003aa <_malloc_r+0x14a>
 80003b4:	eb05 09ce 	add.w	r9, r5, lr, lsl #3
 80003b8:	46f0      	mov	r8, lr
 80003ba:	46cc      	mov	ip, r9
 80003bc:	f8dc 000c 	ldr.w	r0, [ip, #12]
 80003c0:	4584      	cmp	ip, r0
 80003c2:	d107      	bne.n	80003d4 <_malloc_r+0x174>
 80003c4:	e174      	b.n	80006b0 <_malloc_r+0x450>
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	f280 819b 	bge.w	8000702 <_malloc_r+0x4a2>
 80003cc:	68c0      	ldr	r0, [r0, #12]
 80003ce:	4584      	cmp	ip, r0
 80003d0:	f000 816e 	beq.w	80006b0 <_malloc_r+0x450>
 80003d4:	6841      	ldr	r1, [r0, #4]
 80003d6:	f021 0103 	bic.w	r1, r1, #3
 80003da:	1b0b      	subs	r3, r1, r4
 80003dc:	2b0f      	cmp	r3, #15
 80003de:	ddf2      	ble.n	80003c6 <_malloc_r+0x166>
 80003e0:	4607      	mov	r7, r0
 80003e2:	1901      	adds	r1, r0, r4
 80003e4:	f8d0 e00c 	ldr.w	lr, [r0, #12]
 80003e8:	f044 0801 	orr.w	r8, r4, #1
 80003ec:	f857 4f08 	ldr.w	r4, [r7, #8]!
 80003f0:	f043 0c01 	orr.w	ip, r3, #1
 80003f4:	f8c0 8004 	str.w	r8, [r0, #4]
 80003f8:	4630      	mov	r0, r6
 80003fa:	f8c1 c004 	str.w	ip, [r1, #4]
 80003fe:	f8c4 e00c 	str.w	lr, [r4, #12]
 8000402:	f8ce 4008 	str.w	r4, [lr, #8]
 8000406:	6169      	str	r1, [r5, #20]
 8000408:	6129      	str	r1, [r5, #16]
 800040a:	60ca      	str	r2, [r1, #12]
 800040c:	608a      	str	r2, [r1, #8]
 800040e:	50cb      	str	r3, [r1, r3]
 8000410:	f001 f978 	bl	8001704 <__malloc_unlock>
 8000414:	e759      	b.n	80002ca <_malloc_r+0x6a>
 8000416:	f1be 0f04 	cmp.w	lr, #4
 800041a:	bf9e      	ittt	ls
 800041c:	ea4f 1e94 	movls.w	lr, r4, lsr #6
 8000420:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
 8000424:	ea4f 01ce 	movls.w	r1, lr, lsl #3
 8000428:	f67f af69 	bls.w	80002fe <_malloc_r+0x9e>
 800042c:	f1be 0f14 	cmp.w	lr, #20
 8000430:	bf9c      	itt	ls
 8000432:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
 8000436:	ea4f 01ce 	movls.w	r1, lr, lsl #3
 800043a:	f67f af60 	bls.w	80002fe <_malloc_r+0x9e>
 800043e:	f1be 0f54 	cmp.w	lr, #84	; 0x54
 8000442:	bf9e      	ittt	ls
 8000444:	ea4f 3e14 	movls.w	lr, r4, lsr #12
 8000448:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
 800044c:	ea4f 01ce 	movls.w	r1, lr, lsl #3
 8000450:	f67f af55 	bls.w	80002fe <_malloc_r+0x9e>
 8000454:	f5be 7faa 	cmp.w	lr, #340	; 0x154
 8000458:	bf9e      	ittt	ls
 800045a:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
 800045e:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
 8000462:	ea4f 01ce 	movls.w	r1, lr, lsl #3
 8000466:	f67f af4a 	bls.w	80002fe <_malloc_r+0x9e>
 800046a:	f240 5354 	movw	r3, #1364	; 0x554
 800046e:	459e      	cmp	lr, r3
 8000470:	bf95      	itete	ls
 8000472:	ea4f 4e94 	movls.w	lr, r4, lsr #18
 8000476:	f44f 717c 	movhi.w	r1, #1008	; 0x3f0
 800047a:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
 800047e:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
 8000482:	bf98      	it	ls
 8000484:	ea4f 01ce 	movls.w	r1, lr, lsl #3
 8000488:	e739      	b.n	80002fe <_malloc_r+0x9e>
 800048a:	eb07 030c 	add.w	r3, r7, ip
 800048e:	4630      	mov	r0, r6
 8000490:	3708      	adds	r7, #8
 8000492:	685a      	ldr	r2, [r3, #4]
 8000494:	f042 0201 	orr.w	r2, r2, #1
 8000498:	605a      	str	r2, [r3, #4]
 800049a:	f001 f933 	bl	8001704 <__malloc_unlock>
 800049e:	e714      	b.n	80002ca <_malloc_r+0x6a>
 80004a0:	68af      	ldr	r7, [r5, #8]
 80004a2:	f240 03f4 	movw	r3, #244	; 0xf4
 80004a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004aa:	687a      	ldr	r2, [r7, #4]
 80004ac:	f022 0803 	bic.w	r8, r2, #3
 80004b0:	4544      	cmp	r4, r8
 80004b2:	ebc4 0208 	rsb	r2, r4, r8
 80004b6:	bf94      	ite	ls
 80004b8:	2100      	movls	r1, #0
 80004ba:	2101      	movhi	r1, #1
 80004bc:	2a0f      	cmp	r2, #15
 80004be:	bfd8      	it	le
 80004c0:	f041 0101 	orrle.w	r1, r1, #1
 80004c4:	2900      	cmp	r1, #0
 80004c6:	f000 80b5 	beq.w	8000634 <_malloc_r+0x3d4>
 80004ca:	f240 5a6c 	movw	sl, #1388	; 0x56c
 80004ce:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 80004d2:	f2c2 0a00 	movt	sl, #8192	; 0x2000
 80004d6:	3201      	adds	r2, #1
 80004d8:	f8da 3000 	ldr.w	r3, [sl]
 80004dc:	4423      	add	r3, r4
 80004de:	bf08      	it	eq
 80004e0:	f103 0b10 	addeq.w	fp, r3, #16
 80004e4:	d006      	beq.n	80004f4 <_malloc_r+0x294>
 80004e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80004ea:	330f      	adds	r3, #15
 80004ec:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
 80004f0:	f023 0b1f 	bic.w	fp, r3, #31
 80004f4:	4630      	mov	r0, r6
 80004f6:	4659      	mov	r1, fp
 80004f8:	f001 f8b2 	bl	8001660 <_sbrk_r>
 80004fc:	1c42      	adds	r2, r0, #1
 80004fe:	4681      	mov	r9, r0
 8000500:	f000 8131 	beq.w	8000766 <_malloc_r+0x506>
 8000504:	eb07 0308 	add.w	r3, r7, r8
 8000508:	4283      	cmp	r3, r0
 800050a:	f200 8106 	bhi.w	800071a <_malloc_r+0x4ba>
 800050e:	f8da 2004 	ldr.w	r2, [sl, #4]
 8000512:	454b      	cmp	r3, r9
 8000514:	445a      	add	r2, fp
 8000516:	f8ca 2004 	str.w	r2, [sl, #4]
 800051a:	f000 8131 	beq.w	8000780 <_malloc_r+0x520>
 800051e:	f8d5 0408 	ldr.w	r0, [r5, #1032]	; 0x408
 8000522:	f240 01f4 	movw	r1, #244	; 0xf4
 8000526:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800052a:	3001      	adds	r0, #1
 800052c:	4630      	mov	r0, r6
 800052e:	bf17      	itett	ne
 8000530:	ebc3 0309 	rsbne	r3, r3, r9
 8000534:	f8c1 9408 	streq.w	r9, [r1, #1032]	; 0x408
 8000538:	18d2      	addne	r2, r2, r3
 800053a:	f8ca 2004 	strne.w	r2, [sl, #4]
 800053e:	f019 0307 	ands.w	r3, r9, #7
 8000542:	bf1f      	itttt	ne
 8000544:	f1c3 0208 	rsbne	r2, r3, #8
 8000548:	f5c3 5380 	rsbne	r3, r3, #4096	; 0x1000
 800054c:	4491      	addne	r9, r2
 800054e:	f103 0208 	addne.w	r2, r3, #8
 8000552:	eb09 030b 	add.w	r3, r9, fp
 8000556:	bf08      	it	eq
 8000558:	f44f 5280 	moveq.w	r2, #4096	; 0x1000
 800055c:	051b      	lsls	r3, r3, #20
 800055e:	0d1b      	lsrs	r3, r3, #20
 8000560:	ebc3 0b02 	rsb	fp, r3, r2
 8000564:	4659      	mov	r1, fp
 8000566:	f001 f87b 	bl	8001660 <_sbrk_r>
 800056a:	1c43      	adds	r3, r0, #1
 800056c:	f000 811d 	beq.w	80007aa <_malloc_r+0x54a>
 8000570:	ebc9 0100 	rsb	r1, r9, r0
 8000574:	4459      	add	r1, fp
 8000576:	f041 0101 	orr.w	r1, r1, #1
 800057a:	f8da 2004 	ldr.w	r2, [sl, #4]
 800057e:	42af      	cmp	r7, r5
 8000580:	f240 536c 	movw	r3, #1388	; 0x56c
 8000584:	f8c5 9008 	str.w	r9, [r5, #8]
 8000588:	445a      	add	r2, fp
 800058a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800058e:	f8c9 1004 	str.w	r1, [r9, #4]
 8000592:	f8ca 2004 	str.w	r2, [sl, #4]
 8000596:	d019      	beq.n	80005cc <_malloc_r+0x36c>
 8000598:	f1b8 0f0f 	cmp.w	r8, #15
 800059c:	f240 80dd 	bls.w	800075a <_malloc_r+0x4fa>
 80005a0:	f1a8 010c 	sub.w	r1, r8, #12
 80005a4:	f8d7 c004 	ldr.w	ip, [r7, #4]
 80005a8:	f021 0107 	bic.w	r1, r1, #7
 80005ac:	f04f 0e05 	mov.w	lr, #5
 80005b0:	1878      	adds	r0, r7, r1
 80005b2:	290f      	cmp	r1, #15
 80005b4:	f00c 0c01 	and.w	ip, ip, #1
 80005b8:	ea41 0c0c 	orr.w	ip, r1, ip
 80005bc:	f8c7 c004 	str.w	ip, [r7, #4]
 80005c0:	f8c0 e004 	str.w	lr, [r0, #4]
 80005c4:	f8c0 e008 	str.w	lr, [r0, #8]
 80005c8:	f200 80e6 	bhi.w	8000798 <_malloc_r+0x538>
 80005cc:	f240 536c 	movw	r3, #1388	; 0x56c
 80005d0:	f8da 102c 	ldr.w	r1, [sl, #44]	; 0x2c
 80005d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80005d8:	68af      	ldr	r7, [r5, #8]
 80005da:	428a      	cmp	r2, r1
 80005dc:	f8da 1030 	ldr.w	r1, [sl, #48]	; 0x30
 80005e0:	bf88      	it	hi
 80005e2:	62da      	strhi	r2, [r3, #44]	; 0x2c
 80005e4:	f240 536c 	movw	r3, #1388	; 0x56c
 80005e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80005ec:	428a      	cmp	r2, r1
 80005ee:	bf88      	it	hi
 80005f0:	631a      	strhi	r2, [r3, #48]	; 0x30
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	f023 0303 	bic.w	r3, r3, #3
 80005f8:	429c      	cmp	r4, r3
 80005fa:	ebc4 0203 	rsb	r2, r4, r3
 80005fe:	bf94      	ite	ls
 8000600:	2300      	movls	r3, #0
 8000602:	2301      	movhi	r3, #1
 8000604:	2a0f      	cmp	r2, #15
 8000606:	bfd8      	it	le
 8000608:	f043 0301 	orrle.w	r3, r3, #1
 800060c:	b193      	cbz	r3, 8000634 <_malloc_r+0x3d4>
 800060e:	4630      	mov	r0, r6
 8000610:	2700      	movs	r7, #0
 8000612:	f001 f877 	bl	8001704 <__malloc_unlock>
 8000616:	e658      	b.n	80002ca <_malloc_r+0x6a>
 8000618:	18fb      	adds	r3, r7, r3
 800061a:	68fa      	ldr	r2, [r7, #12]
 800061c:	68b9      	ldr	r1, [r7, #8]
 800061e:	4630      	mov	r0, r6
 8000620:	685c      	ldr	r4, [r3, #4]
 8000622:	3708      	adds	r7, #8
 8000624:	60ca      	str	r2, [r1, #12]
 8000626:	f044 0401 	orr.w	r4, r4, #1
 800062a:	6091      	str	r1, [r2, #8]
 800062c:	605c      	str	r4, [r3, #4]
 800062e:	f001 f869 	bl	8001704 <__malloc_unlock>
 8000632:	e64a      	b.n	80002ca <_malloc_r+0x6a>
 8000634:	193b      	adds	r3, r7, r4
 8000636:	f042 0201 	orr.w	r2, r2, #1
 800063a:	f044 0401 	orr.w	r4, r4, #1
 800063e:	4630      	mov	r0, r6
 8000640:	607c      	str	r4, [r7, #4]
 8000642:	3708      	adds	r7, #8
 8000644:	605a      	str	r2, [r3, #4]
 8000646:	60ab      	str	r3, [r5, #8]
 8000648:	f001 f85c 	bl	8001704 <__malloc_unlock>
 800064c:	e63d      	b.n	80002ca <_malloc_r+0x6a>
 800064e:	ea4f 235c 	mov.w	r3, ip, lsr #9
 8000652:	2b04      	cmp	r3, #4
 8000654:	d95c      	bls.n	8000710 <_malloc_r+0x4b0>
 8000656:	2b14      	cmp	r3, #20
 8000658:	d878      	bhi.n	800074c <_malloc_r+0x4ec>
 800065a:	335b      	adds	r3, #91	; 0x5b
 800065c:	00d8      	lsls	r0, r3, #3
 800065e:	1828      	adds	r0, r5, r0
 8000660:	f240 08f4 	movw	r8, #244	; 0xf4
 8000664:	f2c2 0800 	movt	r8, #8192	; 0x2000
 8000668:	6881      	ldr	r1, [r0, #8]
 800066a:	4281      	cmp	r1, r0
 800066c:	d103      	bne.n	8000676 <_malloc_r+0x416>
 800066e:	e060      	b.n	8000732 <_malloc_r+0x4d2>
 8000670:	6889      	ldr	r1, [r1, #8]
 8000672:	4288      	cmp	r0, r1
 8000674:	d004      	beq.n	8000680 <_malloc_r+0x420>
 8000676:	684b      	ldr	r3, [r1, #4]
 8000678:	f023 0303 	bic.w	r3, r3, #3
 800067c:	459c      	cmp	ip, r3
 800067e:	d3f7      	bcc.n	8000670 <_malloc_r+0x410>
 8000680:	68c8      	ldr	r0, [r1, #12]
 8000682:	686b      	ldr	r3, [r5, #4]
 8000684:	60f8      	str	r0, [r7, #12]
 8000686:	60b9      	str	r1, [r7, #8]
 8000688:	60cf      	str	r7, [r1, #12]
 800068a:	6087      	str	r7, [r0, #8]
 800068c:	e682      	b.n	8000394 <_malloc_r+0x134>
 800068e:	1939      	adds	r1, r7, r4
 8000690:	f043 0501 	orr.w	r5, r3, #1
 8000694:	6141      	str	r1, [r0, #20]
 8000696:	f044 0401 	orr.w	r4, r4, #1
 800069a:	6101      	str	r1, [r0, #16]
 800069c:	4630      	mov	r0, r6
 800069e:	607c      	str	r4, [r7, #4]
 80006a0:	3708      	adds	r7, #8
 80006a2:	60ca      	str	r2, [r1, #12]
 80006a4:	608a      	str	r2, [r1, #8]
 80006a6:	604d      	str	r5, [r1, #4]
 80006a8:	50cb      	str	r3, [r1, r3]
 80006aa:	f001 f82b 	bl	8001704 <__malloc_unlock>
 80006ae:	e60c      	b.n	80002ca <_malloc_r+0x6a>
 80006b0:	f108 0801 	add.w	r8, r8, #1
 80006b4:	f10c 0c08 	add.w	ip, ip, #8
 80006b8:	f018 0f03 	tst.w	r8, #3
 80006bc:	f47f ae7e 	bne.w	80003bc <_malloc_r+0x15c>
 80006c0:	464b      	mov	r3, r9
 80006c2:	f01e 0f03 	tst.w	lr, #3
 80006c6:	f1a3 0108 	sub.w	r1, r3, #8
 80006ca:	f10e 3eff 	add.w	lr, lr, #4294967295
 80006ce:	d079      	beq.n	80007c4 <_malloc_r+0x564>
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	428b      	cmp	r3, r1
 80006d4:	d0f5      	beq.n	80006c2 <_malloc_r+0x462>
 80006d6:	686b      	ldr	r3, [r5, #4]
 80006d8:	007f      	lsls	r7, r7, #1
 80006da:	429f      	cmp	r7, r3
 80006dc:	f63f aee0 	bhi.w	80004a0 <_malloc_r+0x240>
 80006e0:	2f00      	cmp	r7, #0
 80006e2:	f43f aedd 	beq.w	80004a0 <_malloc_r+0x240>
 80006e6:	421f      	tst	r7, r3
 80006e8:	d071      	beq.n	80007ce <_malloc_r+0x56e>
 80006ea:	46c6      	mov	lr, r8
 80006ec:	e662      	b.n	80003b4 <_malloc_r+0x154>
 80006ee:	f103 0208 	add.w	r2, r3, #8
 80006f2:	695b      	ldr	r3, [r3, #20]
 80006f4:	429a      	cmp	r2, r3
 80006f6:	bf08      	it	eq
 80006f8:	f10e 0e02 	addeq.w	lr, lr, #2
 80006fc:	f43f ae18 	beq.w	8000330 <_malloc_r+0xd0>
 8000700:	e5d2      	b.n	80002a8 <_malloc_r+0x48>
 8000702:	4607      	mov	r7, r0
 8000704:	1843      	adds	r3, r0, r1
 8000706:	68c2      	ldr	r2, [r0, #12]
 8000708:	4630      	mov	r0, r6
 800070a:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800070e:	e5d4      	b.n	80002ba <_malloc_r+0x5a>
 8000710:	ea4f 139c 	mov.w	r3, ip, lsr #6
 8000714:	3338      	adds	r3, #56	; 0x38
 8000716:	00d8      	lsls	r0, r3, #3
 8000718:	e7a1      	b.n	800065e <_malloc_r+0x3fe>
 800071a:	42af      	cmp	r7, r5
 800071c:	f240 02f4 	movw	r2, #244	; 0xf4
 8000720:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000724:	f43f aef3 	beq.w	800050e <_malloc_r+0x2ae>
 8000728:	6897      	ldr	r7, [r2, #8]
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	f023 0303 	bic.w	r3, r3, #3
 8000730:	e762      	b.n	80005f8 <_malloc_r+0x398>
 8000732:	f04f 0901 	mov.w	r9, #1
 8000736:	f8d8 c004 	ldr.w	ip, [r8, #4]
 800073a:	109b      	asrs	r3, r3, #2
 800073c:	4608      	mov	r0, r1
 800073e:	fa09 f303 	lsl.w	r3, r9, r3
 8000742:	ea43 030c 	orr.w	r3, r3, ip
 8000746:	f8c8 3004 	str.w	r3, [r8, #4]
 800074a:	e79b      	b.n	8000684 <_malloc_r+0x424>
 800074c:	2b54      	cmp	r3, #84	; 0x54
 800074e:	d80f      	bhi.n	8000770 <_malloc_r+0x510>
 8000750:	ea4f 331c 	mov.w	r3, ip, lsr #12
 8000754:	336e      	adds	r3, #110	; 0x6e
 8000756:	00d8      	lsls	r0, r3, #3
 8000758:	e781      	b.n	800065e <_malloc_r+0x3fe>
 800075a:	2301      	movs	r3, #1
 800075c:	464f      	mov	r7, r9
 800075e:	f8c9 3004 	str.w	r3, [r9, #4]
 8000762:	2300      	movs	r3, #0
 8000764:	e748      	b.n	80005f8 <_malloc_r+0x398>
 8000766:	68af      	ldr	r7, [r5, #8]
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	f023 0303 	bic.w	r3, r3, #3
 800076e:	e743      	b.n	80005f8 <_malloc_r+0x398>
 8000770:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8000774:	d81d      	bhi.n	80007b2 <_malloc_r+0x552>
 8000776:	ea4f 33dc 	mov.w	r3, ip, lsr #15
 800077a:	3377      	adds	r3, #119	; 0x77
 800077c:	00d8      	lsls	r0, r3, #3
 800077e:	e76e      	b.n	800065e <_malloc_r+0x3fe>
 8000780:	0519      	lsls	r1, r3, #20
 8000782:	0d09      	lsrs	r1, r1, #20
 8000784:	2900      	cmp	r1, #0
 8000786:	f47f aeca 	bne.w	800051e <_malloc_r+0x2be>
 800078a:	68ab      	ldr	r3, [r5, #8]
 800078c:	eb0b 0108 	add.w	r1, fp, r8
 8000790:	f041 0101 	orr.w	r1, r1, #1
 8000794:	6059      	str	r1, [r3, #4]
 8000796:	e719      	b.n	80005cc <_malloc_r+0x36c>
 8000798:	4630      	mov	r0, r6
 800079a:	f107 0108 	add.w	r1, r7, #8
 800079e:	9301      	str	r3, [sp, #4]
 80007a0:	f000 f986 	bl	8000ab0 <_free_r>
 80007a4:	9b01      	ldr	r3, [sp, #4]
 80007a6:	685a      	ldr	r2, [r3, #4]
 80007a8:	e710      	b.n	80005cc <_malloc_r+0x36c>
 80007aa:	2101      	movs	r1, #1
 80007ac:	f04f 0b00 	mov.w	fp, #0
 80007b0:	e6e3      	b.n	800057a <_malloc_r+0x31a>
 80007b2:	f240 5154 	movw	r1, #1364	; 0x554
 80007b6:	428b      	cmp	r3, r1
 80007b8:	d80d      	bhi.n	80007d6 <_malloc_r+0x576>
 80007ba:	ea4f 439c 	mov.w	r3, ip, lsr #18
 80007be:	337c      	adds	r3, #124	; 0x7c
 80007c0:	00d8      	lsls	r0, r3, #3
 80007c2:	e74c      	b.n	800065e <_malloc_r+0x3fe>
 80007c4:	686b      	ldr	r3, [r5, #4]
 80007c6:	ea23 0307 	bic.w	r3, r3, r7
 80007ca:	606b      	str	r3, [r5, #4]
 80007cc:	e784      	b.n	80006d8 <_malloc_r+0x478>
 80007ce:	007f      	lsls	r7, r7, #1
 80007d0:	f108 0804 	add.w	r8, r8, #4
 80007d4:	e787      	b.n	80006e6 <_malloc_r+0x486>
 80007d6:	f44f 707c 	mov.w	r0, #1008	; 0x3f0
 80007da:	237e      	movs	r3, #126	; 0x7e
 80007dc:	e73f      	b.n	800065e <_malloc_r+0x3fe>
 80007de:	bf00      	nop

080007e0 <memcpy>:
 80007e0:	2a03      	cmp	r2, #3
 80007e2:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
 80007e6:	d809      	bhi.n	80007fc <memcpy+0x1c>
 80007e8:	b12a      	cbz	r2, 80007f6 <memcpy+0x16>
 80007ea:	2300      	movs	r3, #0
 80007ec:	5ccc      	ldrb	r4, [r1, r3]
 80007ee:	54c4      	strb	r4, [r0, r3]
 80007f0:	3301      	adds	r3, #1
 80007f2:	4293      	cmp	r3, r2
 80007f4:	d1fa      	bne.n	80007ec <memcpy+0xc>
 80007f6:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
 80007fa:	4770      	bx	lr
 80007fc:	0785      	lsls	r5, r0, #30
 80007fe:	4402      	add	r2, r0
 8000800:	4603      	mov	r3, r0
 8000802:	d005      	beq.n	8000810 <memcpy+0x30>
 8000804:	f811 4b01 	ldrb.w	r4, [r1], #1
 8000808:	f803 4b01 	strb.w	r4, [r3], #1
 800080c:	079c      	lsls	r4, r3, #30
 800080e:	d1f9      	bne.n	8000804 <memcpy+0x24>
 8000810:	f011 0503 	ands.w	r5, r1, #3
 8000814:	d042      	beq.n	800089c <memcpy+0xbc>
 8000816:	1ad4      	subs	r4, r2, r3
 8000818:	426e      	negs	r6, r5
 800081a:	2c03      	cmp	r4, #3
 800081c:	598f      	ldr	r7, [r1, r6]
 800081e:	dd12      	ble.n	8000846 <memcpy+0x66>
 8000820:	f1c5 0c04 	rsb	ip, r5, #4
 8000824:	00ed      	lsls	r5, r5, #3
 8000826:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 800082a:	3104      	adds	r1, #4
 800082c:	fa27 f805 	lsr.w	r8, r7, r5
 8000830:	598c      	ldr	r4, [r1, r6]
 8000832:	4627      	mov	r7, r4
 8000834:	fa04 f40c 	lsl.w	r4, r4, ip
 8000838:	ea44 0408 	orr.w	r4, r4, r8
 800083c:	f843 4b04 	str.w	r4, [r3], #4
 8000840:	1ad4      	subs	r4, r2, r3
 8000842:	2c03      	cmp	r4, #3
 8000844:	dcf1      	bgt.n	800082a <memcpy+0x4a>
 8000846:	429a      	cmp	r2, r3
 8000848:	d9d5      	bls.n	80007f6 <memcpy+0x16>
 800084a:	2200      	movs	r2, #0
 800084c:	5c8d      	ldrb	r5, [r1, r2]
 800084e:	549d      	strb	r5, [r3, r2]
 8000850:	3201      	adds	r2, #1
 8000852:	42a2      	cmp	r2, r4
 8000854:	d1fa      	bne.n	800084c <memcpy+0x6c>
 8000856:	e7ce      	b.n	80007f6 <memcpy+0x16>
 8000858:	680c      	ldr	r4, [r1, #0]
 800085a:	601c      	str	r4, [r3, #0]
 800085c:	684c      	ldr	r4, [r1, #4]
 800085e:	605c      	str	r4, [r3, #4]
 8000860:	688c      	ldr	r4, [r1, #8]
 8000862:	609c      	str	r4, [r3, #8]
 8000864:	68cc      	ldr	r4, [r1, #12]
 8000866:	60dc      	str	r4, [r3, #12]
 8000868:	690c      	ldr	r4, [r1, #16]
 800086a:	611c      	str	r4, [r3, #16]
 800086c:	694c      	ldr	r4, [r1, #20]
 800086e:	615c      	str	r4, [r3, #20]
 8000870:	698c      	ldr	r4, [r1, #24]
 8000872:	619c      	str	r4, [r3, #24]
 8000874:	69cc      	ldr	r4, [r1, #28]
 8000876:	61dc      	str	r4, [r3, #28]
 8000878:	6a0c      	ldr	r4, [r1, #32]
 800087a:	621c      	str	r4, [r3, #32]
 800087c:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 800087e:	625c      	str	r4, [r3, #36]	; 0x24
 8000880:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 8000882:	629c      	str	r4, [r3, #40]	; 0x28
 8000884:	6acc      	ldr	r4, [r1, #44]	; 0x2c
 8000886:	62dc      	str	r4, [r3, #44]	; 0x2c
 8000888:	6b0c      	ldr	r4, [r1, #48]	; 0x30
 800088a:	631c      	str	r4, [r3, #48]	; 0x30
 800088c:	6b4c      	ldr	r4, [r1, #52]	; 0x34
 800088e:	635c      	str	r4, [r3, #52]	; 0x34
 8000890:	6b8c      	ldr	r4, [r1, #56]	; 0x38
 8000892:	639c      	str	r4, [r3, #56]	; 0x38
 8000894:	6bcc      	ldr	r4, [r1, #60]	; 0x3c
 8000896:	3140      	adds	r1, #64	; 0x40
 8000898:	63dc      	str	r4, [r3, #60]	; 0x3c
 800089a:	3340      	adds	r3, #64	; 0x40
 800089c:	1ad4      	subs	r4, r2, r3
 800089e:	2c3f      	cmp	r4, #63	; 0x3f
 80008a0:	dcda      	bgt.n	8000858 <memcpy+0x78>
 80008a2:	e00a      	b.n	80008ba <memcpy+0xda>
 80008a4:	680c      	ldr	r4, [r1, #0]
 80008a6:	601c      	str	r4, [r3, #0]
 80008a8:	684c      	ldr	r4, [r1, #4]
 80008aa:	605c      	str	r4, [r3, #4]
 80008ac:	688c      	ldr	r4, [r1, #8]
 80008ae:	609c      	str	r4, [r3, #8]
 80008b0:	68cc      	ldr	r4, [r1, #12]
 80008b2:	3110      	adds	r1, #16
 80008b4:	60dc      	str	r4, [r3, #12]
 80008b6:	3310      	adds	r3, #16
 80008b8:	1ad4      	subs	r4, r2, r3
 80008ba:	2c0f      	cmp	r4, #15
 80008bc:	dcf2      	bgt.n	80008a4 <memcpy+0xc4>
 80008be:	e004      	b.n	80008ca <memcpy+0xea>
 80008c0:	f851 4b04 	ldr.w	r4, [r1], #4
 80008c4:	f843 4b04 	str.w	r4, [r3], #4
 80008c8:	1ad4      	subs	r4, r2, r3
 80008ca:	2c03      	cmp	r4, #3
 80008cc:	dcf8      	bgt.n	80008c0 <memcpy+0xe0>
 80008ce:	e7ba      	b.n	8000846 <memcpy+0x66>

080008d0 <memset>:
 80008d0:	2a03      	cmp	r2, #3
 80008d2:	b2c9      	uxtb	r1, r1
 80008d4:	b470      	push	{r4, r5, r6}
 80008d6:	d807      	bhi.n	80008e8 <memset+0x18>
 80008d8:	b122      	cbz	r2, 80008e4 <memset+0x14>
 80008da:	2300      	movs	r3, #0
 80008dc:	54c1      	strb	r1, [r0, r3]
 80008de:	3301      	adds	r3, #1
 80008e0:	4293      	cmp	r3, r2
 80008e2:	d1fb      	bne.n	80008dc <memset+0xc>
 80008e4:	bc70      	pop	{r4, r5, r6}
 80008e6:	4770      	bx	lr
 80008e8:	0785      	lsls	r5, r0, #30
 80008ea:	4402      	add	r2, r0
 80008ec:	4603      	mov	r3, r0
 80008ee:	d003      	beq.n	80008f8 <memset+0x28>
 80008f0:	f803 1b01 	strb.w	r1, [r3], #1
 80008f4:	079c      	lsls	r4, r3, #30
 80008f6:	d1fb      	bne.n	80008f0 <memset+0x20>
 80008f8:	020c      	lsls	r4, r1, #8
 80008fa:	1ad5      	subs	r5, r2, r3
 80008fc:	1864      	adds	r4, r4, r1
 80008fe:	0426      	lsls	r6, r4, #16
 8000900:	2d3f      	cmp	r5, #63	; 0x3f
 8000902:	4434      	add	r4, r6
 8000904:	dd1a      	ble.n	800093c <memset+0x6c>
 8000906:	601c      	str	r4, [r3, #0]
 8000908:	605c      	str	r4, [r3, #4]
 800090a:	609c      	str	r4, [r3, #8]
 800090c:	60dc      	str	r4, [r3, #12]
 800090e:	611c      	str	r4, [r3, #16]
 8000910:	615c      	str	r4, [r3, #20]
 8000912:	619c      	str	r4, [r3, #24]
 8000914:	61dc      	str	r4, [r3, #28]
 8000916:	621c      	str	r4, [r3, #32]
 8000918:	625c      	str	r4, [r3, #36]	; 0x24
 800091a:	629c      	str	r4, [r3, #40]	; 0x28
 800091c:	62dc      	str	r4, [r3, #44]	; 0x2c
 800091e:	631c      	str	r4, [r3, #48]	; 0x30
 8000920:	635c      	str	r4, [r3, #52]	; 0x34
 8000922:	639c      	str	r4, [r3, #56]	; 0x38
 8000924:	63dc      	str	r4, [r3, #60]	; 0x3c
 8000926:	3340      	adds	r3, #64	; 0x40
 8000928:	1ad5      	subs	r5, r2, r3
 800092a:	2d3f      	cmp	r5, #63	; 0x3f
 800092c:	dceb      	bgt.n	8000906 <memset+0x36>
 800092e:	e005      	b.n	800093c <memset+0x6c>
 8000930:	601c      	str	r4, [r3, #0]
 8000932:	605c      	str	r4, [r3, #4]
 8000934:	609c      	str	r4, [r3, #8]
 8000936:	60dc      	str	r4, [r3, #12]
 8000938:	3310      	adds	r3, #16
 800093a:	1ad5      	subs	r5, r2, r3
 800093c:	2d0f      	cmp	r5, #15
 800093e:	dcf7      	bgt.n	8000930 <memset+0x60>
 8000940:	e002      	b.n	8000948 <memset+0x78>
 8000942:	f843 4b04 	str.w	r4, [r3], #4
 8000946:	1ad5      	subs	r5, r2, r3
 8000948:	2d03      	cmp	r5, #3
 800094a:	dcfa      	bgt.n	8000942 <memset+0x72>
 800094c:	4293      	cmp	r3, r2
 800094e:	d2c9      	bcs.n	80008e4 <memset+0x14>
 8000950:	f803 1b01 	strb.w	r1, [r3], #1
 8000954:	4293      	cmp	r3, r2
 8000956:	d1fb      	bne.n	8000950 <memset+0x80>
 8000958:	e7c4      	b.n	80008e4 <memset+0x14>
 800095a:	bf00      	nop

0800095c <strncpy>:
 800095c:	ea41 0300 	orr.w	r3, r1, r0
 8000960:	f013 0f03 	tst.w	r3, #3
 8000964:	4603      	mov	r3, r0
 8000966:	b470      	push	{r4, r5, r6}
 8000968:	bf14      	ite	ne
 800096a:	2400      	movne	r4, #0
 800096c:	2401      	moveq	r4, #1
 800096e:	2a03      	cmp	r2, #3
 8000970:	bf94      	ite	ls
 8000972:	2400      	movls	r4, #0
 8000974:	f004 0401 	andhi.w	r4, r4, #1
 8000978:	460d      	mov	r5, r1
 800097a:	b9c4      	cbnz	r4, 80009ae <strncpy+0x52>
 800097c:	b1aa      	cbz	r2, 80009aa <strncpy+0x4e>
 800097e:	780c      	ldrb	r4, [r1, #0]
 8000980:	3a01      	subs	r2, #1
 8000982:	f803 4b01 	strb.w	r4, [r3], #1
 8000986:	b14c      	cbz	r4, 800099c <strncpy+0x40>
 8000988:	461c      	mov	r4, r3
 800098a:	b172      	cbz	r2, 80009aa <strncpy+0x4e>
 800098c:	f811 6f01 	ldrb.w	r6, [r1, #1]!
 8000990:	3a01      	subs	r2, #1
 8000992:	f804 6b01 	strb.w	r6, [r4], #1
 8000996:	4623      	mov	r3, r4
 8000998:	2e00      	cmp	r6, #0
 800099a:	d1f6      	bne.n	800098a <strncpy+0x2e>
 800099c:	b12a      	cbz	r2, 80009aa <strncpy+0x4e>
 800099e:	189a      	adds	r2, r3, r2
 80009a0:	2100      	movs	r1, #0
 80009a2:	f803 1b01 	strb.w	r1, [r3], #1
 80009a6:	4293      	cmp	r3, r2
 80009a8:	d1fb      	bne.n	80009a2 <strncpy+0x46>
 80009aa:	bc70      	pop	{r4, r5, r6}
 80009ac:	4770      	bx	lr
 80009ae:	4629      	mov	r1, r5
 80009b0:	f855 4b04 	ldr.w	r4, [r5], #4
 80009b4:	f1a4 3601 	sub.w	r6, r4, #16843009	; 0x1010101
 80009b8:	ea26 0604 	bic.w	r6, r6, r4
 80009bc:	f016 3f80 	tst.w	r6, #2155905152	; 0x80808080
 80009c0:	d1dc      	bne.n	800097c <strncpy+0x20>
 80009c2:	3a04      	subs	r2, #4
 80009c4:	f843 4b04 	str.w	r4, [r3], #4
 80009c8:	2a03      	cmp	r2, #3
 80009ca:	d8f0      	bhi.n	80009ae <strncpy+0x52>
 80009cc:	4629      	mov	r1, r5
 80009ce:	e7d5      	b.n	800097c <strncpy+0x20>

080009d0 <atexit>:
 80009d0:	4601      	mov	r1, r0
 80009d2:	2000      	movs	r0, #0
 80009d4:	4602      	mov	r2, r0
 80009d6:	4603      	mov	r3, r0
 80009d8:	f000 b932 	b.w	8000c40 <__register_exitproc>

080009dc <__libc_fini_array>:
 80009dc:	b538      	push	{r3, r4, r5, lr}
 80009de:	f644 14c8 	movw	r4, #18888	; 0x49c8
 80009e2:	f644 15c4 	movw	r5, #18884	; 0x49c4
 80009e6:	f6c0 0400 	movt	r4, #2048	; 0x800
 80009ea:	f6c0 0500 	movt	r5, #2048	; 0x800
 80009ee:	1b64      	subs	r4, r4, r5
 80009f0:	10a4      	asrs	r4, r4, #2
 80009f2:	d006      	beq.n	8000a02 <__libc_fini_array+0x26>
 80009f4:	eb05 0584 	add.w	r5, r5, r4, lsl #2
 80009f8:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80009fc:	4798      	blx	r3
 80009fe:	3c01      	subs	r4, #1
 8000a00:	d1fa      	bne.n	80009f8 <__libc_fini_array+0x1c>
 8000a02:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000a06:	f003 bfd3 	b.w	80049b0 <_fini>
 8000a0a:	bf00      	nop

08000a0c <_malloc_trim_r>:
 8000a0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a0e:	f240 04f4 	movw	r4, #244	; 0xf4
 8000a12:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8000a16:	460f      	mov	r7, r1
 8000a18:	4605      	mov	r5, r0
 8000a1a:	f000 fe69 	bl	80016f0 <__malloc_lock>
 8000a1e:	68a3      	ldr	r3, [r4, #8]
 8000a20:	4628      	mov	r0, r5
 8000a22:	685e      	ldr	r6, [r3, #4]
 8000a24:	f026 0603 	bic.w	r6, r6, #3
 8000a28:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
 8000a2c:	330f      	adds	r3, #15
 8000a2e:	1bdf      	subs	r7, r3, r7
 8000a30:	0b3f      	lsrs	r7, r7, #12
 8000a32:	3f01      	subs	r7, #1
 8000a34:	033f      	lsls	r7, r7, #12
 8000a36:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
 8000a3a:	db07      	blt.n	8000a4c <_malloc_trim_r+0x40>
 8000a3c:	2100      	movs	r1, #0
 8000a3e:	f000 fe0f 	bl	8001660 <_sbrk_r>
 8000a42:	68a3      	ldr	r3, [r4, #8]
 8000a44:	199b      	adds	r3, r3, r6
 8000a46:	4298      	cmp	r0, r3
 8000a48:	4628      	mov	r0, r5
 8000a4a:	d003      	beq.n	8000a54 <_malloc_trim_r+0x48>
 8000a4c:	f000 fe5a 	bl	8001704 <__malloc_unlock>
 8000a50:	2000      	movs	r0, #0
 8000a52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000a54:	4279      	negs	r1, r7
 8000a56:	f000 fe03 	bl	8001660 <_sbrk_r>
 8000a5a:	3001      	adds	r0, #1
 8000a5c:	d010      	beq.n	8000a80 <_malloc_trim_r+0x74>
 8000a5e:	f240 5370 	movw	r3, #1392	; 0x570
 8000a62:	68a1      	ldr	r1, [r4, #8]
 8000a64:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a68:	1bf6      	subs	r6, r6, r7
 8000a6a:	4628      	mov	r0, r5
 8000a6c:	f046 0601 	orr.w	r6, r6, #1
 8000a70:	681a      	ldr	r2, [r3, #0]
 8000a72:	604e      	str	r6, [r1, #4]
 8000a74:	1bd7      	subs	r7, r2, r7
 8000a76:	601f      	str	r7, [r3, #0]
 8000a78:	f000 fe44 	bl	8001704 <__malloc_unlock>
 8000a7c:	2001      	movs	r0, #1
 8000a7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000a80:	2100      	movs	r1, #0
 8000a82:	4628      	mov	r0, r5
 8000a84:	f000 fdec 	bl	8001660 <_sbrk_r>
 8000a88:	68a3      	ldr	r3, [r4, #8]
 8000a8a:	1ac2      	subs	r2, r0, r3
 8000a8c:	2a0f      	cmp	r2, #15
 8000a8e:	dd0d      	ble.n	8000aac <_malloc_trim_r+0xa0>
 8000a90:	f240 44fc 	movw	r4, #1276	; 0x4fc
 8000a94:	f240 5170 	movw	r1, #1392	; 0x570
 8000a98:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8000a9c:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8000aa0:	f042 0201 	orr.w	r2, r2, #1
 8000aa4:	605a      	str	r2, [r3, #4]
 8000aa6:	6823      	ldr	r3, [r4, #0]
 8000aa8:	1ac0      	subs	r0, r0, r3
 8000aaa:	6008      	str	r0, [r1, #0]
 8000aac:	4628      	mov	r0, r5
 8000aae:	e7cd      	b.n	8000a4c <_malloc_trim_r+0x40>

08000ab0 <_free_r>:
 8000ab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000ab2:	460d      	mov	r5, r1
 8000ab4:	4604      	mov	r4, r0
 8000ab6:	2900      	cmp	r1, #0
 8000ab8:	d075      	beq.n	8000ba6 <_free_r+0xf6>
 8000aba:	f000 fe19 	bl	80016f0 <__malloc_lock>
 8000abe:	f855 6c04 	ldr.w	r6, [r5, #-4]
 8000ac2:	f240 00f4 	movw	r0, #244	; 0xf4
 8000ac6:	f1a5 0108 	sub.w	r1, r5, #8
 8000aca:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000ace:	f026 0301 	bic.w	r3, r6, #1
 8000ad2:	18ca      	adds	r2, r1, r3
 8000ad4:	f8d0 c008 	ldr.w	ip, [r0, #8]
 8000ad8:	6857      	ldr	r7, [r2, #4]
 8000ada:	4594      	cmp	ip, r2
 8000adc:	f027 0703 	bic.w	r7, r7, #3
 8000ae0:	d07e      	beq.n	8000be0 <_free_r+0x130>
 8000ae2:	f016 0601 	ands.w	r6, r6, #1
 8000ae6:	6057      	str	r7, [r2, #4]
 8000ae8:	d04d      	beq.n	8000b86 <_free_r+0xd6>
 8000aea:	2600      	movs	r6, #0
 8000aec:	19d5      	adds	r5, r2, r7
 8000aee:	686d      	ldr	r5, [r5, #4]
 8000af0:	f015 0f01 	tst.w	r5, #1
 8000af4:	d106      	bne.n	8000b04 <_free_r+0x54>
 8000af6:	19db      	adds	r3, r3, r7
 8000af8:	6895      	ldr	r5, [r2, #8]
 8000afa:	2e00      	cmp	r6, #0
 8000afc:	d064      	beq.n	8000bc8 <_free_r+0x118>
 8000afe:	68d2      	ldr	r2, [r2, #12]
 8000b00:	60ea      	str	r2, [r5, #12]
 8000b02:	6095      	str	r5, [r2, #8]
 8000b04:	f043 0201 	orr.w	r2, r3, #1
 8000b08:	50cb      	str	r3, [r1, r3]
 8000b0a:	604a      	str	r2, [r1, #4]
 8000b0c:	2e00      	cmp	r6, #0
 8000b0e:	d135      	bne.n	8000b7c <_free_r+0xcc>
 8000b10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000b14:	d348      	bcc.n	8000ba8 <_free_r+0xf8>
 8000b16:	099e      	lsrs	r6, r3, #6
 8000b18:	0a5a      	lsrs	r2, r3, #9
 8000b1a:	3638      	adds	r6, #56	; 0x38
 8000b1c:	00f5      	lsls	r5, r6, #3
 8000b1e:	2a04      	cmp	r2, #4
 8000b20:	d916      	bls.n	8000b50 <_free_r+0xa0>
 8000b22:	f102 065b 	add.w	r6, r2, #91	; 0x5b
 8000b26:	00f5      	lsls	r5, r6, #3
 8000b28:	2a14      	cmp	r2, #20
 8000b2a:	d911      	bls.n	8000b50 <_free_r+0xa0>
 8000b2c:	0b1e      	lsrs	r6, r3, #12
 8000b2e:	366e      	adds	r6, #110	; 0x6e
 8000b30:	00f5      	lsls	r5, r6, #3
 8000b32:	2a54      	cmp	r2, #84	; 0x54
 8000b34:	d90c      	bls.n	8000b50 <_free_r+0xa0>
 8000b36:	0bde      	lsrs	r6, r3, #15
 8000b38:	3677      	adds	r6, #119	; 0x77
 8000b3a:	00f5      	lsls	r5, r6, #3
 8000b3c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8000b40:	d906      	bls.n	8000b50 <_free_r+0xa0>
 8000b42:	f240 5554 	movw	r5, #1364	; 0x554
 8000b46:	42aa      	cmp	r2, r5
 8000b48:	d874      	bhi.n	8000c34 <_free_r+0x184>
 8000b4a:	0c9e      	lsrs	r6, r3, #18
 8000b4c:	367c      	adds	r6, #124	; 0x7c
 8000b4e:	00f5      	lsls	r5, r6, #3
 8000b50:	1940      	adds	r0, r0, r5
 8000b52:	f240 05f4 	movw	r5, #244	; 0xf4
 8000b56:	f2c2 0500 	movt	r5, #8192	; 0x2000
 8000b5a:	6882      	ldr	r2, [r0, #8]
 8000b5c:	4282      	cmp	r2, r0
 8000b5e:	d103      	bne.n	8000b68 <_free_r+0xb8>
 8000b60:	e05f      	b.n	8000c22 <_free_r+0x172>
 8000b62:	6892      	ldr	r2, [r2, #8]
 8000b64:	4290      	cmp	r0, r2
 8000b66:	d004      	beq.n	8000b72 <_free_r+0xc2>
 8000b68:	6855      	ldr	r5, [r2, #4]
 8000b6a:	f025 0503 	bic.w	r5, r5, #3
 8000b6e:	42ab      	cmp	r3, r5
 8000b70:	d3f7      	bcc.n	8000b62 <_free_r+0xb2>
 8000b72:	68d3      	ldr	r3, [r2, #12]
 8000b74:	60cb      	str	r3, [r1, #12]
 8000b76:	608a      	str	r2, [r1, #8]
 8000b78:	60d1      	str	r1, [r2, #12]
 8000b7a:	6099      	str	r1, [r3, #8]
 8000b7c:	4620      	mov	r0, r4
 8000b7e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8000b82:	f000 bdbf 	b.w	8001704 <__malloc_unlock>
 8000b86:	f855 5c08 	ldr.w	r5, [r5, #-8]
 8000b8a:	f100 0c08 	add.w	ip, r0, #8
 8000b8e:	1b49      	subs	r1, r1, r5
 8000b90:	195b      	adds	r3, r3, r5
 8000b92:	688d      	ldr	r5, [r1, #8]
 8000b94:	4565      	cmp	r5, ip
 8000b96:	d042      	beq.n	8000c1e <_free_r+0x16e>
 8000b98:	f8d1 c00c 	ldr.w	ip, [r1, #12]
 8000b9c:	f8c5 c00c 	str.w	ip, [r5, #12]
 8000ba0:	f8cc 5008 	str.w	r5, [ip, #8]
 8000ba4:	e7a2      	b.n	8000aec <_free_r+0x3c>
 8000ba6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000ba8:	08db      	lsrs	r3, r3, #3
 8000baa:	2501      	movs	r5, #1
 8000bac:	6846      	ldr	r6, [r0, #4]
 8000bae:	eb00 02c3 	add.w	r2, r0, r3, lsl #3
 8000bb2:	109b      	asrs	r3, r3, #2
 8000bb4:	fa05 f303 	lsl.w	r3, r5, r3
 8000bb8:	60ca      	str	r2, [r1, #12]
 8000bba:	6895      	ldr	r5, [r2, #8]
 8000bbc:	4333      	orrs	r3, r6
 8000bbe:	6043      	str	r3, [r0, #4]
 8000bc0:	608d      	str	r5, [r1, #8]
 8000bc2:	60e9      	str	r1, [r5, #12]
 8000bc4:	6091      	str	r1, [r2, #8]
 8000bc6:	e7d9      	b.n	8000b7c <_free_r+0xcc>
 8000bc8:	4f1c      	ldr	r7, [pc, #112]	; (8000c3c <_free_r+0x18c>)
 8000bca:	42bd      	cmp	r5, r7
 8000bcc:	d197      	bne.n	8000afe <_free_r+0x4e>
 8000bce:	6141      	str	r1, [r0, #20]
 8000bd0:	f043 0201 	orr.w	r2, r3, #1
 8000bd4:	6101      	str	r1, [r0, #16]
 8000bd6:	60cd      	str	r5, [r1, #12]
 8000bd8:	608d      	str	r5, [r1, #8]
 8000bda:	604a      	str	r2, [r1, #4]
 8000bdc:	50cb      	str	r3, [r1, r3]
 8000bde:	e7cd      	b.n	8000b7c <_free_r+0xcc>
 8000be0:	07f2      	lsls	r2, r6, #31
 8000be2:	443b      	add	r3, r7
 8000be4:	d407      	bmi.n	8000bf6 <_free_r+0x146>
 8000be6:	f855 2c08 	ldr.w	r2, [r5, #-8]
 8000bea:	1a89      	subs	r1, r1, r2
 8000bec:	189b      	adds	r3, r3, r2
 8000bee:	688d      	ldr	r5, [r1, #8]
 8000bf0:	68ca      	ldr	r2, [r1, #12]
 8000bf2:	60ea      	str	r2, [r5, #12]
 8000bf4:	6095      	str	r5, [r2, #8]
 8000bf6:	f240 5200 	movw	r2, #1280	; 0x500
 8000bfa:	f043 0501 	orr.w	r5, r3, #1
 8000bfe:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000c02:	604d      	str	r5, [r1, #4]
 8000c04:	6081      	str	r1, [r0, #8]
 8000c06:	6812      	ldr	r2, [r2, #0]
 8000c08:	4293      	cmp	r3, r2
 8000c0a:	d3b7      	bcc.n	8000b7c <_free_r+0xcc>
 8000c0c:	f240 536c 	movw	r3, #1388	; 0x56c
 8000c10:	4620      	mov	r0, r4
 8000c12:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c16:	6819      	ldr	r1, [r3, #0]
 8000c18:	f7ff fef8 	bl	8000a0c <_malloc_trim_r>
 8000c1c:	e7ae      	b.n	8000b7c <_free_r+0xcc>
 8000c1e:	2601      	movs	r6, #1
 8000c20:	e764      	b.n	8000aec <_free_r+0x3c>
 8000c22:	2701      	movs	r7, #1
 8000c24:	6868      	ldr	r0, [r5, #4]
 8000c26:	10b6      	asrs	r6, r6, #2
 8000c28:	4613      	mov	r3, r2
 8000c2a:	fa07 f606 	lsl.w	r6, r7, r6
 8000c2e:	4330      	orrs	r0, r6
 8000c30:	6068      	str	r0, [r5, #4]
 8000c32:	e79f      	b.n	8000b74 <_free_r+0xc4>
 8000c34:	f44f 757c 	mov.w	r5, #1008	; 0x3f0
 8000c38:	267e      	movs	r6, #126	; 0x7e
 8000c3a:	e789      	b.n	8000b50 <_free_r+0xa0>
 8000c3c:	200000fc 	.word	0x200000fc

08000c40 <__register_exitproc>:
 8000c40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000c44:	f644 1424 	movw	r4, #18724	; 0x4924
 8000c48:	f6c0 0400 	movt	r4, #2048	; 0x800
 8000c4c:	b084      	sub	sp, #16
 8000c4e:	4605      	mov	r5, r0
 8000c50:	6826      	ldr	r6, [r4, #0]
 8000c52:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 8000c54:	2c00      	cmp	r4, #0
 8000c56:	d042      	beq.n	8000cde <__register_exitproc+0x9e>
 8000c58:	6860      	ldr	r0, [r4, #4]
 8000c5a:	281f      	cmp	r0, #31
 8000c5c:	dd1a      	ble.n	8000c94 <__register_exitproc+0x54>
 8000c5e:	f240 2041 	movw	r0, #577	; 0x241
 8000c62:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000c66:	b920      	cbnz	r0, 8000c72 <__register_exitproc+0x32>
 8000c68:	f04f 30ff 	mov.w	r0, #4294967295
 8000c6c:	b004      	add	sp, #16
 8000c6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000c72:	208c      	movs	r0, #140	; 0x8c
 8000c74:	9103      	str	r1, [sp, #12]
 8000c76:	9202      	str	r2, [sp, #8]
 8000c78:	9301      	str	r3, [sp, #4]
 8000c7a:	f7ff fae1 	bl	8000240 <malloc>
 8000c7e:	9903      	ldr	r1, [sp, #12]
 8000c80:	9a02      	ldr	r2, [sp, #8]
 8000c82:	9b01      	ldr	r3, [sp, #4]
 8000c84:	4604      	mov	r4, r0
 8000c86:	2800      	cmp	r0, #0
 8000c88:	d0ee      	beq.n	8000c68 <__register_exitproc+0x28>
 8000c8a:	6cb0      	ldr	r0, [r6, #72]	; 0x48
 8000c8c:	2700      	movs	r7, #0
 8000c8e:	e884 0081 	stmia.w	r4, {r0, r7}
 8000c92:	64b4      	str	r4, [r6, #72]	; 0x48
 8000c94:	b1dd      	cbz	r5, 8000cce <__register_exitproc+0x8e>
 8000c96:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 8000c9a:	b320      	cbz	r0, 8000ce6 <__register_exitproc+0xa6>
 8000c9c:	f8d0 8100 	ldr.w	r8, [r0, #256]	; 0x100
 8000ca0:	6866      	ldr	r6, [r4, #4]
 8000ca2:	2701      	movs	r7, #1
 8000ca4:	2d02      	cmp	r5, #2
 8000ca6:	f106 0c20 	add.w	ip, r6, #32
 8000caa:	fa07 f706 	lsl.w	r7, r7, r6
 8000cae:	f840 2026 	str.w	r2, [r0, r6, lsl #2]
 8000cb2:	ea48 0207 	orr.w	r2, r8, r7
 8000cb6:	f840 302c 	str.w	r3, [r0, ip, lsl #2]
 8000cba:	bf08      	it	eq
 8000cbc:	f8d0 3104 	ldreq.w	r3, [r0, #260]	; 0x104
 8000cc0:	f8c0 2100 	str.w	r2, [r0, #256]	; 0x100
 8000cc4:	bf04      	itt	eq
 8000cc6:	431f      	orreq	r7, r3
 8000cc8:	f8c0 7104 	streq.w	r7, [r0, #260]	; 0x104
 8000ccc:	e000      	b.n	8000cd0 <__register_exitproc+0x90>
 8000cce:	6866      	ldr	r6, [r4, #4]
 8000cd0:	1cb3      	adds	r3, r6, #2
 8000cd2:	2000      	movs	r0, #0
 8000cd4:	3601      	adds	r6, #1
 8000cd6:	6066      	str	r6, [r4, #4]
 8000cd8:	f844 1023 	str.w	r1, [r4, r3, lsl #2]
 8000cdc:	e7c6      	b.n	8000c6c <__register_exitproc+0x2c>
 8000cde:	f106 044c 	add.w	r4, r6, #76	; 0x4c
 8000ce2:	64b4      	str	r4, [r6, #72]	; 0x48
 8000ce4:	e7b8      	b.n	8000c58 <__register_exitproc+0x18>
 8000ce6:	f240 2041 	movw	r0, #577	; 0x241
 8000cea:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000cee:	2800      	cmp	r0, #0
 8000cf0:	d0ba      	beq.n	8000c68 <__register_exitproc+0x28>
 8000cf2:	f44f 7084 	mov.w	r0, #264	; 0x108
 8000cf6:	9103      	str	r1, [sp, #12]
 8000cf8:	9202      	str	r2, [sp, #8]
 8000cfa:	9301      	str	r3, [sp, #4]
 8000cfc:	f7ff faa0 	bl	8000240 <malloc>
 8000d00:	9903      	ldr	r1, [sp, #12]
 8000d02:	9a02      	ldr	r2, [sp, #8]
 8000d04:	9b01      	ldr	r3, [sp, #4]
 8000d06:	2800      	cmp	r0, #0
 8000d08:	d0ae      	beq.n	8000c68 <__register_exitproc+0x28>
 8000d0a:	2600      	movs	r6, #0
 8000d0c:	f8c0 6100 	str.w	r6, [r0, #256]	; 0x100
 8000d10:	f8c0 6104 	str.w	r6, [r0, #260]	; 0x104
 8000d14:	46b0      	mov	r8, r6
 8000d16:	f8c4 0088 	str.w	r0, [r4, #136]	; 0x88
 8000d1a:	e7c1      	b.n	8000ca0 <__register_exitproc+0x60>

08000d1c <rb_getc>:
 * \param   rb    pointer to ringbuffer struct
 * \param   data  pointer to data byte
 * \return  number of bytes read (0 if buffer was empty)
 */
static inline int rb_getc(struct ringbuf *rb, char *data)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b082      	sub	sp, #8
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
 8000d24:	6039      	str	r1, [r7, #0]
    if (!rb->len)
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	68db      	ldr	r3, [r3, #12]
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d102      	bne.n	8000d34 <rb_getc+0x18>
        return 0;
 8000d2e:	f04f 0300 	mov.w	r3, #0
 8000d32:	e025      	b.n	8000d80 <rb_getc+0x64>

    vPortEnterCritical();
 8000d34:	f002 fbf6 	bl	8003524 <vPortEnterCritical>

    *data = rb->buf[rb->pos++];
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	6819      	ldr	r1, [r3, #0]
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	689b      	ldr	r3, [r3, #8]
 8000d40:	461a      	mov	r2, r3
 8000d42:	188a      	adds	r2, r1, r2
 8000d44:	7811      	ldrb	r1, [r2, #0]
 8000d46:	683a      	ldr	r2, [r7, #0]
 8000d48:	7011      	strb	r1, [r2, #0]
 8000d4a:	f103 0201 	add.w	r2, r3, #1
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	609a      	str	r2, [r3, #8]
	if (rb->pos >= rb->bufsize)
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	689a      	ldr	r2, [r3, #8]
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	685b      	ldr	r3, [r3, #4]
 8000d5a:	429a      	cmp	r2, r3
 8000d5c:	db06      	blt.n	8000d6c <rb_getc+0x50>
		rb->pos -= rb->bufsize;
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	689a      	ldr	r2, [r3, #8]
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	685b      	ldr	r3, [r3, #4]
 8000d66:	1ad2      	subs	r2, r2, r3
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	609a      	str	r2, [r3, #8]
	rb->len--;
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	68db      	ldr	r3, [r3, #12]
 8000d70:	f103 32ff 	add.w	r2, r3, #4294967295
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	60da      	str	r2, [r3, #12]

    vPortExitCritical();
 8000d78:	f002 fbea 	bl	8003550 <vPortExitCritical>
    return 1;
 8000d7c:	f04f 0301 	mov.w	r3, #1
}
 8000d80:	4618      	mov	r0, r3
 8000d82:	f107 0708 	add.w	r7, r7, #8
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop

08000d8c <rb_putc>:
 * \param   rb    pointer to ringbuffer struct
 * \param   data  pointer to data byte
 * \return  number of bytes written (0 if buffer was full)
 */
static inline int rb_putc(struct ringbuf *rb, const char data)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b084      	sub	sp, #16
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
 8000d94:	460b      	mov	r3, r1
 8000d96:	70fb      	strb	r3, [r7, #3]
    if (rb->len >= rb->bufsize)
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	68da      	ldr	r2, [r3, #12]
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	685b      	ldr	r3, [r3, #4]
 8000da0:	429a      	cmp	r2, r3
 8000da2:	db02      	blt.n	8000daa <rb_putc+0x1e>
        return 0;
 8000da4:	f04f 0300 	mov.w	r3, #0
 8000da8:	e021      	b.n	8000dee <rb_putc+0x62>

    vPortEnterCritical();
 8000daa:	f002 fbbb 	bl	8003524 <vPortEnterCritical>

	int i = rb->pos + rb->len;
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	689a      	ldr	r2, [r3, #8]
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	68db      	ldr	r3, [r3, #12]
 8000db6:	18d3      	adds	r3, r2, r3
 8000db8:	60fb      	str	r3, [r7, #12]
	if (i >= rb->bufsize)
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	685a      	ldr	r2, [r3, #4]
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	429a      	cmp	r2, r3
 8000dc2:	dc04      	bgt.n	8000dce <rb_putc+0x42>
		i -= rb->bufsize;
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	685b      	ldr	r3, [r3, #4]
 8000dc8:	68fa      	ldr	r2, [r7, #12]
 8000dca:	1ad3      	subs	r3, r2, r3
 8000dcc:	60fb      	str	r3, [r7, #12]

	rb->buf[i] = data;
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	681a      	ldr	r2, [r3, #0]
 8000dd2:	68fb      	ldr	r3, [r7, #12]
 8000dd4:	18d3      	adds	r3, r2, r3
 8000dd6:	78fa      	ldrb	r2, [r7, #3]
 8000dd8:	701a      	strb	r2, [r3, #0]
	rb->len++;
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	68db      	ldr	r3, [r3, #12]
 8000dde:	f103 0201 	add.w	r2, r3, #1
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	60da      	str	r2, [r3, #12]

    vPortExitCritical();
 8000de6:	f002 fbb3 	bl	8003550 <vPortExitCritical>
    return 1;
 8000dea:	f04f 0301 	mov.w	r3, #1
}
 8000dee:	4618      	mov	r0, r3
 8000df0:	f107 0710 	add.w	r7, r7, #16
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bd80      	pop	{r7, pc}

08000df8 <USART1_IRQHandler>:
    uint32_t    tx_bytes;
} uart_stats;


void USART1_IRQHandler(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b082      	sub	sp, #8
 8000dfc:	af00      	add	r7, sp, #0
    if (USART1->SR & USART_SR_RXNE) {
 8000dfe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e02:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000e06:	881b      	ldrh	r3, [r3, #0]
 8000e08:	b29b      	uxth	r3, r3
 8000e0a:	f003 0320 	and.w	r3, r3, #32
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d029      	beq.n	8000e66 <USART1_IRQHandler+0x6e>
        if (!rb_putc(&rx_buf, USART1->DR))
 8000e12:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e16:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000e1a:	889b      	ldrh	r3, [r3, #4]
 8000e1c:	b29b      	uxth	r3, r3
 8000e1e:	b2db      	uxtb	r3, r3
 8000e20:	f240 5004 	movw	r0, #1284	; 0x504
 8000e24:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000e28:	4619      	mov	r1, r3
 8000e2a:	f7ff ffaf 	bl	8000d8c <rb_putc>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d10c      	bne.n	8000e4e <USART1_IRQHandler+0x56>
            uart_stats.rx_overrun++;
 8000e34:	f240 63a0 	movw	r3, #1696	; 0x6a0
 8000e38:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	f103 0201 	add.w	r2, r3, #1
 8000e42:	f240 63a0 	movw	r3, #1696	; 0x6a0
 8000e46:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e4a:	601a      	str	r2, [r3, #0]
 8000e4c:	e00b      	b.n	8000e66 <USART1_IRQHandler+0x6e>
        else
            uart_stats.rx_bytes++;
 8000e4e:	f240 63a0 	movw	r3, #1696	; 0x6a0
 8000e52:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e56:	685b      	ldr	r3, [r3, #4]
 8000e58:	f103 0201 	add.w	r2, r3, #1
 8000e5c:	f240 63a0 	movw	r3, #1696	; 0x6a0
 8000e60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e64:	605a      	str	r2, [r3, #4]
    }

    if (USART1->SR & USART_SR_TXE) {
 8000e66:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e6a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000e6e:	881b      	ldrh	r3, [r3, #0]
 8000e70:	b29b      	uxth	r3, r3
 8000e72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d02c      	beq.n	8000ed4 <USART1_IRQHandler+0xdc>
        char c;
        if (rb_getc(&tx_buf, &c)) {
 8000e7a:	f240 5014 	movw	r0, #1300	; 0x514
 8000e7e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000e82:	f107 0307 	add.w	r3, r7, #7
 8000e86:	4619      	mov	r1, r3
 8000e88:	f7ff ff48 	bl	8000d1c <rb_getc>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d006      	beq.n	8000ea0 <USART1_IRQHandler+0xa8>
            // send a queued byte
            //
            USART1->DR = c;
 8000e92:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e96:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000e9a:	79fa      	ldrb	r2, [r7, #7]
 8000e9c:	809a      	strh	r2, [r3, #4]
 8000e9e:	e00d      	b.n	8000ebc <USART1_IRQHandler+0xc4>
        }
        else {
            // nothing to send, disable interrupt
            //
            USART1->CR1 &= ~USART_CR1_TXEIE;
 8000ea0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ea4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000ea8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000eac:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8000eb0:	8992      	ldrh	r2, [r2, #12]
 8000eb2:	b292      	uxth	r2, r2
 8000eb4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000eb8:	b292      	uxth	r2, r2
 8000eba:	819a      	strh	r2, [r3, #12]
        }
        uart_stats.tx_bytes++;
 8000ebc:	f240 63a0 	movw	r3, #1696	; 0x6a0
 8000ec0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ec4:	689b      	ldr	r3, [r3, #8]
 8000ec6:	f103 0201 	add.w	r2, r3, #1
 8000eca:	f240 63a0 	movw	r3, #1696	; 0x6a0
 8000ece:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ed2:	609a      	str	r2, [r3, #8]
    }
}
 8000ed4:	f107 0708 	add.w	r7, r7, #8
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bd80      	pop	{r7, pc}

08000edc <get_us_time>:
 *   this function must be called at least
 *   once every 65ms to work correctly.
 *
 */
uint64_t get_us_time()
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b082      	sub	sp, #8
 8000ee0:	af00      	add	r7, sp, #0
    static uint16_t t0;
    static uint64_t tickcount;

    vPortEnterCritical();
 8000ee2:	f002 fb1f 	bl	8003524 <vPortEnterCritical>

    int t = TIM7->CNT;
 8000ee6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000eea:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8000eee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ef0:	607b      	str	r3, [r7, #4]
    if (t < t0)
 8000ef2:	f240 63ac 	movw	r3, #1708	; 0x6ac
 8000ef6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000efa:	881b      	ldrh	r3, [r3, #0]
 8000efc:	461a      	mov	r2, r3
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	429a      	cmp	r2, r3
 8000f02:	dd03      	ble.n	8000f0c <get_us_time+0x30>
        t += 0x10000;
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8000f0a:	607b      	str	r3, [r7, #4]

    tickcount += t - t0;
 8000f0c:	f240 63ac 	movw	r3, #1708	; 0x6ac
 8000f10:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f14:	881b      	ldrh	r3, [r3, #0]
 8000f16:	687a      	ldr	r2, [r7, #4]
 8000f18:	1ad1      	subs	r1, r2, r3
 8000f1a:	460a      	mov	r2, r1
 8000f1c:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8000f20:	f240 61b0 	movw	r1, #1712	; 0x6b0
 8000f24:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8000f28:	e9d1 0100 	ldrd	r0, r1, [r1]
 8000f2c:	1880      	adds	r0, r0, r2
 8000f2e:	eb41 0103 	adc.w	r1, r1, r3
 8000f32:	f240 63b0 	movw	r3, #1712	; 0x6b0
 8000f36:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f3a:	e9c3 0100 	strd	r0, r1, [r3]
    t0 = t;
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	b29a      	uxth	r2, r3
 8000f42:	f240 63ac 	movw	r3, #1708	; 0x6ac
 8000f46:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f4a:	801a      	strh	r2, [r3, #0]

    vPortExitCritical();
 8000f4c:	f002 fb00 	bl	8003550 <vPortExitCritical>

    return tickcount;
 8000f50:	f240 63b0 	movw	r3, #1712	; 0x6b0
 8000f54:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f58:	e9d3 2300 	ldrd	r2, r3, [r3]
}
 8000f5c:	4610      	mov	r0, r2
 8000f5e:	4619      	mov	r1, r3
 8000f60:	f107 0708 	add.w	r7, r7, #8
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}

08000f68 <init_us_timer>:
/**
 * Set up TIM7 as a 16bit, microsecond-timer.
 *
 */
void init_us_timer()
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b084      	sub	sp, #16
 8000f6c:	af00      	add	r7, sp, #0
    RCC_ClocksTypeDef RCC_Clocks;
    RCC_GetClocksFreq(&RCC_Clocks);
 8000f6e:	463b      	mov	r3, r7
 8000f70:	4618      	mov	r0, r3
 8000f72:	f002 fddf 	bl	8003b34 <RCC_GetClocksFreq>

    RCC->APB1ENR |= RCC_APB1Periph_TIM7;
 8000f76:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000f7a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000f7e:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000f82:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000f86:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8000f88:	f042 0220 	orr.w	r2, r2, #32
 8000f8c:	641a      	str	r2, [r3, #64]	; 0x40
    TIM7->PSC = (RCC_Clocks.PCLK2_Frequency / 1000000) - 1;
 8000f8e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000f92:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8000f96:	68f9      	ldr	r1, [r7, #12]
 8000f98:	f64d 6283 	movw	r2, #56963	; 0xde83
 8000f9c:	f2c4 321b 	movt	r2, #17179	; 0x431b
 8000fa0:	fba2 0201 	umull	r0, r2, r2, r1
 8000fa4:	ea4f 4292 	mov.w	r2, r2, lsr #18
 8000fa8:	b292      	uxth	r2, r2
 8000faa:	f102 32ff 	add.w	r2, r2, #4294967295
 8000fae:	b292      	uxth	r2, r2
 8000fb0:	851a      	strh	r2, [r3, #40]	; 0x28
    TIM7->ARR = 0xFFFF;
 8000fb2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000fb6:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8000fba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000fbe:	62da      	str	r2, [r3, #44]	; 0x2c
    TIM7->CR1 = TIM_CR1_CEN;
 8000fc0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000fc4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8000fc8:	f04f 0201 	mov.w	r2, #1
 8000fcc:	801a      	strh	r2, [r3, #0]
}
 8000fce:	f107 0710 	add.w	r7, r7, #16
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop

08000fd8 <RCC_Configuration>:
  * @brief  Configures the different system clocks.
  * @param  None
  * @retval None
  */
void RCC_Configuration(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	af00      	add	r7, sp, #0
   RCC_AHB1PeriphClockCmd(  RCC_AHB1Periph_GPIOD , ENABLE );
 8000fdc:	f04f 0008 	mov.w	r0, #8
 8000fe0:	f04f 0101 	mov.w	r1, #1
 8000fe4:	f002 fe8c 	bl	8003d00 <RCC_AHB1PeriphClockCmd>
   RCC_APB1PeriphClockCmd( RCC_APB1Periph_TIM4, ENABLE );
 8000fe8:	f04f 0004 	mov.w	r0, #4
 8000fec:	f04f 0101 	mov.w	r1, #1
 8000ff0:	f002 feb0 	bl	8003d54 <RCC_APB1PeriphClockCmd>
}
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop

08000ff8 <GPIO_Configuration>:
  * @brief  configure the PD12~15 to Timers
  * @param  None
  * @retval None
  */
void GPIO_Configuration(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b082      	sub	sp, #8
 8000ffc:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStructure;
    GPIO_StructInit(&GPIO_InitStructure); // Reset init structure
 8000ffe:	463b      	mov	r3, r7
 8001000:	4618      	mov	r0, r3
 8001002:	f002 fd09 	bl	8003a18 <GPIO_StructInit>
 
    GPIO_PinAFConfig(GPIOD, GPIO_PinSource12, GPIO_AF_TIM4);
 8001006:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 800100a:	f2c4 0002 	movt	r0, #16386	; 0x4002
 800100e:	f04f 010c 	mov.w	r1, #12
 8001012:	f04f 0202 	mov.w	r2, #2
 8001016:	f002 fd39 	bl	8003a8c <GPIO_PinAFConfig>
    GPIO_PinAFConfig(GPIOD, GPIO_PinSource13, GPIO_AF_TIM4);
 800101a:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 800101e:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8001022:	f04f 010d 	mov.w	r1, #13
 8001026:	f04f 0202 	mov.w	r2, #2
 800102a:	f002 fd2f 	bl	8003a8c <GPIO_PinAFConfig>
    GPIO_PinAFConfig(GPIOD, GPIO_PinSource14, GPIO_AF_TIM4);
 800102e:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8001032:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8001036:	f04f 010e 	mov.w	r1, #14
 800103a:	f04f 0202 	mov.w	r2, #2
 800103e:	f002 fd25 	bl	8003a8c <GPIO_PinAFConfig>
    GPIO_PinAFConfig(GPIOD, GPIO_PinSource15, GPIO_AF_TIM4);
 8001042:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8001046:	f2c4 0002 	movt	r0, #16386	; 0x4002
 800104a:	f04f 010f 	mov.w	r1, #15
 800104e:	f04f 0202 	mov.w	r2, #2
 8001052:	f002 fd1b 	bl	8003a8c <GPIO_PinAFConfig>
      

    // Setup Blue & Green LED on STM32-Discovery Board to use PWM.
    GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_12 | GPIO_Pin_13| GPIO_Pin_14| GPIO_Pin_15; 
 8001056:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800105a:	603b      	str	r3, [r7, #0]
	//PD12->LED3 PD13->LED4 PD14->LED5 PD15->LED6
	//GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;            // Alt Function - Push Pull
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF; 
 800105c:	f04f 0302 	mov.w	r3, #2
 8001060:	713b      	strb	r3, [r7, #4]
    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001062:	f04f 0300 	mov.w	r3, #0
 8001066:	71bb      	strb	r3, [r7, #6]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8001068:	f04f 0303 	mov.w	r3, #3
 800106c:	717b      	strb	r3, [r7, #5]
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 800106e:	f04f 0300 	mov.w	r3, #0
 8001072:	71fb      	strb	r3, [r7, #7]
    GPIO_Init( GPIOD, &GPIO_InitStructure );  
 8001074:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8001078:	f2c4 0002 	movt	r0, #16386	; 0x4002
 800107c:	463b      	mov	r3, r7
 800107e:	4619      	mov	r1, r3
 8001080:	f002 fc28 	bl	80038d4 <GPIO_Init>
}
 8001084:	f107 0708 	add.w	r7, r7, #8
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}

0800108c <TIM_Configuration>:
  * @brief  configure the TIM4 for PWM mode
  * @param  None
  * @retval None
  */
void TIM_Configuration(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b088      	sub	sp, #32
 8001090:	af00      	add	r7, sp, #0
    TIM_OCInitTypeDef TIM_OCInitStruct;

    // Let PWM frequency equal 100Hz.
    // Let period equal 1000. Therefore, timer runs from zero to 1000. Gives 0.1Hz resolution.
    // Solving for prescaler gives 240.
    TIM_TimeBaseStructInit( &TIM_TimeBaseInitStruct );
 8001092:	f107 0314 	add.w	r3, r7, #20
 8001096:	4618      	mov	r0, r3
 8001098:	f003 f8ba 	bl	8004210 <TIM_TimeBaseStructInit>
    TIM_TimeBaseInitStruct.TIM_ClockDivision = TIM_CKD_DIV4;
 800109c:	f44f 7300 	mov.w	r3, #512	; 0x200
 80010a0:	83bb      	strh	r3, [r7, #28]
    TIM_TimeBaseInitStruct.TIM_Period = 3360 - 1;   
 80010a2:	f640 531f 	movw	r3, #3359	; 0xd1f
 80010a6:	61bb      	str	r3, [r7, #24]
    TIM_TimeBaseInitStruct.TIM_Prescaler = 500 - 1; 
 80010a8:	f240 13f3 	movw	r3, #499	; 0x1f3
 80010ac:	82bb      	strh	r3, [r7, #20]
    TIM_TimeBaseInitStruct.TIM_CounterMode = TIM_CounterMode_Up;    
 80010ae:	f04f 0300 	mov.w	r3, #0
 80010b2:	82fb      	strh	r3, [r7, #22]
    TIM_TimeBaseInit( TIM4, &TIM_TimeBaseInitStruct );
 80010b4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80010b8:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80010bc:	f107 0314 	add.w	r3, r7, #20
 80010c0:	4619      	mov	r1, r3
 80010c2:	f003 f82b 	bl	800411c <TIM_TimeBaseInit>
    
    TIM_OCStructInit( &TIM_OCInitStruct );
 80010c6:	463b      	mov	r3, r7
 80010c8:	4618      	mov	r0, r3
 80010ca:	f003 fb11 	bl	80046f0 <TIM_OCStructInit>
    TIM_OCInitStruct.TIM_OutputState = TIM_OutputState_Enable;
 80010ce:	f04f 0301 	mov.w	r3, #1
 80010d2:	807b      	strh	r3, [r7, #2]
    TIM_OCInitStruct.TIM_OCMode = TIM_OCMode_PWM1;
 80010d4:	f04f 0360 	mov.w	r3, #96	; 0x60
 80010d8:	803b      	strh	r3, [r7, #0]
    
    // Initial duty cycle equals 0%. Value can range from zero to 65535.
    //TIM_Pulse = TIM4_CCR1 register (16 bits)
    TIM_OCInitStruct.TIM_Pulse = 0; //(0=Always Off, 65535=Always On)
 80010da:	f04f 0300 	mov.w	r3, #0
 80010de:	60bb      	str	r3, [r7, #8]
 
    TIM_OC1Init( TIM4, &TIM_OCInitStruct ); // Channel 1  LED
 80010e0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80010e4:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80010e8:	463b      	mov	r3, r7
 80010ea:	4619      	mov	r1, r3
 80010ec:	f003 f8ee 	bl	80042cc <TIM_OC1Init>
    TIM_OC2Init( TIM4, &TIM_OCInitStruct ); // Channel 2  LED
 80010f0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80010f4:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80010f8:	463b      	mov	r3, r7
 80010fa:	4619      	mov	r1, r3
 80010fc:	f003 f964 	bl	80043c8 <TIM_OC2Init>
    TIM_OC3Init( TIM4, &TIM_OCInitStruct ); // Channel 3  LED
 8001100:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001104:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8001108:	463b      	mov	r3, r7
 800110a:	4619      	mov	r1, r3
 800110c:	f003 f9f0 	bl	80044f0 <TIM_OC3Init>
    TIM_OC4Init( TIM4, &TIM_OCInitStruct ); // Channel 4  LED
 8001110:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001114:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8001118:	463b      	mov	r3, r7
 800111a:	4619      	mov	r1, r3
 800111c:	f003 fa78 	bl	8004610 <TIM_OC4Init>
 
    TIM_Cmd( TIM4, ENABLE );
 8001120:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001124:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8001128:	f04f 0101 	mov.w	r1, #1
 800112c:	f003 f8ae 	bl	800428c <TIM_Cmd>
}
 8001130:	f107 0720 	add.w	r7, r7, #32
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}

08001138 <main>:
  * @brief  Main program.
  * @param  None
  * @retval None
  */
int main(void)
{ 
 8001138:	b580      	push	{r7, lr}
 800113a:	b084      	sub	sp, #16
 800113c:	af04      	add	r7, sp, #16
	/* create a pipe for MEMS->TIM4 data exchange */
	xQueue=xQueueCreate(1,queueSIZE*sizeof(uint8_t));
 800113e:	f04f 0001 	mov.w	r0, #1
 8001142:	f04f 0106 	mov.w	r1, #6
 8001146:	f001 fdd9 	bl	8002cfc <xQueueCreate>
 800114a:	4602      	mov	r2, r0
 800114c:	f240 73d8 	movw	r3, #2008	; 0x7d8
 8001150:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001154:	601a      	str	r2, [r3, #0]

	/* create semaphores... */
	vSemaphoreCreateBinary( xSemaphoreSW );
 8001156:	f04f 0001 	mov.w	r0, #1
 800115a:	f04f 0100 	mov.w	r1, #0
 800115e:	f001 fdcd 	bl	8002cfc <xQueueCreate>
 8001162:	4602      	mov	r2, r0
 8001164:	f240 63b8 	movw	r3, #1720	; 0x6b8
 8001168:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800116c:	601a      	str	r2, [r3, #0]
 800116e:	f240 63b8 	movw	r3, #1720	; 0x6b8
 8001172:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d00d      	beq.n	8001198 <main+0x60>
 800117c:	f240 63b8 	movw	r3, #1720	; 0x6b8
 8001180:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	4618      	mov	r0, r3
 8001188:	f04f 0100 	mov.w	r1, #0
 800118c:	f04f 0200 	mov.w	r2, #0
 8001190:	f04f 0300 	mov.w	r3, #0
 8001194:	f001 fe1a 	bl	8002dcc <xQueueGenericSend>

	/* ...and clean them up */
	if(xSemaphoreTake(xSemaphoreSW, ( portTickType ) 0) == pdTRUE);
 8001198:	f240 63b8 	movw	r3, #1720	; 0x6b8
 800119c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	4618      	mov	r0, r3
 80011a4:	f04f 0100 	mov.w	r1, #0
 80011a8:	f04f 0200 	mov.w	r2, #0
 80011ac:	f04f 0300 	mov.w	r3, #0
 80011b0:	f001 fe9c 	bl	8002eec <xQueueGenericReceive>
	
	/* initialize hardware... */
	prvSetupHardware();
 80011b4:	f000 fd48 	bl	8001c48 <prvSetupHardware>
	RCC_Configuration();
 80011b8:	f7ff ff0e 	bl	8000fd8 <RCC_Configuration>
	TIM_Configuration();
 80011bc:	f7ff ff66 	bl	800108c <TIM_Configuration>
	GPIO_Configuration();
 80011c0:	f7ff ff1a 	bl	8000ff8 <GPIO_Configuration>
	//xTaskCreate( vLEDTask, ( signed portCHAR * ) "LED3", configMINIMAL_STACK_SIZE, (void *)LEDS[0],tskIDLE_PRIORITY, &xLED_Tasks[0] );
	//xTaskCreate( vLEDTask, ( signed portCHAR * ) "LED4", configMINIMAL_STACK_SIZE, (void *)LEDS[1],tskIDLE_PRIORITY, &xLED_Tasks[1] );
	//xTaskCreate( vLEDTask, ( signed portCHAR * ) "LED5", configMINIMAL_STACK_SIZE, (void *)LEDS[2],tskIDLE_PRIORITY, &xLED_Tasks[2] );
	//xTaskCreate( vLEDTask, ( signed portCHAR * ) "LED6", configMINIMAL_STACK_SIZE, (void *)LEDS[3],tskIDLE_PRIORITY, &xLED_Tasks[3] );
	//xTaskCreate( vSWITCHTask, ( signed portCHAR * ) "SWITCH", configMINIMAL_STACK_SIZE, NULL,tskIDLE_PRIORITY, NULL );
	xTaskCreate( vMEMSTask, ( signed portCHAR * ) "MEMS", configMINIMAL_STACK_SIZE, NULL,tskIDLE_PRIORITY, &xMEMS_Task );
 80011c4:	f04f 0300 	mov.w	r3, #0
 80011c8:	9300      	str	r3, [sp, #0]
 80011ca:	f240 73c4 	movw	r3, #1988	; 0x7c4
 80011ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011d2:	9301      	str	r3, [sp, #4]
 80011d4:	f04f 0300 	mov.w	r3, #0
 80011d8:	9302      	str	r3, [sp, #8]
 80011da:	f04f 0300 	mov.w	r3, #0
 80011de:	9303      	str	r3, [sp, #12]
 80011e0:	f241 200d 	movw	r0, #4621	; 0x120d
 80011e4:	f6c0 0000 	movt	r0, #2048	; 0x800
 80011e8:	f644 01a8 	movw	r1, #18600	; 0x48a8
 80011ec:	f6c0 0100 	movt	r1, #2048	; 0x800
 80011f0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80011f4:	f04f 0300 	mov.w	r3, #0
 80011f8:	f000 fef0 	bl	8001fdc <xTaskGenericCreate>
	//xTaskCreate( vBALANCETask, ( signed portCHAR * ) "BALANCE", configMINIMAL_STACK_SIZE, NULL,tskIDLE_PRIORITY, &xBALANCE_Task );

	/* Start the scheduler. */
	vTaskStartScheduler();
 80011fc:	f000 ffc4 	bl	8002188 <vTaskStartScheduler>

	/* Will only get here if there was not enough heap space to create the idle task. */
	return 0;  
 8001200:	f04f 0300 	mov.w	r3, #0
}
 8001204:	4618      	mov	r0, r3
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop

0800120c <vMEMSTask>:

/*-----------------------------------------------------------*/

void vMEMSTask(void *pvParameters)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b088      	sub	sp, #32
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
	/* queue for MEMS data length */
    volatile int *LED;
    LED = (int *) pvParameters;
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	61bb      	str	r3, [r7, #24]


	uint8_t Buffer_x[1];
	uint8_t Buffer_y[1];
	uint8_t counter  = 0;
 8001218:	f04f 0300 	mov.w	r3, #0
 800121c:	77fb      	strb	r3, [r7, #31]
	__IO uint32_t TimingDelay = 0;
 800121e:	f04f 0300 	mov.w	r3, #0
 8001222:	60fb      	str	r3, [r7, #12]
	__IO int8_t XOffset;
	__IO int8_t YOffset;


	int8_t temp1 = 0;
 8001224:	f04f 0300 	mov.w	r3, #0
 8001228:	75fb      	strb	r3, [r7, #23]
	int8_t temp2 = 0;
 800122a:	f04f 0300 	mov.w	r3, #0
 800122e:	75bb      	strb	r3, [r7, #22]

  	uint8_t TempAcceleration = 0;   
 8001230:	f04f 0300 	mov.w	r3, #0
 8001234:	757b      	strb	r3, [r7, #21]

	/* reset offset */


  	LIS302DL_Read(Buffer_x, LIS302DL_OUT_X_ADDR, 1);
 8001236:	f107 0314 	add.w	r3, r7, #20
 800123a:	4618      	mov	r0, r3
 800123c:	f04f 0129 	mov.w	r1, #41	; 0x29
 8001240:	f04f 0201 	mov.w	r2, #1
 8001244:	f000 fb68 	bl	8001918 <LIS302DL_Read>
	LIS302DL_Read(Buffer_y, LIS302DL_OUT_Y_ADDR, 1);
 8001248:	f107 0310 	add.w	r3, r7, #16
 800124c:	4618      	mov	r0, r3
 800124e:	f04f 012b 	mov.w	r1, #43	; 0x2b
 8001252:	f04f 0201 	mov.w	r2, #1
 8001256:	f000 fb5f 	bl	8001918 <LIS302DL_Read>
            
  	XOffset = Buffer_x[0];
 800125a:	7d3b      	ldrb	r3, [r7, #20]
 800125c:	b2db      	uxtb	r3, r3
 800125e:	72fb      	strb	r3, [r7, #11]
  	YOffset = Buffer_y[0];
 8001260:	7c3b      	ldrb	r3, [r7, #16]
 8001262:	b2db      	uxtb	r3, r3
 8001264:	72bb      	strb	r3, [r7, #10]
 8001266:	e000      	b.n	800126a <vMEMSTask+0x5e>
		PWM_Motor2 = 0;//up
		PWM_Motor3 = 0;//right
		PWM_Motor4 = -10*(int8_t)Buffer_y[0];//dowm		
		}
	}
}
 8001268:	bf00      	nop
	


for( ;; )
{
	counter++;
 800126a:	7ffb      	ldrb	r3, [r7, #31]
 800126c:	f103 0301 	add.w	r3, r3, #1
 8001270:	77fb      	strb	r3, [r7, #31]
	if (counter == 10)
 8001272:	7ffb      	ldrb	r3, [r7, #31]
 8001274:	2b0a      	cmp	r3, #10
 8001276:	d1f7      	bne.n	8001268 <vMEMSTask+0x5c>
	{

  	LIS302DL_Read(Buffer_x, LIS302DL_OUT_X_ADDR, 1);
 8001278:	f107 0314 	add.w	r3, r7, #20
 800127c:	4618      	mov	r0, r3
 800127e:	f04f 0129 	mov.w	r1, #41	; 0x29
 8001282:	f04f 0201 	mov.w	r2, #1
 8001286:	f000 fb47 	bl	8001918 <LIS302DL_Read>
	LIS302DL_Read(Buffer_y, LIS302DL_OUT_Y_ADDR, 1);
 800128a:	f107 0310 	add.w	r3, r7, #16
 800128e:	4618      	mov	r0, r3
 8001290:	f04f 012b 	mov.w	r1, #43	; 0x2b
 8001294:	f04f 0201 	mov.w	r2, #1
 8001298:	f000 fb3e 	bl	8001918 <LIS302DL_Read>

      /* Remove the offsets values from data */
      Buffer_x[0] -= XOffset;
 800129c:	7d3a      	ldrb	r2, [r7, #20]
 800129e:	7afb      	ldrb	r3, [r7, #11]
 80012a0:	b2db      	uxtb	r3, r3
 80012a2:	b2db      	uxtb	r3, r3
 80012a4:	1ad3      	subs	r3, r2, r3
 80012a6:	b2db      	uxtb	r3, r3
 80012a8:	753b      	strb	r3, [r7, #20]
      Buffer_y[0] -= YOffset;
 80012aa:	7c3a      	ldrb	r2, [r7, #16]
 80012ac:	7abb      	ldrb	r3, [r7, #10]
 80012ae:	b2db      	uxtb	r3, r3
 80012b0:	b2db      	uxtb	r3, r3
 80012b2:	1ad3      	subs	r3, r2, r3
 80012b4:	b2db      	uxtb	r3, r3
 80012b6:	743b      	strb	r3, [r7, #16]
		if ((int8_t)Buffer_x[0] > 2 && (int8_t)Buffer_y[0] > 2)
 80012b8:	7d3b      	ldrb	r3, [r7, #20]
 80012ba:	b2db      	uxtb	r3, r3
 80012bc:	b25b      	sxtb	r3, r3
 80012be:	2b02      	cmp	r3, #2
 80012c0:	dd2f      	ble.n	8001322 <vMEMSTask+0x116>
 80012c2:	7c3b      	ldrb	r3, [r7, #16]
 80012c4:	b2db      	uxtb	r3, r3
 80012c6:	b25b      	sxtb	r3, r3
 80012c8:	2b02      	cmp	r3, #2
 80012ca:	dd2a      	ble.n	8001322 <vMEMSTask+0x116>
		{
		PWM_Motor1 = 0*(int8_t)Buffer_x[0];//left
 80012cc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80012d0:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80012d4:	f04f 0200 	mov.w	r2, #0
 80012d8:	635a      	str	r2, [r3, #52]	; 0x34
		PWM_Motor2 = 10*(int8_t)Buffer_y[0];//up
 80012da:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80012de:	f2c4 0200 	movt	r2, #16384	; 0x4000
 80012e2:	7c3b      	ldrb	r3, [r7, #16]
 80012e4:	b2db      	uxtb	r3, r3
 80012e6:	b259      	sxtb	r1, r3
 80012e8:	460b      	mov	r3, r1
 80012ea:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80012ee:	185b      	adds	r3, r3, r1
 80012f0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80012f4:	6393      	str	r3, [r2, #56]	; 0x38
		PWM_Motor3 = 10*(int8_t)Buffer_x[0];//right
 80012f6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80012fa:	f2c4 0200 	movt	r2, #16384	; 0x4000
 80012fe:	7d3b      	ldrb	r3, [r7, #20]
 8001300:	b2db      	uxtb	r3, r3
 8001302:	b259      	sxtb	r1, r3
 8001304:	460b      	mov	r3, r1
 8001306:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800130a:	185b      	adds	r3, r3, r1
 800130c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001310:	63d3      	str	r3, [r2, #60]	; 0x3c
		PWM_Motor4 = 0*(int8_t)Buffer_y[0];//dowm
 8001312:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001316:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800131a:	f04f 0200 	mov.w	r2, #0
 800131e:	641a      	str	r2, [r3, #64]	; 0x40
		PWM_Motor2 = 0;//up
		PWM_Motor3 = 0;//right
		PWM_Motor4 = -10*(int8_t)Buffer_y[0];//dowm		
		}
	}
}
 8001320:	e7a2      	b.n	8001268 <vMEMSTask+0x5c>
		PWM_Motor1 = 0*(int8_t)Buffer_x[0];//left
		PWM_Motor2 = 10*(int8_t)Buffer_y[0];//up
		PWM_Motor3 = 10*(int8_t)Buffer_x[0];//right
		PWM_Motor4 = 0*(int8_t)Buffer_y[0];//dowm
		}
		else if((int8_t)Buffer_x[0] < -2 && (int8_t)Buffer_y[0] < -2)
 8001322:	7d3b      	ldrb	r3, [r7, #20]
 8001324:	b2db      	uxtb	r3, r3
 8001326:	b25b      	sxtb	r3, r3
 8001328:	f113 0f02 	cmn.w	r3, #2
 800132c:	da9c      	bge.n	8001268 <vMEMSTask+0x5c>
 800132e:	7c3b      	ldrb	r3, [r7, #16]
 8001330:	b2db      	uxtb	r3, r3
 8001332:	b25b      	sxtb	r3, r3
 8001334:	f113 0f02 	cmn.w	r3, #2
 8001338:	da96      	bge.n	8001268 <vMEMSTask+0x5c>
		{
		PWM_Motor1 = -10*(int8_t)Buffer_x[0];//left
 800133a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800133e:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8001342:	7d3a      	ldrb	r2, [r7, #20]
 8001344:	b2d2      	uxtb	r2, r2
 8001346:	b252      	sxtb	r2, r2
 8001348:	f06f 0109 	mvn.w	r1, #9
 800134c:	fb01 f202 	mul.w	r2, r1, r2
 8001350:	635a      	str	r2, [r3, #52]	; 0x34
		PWM_Motor2 = 0;//up
 8001352:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001356:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800135a:	f04f 0200 	mov.w	r2, #0
 800135e:	639a      	str	r2, [r3, #56]	; 0x38
		PWM_Motor3 = 0;//right
 8001360:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001364:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8001368:	f04f 0200 	mov.w	r2, #0
 800136c:	63da      	str	r2, [r3, #60]	; 0x3c
		PWM_Motor4 = -10*(int8_t)Buffer_y[0];//dowm		
 800136e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001372:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8001376:	7c3a      	ldrb	r2, [r7, #16]
 8001378:	b2d2      	uxtb	r2, r2
 800137a:	b252      	sxtb	r2, r2
 800137c:	f06f 0109 	mvn.w	r1, #9
 8001380:	fb01 f202 	mul.w	r2, r1, r2
 8001384:	641a      	str	r2, [r3, #64]	; 0x40
		}
	}
}
 8001386:	e76f      	b.n	8001268 <vMEMSTask+0x5c>

08001388 <Reset_Handler>:
 8001388:	2100      	movs	r1, #0
 800138a:	f000 b804 	b.w	8001396 <LoopCopyDataInit>

0800138e <CopyDataInit>:
 800138e:	4b10      	ldr	r3, [pc, #64]	; (80013d0 <LoopFillZerobss+0x22>)
 8001390:	585b      	ldr	r3, [r3, r1]
 8001392:	5043      	str	r3, [r0, r1]
 8001394:	3104      	adds	r1, #4

08001396 <LoopCopyDataInit>:
 8001396:	480f      	ldr	r0, [pc, #60]	; (80013d4 <LoopFillZerobss+0x26>)
 8001398:	4b0f      	ldr	r3, [pc, #60]	; (80013d8 <LoopFillZerobss+0x2a>)
 800139a:	1842      	adds	r2, r0, r1
 800139c:	429a      	cmp	r2, r3
 800139e:	f4ff aff6 	bcc.w	800138e <CopyDataInit>
 80013a2:	4a0e      	ldr	r2, [pc, #56]	; (80013dc <LoopFillZerobss+0x2e>)
 80013a4:	f000 b803 	b.w	80013ae <LoopFillZerobss>

080013a8 <FillZerobss>:
 80013a8:	2300      	movs	r3, #0
 80013aa:	f842 3b04 	str.w	r3, [r2], #4

080013ae <LoopFillZerobss>:
 80013ae:	4b0c      	ldr	r3, [pc, #48]	; (80013e0 <LoopFillZerobss+0x32>)
 80013b0:	429a      	cmp	r2, r3
 80013b2:	f4ff aff9 	bcc.w	80013a8 <FillZerobss>
 80013b6:	480b      	ldr	r0, [pc, #44]	; (80013e4 <LoopFillZerobss+0x36>)
 80013b8:	6801      	ldr	r1, [r0, #0]
 80013ba:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80013be:	6001      	str	r1, [r0, #0]
 80013c0:	f000 f814 	bl	80013ec <SystemInit>
 80013c4:	f7fe ff14 	bl	80001f0 <__libc_init_array>
 80013c8:	f7ff feb6 	bl	8001138 <main>
 80013cc:	4770      	bx	lr
 80013ce:	0000      	.short	0x0000
 80013d0:	080049c8 	.word	0x080049c8
 80013d4:	20000000 	.word	0x20000000
 80013d8:	2000054c 	.word	0x2000054c
 80013dc:	20000550 	.word	0x20000550
 80013e0:	200007e8 	.word	0x200007e8
 80013e4:	e000ed88 	.word	0xe000ed88

080013e8 <ADC_IRQHandler>:
 80013e8:	f7ff bffe 	b.w	80013e8 <ADC_IRQHandler>

080013ec <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80013f0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80013f4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80013f8:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80013fc:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001400:	6812      	ldr	r2, [r2, #0]
 8001402:	f042 0201 	orr.w	r2, r2, #1
 8001406:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001408:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800140c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001410:	f04f 0200 	mov.w	r2, #0
 8001414:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001416:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800141a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800141e:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001422:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001426:	6812      	ldr	r2, [r2, #0]
 8001428:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800142c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001430:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001432:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001436:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800143a:	f243 0210 	movw	r2, #12304	; 0x3010
 800143e:	f2c2 4200 	movt	r2, #9216	; 0x2400
 8001442:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001444:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001448:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800144c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001450:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001454:	6812      	ldr	r2, [r2, #0]
 8001456:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800145a:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800145c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001460:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001464:	f04f 0200 	mov.w	r2, #0
 8001468:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 800146a:	f000 f809 	bl	8001480 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800146e:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8001472:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001476:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800147a:	609a      	str	r2, [r3, #8]
#endif
}
 800147c:	bd80      	pop	{r7, pc}
 800147e:	bf00      	nop

08001480 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001480:	b480      	push	{r7}
 8001482:	b083      	sub	sp, #12
 8001484:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8001486:	f04f 0300 	mov.w	r3, #0
 800148a:	607b      	str	r3, [r7, #4]
 800148c:	f04f 0300 	mov.w	r3, #0
 8001490:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8001492:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001496:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800149a:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800149e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80014a2:	6812      	ldr	r2, [r2, #0]
 80014a4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80014a8:	601a      	str	r2, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80014aa:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80014ae:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014b8:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	f103 0301 	add.w	r3, r3, #1
 80014c0:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d103      	bne.n	80014d0 <SetSysClock+0x50>
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80014ce:	d1ec      	bne.n	80014aa <SetSysClock+0x2a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80014d0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80014d4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d003      	beq.n	80014ea <SetSysClock+0x6a>
  {
    HSEStatus = (uint32_t)0x01;
 80014e2:	f04f 0301 	mov.w	r3, #1
 80014e6:	603b      	str	r3, [r7, #0]
 80014e8:	e002      	b.n	80014f0 <SetSysClock+0x70>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80014ea:	f04f 0300 	mov.w	r3, #0
 80014ee:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	2b01      	cmp	r3, #1
 80014f4:	f040 8082 	bne.w	80015fc <SetSysClock+0x17c>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80014f8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80014fc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001500:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001504:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001508:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800150a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800150e:	641a      	str	r2, [r3, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 8001510:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8001514:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8001518:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
 800151c:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8001520:	6812      	ldr	r2, [r2, #0]
 8001522:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001526:	601a      	str	r2, [r3, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8001528:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800152c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001530:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001534:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001538:	6892      	ldr	r2, [r2, #8]
 800153a:	609a      	str	r2, [r3, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 800153c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001540:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001544:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001548:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800154c:	6892      	ldr	r2, [r2, #8]
 800154e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001552:	609a      	str	r2, [r3, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8001554:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001558:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800155c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001560:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001564:	6892      	ldr	r2, [r2, #8]
 8001566:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
 800156a:	609a      	str	r2, [r3, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 800156c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001570:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001574:	f245 4208 	movw	r2, #21512	; 0x5408
 8001578:	f2c0 7240 	movt	r2, #1856	; 0x740
 800157c:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 800157e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001582:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001586:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800158a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800158e:	6812      	ldr	r2, [r2, #0]
 8001590:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8001594:	601a      	str	r2, [r3, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001596:	bf00      	nop
 8001598:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800159c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d0f6      	beq.n	8001598 <SetSysClock+0x118>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80015aa:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80015ae:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80015b2:	f240 6205 	movw	r2, #1541	; 0x605
 80015b6:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80015b8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80015bc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80015c0:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80015c4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80015c8:	6892      	ldr	r2, [r2, #8]
 80015ca:	f022 0203 	bic.w	r2, r2, #3
 80015ce:	609a      	str	r2, [r3, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80015d0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80015d4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80015d8:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80015dc:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80015e0:	6892      	ldr	r2, [r2, #8]
 80015e2:	f042 0202 	orr.w	r2, r2, #2
 80015e6:	609a      	str	r2, [r3, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80015e8:	bf00      	nop
 80015ea:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80015ee:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80015f2:	689b      	ldr	r3, [r3, #8]
 80015f4:	f003 030c 	and.w	r3, r3, #12
 80015f8:	2b08      	cmp	r3, #8
 80015fa:	d1f6      	bne.n	80015ea <SetSysClock+0x16a>

/******************************************************************************/
/*                        I2S clock configuration                             */
/******************************************************************************/
  /* PLLI2S clock used as I2S clock source */
  RCC->CFGR &= ~RCC_CFGR_I2SSRC;
 80015fc:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001600:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001604:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001608:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800160c:	6892      	ldr	r2, [r2, #8]
 800160e:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8001612:	609a      	str	r2, [r3, #8]

  /* Configure PLLI2S */
  RCC->PLLI2SCFGR = (PLLI2S_N << 6) | (PLLI2S_R << 28);
 8001614:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001618:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800161c:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8001620:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001624:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Enable PLLI2S */
  RCC->CR |= ((uint32_t)RCC_CR_PLLI2SON);
 8001628:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800162c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001630:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001634:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001638:	6812      	ldr	r2, [r2, #0]
 800163a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800163e:	601a      	str	r2, [r3, #0]

  /* Wait till PLLI2S is ready */
  while((RCC->CR & RCC_CR_PLLI2SRDY) == 0)
 8001640:	bf00      	nop
 8001642:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001646:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001650:	2b00      	cmp	r3, #0
 8001652:	d0f6      	beq.n	8001642 <SetSysClock+0x1c2>
  {
  }
}
 8001654:	f107 070c 	add.w	r7, r7, #12
 8001658:	46bd      	mov	sp, r7
 800165a:	bc80      	pop	{r7}
 800165c:	4770      	bx	lr
 800165e:	bf00      	nop

08001660 <_sbrk_r>:
    return 1;
}


void *_sbrk_r(struct _reent *r, ptrdiff_t incr)
{
 8001660:	b490      	push	{r4, r7}
 8001662:	b084      	sub	sp, #16
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
 8001668:	6039      	str	r1, [r7, #0]
    extern char end;   // provided by the linker script

    if (__brkval == 0)
 800166a:	f240 73e4 	movw	r3, #2020	; 0x7e4
 800166e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d108      	bne.n	800168a <_sbrk_r+0x2a>
        __brkval = &end;
 8001678:	f240 73e4 	movw	r3, #2020	; 0x7e4
 800167c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001680:	f240 72e8 	movw	r2, #2024	; 0x7e8
 8001684:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8001688:	601a      	str	r2, [r3, #0]

    if (__brkval + incr > (char*)__get_MSP() - __malloc_margin) {
 800168a:	f240 73e4 	movw	r3, #2020	; 0x7e4
 800168e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001692:	681a      	ldr	r2, [r3, #0]
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	18d2      	adds	r2, r2, r3
 */
__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_MSP(void)
{
  register uint32_t result;

  __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 8001698:	f3ef 8408 	mrs	r4, MSP
  return(result);
 800169c:	4623      	mov	r3, r4
 800169e:	4619      	mov	r1, r3
 80016a0:	f240 5328 	movw	r3, #1320	; 0x528
 80016a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	1acb      	subs	r3, r1, r3
 80016ac:	429a      	cmp	r2, r3
 80016ae:	d906      	bls.n	80016be <_sbrk_r+0x5e>
        r->_errno = ENOMEM;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	f04f 020c 	mov.w	r2, #12
 80016b6:	601a      	str	r2, [r3, #0]
        return (void*)-1;
 80016b8:	f04f 33ff 	mov.w	r3, #4294967295
 80016bc:	e012      	b.n	80016e4 <_sbrk_r+0x84>
    }

    void *ret = __brkval;
 80016be:	f240 73e4 	movw	r3, #2020	; 0x7e4
 80016c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	60fb      	str	r3, [r7, #12]
    __brkval += incr;
 80016ca:	f240 73e4 	movw	r3, #2020	; 0x7e4
 80016ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016d2:	681a      	ldr	r2, [r3, #0]
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	18d2      	adds	r2, r2, r3
 80016d8:	f240 73e4 	movw	r3, #2020	; 0x7e4
 80016dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016e0:	601a      	str	r2, [r3, #0]

    return ret;
 80016e2:	68fb      	ldr	r3, [r7, #12]
}
 80016e4:	4618      	mov	r0, r3
 80016e6:	f107 0710 	add.w	r7, r7, #16
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bc90      	pop	{r4, r7}
 80016ee:	4770      	bx	lr

080016f0 <__malloc_lock>:
    return -1;
}


void __malloc_lock(struct _reent *r)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b082      	sub	sp, #8
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
    vPortEnterCritical();
 80016f8:	f001 ff14 	bl	8003524 <vPortEnterCritical>
}
 80016fc:	f107 0708 	add.w	r7, r7, #8
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}

08001704 <__malloc_unlock>:


void __malloc_unlock(struct _reent *r)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b082      	sub	sp, #8
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
    vPortExitCritical();
 800170c:	f001 ff20 	bl	8003550 <vPortExitCritical>
}
 8001710:	f107 0708 	add.w	r7, r7, #8
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}

08001718 <STM_EVAL_PBInit>:
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability  
  * @retval None
  */
void STM_EVAL_PBInit(Button_TypeDef Button, ButtonMode_TypeDef Button_Mode)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b088      	sub	sp, #32
 800171c:	af00      	add	r7, sp, #0
 800171e:	4602      	mov	r2, r0
 8001720:	460b      	mov	r3, r1
 8001722:	71fa      	strb	r2, [r7, #7]
 8001724:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef GPIO_InitStructure;
  EXTI_InitTypeDef EXTI_InitStructure;
  NVIC_InitTypeDef NVIC_InitStructure;

  /* Enable the BUTTON Clock */
  RCC_AHB1PeriphClockCmd(BUTTON_CLK[Button], ENABLE);
 8001726:	79fa      	ldrb	r2, [r7, #7]
 8001728:	f644 138c 	movw	r3, #18828	; 0x498c
 800172c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001730:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001734:	4618      	mov	r0, r3
 8001736:	f04f 0101 	mov.w	r1, #1
 800173a:	f002 fae1 	bl	8003d00 <RCC_AHB1PeriphClockCmd>
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 800173e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001742:	f04f 0101 	mov.w	r1, #1
 8001746:	f002 fb2f 	bl	8003da8 <RCC_APB2PeriphClockCmd>

  /* Configure Button pin as input */
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 800174a:	f04f 0300 	mov.w	r3, #0
 800174e:	773b      	strb	r3, [r7, #28]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001750:	f04f 0300 	mov.w	r3, #0
 8001754:	77fb      	strb	r3, [r7, #31]
  GPIO_InitStructure.GPIO_Pin = BUTTON_PIN[Button];
 8001756:	79fa      	ldrb	r2, [r7, #7]
 8001758:	f644 1388 	movw	r3, #18824	; 0x4988
 800175c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001760:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001764:	61bb      	str	r3, [r7, #24]
  GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStructure);
 8001766:	79fa      	ldrb	r2, [r7, #7]
 8001768:	f240 532c 	movw	r3, #1324	; 0x52c
 800176c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001770:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001774:	4618      	mov	r0, r3
 8001776:	f107 0318 	add.w	r3, r7, #24
 800177a:	4619      	mov	r1, r3
 800177c:	f002 f8aa 	bl	80038d4 <GPIO_Init>

  if (Button_Mode == BUTTON_MODE_EXTI)
 8001780:	79bb      	ldrb	r3, [r7, #6]
 8001782:	2b01      	cmp	r3, #1
 8001784:	d13a      	bne.n	80017fc <STM_EVAL_PBInit+0xe4>
  {
    /* Connect Button EXTI Line to Button GPIO Pin */
    SYSCFG_EXTILineConfig(BUTTON_PORT_SOURCE[Button], BUTTON_PIN_SOURCE[Button]);
 8001786:	79fa      	ldrb	r2, [r7, #7]
 8001788:	f644 1394 	movw	r3, #18836	; 0x4994
 800178c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001790:	5c9a      	ldrb	r2, [r3, r2]
 8001792:	79f9      	ldrb	r1, [r7, #7]
 8001794:	f644 1398 	movw	r3, #18840	; 0x4998
 8001798:	f6c0 0300 	movt	r3, #2048	; 0x800
 800179c:	5c5b      	ldrb	r3, [r3, r1]
 800179e:	4610      	mov	r0, r2
 80017a0:	4619      	mov	r1, r3
 80017a2:	f002 fc63 	bl	800406c <SYSCFG_EXTILineConfig>

    /* Configure Button EXTI line */
    EXTI_InitStructure.EXTI_Line = BUTTON_EXTI_LINE[Button];
 80017a6:	79fa      	ldrb	r2, [r7, #7]
 80017a8:	f644 1390 	movw	r3, #18832	; 0x4990
 80017ac:	f6c0 0300 	movt	r3, #2048	; 0x800
 80017b0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80017b4:	613b      	str	r3, [r7, #16]
    EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 80017b6:	f04f 0300 	mov.w	r3, #0
 80017ba:	753b      	strb	r3, [r7, #20]
    EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Rising;  
 80017bc:	f04f 0308 	mov.w	r3, #8
 80017c0:	757b      	strb	r3, [r7, #21]
    EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 80017c2:	f04f 0301 	mov.w	r3, #1
 80017c6:	75bb      	strb	r3, [r7, #22]
    EXTI_Init(&EXTI_InitStructure);
 80017c8:	f107 0310 	add.w	r3, r7, #16
 80017cc:	4618      	mov	r0, r3
 80017ce:	f001 ffe5 	bl	800379c <EXTI_Init>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    NVIC_InitStructure.NVIC_IRQChannel = BUTTON_IRQn[Button];
 80017d2:	79fa      	ldrb	r2, [r7, #7]
 80017d4:	f644 139c 	movw	r3, #18844	; 0x499c
 80017d8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80017dc:	5c9b      	ldrb	r3, [r3, r2]
 80017de:	733b      	strb	r3, [r7, #12]
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x0F;
 80017e0:	f04f 030f 	mov.w	r3, #15
 80017e4:	737b      	strb	r3, [r7, #13]
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x0F;
 80017e6:	f04f 030f 	mov.w	r3, #15
 80017ea:	73bb      	strb	r3, [r7, #14]
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80017ec:	f04f 0301 	mov.w	r3, #1
 80017f0:	73fb      	strb	r3, [r7, #15]

    NVIC_Init(&NVIC_InitStructure); 
 80017f2:	f107 030c 	add.w	r3, r7, #12
 80017f6:	4618      	mov	r0, r3
 80017f8:	f001 ff48 	bl	800368c <NVIC_Init>
  }
}
 80017fc:	f107 0720 	add.w	r7, r7, #32
 8001800:	46bd      	mov	sp, r7
 8001802:	bd80      	pop	{r7, pc}

08001804 <LIS302DL_Init>:
  * @param  LIS302DL_Config_Struct: pointer to a LIS302DL_Config_TypeDef structure 
  *         that contains the configuration setting for the LIS302DL.
  * @retval None
  */
void LIS302DL_Init(LIS302DL_InitTypeDef *LIS302DL_InitStruct)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b084      	sub	sp, #16
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
  uint8_t ctrl = 0x00;
 800180c:	f04f 0300 	mov.w	r3, #0
 8001810:	73fb      	strb	r3, [r7, #15]
  
  /* Configure the low level interface ---------------------------------------*/
  LIS302DL_LowLevel_Init();
 8001812:	f000 f8c1 	bl	8001998 <LIS302DL_LowLevel_Init>
  
  /* Configure MEMS: data rate, power mode, full scale, self test and axes */
  ctrl = (uint8_t) (LIS302DL_InitStruct->Output_DataRate | LIS302DL_InitStruct->Power_Mode | \
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	785a      	ldrb	r2, [r3, #1]
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	781b      	ldrb	r3, [r3, #0]
 800181e:	4313      	orrs	r3, r2
 8001820:	b2da      	uxtb	r2, r3
                    LIS302DL_InitStruct->Full_Scale | LIS302DL_InitStruct->Self_Test | \
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	78db      	ldrb	r3, [r3, #3]
  
  /* Configure the low level interface ---------------------------------------*/
  LIS302DL_LowLevel_Init();
  
  /* Configure MEMS: data rate, power mode, full scale, self test and axes */
  ctrl = (uint8_t) (LIS302DL_InitStruct->Output_DataRate | LIS302DL_InitStruct->Power_Mode | \
 8001826:	4313      	orrs	r3, r2
 8001828:	b2da      	uxtb	r2, r3
                    LIS302DL_InitStruct->Full_Scale | LIS302DL_InitStruct->Self_Test | \
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	791b      	ldrb	r3, [r3, #4]
  
  /* Configure the low level interface ---------------------------------------*/
  LIS302DL_LowLevel_Init();
  
  /* Configure MEMS: data rate, power mode, full scale, self test and axes */
  ctrl = (uint8_t) (LIS302DL_InitStruct->Output_DataRate | LIS302DL_InitStruct->Power_Mode | \
 800182e:	4313      	orrs	r3, r2
 8001830:	b2da      	uxtb	r2, r3
                    LIS302DL_InitStruct->Full_Scale | LIS302DL_InitStruct->Self_Test | \
                    LIS302DL_InitStruct->Axes_Enable);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	789b      	ldrb	r3, [r3, #2]
  
  /* Configure the low level interface ---------------------------------------*/
  LIS302DL_LowLevel_Init();
  
  /* Configure MEMS: data rate, power mode, full scale, self test and axes */
  ctrl = (uint8_t) (LIS302DL_InitStruct->Output_DataRate | LIS302DL_InitStruct->Power_Mode | \
 8001836:	4313      	orrs	r3, r2
 8001838:	b2db      	uxtb	r3, r3
 800183a:	73fb      	strb	r3, [r7, #15]
                    LIS302DL_InitStruct->Full_Scale | LIS302DL_InitStruct->Self_Test | \
                    LIS302DL_InitStruct->Axes_Enable);
  
  /* Write value to MEMS CTRL_REG1 regsister */
  LIS302DL_Write(&ctrl, LIS302DL_CTRL_REG1_ADDR, 1);
 800183c:	f107 030f 	add.w	r3, r7, #15
 8001840:	4618      	mov	r0, r3
 8001842:	f04f 0120 	mov.w	r1, #32
 8001846:	f04f 0201 	mov.w	r2, #1
 800184a:	f000 f82d 	bl	80018a8 <LIS302DL_Write>
}
 800184e:	f107 0710 	add.w	r7, r7, #16
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop

08001858 <LIS302DL_InterruptConfig>:
  * @param  LIS302DL_InterruptConfig_TypeDef: pointer to a LIS302DL_InterruptConfig_TypeDef 
  *         structure that contains the configuration setting for the LIS302DL Interrupt.
  * @retval None
  */
void LIS302DL_InterruptConfig(LIS302DL_InterruptConfigTypeDef *LIS302DL_IntConfigStruct)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b084      	sub	sp, #16
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  uint8_t ctrl = 0x00;
 8001860:	f04f 0300 	mov.w	r3, #0
 8001864:	73fb      	strb	r3, [r7, #15]
  
  /* Read CLICK_CFG register */
  LIS302DL_Read(&ctrl, LIS302DL_CLICK_CFG_REG_ADDR, 1);
 8001866:	f107 030f 	add.w	r3, r7, #15
 800186a:	4618      	mov	r0, r3
 800186c:	f04f 0138 	mov.w	r1, #56	; 0x38
 8001870:	f04f 0201 	mov.w	r2, #1
 8001874:	f000 f850 	bl	8001918 <LIS302DL_Read>
  
  /* Configure latch Interrupt request, click interrupts and double click interrupts */                   
  ctrl = (uint8_t)(LIS302DL_IntConfigStruct->Latch_Request| \
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	781a      	ldrb	r2, [r3, #0]
                   LIS302DL_IntConfigStruct->SingleClick_Axes | \
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	785b      	ldrb	r3, [r3, #1]
  
  /* Read CLICK_CFG register */
  LIS302DL_Read(&ctrl, LIS302DL_CLICK_CFG_REG_ADDR, 1);
  
  /* Configure latch Interrupt request, click interrupts and double click interrupts */                   
  ctrl = (uint8_t)(LIS302DL_IntConfigStruct->Latch_Request| \
 8001880:	4313      	orrs	r3, r2
 8001882:	b2da      	uxtb	r2, r3
                   LIS302DL_IntConfigStruct->SingleClick_Axes | \
                   LIS302DL_IntConfigStruct->DoubleClick_Axes);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	789b      	ldrb	r3, [r3, #2]
  
  /* Read CLICK_CFG register */
  LIS302DL_Read(&ctrl, LIS302DL_CLICK_CFG_REG_ADDR, 1);
  
  /* Configure latch Interrupt request, click interrupts and double click interrupts */                   
  ctrl = (uint8_t)(LIS302DL_IntConfigStruct->Latch_Request| \
 8001888:	4313      	orrs	r3, r2
 800188a:	b2db      	uxtb	r3, r3
 800188c:	73fb      	strb	r3, [r7, #15]
                   LIS302DL_IntConfigStruct->SingleClick_Axes | \
                   LIS302DL_IntConfigStruct->DoubleClick_Axes);
  
  /* Write value to MEMS CLICK_CFG register */
  LIS302DL_Write(&ctrl, LIS302DL_CLICK_CFG_REG_ADDR, 1);
 800188e:	f107 030f 	add.w	r3, r7, #15
 8001892:	4618      	mov	r0, r3
 8001894:	f04f 0138 	mov.w	r1, #56	; 0x38
 8001898:	f04f 0201 	mov.w	r2, #1
 800189c:	f000 f804 	bl	80018a8 <LIS302DL_Write>
}
 80018a0:	f107 0710 	add.w	r7, r7, #16
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}

080018a8 <LIS302DL_Write>:
  * @param  WriteAddr : LIS302DL's internal address to write to.
  * @param  NumByteToWrite: Number of bytes to write.
  * @retval None
  */
void LIS302DL_Write(uint8_t* pBuffer, uint8_t WriteAddr, uint16_t NumByteToWrite)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b082      	sub	sp, #8
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
 80018b0:	4613      	mov	r3, r2
 80018b2:	460a      	mov	r2, r1
 80018b4:	70fa      	strb	r2, [r7, #3]
 80018b6:	803b      	strh	r3, [r7, #0]
  /* Configure the MS bit: 
       - When 0, the address will remain unchanged in multiple read/write commands.
       - When 1, the address will be auto incremented in multiple read/write commands.
  */
  if(NumByteToWrite > 0x01)
 80018b8:	883b      	ldrh	r3, [r7, #0]
 80018ba:	2b01      	cmp	r3, #1
 80018bc:	d903      	bls.n	80018c6 <LIS302DL_Write+0x1e>
  {
    WriteAddr |= (uint8_t)MULTIPLEBYTE_CMD;
 80018be:	78fb      	ldrb	r3, [r7, #3]
 80018c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80018c4:	70fb      	strb	r3, [r7, #3]
  }
  /* Set chip select Low at the start of the transmission */
  LIS302DL_CS_LOW();
 80018c6:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80018ca:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80018ce:	f04f 0108 	mov.w	r1, #8
 80018d2:	f002 f8cd 	bl	8003a70 <GPIO_ResetBits>
  
  /* Send the Address of the indexed register */
  LIS302DL_SendByte(WriteAddr);
 80018d6:	78fb      	ldrb	r3, [r7, #3]
 80018d8:	4618      	mov	r0, r3
 80018da:	f000 f943 	bl	8001b64 <LIS302DL_SendByte>
  /* Send the data that will be written into the device (MSB First) */
  while(NumByteToWrite >= 0x01)
 80018de:	e00c      	b.n	80018fa <LIS302DL_Write+0x52>
  {
    LIS302DL_SendByte(*pBuffer);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	781b      	ldrb	r3, [r3, #0]
 80018e4:	4618      	mov	r0, r3
 80018e6:	f000 f93d 	bl	8001b64 <LIS302DL_SendByte>
    NumByteToWrite--;
 80018ea:	883b      	ldrh	r3, [r7, #0]
 80018ec:	f103 33ff 	add.w	r3, r3, #4294967295
 80018f0:	803b      	strh	r3, [r7, #0]
    pBuffer++;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	f103 0301 	add.w	r3, r3, #1
 80018f8:	607b      	str	r3, [r7, #4]
  LIS302DL_CS_LOW();
  
  /* Send the Address of the indexed register */
  LIS302DL_SendByte(WriteAddr);
  /* Send the data that will be written into the device (MSB First) */
  while(NumByteToWrite >= 0x01)
 80018fa:	883b      	ldrh	r3, [r7, #0]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d1ef      	bne.n	80018e0 <LIS302DL_Write+0x38>
    NumByteToWrite--;
    pBuffer++;
  }
  
  /* Set chip select High at the end of the transmission */ 
  LIS302DL_CS_HIGH();
 8001900:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001904:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8001908:	f04f 0108 	mov.w	r1, #8
 800190c:	f002 f8a2 	bl	8003a54 <GPIO_SetBits>
}
 8001910:	f107 0708 	add.w	r7, r7, #8
 8001914:	46bd      	mov	sp, r7
 8001916:	bd80      	pop	{r7, pc}

08001918 <LIS302DL_Read>:
  * @param  ReadAddr : LIS302DL's internal address to read from.
  * @param  NumByteToRead : number of bytes to read from the LIS302DL.
  * @retval None
  */
void LIS302DL_Read(uint8_t* pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)
{  
 8001918:	b580      	push	{r7, lr}
 800191a:	b082      	sub	sp, #8
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
 8001920:	4613      	mov	r3, r2
 8001922:	460a      	mov	r2, r1
 8001924:	70fa      	strb	r2, [r7, #3]
 8001926:	803b      	strh	r3, [r7, #0]
  if(NumByteToRead > 0x01)
 8001928:	883b      	ldrh	r3, [r7, #0]
 800192a:	2b01      	cmp	r3, #1
 800192c:	d904      	bls.n	8001938 <LIS302DL_Read+0x20>
  {
    ReadAddr |= (uint8_t)(READWRITE_CMD | MULTIPLEBYTE_CMD);
 800192e:	78fb      	ldrb	r3, [r7, #3]
 8001930:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8001934:	70fb      	strb	r3, [r7, #3]
 8001936:	e003      	b.n	8001940 <LIS302DL_Read+0x28>
  }
  else
  {
    ReadAddr |= (uint8_t)READWRITE_CMD;
 8001938:	78fb      	ldrb	r3, [r7, #3]
 800193a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800193e:	70fb      	strb	r3, [r7, #3]
  }
  /* Set chip select Low at the start of the transmission */
  LIS302DL_CS_LOW();
 8001940:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001944:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8001948:	f04f 0108 	mov.w	r1, #8
 800194c:	f002 f890 	bl	8003a70 <GPIO_ResetBits>
  
  /* Send the Address of the indexed register */
  LIS302DL_SendByte(ReadAddr);
 8001950:	78fb      	ldrb	r3, [r7, #3]
 8001952:	4618      	mov	r0, r3
 8001954:	f000 f906 	bl	8001b64 <LIS302DL_SendByte>
  
  /* Receive the data that will be read from the device (MSB First) */
  while(NumByteToRead > 0x00)
 8001958:	e00f      	b.n	800197a <LIS302DL_Read+0x62>
  {
    /* Send dummy byte (0x00) to generate the SPI clock to LIS302DL (Slave device) */
    *pBuffer = LIS302DL_SendByte(DUMMY_BYTE);
 800195a:	f04f 0000 	mov.w	r0, #0
 800195e:	f000 f901 	bl	8001b64 <LIS302DL_SendByte>
 8001962:	4603      	mov	r3, r0
 8001964:	461a      	mov	r2, r3
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	701a      	strb	r2, [r3, #0]
    NumByteToRead--;
 800196a:	883b      	ldrh	r3, [r7, #0]
 800196c:	f103 33ff 	add.w	r3, r3, #4294967295
 8001970:	803b      	strh	r3, [r7, #0]
    pBuffer++;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	f103 0301 	add.w	r3, r3, #1
 8001978:	607b      	str	r3, [r7, #4]
  
  /* Send the Address of the indexed register */
  LIS302DL_SendByte(ReadAddr);
  
  /* Receive the data that will be read from the device (MSB First) */
  while(NumByteToRead > 0x00)
 800197a:	883b      	ldrh	r3, [r7, #0]
 800197c:	2b00      	cmp	r3, #0
 800197e:	d1ec      	bne.n	800195a <LIS302DL_Read+0x42>
    NumByteToRead--;
    pBuffer++;
  }
  
  /* Set chip select High at the end of the transmission */ 
  LIS302DL_CS_HIGH();
 8001980:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001984:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8001988:	f04f 0108 	mov.w	r1, #8
 800198c:	f002 f862 	bl	8003a54 <GPIO_SetBits>
}
 8001990:	f107 0708 	add.w	r7, r7, #8
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}

08001998 <LIS302DL_LowLevel_Init>:
  * @brief  Initializes the low level interface used to drive the LIS302DL
  * @param  None
  * @retval None
  */
static void LIS302DL_LowLevel_Init(void)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b088      	sub	sp, #32
 800199c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  SPI_InitTypeDef  SPI_InitStructure;

  /* Enable the SPI periph */
  RCC_APB2PeriphClockCmd(LIS302DL_SPI_CLK, ENABLE);
 800199e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80019a2:	f04f 0101 	mov.w	r1, #1
 80019a6:	f002 f9ff 	bl	8003da8 <RCC_APB2PeriphClockCmd>

  /* Enable SCK, MOSI and MISO GPIO clocks */
  RCC_AHB1PeriphClockCmd(LIS302DL_SPI_SCK_GPIO_CLK | LIS302DL_SPI_MISO_GPIO_CLK | LIS302DL_SPI_MOSI_GPIO_CLK, ENABLE);
 80019aa:	f04f 0001 	mov.w	r0, #1
 80019ae:	f04f 0101 	mov.w	r1, #1
 80019b2:	f002 f9a5 	bl	8003d00 <RCC_AHB1PeriphClockCmd>

  /* Enable CS  GPIO clock */
  RCC_AHB1PeriphClockCmd(LIS302DL_SPI_CS_GPIO_CLK, ENABLE);
 80019b6:	f04f 0010 	mov.w	r0, #16
 80019ba:	f04f 0101 	mov.w	r1, #1
 80019be:	f002 f99f 	bl	8003d00 <RCC_AHB1PeriphClockCmd>
  
  /* Enable INT1 GPIO clock */
  RCC_AHB1PeriphClockCmd(LIS302DL_SPI_INT1_GPIO_CLK, ENABLE);
 80019c2:	f04f 0010 	mov.w	r0, #16
 80019c6:	f04f 0101 	mov.w	r1, #1
 80019ca:	f002 f999 	bl	8003d00 <RCC_AHB1PeriphClockCmd>
  
  /* Enable INT2 GPIO clock */
  RCC_AHB1PeriphClockCmd(LIS302DL_SPI_INT2_GPIO_CLK, ENABLE);
 80019ce:	f04f 0010 	mov.w	r0, #16
 80019d2:	f04f 0101 	mov.w	r1, #1
 80019d6:	f002 f993 	bl	8003d00 <RCC_AHB1PeriphClockCmd>

  GPIO_PinAFConfig(LIS302DL_SPI_SCK_GPIO_PORT, LIS302DL_SPI_SCK_SOURCE, LIS302DL_SPI_SCK_AF);
 80019da:	f04f 0000 	mov.w	r0, #0
 80019de:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80019e2:	f04f 0105 	mov.w	r1, #5
 80019e6:	f04f 0205 	mov.w	r2, #5
 80019ea:	f002 f84f 	bl	8003a8c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(LIS302DL_SPI_MISO_GPIO_PORT, LIS302DL_SPI_MISO_SOURCE, LIS302DL_SPI_MISO_AF);
 80019ee:	f04f 0000 	mov.w	r0, #0
 80019f2:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80019f6:	f04f 0106 	mov.w	r1, #6
 80019fa:	f04f 0205 	mov.w	r2, #5
 80019fe:	f002 f845 	bl	8003a8c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(LIS302DL_SPI_MOSI_GPIO_PORT, LIS302DL_SPI_MOSI_SOURCE, LIS302DL_SPI_MOSI_AF);
 8001a02:	f04f 0000 	mov.w	r0, #0
 8001a06:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8001a0a:	f04f 0107 	mov.w	r1, #7
 8001a0e:	f04f 0205 	mov.w	r2, #5
 8001a12:	f002 f83b 	bl	8003a8c <GPIO_PinAFConfig>

  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8001a16:	f04f 0302 	mov.w	r3, #2
 8001a1a:	773b      	strb	r3, [r7, #28]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001a1c:	f04f 0300 	mov.w	r3, #0
 8001a20:	77bb      	strb	r3, [r7, #30]
  GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_DOWN;
 8001a22:	f04f 0302 	mov.w	r3, #2
 8001a26:	77fb      	strb	r3, [r7, #31]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001a28:	f04f 0302 	mov.w	r3, #2
 8001a2c:	777b      	strb	r3, [r7, #29]

  /* SPI SCK pin configuration */
  GPIO_InitStructure.GPIO_Pin = LIS302DL_SPI_SCK_PIN;
 8001a2e:	f04f 0320 	mov.w	r3, #32
 8001a32:	61bb      	str	r3, [r7, #24]
  GPIO_Init(LIS302DL_SPI_SCK_GPIO_PORT, &GPIO_InitStructure);
 8001a34:	f04f 0000 	mov.w	r0, #0
 8001a38:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8001a3c:	f107 0318 	add.w	r3, r7, #24
 8001a40:	4619      	mov	r1, r3
 8001a42:	f001 ff47 	bl	80038d4 <GPIO_Init>

  /* SPI  MOSI pin configuration */
  GPIO_InitStructure.GPIO_Pin =  LIS302DL_SPI_MOSI_PIN;
 8001a46:	f04f 0380 	mov.w	r3, #128	; 0x80
 8001a4a:	61bb      	str	r3, [r7, #24]
  GPIO_Init(LIS302DL_SPI_MOSI_GPIO_PORT, &GPIO_InitStructure);
 8001a4c:	f04f 0000 	mov.w	r0, #0
 8001a50:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8001a54:	f107 0318 	add.w	r3, r7, #24
 8001a58:	4619      	mov	r1, r3
 8001a5a:	f001 ff3b 	bl	80038d4 <GPIO_Init>

  /* SPI MISO pin configuration */
  GPIO_InitStructure.GPIO_Pin = LIS302DL_SPI_MISO_PIN;
 8001a5e:	f04f 0340 	mov.w	r3, #64	; 0x40
 8001a62:	61bb      	str	r3, [r7, #24]
  GPIO_Init(LIS302DL_SPI_MISO_GPIO_PORT, &GPIO_InitStructure);
 8001a64:	f04f 0000 	mov.w	r0, #0
 8001a68:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8001a6c:	f107 0318 	add.w	r3, r7, #24
 8001a70:	4619      	mov	r1, r3
 8001a72:	f001 ff2f 	bl	80038d4 <GPIO_Init>

  /* SPI configuration -------------------------------------------------------*/
  SPI_I2S_DeInit(LIS302DL_SPI);
 8001a76:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 8001a7a:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001a7e:	f002 fa11 	bl	8003ea4 <SPI_I2S_DeInit>
  SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8001a82:	f04f 0300 	mov.w	r3, #0
 8001a86:	80bb      	strh	r3, [r7, #4]
  SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
 8001a88:	f04f 0300 	mov.w	r3, #0
 8001a8c:	813b      	strh	r3, [r7, #8]
  SPI_InitStructure.SPI_CPOL = SPI_CPOL_Low;
 8001a8e:	f04f 0300 	mov.w	r3, #0
 8001a92:	817b      	strh	r3, [r7, #10]
  SPI_InitStructure.SPI_CPHA = SPI_CPHA_1Edge;
 8001a94:	f04f 0300 	mov.w	r3, #0
 8001a98:	81bb      	strh	r3, [r7, #12]
  SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
 8001a9a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a9e:	81fb      	strh	r3, [r7, #14]
  SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_4;
 8001aa0:	f04f 0308 	mov.w	r3, #8
 8001aa4:	823b      	strh	r3, [r7, #16]
  SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
 8001aa6:	f04f 0300 	mov.w	r3, #0
 8001aaa:	827b      	strh	r3, [r7, #18]
  SPI_InitStructure.SPI_CRCPolynomial = 7;
 8001aac:	f04f 0307 	mov.w	r3, #7
 8001ab0:	82bb      	strh	r3, [r7, #20]
  SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
 8001ab2:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001ab6:	80fb      	strh	r3, [r7, #6]
  SPI_Init(LIS302DL_SPI, &SPI_InitStructure);
 8001ab8:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 8001abc:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001ac0:	f107 0304 	add.w	r3, r7, #4
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	f002 fa31 	bl	8003f2c <SPI_Init>

  /* Enable SPI1  */
  SPI_Cmd(LIS302DL_SPI, ENABLE);
 8001aca:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 8001ace:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001ad2:	f04f 0101 	mov.w	r1, #1
 8001ad6:	f002 fa6d 	bl	8003fb4 <SPI_Cmd>

  /* Configure GPIO PIN for Lis Chip select */
  GPIO_InitStructure.GPIO_Pin = LIS302DL_SPI_CS_PIN;
 8001ada:	f04f 0308 	mov.w	r3, #8
 8001ade:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8001ae0:	f04f 0301 	mov.w	r3, #1
 8001ae4:	773b      	strb	r3, [r7, #28]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001ae6:	f04f 0300 	mov.w	r3, #0
 8001aea:	77bb      	strb	r3, [r7, #30]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001aec:	f04f 0302 	mov.w	r3, #2
 8001af0:	777b      	strb	r3, [r7, #29]
  GPIO_Init(LIS302DL_SPI_CS_GPIO_PORT, &GPIO_InitStructure);
 8001af2:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001af6:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8001afa:	f107 0318 	add.w	r3, r7, #24
 8001afe:	4619      	mov	r1, r3
 8001b00:	f001 fee8 	bl	80038d4 <GPIO_Init>

  /* Deselect : Chip Select high */
  GPIO_SetBits(LIS302DL_SPI_CS_GPIO_PORT, LIS302DL_SPI_CS_PIN);
 8001b04:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001b08:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8001b0c:	f04f 0108 	mov.w	r1, #8
 8001b10:	f001 ffa0 	bl	8003a54 <GPIO_SetBits>
  
  /* Configure GPIO PINs to detect Interrupts */
  GPIO_InitStructure.GPIO_Pin = LIS302DL_SPI_INT1_PIN;
 8001b14:	f04f 0301 	mov.w	r3, #1
 8001b18:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 8001b1a:	f04f 0300 	mov.w	r3, #0
 8001b1e:	773b      	strb	r3, [r7, #28]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001b20:	f04f 0300 	mov.w	r3, #0
 8001b24:	77bb      	strb	r3, [r7, #30]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001b26:	f04f 0302 	mov.w	r3, #2
 8001b2a:	777b      	strb	r3, [r7, #29]
  GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_NOPULL;
 8001b2c:	f04f 0300 	mov.w	r3, #0
 8001b30:	77fb      	strb	r3, [r7, #31]
  GPIO_Init(LIS302DL_SPI_INT1_GPIO_PORT, &GPIO_InitStructure);
 8001b32:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001b36:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8001b3a:	f107 0318 	add.w	r3, r7, #24
 8001b3e:	4619      	mov	r1, r3
 8001b40:	f001 fec8 	bl	80038d4 <GPIO_Init>
  
  GPIO_InitStructure.GPIO_Pin = LIS302DL_SPI_INT2_PIN;
 8001b44:	f04f 0302 	mov.w	r3, #2
 8001b48:	61bb      	str	r3, [r7, #24]
  GPIO_Init(LIS302DL_SPI_INT2_GPIO_PORT, &GPIO_InitStructure);
 8001b4a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001b4e:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8001b52:	f107 0318 	add.w	r3, r7, #24
 8001b56:	4619      	mov	r1, r3
 8001b58:	f001 febc 	bl	80038d4 <GPIO_Init>
}
 8001b5c:	f107 0720 	add.w	r7, r7, #32
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bd80      	pop	{r7, pc}

08001b64 <LIS302DL_SendByte>:
  *         from the SPI bus.
  * @param  Byte : Byte send.
  * @retval The received byte value
  */
static uint8_t LIS302DL_SendByte(uint8_t byte)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b082      	sub	sp, #8
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	71fb      	strb	r3, [r7, #7]
  /* Loop while DR register in not emplty */
  LIS302DLTimeout = LIS302DL_FLAG_TIMEOUT;
 8001b6e:	f240 5330 	movw	r3, #1328	; 0x530
 8001b72:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b76:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001b7a:	601a      	str	r2, [r3, #0]
  while (SPI_I2S_GetFlagStatus(LIS302DL_SPI, SPI_I2S_FLAG_TXE) == RESET)
 8001b7c:	e017      	b.n	8001bae <LIS302DL_SendByte+0x4a>
  {
    if((LIS302DLTimeout--) == 0) return LIS302DL_TIMEOUT_UserCallback();
 8001b7e:	f240 5330 	movw	r3, #1328	; 0x530
 8001b82:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	bf14      	ite	ne
 8001b8c:	2200      	movne	r2, #0
 8001b8e:	2201      	moveq	r2, #1
 8001b90:	b2d2      	uxtb	r2, r2
 8001b92:	f103 31ff 	add.w	r1, r3, #4294967295
 8001b96:	f240 5330 	movw	r3, #1328	; 0x530
 8001b9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b9e:	6019      	str	r1, [r3, #0]
 8001ba0:	2a00      	cmp	r2, #0
 8001ba2:	d004      	beq.n	8001bae <LIS302DL_SendByte+0x4a>
 8001ba4:	f000 f960 	bl	8001e68 <LIS302DL_TIMEOUT_UserCallback>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	b2db      	uxtb	r3, r3
 8001bac:	e046      	b.n	8001c3c <LIS302DL_SendByte+0xd8>
  */
static uint8_t LIS302DL_SendByte(uint8_t byte)
{
  /* Loop while DR register in not emplty */
  LIS302DLTimeout = LIS302DL_FLAG_TIMEOUT;
  while (SPI_I2S_GetFlagStatus(LIS302DL_SPI, SPI_I2S_FLAG_TXE) == RESET)
 8001bae:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 8001bb2:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001bb6:	f04f 0102 	mov.w	r1, #2
 8001bba:	f002 fa37 	bl	800402c <SPI_I2S_GetFlagStatus>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d0dc      	beq.n	8001b7e <LIS302DL_SendByte+0x1a>
  {
    if((LIS302DLTimeout--) == 0) return LIS302DL_TIMEOUT_UserCallback();
  }
  
  /* Send a Byte through the SPI peripheral */
  SPI_I2S_SendData(LIS302DL_SPI, byte);
 8001bc4:	79fb      	ldrb	r3, [r7, #7]
 8001bc6:	b29b      	uxth	r3, r3
 8001bc8:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 8001bcc:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	f002 fa1d 	bl	8004010 <SPI_I2S_SendData>
  
  /* Wait to receive a Byte */
  LIS302DLTimeout = LIS302DL_FLAG_TIMEOUT;
 8001bd6:	f240 5330 	movw	r3, #1328	; 0x530
 8001bda:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bde:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001be2:	601a      	str	r2, [r3, #0]
  while (SPI_I2S_GetFlagStatus(LIS302DL_SPI, SPI_I2S_FLAG_RXNE) == RESET)
 8001be4:	e017      	b.n	8001c16 <LIS302DL_SendByte+0xb2>
  {
    if((LIS302DLTimeout--) == 0) return LIS302DL_TIMEOUT_UserCallback();
 8001be6:	f240 5330 	movw	r3, #1328	; 0x530
 8001bea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	bf14      	ite	ne
 8001bf4:	2200      	movne	r2, #0
 8001bf6:	2201      	moveq	r2, #1
 8001bf8:	b2d2      	uxtb	r2, r2
 8001bfa:	f103 31ff 	add.w	r1, r3, #4294967295
 8001bfe:	f240 5330 	movw	r3, #1328	; 0x530
 8001c02:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c06:	6019      	str	r1, [r3, #0]
 8001c08:	2a00      	cmp	r2, #0
 8001c0a:	d004      	beq.n	8001c16 <LIS302DL_SendByte+0xb2>
 8001c0c:	f000 f92c 	bl	8001e68 <LIS302DL_TIMEOUT_UserCallback>
 8001c10:	4603      	mov	r3, r0
 8001c12:	b2db      	uxtb	r3, r3
 8001c14:	e012      	b.n	8001c3c <LIS302DL_SendByte+0xd8>
  /* Send a Byte through the SPI peripheral */
  SPI_I2S_SendData(LIS302DL_SPI, byte);
  
  /* Wait to receive a Byte */
  LIS302DLTimeout = LIS302DL_FLAG_TIMEOUT;
  while (SPI_I2S_GetFlagStatus(LIS302DL_SPI, SPI_I2S_FLAG_RXNE) == RESET)
 8001c16:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 8001c1a:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001c1e:	f04f 0101 	mov.w	r1, #1
 8001c22:	f002 fa03 	bl	800402c <SPI_I2S_GetFlagStatus>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d0dc      	beq.n	8001be6 <LIS302DL_SendByte+0x82>
  {
    if((LIS302DLTimeout--) == 0) return LIS302DL_TIMEOUT_UserCallback();
  }
  
  /* Return the Byte read from the SPI bus */
  return (uint8_t)SPI_I2S_ReceiveData(LIS302DL_SPI);
 8001c2c:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 8001c30:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001c34:	f002 f9de 	bl	8003ff4 <SPI_I2S_ReceiveData>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	b2db      	uxtb	r3, r3
}
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	f107 0708 	add.w	r7, r7, #8
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop

08001c48 <prvSetupHardware>:
#include "hw_config.h"


/*-----------------------------------------------------------*/
void prvSetupHardware( void )
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	af00      	add	r7, sp, #0
	/* Set the Vector Table base address at 0x08000000 */
	NVIC_SetVectorTable( NVIC_VectTab_FLASH, 0x0 );
 8001c4c:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8001c50:	f04f 0100 	mov.w	r1, #0
 8001c54:	f001 fd8c 	bl	8003770 <NVIC_SetVectorTable>
	NVIC_PriorityGroupConfig( NVIC_PriorityGroup_4 );
 8001c58:	f44f 7040 	mov.w	r0, #768	; 0x300
 8001c5c:	f001 fd02 	bl	8003664 <NVIC_PriorityGroupConfig>

	/* Configure LED IOs as output push-pull */
    /* Initialize LEDs on STM32F4_Discovery board */
	prvLED_Config(GPIO);
 8001c60:	f04f 0000 	mov.w	r0, #0
 8001c64:	f000 f80c 	bl	8001c80 <prvLED_Config>
	/* Configure User button pin (PA0) as external interrupt -> modes switching */
	STM_EVAL_PBInit(BUTTON_USER,BUTTON_MODE_EXTI);
 8001c68:	f04f 0000 	mov.w	r0, #0
 8001c6c:	f04f 0101 	mov.w	r1, #1
 8001c70:	f7ff fd52 	bl	8001718 <STM_EVAL_PBInit>

	/* Configuration of Timer4 to control LEDs based on MEMS data */
	prvTIM4_Config();
 8001c74:	f000 f8fc 	bl	8001e70 <prvTIM4_Config>

	/* Configure LIS302 in order to produce data used for TIM4 reconfiguration and LED control */
	prvMEMS_Config();
 8001c78:	f000 f864 	bl	8001d44 <prvMEMS_Config>
}
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop

08001c80 <prvLED_Config>:

void prvLED_Config(char state)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b084      	sub	sp, #16
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	4603      	mov	r3, r0
 8001c88:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStructure;
  /* GPIOD Periph clock enable */
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8001c8a:	f04f 0008 	mov.w	r0, #8
 8001c8e:	f04f 0101 	mov.w	r1, #1
 8001c92:	f002 f835 	bl	8003d00 <RCC_AHB1PeriphClockCmd>
  /* Configure PD12, PD13, PD14 and PD15 in output push-pull mode */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12 | GPIO_Pin_13| GPIO_Pin_14| GPIO_Pin_15;
 8001c96:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8001c9a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001c9c:	f04f 0300 	mov.w	r3, #0
 8001ca0:	73bb      	strb	r3, [r7, #14]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8001ca2:	f04f 0303 	mov.w	r3, #3
 8001ca6:	737b      	strb	r3, [r7, #13]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001ca8:	f04f 0300 	mov.w	r3, #0
 8001cac:	73fb      	strb	r3, [r7, #15]

  if(state==GPIO)
 8001cae:	79fb      	ldrb	r3, [r7, #7]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d10c      	bne.n	8001cce <prvLED_Config+0x4e>
  {
	  /* standard output pin */
	  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8001cb4:	f04f 0301 	mov.w	r3, #1
 8001cb8:	733b      	strb	r3, [r7, #12]
	  GPIO_Init(GPIOD, &GPIO_InitStructure);
 8001cba:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8001cbe:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8001cc2:	f107 0308 	add.w	r3, r7, #8
 8001cc6:	4619      	mov	r1, r3
 8001cc8:	f001 fe04 	bl	80038d4 <GPIO_Init>
 8001ccc:	e036      	b.n	8001d3c <prvLED_Config+0xbc>
  }
  else
  {
	  /*-------------------------- GPIO Configuration ----------------------------*/
	  /* GPIOD Configuration: Pins 12, 13, 14 and 15 in output push-pull - alternative mode */
	  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15;
 8001cce:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8001cd2:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8001cd4:	f04f 0302 	mov.w	r3, #2
 8001cd8:	733b      	strb	r3, [r7, #12]
	  GPIO_Init(GPIOD, &GPIO_InitStructure);
 8001cda:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8001cde:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8001ce2:	f107 0308 	add.w	r3, r7, #8
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	f001 fdf4 	bl	80038d4 <GPIO_Init>

	  /* Connect TIM4 pins to AF2 */
	  GPIO_PinAFConfig(GPIOD, GPIO_PinSource12, GPIO_AF_TIM4);
 8001cec:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8001cf0:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8001cf4:	f04f 010c 	mov.w	r1, #12
 8001cf8:	f04f 0202 	mov.w	r2, #2
 8001cfc:	f001 fec6 	bl	8003a8c <GPIO_PinAFConfig>
	  GPIO_PinAFConfig(GPIOD, GPIO_PinSource13, GPIO_AF_TIM4);
 8001d00:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8001d04:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8001d08:	f04f 010d 	mov.w	r1, #13
 8001d0c:	f04f 0202 	mov.w	r2, #2
 8001d10:	f001 febc 	bl	8003a8c <GPIO_PinAFConfig>
	  GPIO_PinAFConfig(GPIOD, GPIO_PinSource14, GPIO_AF_TIM4);
 8001d14:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8001d18:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8001d1c:	f04f 010e 	mov.w	r1, #14
 8001d20:	f04f 0202 	mov.w	r2, #2
 8001d24:	f001 feb2 	bl	8003a8c <GPIO_PinAFConfig>
	  GPIO_PinAFConfig(GPIOD, GPIO_PinSource15, GPIO_AF_TIM4);
 8001d28:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8001d2c:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8001d30:	f04f 010f 	mov.w	r1, #15
 8001d34:	f04f 0202 	mov.w	r2, #2
 8001d38:	f001 fea8 	bl	8003a8c <GPIO_PinAFConfig>
  }
}
 8001d3c:	f107 0710 	add.w	r7, r7, #16
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bd80      	pop	{r7, pc}

08001d44 <prvMEMS_Config>:


void prvMEMS_Config(void)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b084      	sub	sp, #16
 8001d48:	af00      	add	r7, sp, #0
	uint8_t ctrl = 0;
 8001d4a:	f04f 0300 	mov.w	r3, #0
 8001d4e:	72fb      	strb	r3, [r7, #11]
	uint32_t i=0;		//simple index for software delay
 8001d50:	f04f 0300 	mov.w	r3, #0
 8001d54:	60fb      	str	r3, [r7, #12]

	LIS302DL_InitTypeDef  LIS302DL_InitStruct;
	LIS302DL_InterruptConfigTypeDef LIS302DL_InterruptStruct;

	/* Set configuration of LIS302DL*/
	LIS302DL_InitStruct.Power_Mode = LIS302DL_LOWPOWERMODE_ACTIVE;
 8001d56:	f04f 0340 	mov.w	r3, #64	; 0x40
 8001d5a:	713b      	strb	r3, [r7, #4]
	LIS302DL_InitStruct.Output_DataRate = LIS302DL_DATARATE_100;
 8001d5c:	f04f 0300 	mov.w	r3, #0
 8001d60:	717b      	strb	r3, [r7, #5]
	LIS302DL_InitStruct.Axes_Enable = LIS302DL_X_ENABLE | LIS302DL_Y_ENABLE | LIS302DL_Z_ENABLE;
 8001d62:	f04f 0307 	mov.w	r3, #7
 8001d66:	71bb      	strb	r3, [r7, #6]
	LIS302DL_InitStruct.Full_Scale = LIS302DL_FULLSCALE_2_3;
 8001d68:	f04f 0300 	mov.w	r3, #0
 8001d6c:	71fb      	strb	r3, [r7, #7]
	LIS302DL_InitStruct.Self_Test = LIS302DL_SELFTEST_NORMAL;
 8001d6e:	f04f 0300 	mov.w	r3, #0
 8001d72:	723b      	strb	r3, [r7, #8]
	LIS302DL_Init(&LIS302DL_InitStruct);
 8001d74:	f107 0304 	add.w	r3, r7, #4
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f7ff fd43 	bl	8001804 <LIS302DL_Init>

	/* Set configuration of Internal High Pass Filter of LIS302DL*/
	LIS302DL_InterruptStruct.Latch_Request = LIS302DL_INTERRUPTREQUEST_LATCHED;
 8001d7e:	f04f 0340 	mov.w	r3, #64	; 0x40
 8001d82:	703b      	strb	r3, [r7, #0]
	LIS302DL_InterruptStruct.SingleClick_Axes = LIS302DL_CLICKINTERRUPT_Z_ENABLE;
 8001d84:	f04f 0310 	mov.w	r3, #16
 8001d88:	707b      	strb	r3, [r7, #1]
	LIS302DL_InterruptStruct.DoubleClick_Axes = LIS302DL_DOUBLECLICKINTERRUPT_Z_ENABLE;
 8001d8a:	f04f 0320 	mov.w	r3, #32
 8001d8e:	70bb      	strb	r3, [r7, #2]
	LIS302DL_InterruptConfig(&LIS302DL_InterruptStruct);
 8001d90:	463b      	mov	r3, r7
 8001d92:	4618      	mov	r0, r3
 8001d94:	f7ff fd60 	bl	8001858 <LIS302DL_InterruptConfig>

	/* Required delay for the MEMS Accelerometer: Turn-on time = 3/Output data Rate
	                                                            = 3/100 = 30ms */
	for(i=0;i<0x1FFFF;i++);
 8001d98:	f04f 0300 	mov.w	r3, #0
 8001d9c:	60fb      	str	r3, [r7, #12]
 8001d9e:	e003      	b.n	8001da8 <prvMEMS_Config+0x64>
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	f103 0301 	add.w	r3, r3, #1
 8001da6:	60fb      	str	r3, [r7, #12]
 8001da8:	68fa      	ldr	r2, [r7, #12]
 8001daa:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8001dae:	f2c0 0301 	movt	r3, #1
 8001db2:	429a      	cmp	r2, r3
 8001db4:	d9f4      	bls.n	8001da0 <prvMEMS_Config+0x5c>

	/* Configure Interrupt control register: enable Click interrupt1 */
	ctrl = 0x07;
 8001db6:	f04f 0307 	mov.w	r3, #7
 8001dba:	72fb      	strb	r3, [r7, #11]
	LIS302DL_Write(&ctrl, LIS302DL_CTRL_REG3_ADDR, 1);
 8001dbc:	f107 030b 	add.w	r3, r7, #11
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f04f 0122 	mov.w	r1, #34	; 0x22
 8001dc6:	f04f 0201 	mov.w	r2, #1
 8001dca:	f7ff fd6d 	bl	80018a8 <LIS302DL_Write>

	/* Enable Interrupt generation on click/double click on Z axis */
	ctrl = 0x70;
 8001dce:	f04f 0370 	mov.w	r3, #112	; 0x70
 8001dd2:	72fb      	strb	r3, [r7, #11]
	LIS302DL_Write(&ctrl, LIS302DL_CLICK_CFG_REG_ADDR, 1);
 8001dd4:	f107 030b 	add.w	r3, r7, #11
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f04f 0138 	mov.w	r1, #56	; 0x38
 8001dde:	f04f 0201 	mov.w	r2, #1
 8001de2:	f7ff fd61 	bl	80018a8 <LIS302DL_Write>

	/* Configure Click Threshold on X/Y axis (10 x 0.5g) */
	ctrl = 0xAA;
 8001de6:	f04f 03aa 	mov.w	r3, #170	; 0xaa
 8001dea:	72fb      	strb	r3, [r7, #11]
	LIS302DL_Write(&ctrl, LIS302DL_CLICK_THSY_X_REG_ADDR, 1);
 8001dec:	f107 030b 	add.w	r3, r7, #11
 8001df0:	4618      	mov	r0, r3
 8001df2:	f04f 013b 	mov.w	r1, #59	; 0x3b
 8001df6:	f04f 0201 	mov.w	r2, #1
 8001dfa:	f7ff fd55 	bl	80018a8 <LIS302DL_Write>

	/* Configure Click Threshold on Z axis (10 x 0.5g) */
	ctrl = 0x0A;
 8001dfe:	f04f 030a 	mov.w	r3, #10
 8001e02:	72fb      	strb	r3, [r7, #11]
	LIS302DL_Write(&ctrl, LIS302DL_CLICK_THSZ_REG_ADDR, 1);
 8001e04:	f107 030b 	add.w	r3, r7, #11
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f04f 013c 	mov.w	r1, #60	; 0x3c
 8001e0e:	f04f 0201 	mov.w	r2, #1
 8001e12:	f7ff fd49 	bl	80018a8 <LIS302DL_Write>

	/* Configure Time Limit */
	ctrl = 0x03;
 8001e16:	f04f 0303 	mov.w	r3, #3
 8001e1a:	72fb      	strb	r3, [r7, #11]
	LIS302DL_Write(&ctrl, LIS302DL_CLICK_TIMELIMIT_REG_ADDR, 1);
 8001e1c:	f107 030b 	add.w	r3, r7, #11
 8001e20:	4618      	mov	r0, r3
 8001e22:	f04f 013d 	mov.w	r1, #61	; 0x3d
 8001e26:	f04f 0201 	mov.w	r2, #1
 8001e2a:	f7ff fd3d 	bl	80018a8 <LIS302DL_Write>

	/* Configure Latency */
	ctrl = 0x7F;
 8001e2e:	f04f 037f 	mov.w	r3, #127	; 0x7f
 8001e32:	72fb      	strb	r3, [r7, #11]
	LIS302DL_Write(&ctrl, LIS302DL_CLICK_LATENCY_REG_ADDR, 1);
 8001e34:	f107 030b 	add.w	r3, r7, #11
 8001e38:	4618      	mov	r0, r3
 8001e3a:	f04f 013e 	mov.w	r1, #62	; 0x3e
 8001e3e:	f04f 0201 	mov.w	r2, #1
 8001e42:	f7ff fd31 	bl	80018a8 <LIS302DL_Write>

	/* Configure Click Window */
	ctrl = 0x7F;
 8001e46:	f04f 037f 	mov.w	r3, #127	; 0x7f
 8001e4a:	72fb      	strb	r3, [r7, #11]
	LIS302DL_Write(&ctrl, LIS302DL_CLICK_WINDOW_REG_ADDR, 1);
 8001e4c:	f107 030b 	add.w	r3, r7, #11
 8001e50:	4618      	mov	r0, r3
 8001e52:	f04f 013f 	mov.w	r1, #63	; 0x3f
 8001e56:	f04f 0201 	mov.w	r2, #1
 8001e5a:	f7ff fd25 	bl	80018a8 <LIS302DL_Write>
}
 8001e5e:	f107 0710 	add.w	r7, r7, #16
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop

08001e68 <LIS302DL_TIMEOUT_UserCallback>:
  * @brief  MEMS accelerometer management of the timeout situation.
  * @param  None.
  * @retval None.
  */
uint32_t LIS302DL_TIMEOUT_UserCallback(void)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	af00      	add	r7, sp, #0
  /* MEMS Accelerometer Timeout error has occured */
  while (1)
  {
  }
 8001e6c:	e7fe      	b.n	8001e6c <LIS302DL_TIMEOUT_UserCallback+0x4>
 8001e6e:	bf00      	nop

08001e70 <prvTIM4_Config>:
}

void prvTIM4_Config(void)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b08a      	sub	sp, #40	; 0x28
 8001e74:	af00      	add	r7, sp, #0
  uint16_t PrescalerValue = 0;
 8001e76:	f04f 0300 	mov.w	r3, #0
 8001e7a:	84fb      	strh	r3, [r7, #38]	; 0x26
  TIM_OCInitTypeDef  TIM_OCInitStructure;
  TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;

  /* --------------------------- System Clocks Configuration -----------------*/
  /* TIM4 clock enable */
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 8001e7c:	f04f 0004 	mov.w	r0, #4
 8001e80:	f04f 0101 	mov.w	r1, #1
 8001e84:	f001 ff66 	bl	8003d54 <RCC_APB1PeriphClockCmd>
     function to update SystemCoreClock variable value. Otherwise, any configuration
     based on this variable will be incorrect.
  ----------------------------------------------------------------------- */

  /* Compute the prescaler value */
  PrescalerValue = (uint16_t) ((SystemCoreClock /2) / 2000) - 1;
 8001e88:	f240 5324 	movw	r3, #1316	; 0x524
 8001e8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e90:	681a      	ldr	r2, [r3, #0]
 8001e92:	f644 53d3 	movw	r3, #19923	; 0x4dd3
 8001e96:	f2c1 0362 	movt	r3, #4194	; 0x1062
 8001e9a:	fba3 1302 	umull	r1, r3, r3, r2
 8001e9e:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8001ea2:	b29b      	uxth	r3, r3
 8001ea4:	f103 33ff 	add.w	r3, r3, #4294967295
 8001ea8:	84fb      	strh	r3, [r7, #38]	; 0x26

  /* Time base configuration */
  TIM_TimeBaseStructure.TIM_Period = TIM_ARR;
 8001eaa:	f240 736c 	movw	r3, #1900	; 0x76c
 8001eae:	60bb      	str	r3, [r7, #8]
  TIM_TimeBaseStructure.TIM_Prescaler = PrescalerValue;
 8001eb0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001eb2:	80bb      	strh	r3, [r7, #4]
  TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 8001eb4:	f04f 0300 	mov.w	r3, #0
 8001eb8:	81bb      	strh	r3, [r7, #12]
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8001eba:	f04f 0300 	mov.w	r3, #0
 8001ebe:	80fb      	strh	r3, [r7, #6]
  TIM_TimeBaseInit(TIM4, &TIM_TimeBaseStructure);
 8001ec0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001ec4:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8001ec8:	f107 0304 	add.w	r3, r7, #4
 8001ecc:	4619      	mov	r1, r3
 8001ece:	f002 f925 	bl	800411c <TIM_TimeBaseInit>

  /* Enable TIM4 Preload register on ARR */
  TIM_ARRPreloadConfig(TIM4, ENABLE);
 8001ed2:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001ed6:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8001eda:	f04f 0101 	mov.w	r1, #1
 8001ede:	f002 f9b5 	bl	800424c <TIM_ARRPreloadConfig>

  /* TIM PWM1 Mode configuration: Channel */
  TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 8001ee2:	f04f 0360 	mov.w	r3, #96	; 0x60
 8001ee6:	823b      	strh	r3, [r7, #16]
  TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8001ee8:	f04f 0301 	mov.w	r3, #1
 8001eec:	827b      	strh	r3, [r7, #18]
  TIM_OCInitStructure.TIM_Pulse = TIM_CCR;
 8001eee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ef2:	61bb      	str	r3, [r7, #24]
  TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 8001ef4:	f04f 0300 	mov.w	r3, #0
 8001ef8:	83bb      	strh	r3, [r7, #28]

  /* Output Compare PWM1 Mode configuration: Channel1 */
  TIM_OC1Init(TIM4, &TIM_OCInitStructure);
 8001efa:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001efe:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8001f02:	f107 0310 	add.w	r3, r7, #16
 8001f06:	4619      	mov	r1, r3
 8001f08:	f002 f9e0 	bl	80042cc <TIM_OC1Init>
  TIM_CCxCmd(TIM4, TIM_Channel_1, DISABLE);
 8001f0c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001f10:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8001f14:	f04f 0100 	mov.w	r1, #0
 8001f18:	f04f 0200 	mov.w	r2, #0
 8001f1c:	f002 fc8a 	bl	8004834 <TIM_CCxCmd>

  TIM_OC1PreloadConfig(TIM4, TIM_OCPreload_Enable);
 8001f20:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001f24:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8001f28:	f04f 0108 	mov.w	r1, #8
 8001f2c:	f002 fc0a 	bl	8004744 <TIM_OC1PreloadConfig>

  /* Output Compare PWM1 Mode configuration: Channel2 */
  TIM_OC2Init(TIM4, &TIM_OCInitStructure);
 8001f30:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001f34:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8001f38:	f107 0310 	add.w	r3, r7, #16
 8001f3c:	4619      	mov	r1, r3
 8001f3e:	f002 fa43 	bl	80043c8 <TIM_OC2Init>
  TIM_CCxCmd(TIM4, TIM_Channel_2, DISABLE);
 8001f42:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001f46:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8001f4a:	f04f 0104 	mov.w	r1, #4
 8001f4e:	f04f 0200 	mov.w	r2, #0
 8001f52:	f002 fc6f 	bl	8004834 <TIM_CCxCmd>

  TIM_OC2PreloadConfig(TIM4, TIM_OCPreload_Enable);
 8001f56:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001f5a:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8001f5e:	f04f 0108 	mov.w	r1, #8
 8001f62:	f002 fc0b 	bl	800477c <TIM_OC2PreloadConfig>

  /* Output Compare PWM1 Mode configuration: Channel3 */
  TIM_OC3Init(TIM4, &TIM_OCInitStructure);
 8001f66:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001f6a:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8001f6e:	f107 0310 	add.w	r3, r7, #16
 8001f72:	4619      	mov	r1, r3
 8001f74:	f002 fabc 	bl	80044f0 <TIM_OC3Init>
  TIM_CCxCmd(TIM4, TIM_Channel_3, DISABLE);
 8001f78:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001f7c:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8001f80:	f04f 0108 	mov.w	r1, #8
 8001f84:	f04f 0200 	mov.w	r2, #0
 8001f88:	f002 fc54 	bl	8004834 <TIM_CCxCmd>

  TIM_OC3PreloadConfig(TIM4, TIM_OCPreload_Enable);
 8001f8c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001f90:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8001f94:	f04f 0108 	mov.w	r1, #8
 8001f98:	f002 fc10 	bl	80047bc <TIM_OC3PreloadConfig>

  /* Output Compare PWM1 Mode configuration: Channel4 */
  TIM_OC4Init(TIM4, &TIM_OCInitStructure);
 8001f9c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001fa0:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8001fa4:	f107 0310 	add.w	r3, r7, #16
 8001fa8:	4619      	mov	r1, r3
 8001faa:	f002 fb31 	bl	8004610 <TIM_OC4Init>
  TIM_CCxCmd(TIM4, TIM_Channel_4, DISABLE);
 8001fae:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001fb2:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8001fb6:	f04f 010c 	mov.w	r1, #12
 8001fba:	f04f 0200 	mov.w	r2, #0
 8001fbe:	f002 fc39 	bl	8004834 <TIM_CCxCmd>

  TIM_OC4PreloadConfig(TIM4, TIM_OCPreload_Enable);
 8001fc2:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001fc6:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8001fca:	f04f 0108 	mov.w	r1, #8
 8001fce:	f002 fc11 	bl	80047f4 <TIM_OC4PreloadConfig>
}
 8001fd2:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	bf00      	nop

08001fdc <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b08a      	sub	sp, #40	; 0x28
 8001fe0:	af02      	add	r7, sp, #8
 8001fe2:	60f8      	str	r0, [r7, #12]
 8001fe4:	60b9      	str	r1, [r7, #8]
 8001fe6:	603b      	str	r3, [r7, #0]
 8001fe8:	4613      	mov	r3, r2
 8001fea:	80fb      	strh	r3, [r7, #6]
	configASSERT( pxTaskCode );
	configASSERT( ( uxPriority < configMAX_PRIORITIES ) );

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
 8001fec:	88fb      	ldrh	r3, [r7, #6]
 8001fee:	4618      	mov	r0, r3
 8001ff0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001ff2:	f000 fd75 	bl	8002ae0 <prvAllocateTCBAndStack>
 8001ff6:	61b8      	str	r0, [r7, #24]

	if( pxNewTCB != NULL )
 8001ff8:	69bb      	ldr	r3, [r7, #24]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	f000 80a5 	beq.w	800214a <xTaskGenericCreate+0x16e>
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
 8002000:	69bb      	ldr	r3, [r7, #24]
 8002002:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002004:	88fb      	ldrh	r3, [r7, #6]
 8002006:	f103 33ff 	add.w	r3, r3, #4294967295
 800200a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800200e:	18d3      	adds	r3, r2, r3
 8002010:	617b      	str	r3, [r7, #20]
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
 8002012:	697b      	ldr	r3, [r7, #20]
 8002014:	f023 0307 	bic.w	r3, r3, #7
 8002018:	617b      	str	r3, [r7, #20]
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
 800201a:	88fb      	ldrh	r3, [r7, #6]
 800201c:	9300      	str	r3, [sp, #0]
 800201e:	69b8      	ldr	r0, [r7, #24]
 8002020:	68b9      	ldr	r1, [r7, #8]
 8002022:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002024:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002026:	f000 fc33 	bl	8002890 <prvInitialiseTCBVariables>
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800202a:	6978      	ldr	r0, [r7, #20]
 800202c:	68f9      	ldr	r1, [r7, #12]
 800202e:	683a      	ldr	r2, [r7, #0]
 8002030:	f001 f9e4 	bl	80033fc <pxPortInitialiseStack>
 8002034:	4602      	mov	r2, r0
 8002036:	69bb      	ldr	r3, [r7, #24]
 8002038:	601a      	str	r2, [r3, #0]
		#endif

		/* Check the alignment of the initialised stack. */
		configASSERT( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );

		if( ( void * ) pxCreatedTask != NULL )
 800203a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800203c:	2b00      	cmp	r3, #0
 800203e:	d002      	beq.n	8002046 <xTaskGenericCreate+0x6a>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
 8002040:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002042:	69ba      	ldr	r2, [r7, #24]
 8002044:	601a      	str	r2, [r3, #0]
		}
		
		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
 8002046:	f001 fa6d 	bl	8003524 <vPortEnterCritical>
		{
			uxCurrentNumberOfTasks++;
 800204a:	f240 7398 	movw	r3, #1944	; 0x798
 800204e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f103 0201 	add.w	r2, r3, #1
 8002058:	f240 7398 	movw	r3, #1944	; 0x798
 800205c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002060:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
 8002062:	f240 63bc 	movw	r3, #1724	; 0x6bc
 8002066:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	2b00      	cmp	r3, #0
 800206e:	d10f      	bne.n	8002090 <xTaskGenericCreate+0xb4>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
 8002070:	f240 63bc 	movw	r3, #1724	; 0x6bc
 8002074:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002078:	69ba      	ldr	r2, [r7, #24]
 800207a:	601a      	str	r2, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
 800207c:	f240 7398 	movw	r3, #1944	; 0x798
 8002080:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	2b01      	cmp	r3, #1
 8002088:	d118      	bne.n	80020bc <xTaskGenericCreate+0xe0>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
 800208a:	f000 fc45 	bl	8002918 <prvInitialiseTaskLists>
 800208e:	e015      	b.n	80020bc <xTaskGenericCreate+0xe0>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
 8002090:	f240 73a8 	movw	r3, #1960	; 0x7a8
 8002094:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	2b00      	cmp	r3, #0
 800209c:	d10e      	bne.n	80020bc <xTaskGenericCreate+0xe0>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
 800209e:	f240 63bc 	movw	r3, #1724	; 0x6bc
 80020a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020ac:	429a      	cmp	r2, r3
 80020ae:	d805      	bhi.n	80020bc <xTaskGenericCreate+0xe0>
					{
						pxCurrentTCB = pxNewTCB;
 80020b0:	f240 63bc 	movw	r3, #1724	; 0x6bc
 80020b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020b8:	69ba      	ldr	r2, [r7, #24]
 80020ba:	601a      	str	r2, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
 80020bc:	69bb      	ldr	r3, [r7, #24]
 80020be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020c0:	f240 73a0 	movw	r3, #1952	; 0x7a0
 80020c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	429a      	cmp	r2, r3
 80020cc:	d906      	bls.n	80020dc <xTaskGenericCreate+0x100>
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
 80020ce:	69bb      	ldr	r3, [r7, #24]
 80020d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020d2:	f240 73a0 	movw	r3, #1952	; 0x7a0
 80020d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020da:	601a      	str	r2, [r3, #0]
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif
			uxTaskNumber++;
 80020dc:	f240 73bc 	movw	r3, #1980	; 0x7bc
 80020e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f103 0201 	add.w	r2, r3, #1
 80020ea:	f240 73bc 	movw	r3, #1980	; 0x7bc
 80020ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020f2:	601a      	str	r2, [r3, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
 80020f4:	69bb      	ldr	r3, [r7, #24]
 80020f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020f8:	f240 73a4 	movw	r3, #1956	; 0x7a4
 80020fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	429a      	cmp	r2, r3
 8002104:	d906      	bls.n	8002114 <xTaskGenericCreate+0x138>
 8002106:	69bb      	ldr	r3, [r7, #24]
 8002108:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800210a:	f240 73a4 	movw	r3, #1956	; 0x7a4
 800210e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002112:	601a      	str	r2, [r3, #0]
 8002114:	69bb      	ldr	r3, [r7, #24]
 8002116:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002118:	4613      	mov	r3, r2
 800211a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800211e:	189b      	adds	r3, r3, r2
 8002120:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002124:	461a      	mov	r2, r3
 8002126:	f240 63c0 	movw	r3, #1728	; 0x6c0
 800212a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800212e:	18d2      	adds	r2, r2, r3
 8002130:	69bb      	ldr	r3, [r7, #24]
 8002132:	f103 0304 	add.w	r3, r3, #4
 8002136:	4610      	mov	r0, r2
 8002138:	4619      	mov	r1, r3
 800213a:	f001 f8d3 	bl	80032e4 <vListInsertEnd>

			xReturn = pdPASS;
 800213e:	f04f 0301 	mov.w	r3, #1
 8002142:	61fb      	str	r3, [r7, #28]
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
 8002144:	f001 fa04 	bl	8003550 <vPortExitCritical>
 8002148:	e002      	b.n	8002150 <xTaskGenericCreate+0x174>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800214a:	f04f 33ff 	mov.w	r3, #4294967295
 800214e:	61fb      	str	r3, [r7, #28]
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
 8002150:	69fb      	ldr	r3, [r7, #28]
 8002152:	2b01      	cmp	r3, #1
 8002154:	d111      	bne.n	800217a <xTaskGenericCreate+0x19e>
	{
		if( xSchedulerRunning != pdFALSE )
 8002156:	f240 73a8 	movw	r3, #1960	; 0x7a8
 800215a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d00a      	beq.n	800217a <xTaskGenericCreate+0x19e>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
 8002164:	f240 63bc 	movw	r3, #1724	; 0x6bc
 8002168:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002170:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002172:	429a      	cmp	r2, r3
 8002174:	d201      	bcs.n	800217a <xTaskGenericCreate+0x19e>
			{
				portYIELD_WITHIN_API();
 8002176:	f001 f9c9 	bl	800350c <vPortYieldFromISR>
			}
		}
	}

	return xReturn;
 800217a:	69fb      	ldr	r3, [r7, #28]
}
 800217c:	4618      	mov	r0, r3
 800217e:	f107 0720 	add.w	r7, r7, #32
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}
 8002186:	bf00      	nop

08002188 <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b086      	sub	sp, #24
 800218c:	af04      	add	r7, sp, #16
	/* Add the idle task at the lowest priority. */
	#if ( INCLUDE_xTaskGetIdleTaskHandle == 1 )
	{
		/* Create the idle task, storing its handle in xIdleTaskHandle so it can
		be returned by the xTaskGetIdleTaskHandle() function. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
 800218e:	f04f 0300 	mov.w	r3, #0
 8002192:	9300      	str	r3, [sp, #0]
 8002194:	f240 7394 	movw	r3, #1940	; 0x794
 8002198:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800219c:	9301      	str	r3, [sp, #4]
 800219e:	f04f 0300 	mov.w	r3, #0
 80021a2:	9302      	str	r3, [sp, #8]
 80021a4:	f04f 0300 	mov.w	r3, #0
 80021a8:	9303      	str	r3, [sp, #12]
 80021aa:	f642 006d 	movw	r0, #10349	; 0x286d
 80021ae:	f6c0 0000 	movt	r0, #2048	; 0x800
 80021b2:	f644 01b0 	movw	r1, #18608	; 0x48b0
 80021b6:	f6c0 0100 	movt	r1, #2048	; 0x800
 80021ba:	f44f 7280 	mov.w	r2, #256	; 0x100
 80021be:	f04f 0300 	mov.w	r3, #0
 80021c2:	f7ff ff0b 	bl	8001fdc <xTaskGenericCreate>
 80021c6:	6078      	str	r0, [r7, #4]
			xReturn = xTimerCreateTimerTask();
		}
	}
	#endif

	if( xReturn == pdPASS )
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2b01      	cmp	r3, #1
 80021cc:	d115      	bne.n	80021fa <vTaskStartScheduler+0x72>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
 80021ce:	f04f 00bf 	mov.w	r0, #191	; 0xbf
 80021d2:	f380 8811 	msr	BASEPRI, r0

		xSchedulerRunning = pdTRUE;
 80021d6:	f240 73a8 	movw	r3, #1960	; 0x7a8
 80021da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021de:	f04f 0201 	mov.w	r2, #1
 80021e2:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
 80021e4:	f240 739c 	movw	r3, #1948	; 0x79c
 80021e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021ec:	f04f 0200 	mov.w	r2, #0
 80021f0:	601a      	str	r2, [r3, #0]

		/* If configGENERATE_RUN_TIME_STATS is defined then the following
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 80021f2:	f7fe feb9 	bl	8000f68 <init_us_timer>
		
		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80021f6:	f001 f951 	bl	800349c <xPortStartScheduler>
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
}
 80021fa:	f107 0708 	add.w	r7, r7, #8
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop

08002204 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002204:	b480      	push	{r7}
 8002206:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
 8002208:	f240 73ac 	movw	r3, #1964	; 0x7ac
 800220c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f103 0201 	add.w	r2, r3, #1
 8002216:	f240 73ac 	movw	r3, #1964	; 0x7ac
 800221a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800221e:	601a      	str	r2, [r3, #0]
}
 8002220:	46bd      	mov	sp, r7
 8002222:	bc80      	pop	{r7}
 8002224:	4770      	bx	lr
 8002226:	bf00      	nop

08002228 <xTaskResumeAll>:
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
 8002228:	b590      	push	{r4, r7, lr}
 800222a:	b083      	sub	sp, #12
 800222c:	af00      	add	r7, sp, #0
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
 800222e:	f04f 0300 	mov.w	r3, #0
 8002232:	607b      	str	r3, [r7, #4]
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002234:	f001 f976 	bl	8003524 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8002238:	f240 73ac 	movw	r3, #1964	; 0x7ac
 800223c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f103 32ff 	add.w	r2, r3, #4294967295
 8002246:	f240 73ac 	movw	r3, #1964	; 0x7ac
 800224a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800224e:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
 8002250:	f240 73ac 	movw	r3, #1964	; 0x7ac
 8002254:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	2b00      	cmp	r3, #0
 800225c:	f040 8085 	bne.w	800236a <xTaskResumeAll+0x142>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
 8002260:	f240 7398 	movw	r3, #1944	; 0x798
 8002264:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d07d      	beq.n	800236a <xTaskResumeAll+0x142>
			{
				portBASE_TYPE xYieldRequired = pdFALSE;
 800226e:	f04f 0300 	mov.w	r3, #0
 8002272:	603b      	str	r3, [r7, #0]

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
 8002274:	e03c      	b.n	80022f0 <xTaskResumeAll+0xc8>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
 8002276:	f240 7354 	movw	r3, #1876	; 0x754
 800227a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800227e:	68db      	ldr	r3, [r3, #12]
 8002280:	68dc      	ldr	r4, [r3, #12]
					vListRemove( &( pxTCB->xEventListItem ) );
 8002282:	f104 0318 	add.w	r3, r4, #24
 8002286:	4618      	mov	r0, r3
 8002288:	f001 f88e 	bl	80033a8 <vListRemove>
					vListRemove( &( pxTCB->xGenericListItem ) );
 800228c:	f104 0304 	add.w	r3, r4, #4
 8002290:	4618      	mov	r0, r3
 8002292:	f001 f889 	bl	80033a8 <vListRemove>
					prvAddTaskToReadyQueue( pxTCB );
 8002296:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002298:	f240 73a4 	movw	r3, #1956	; 0x7a4
 800229c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	429a      	cmp	r2, r3
 80022a4:	d905      	bls.n	80022b2 <xTaskResumeAll+0x8a>
 80022a6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80022a8:	f240 73a4 	movw	r3, #1956	; 0x7a4
 80022ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022b0:	601a      	str	r2, [r3, #0]
 80022b2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80022b4:	4613      	mov	r3, r2
 80022b6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80022ba:	189b      	adds	r3, r3, r2
 80022bc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80022c0:	461a      	mov	r2, r3
 80022c2:	f240 63c0 	movw	r3, #1728	; 0x6c0
 80022c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022ca:	18d2      	adds	r2, r2, r3
 80022cc:	f104 0304 	add.w	r3, r4, #4
 80022d0:	4610      	mov	r0, r2
 80022d2:	4619      	mov	r1, r3
 80022d4:	f001 f806 	bl	80032e4 <vListInsertEnd>

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80022d8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80022da:	f240 63bc 	movw	r3, #1724	; 0x6bc
 80022de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022e6:	429a      	cmp	r2, r3
 80022e8:	d302      	bcc.n	80022f0 <xTaskResumeAll+0xc8>
					{
						xYieldRequired = pdTRUE;
 80022ea:	f04f 0301 	mov.w	r3, #1
 80022ee:	603b      	str	r3, [r7, #0]
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
 80022f0:	f240 7354 	movw	r3, #1876	; 0x754
 80022f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d1bb      	bne.n	8002276 <xTaskResumeAll+0x4e>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
 80022fe:	f240 73b0 	movw	r3, #1968	; 0x7b0
 8002302:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d018      	beq.n	800233e <xTaskResumeAll+0x116>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
 800230c:	e00d      	b.n	800232a <xTaskResumeAll+0x102>
					{
						vTaskIncrementTick();
 800230e:	f000 f835 	bl	800237c <vTaskIncrementTick>
						--uxMissedTicks;
 8002312:	f240 73b0 	movw	r3, #1968	; 0x7b0
 8002316:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f103 32ff 	add.w	r2, r3, #4294967295
 8002320:	f240 73b0 	movw	r3, #1968	; 0x7b0
 8002324:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002328:	601a      	str	r2, [r3, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
 800232a:	f240 73b0 	movw	r3, #1968	; 0x7b0
 800232e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	2b00      	cmp	r3, #0
 8002336:	d1ea      	bne.n	800230e <xTaskResumeAll+0xe6>
					/* As we have processed some ticks it is appropriate to yield
					to ensure the highest priority task that is ready to run is
					the task actually running. */
					#if configUSE_PREEMPTION == 1
					{
						xYieldRequired = pdTRUE;
 8002338:	f04f 0301 	mov.w	r3, #1
 800233c:	603b      	str	r3, [r7, #0]
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	2b01      	cmp	r3, #1
 8002342:	d006      	beq.n	8002352 <xTaskResumeAll+0x12a>
 8002344:	f240 73b4 	movw	r3, #1972	; 0x7b4
 8002348:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	2b01      	cmp	r3, #1
 8002350:	d10b      	bne.n	800236a <xTaskResumeAll+0x142>
				{
					xAlreadyYielded = pdTRUE;
 8002352:	f04f 0301 	mov.w	r3, #1
 8002356:	607b      	str	r3, [r7, #4]
					xMissedYield = pdFALSE;
 8002358:	f240 73b4 	movw	r3, #1972	; 0x7b4
 800235c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002360:	f04f 0200 	mov.w	r2, #0
 8002364:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
 8002366:	f001 f8d1 	bl	800350c <vPortYieldFromISR>
				}
			}
		}
	}
	taskEXIT_CRITICAL();
 800236a:	f001 f8f1 	bl	8003550 <vPortExitCritical>

	return xAlreadyYielded;
 800236e:	687b      	ldr	r3, [r7, #4]
}
 8002370:	4618      	mov	r0, r3
 8002372:	f107 070c 	add.w	r7, r7, #12
 8002376:	46bd      	mov	sp, r7
 8002378:	bd90      	pop	{r4, r7, pc}
 800237a:	bf00      	nop

0800237c <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b084      	sub	sp, #16
 8002380:	af00      	add	r7, sp, #0
tskTCB * pxTCB;

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
 8002382:	f240 73ac 	movw	r3, #1964	; 0x7ac
 8002386:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	2b00      	cmp	r3, #0
 800238e:	f040 80c0 	bne.w	8002512 <vTaskIncrementTick+0x196>
	{
		++xTickCount;
 8002392:	f240 739c 	movw	r3, #1948	; 0x79c
 8002396:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f103 0201 	add.w	r2, r3, #1
 80023a0:	f240 739c 	movw	r3, #1948	; 0x79c
 80023a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023a8:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
 80023aa:	f240 739c 	movw	r3, #1948	; 0x79c
 80023ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d140      	bne.n	800243a <vTaskIncrementTick+0xbe>
			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
			
			pxTemp = pxDelayedTaskList;
 80023b8:	f240 734c 	movw	r3, #1868	; 0x74c
 80023bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	60fb      	str	r3, [r7, #12]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
 80023c4:	f240 7350 	movw	r3, #1872	; 0x750
 80023c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023cc:	681a      	ldr	r2, [r3, #0]
 80023ce:	f240 734c 	movw	r3, #1868	; 0x74c
 80023d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023d6:	601a      	str	r2, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
 80023d8:	f240 7350 	movw	r3, #1872	; 0x750
 80023dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023e0:	68fa      	ldr	r2, [r7, #12]
 80023e2:	601a      	str	r2, [r3, #0]
			xNumOfOverflows++;
 80023e4:	f240 73b8 	movw	r3, #1976	; 0x7b8
 80023e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f103 0201 	add.w	r2, r3, #1
 80023f2:	f240 73b8 	movw	r3, #1976	; 0x7b8
 80023f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023fa:	601a      	str	r2, [r3, #0]
	
			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80023fc:	f240 734c 	movw	r3, #1868	; 0x74c
 8002400:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	2b00      	cmp	r3, #0
 800240a:	d107      	bne.n	800241c <vTaskIncrementTick+0xa0>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the	
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
 800240c:	f240 5334 	movw	r3, #1332	; 0x534
 8002410:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002414:	f04f 32ff 	mov.w	r2, #4294967295
 8002418:	601a      	str	r2, [r3, #0]
 800241a:	e00e      	b.n	800243a <vTaskIncrementTick+0xbe>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800241c:	f240 734c 	movw	r3, #1868	; 0x74c
 8002420:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	68db      	ldr	r3, [r3, #12]
 8002428:	68db      	ldr	r3, [r3, #12]
 800242a:	60bb      	str	r3, [r7, #8]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
 800242c:	68bb      	ldr	r3, [r7, #8]
 800242e:	685a      	ldr	r2, [r3, #4]
 8002430:	f240 5334 	movw	r3, #1332	; 0x534
 8002434:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002438:	601a      	str	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
 800243a:	f240 739c 	movw	r3, #1948	; 0x79c
 800243e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002442:	681a      	ldr	r2, [r3, #0]
 8002444:	f240 5334 	movw	r3, #1332	; 0x534
 8002448:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	429a      	cmp	r2, r3
 8002450:	d36b      	bcc.n	800252a <vTaskIncrementTick+0x1ae>
 8002452:	f240 734c 	movw	r3, #1868	; 0x74c
 8002456:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d107      	bne.n	8002472 <vTaskIncrementTick+0xf6>
 8002462:	f240 5334 	movw	r3, #1332	; 0x534
 8002466:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800246a:	f04f 32ff 	mov.w	r2, #4294967295
 800246e:	601a      	str	r2, [r3, #0]
 8002470:	e05b      	b.n	800252a <vTaskIncrementTick+0x1ae>
 8002472:	f240 734c 	movw	r3, #1868	; 0x74c
 8002476:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	68db      	ldr	r3, [r3, #12]
 800247e:	68db      	ldr	r3, [r3, #12]
 8002480:	60bb      	str	r3, [r7, #8]
 8002482:	68bb      	ldr	r3, [r7, #8]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	607b      	str	r3, [r7, #4]
 8002488:	f240 739c 	movw	r3, #1948	; 0x79c
 800248c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002490:	681a      	ldr	r2, [r3, #0]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	429a      	cmp	r2, r3
 8002496:	d206      	bcs.n	80024a6 <vTaskIncrementTick+0x12a>
 8002498:	f240 5334 	movw	r3, #1332	; 0x534
 800249c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024a0:	687a      	ldr	r2, [r7, #4]
 80024a2:	601a      	str	r2, [r3, #0]
 80024a4:	e041      	b.n	800252a <vTaskIncrementTick+0x1ae>
 80024a6:	68bb      	ldr	r3, [r7, #8]
 80024a8:	f103 0304 	add.w	r3, r3, #4
 80024ac:	4618      	mov	r0, r3
 80024ae:	f000 ff7b 	bl	80033a8 <vListRemove>
 80024b2:	68bb      	ldr	r3, [r7, #8]
 80024b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d005      	beq.n	80024c6 <vTaskIncrementTick+0x14a>
 80024ba:	68bb      	ldr	r3, [r7, #8]
 80024bc:	f103 0318 	add.w	r3, r3, #24
 80024c0:	4618      	mov	r0, r3
 80024c2:	f000 ff71 	bl	80033a8 <vListRemove>
 80024c6:	68bb      	ldr	r3, [r7, #8]
 80024c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80024ca:	f240 73a4 	movw	r3, #1956	; 0x7a4
 80024ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	429a      	cmp	r2, r3
 80024d6:	d906      	bls.n	80024e6 <vTaskIncrementTick+0x16a>
 80024d8:	68bb      	ldr	r3, [r7, #8]
 80024da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80024dc:	f240 73a4 	movw	r3, #1956	; 0x7a4
 80024e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024e4:	601a      	str	r2, [r3, #0]
 80024e6:	68bb      	ldr	r3, [r7, #8]
 80024e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80024ea:	4613      	mov	r3, r2
 80024ec:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80024f0:	189b      	adds	r3, r3, r2
 80024f2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80024f6:	461a      	mov	r2, r3
 80024f8:	f240 63c0 	movw	r3, #1728	; 0x6c0
 80024fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002500:	18d2      	adds	r2, r2, r3
 8002502:	68bb      	ldr	r3, [r7, #8]
 8002504:	f103 0304 	add.w	r3, r3, #4
 8002508:	4610      	mov	r0, r2
 800250a:	4619      	mov	r1, r3
 800250c:	f000 feea 	bl	80032e4 <vListInsertEnd>
 8002510:	e79f      	b.n	8002452 <vTaskIncrementTick+0xd6>
	}
	else
	{
		++uxMissedTicks;
 8002512:	f240 73b0 	movw	r3, #1968	; 0x7b0
 8002516:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f103 0201 	add.w	r2, r3, #1
 8002520:	f240 73b0 	movw	r3, #1968	; 0x7b0
 8002524:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002528:	601a      	str	r2, [r3, #0]
		}
	}
	#endif

	traceTASK_INCREMENT_TICK( xTickCount );
}
 800252a:	f107 0710 	add.w	r7, r7, #16
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop

08002534 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b082      	sub	sp, #8
 8002538:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
 800253a:	f240 73ac 	movw	r3, #1964	; 0x7ac
 800253e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d007      	beq.n	8002558 <vTaskSwitchContext+0x24>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
 8002548:	f240 73b4 	movw	r3, #1972	; 0x7b4
 800254c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002550:	f04f 0201 	mov.w	r2, #1
 8002554:	601a      	str	r2, [r3, #0]
 8002556:	e071      	b.n	800263c <vTaskSwitchContext+0x108>
			unsigned long ulTempCounter;
			
				#ifdef portALT_GET_RUN_TIME_COUNTER_VALUE
					portALT_GET_RUN_TIME_COUNTER_VALUE( ulTempCounter );
				#else
					ulTempCounter = portGET_RUN_TIME_COUNTER_VALUE();
 8002558:	f7fe fcc0 	bl	8000edc <get_us_time>
 800255c:	4602      	mov	r2, r0
 800255e:	460b      	mov	r3, r1
 8002560:	4613      	mov	r3, r2
 8002562:	607b      	str	r3, [r7, #4]
				/* Add the amount of time the task has been running to the accumulated
				time so far.  The time the task started running was stored in
				ulTaskSwitchedInTime.  Note that there is no overflow protection here
				so count values are only valid until the timer overflows.  Generally
				this will be about 1 hour assuming a 1uS timer increment. */
				pxCurrentTCB->ulRunTimeCounter += ( ulTempCounter - ulTaskSwitchedInTime );
 8002564:	f240 63bc 	movw	r3, #1724	; 0x6bc
 8002568:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800256c:	681a      	ldr	r2, [r3, #0]
 800256e:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 8002570:	f240 73c0 	movw	r3, #1984	; 0x7c0
 8002574:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	6878      	ldr	r0, [r7, #4]
 800257c:	1ac3      	subs	r3, r0, r3
 800257e:	18cb      	adds	r3, r1, r3
 8002580:	64d3      	str	r3, [r2, #76]	; 0x4c
				ulTaskSwitchedInTime = ulTempCounter;
 8002582:	f240 73c0 	movw	r3, #1984	; 0x7c0
 8002586:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800258a:	687a      	ldr	r2, [r7, #4]
 800258c:	601a      	str	r2, [r3, #0]
	
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
	
		/* Find the highest priority queue that contains ready tasks. */
		while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
 800258e:	e00b      	b.n	80025a8 <vTaskSwitchContext+0x74>
		{
			configASSERT( uxTopReadyPriority );
			--uxTopReadyPriority;
 8002590:	f240 73a4 	movw	r3, #1956	; 0x7a4
 8002594:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f103 32ff 	add.w	r2, r3, #4294967295
 800259e:	f240 73a4 	movw	r3, #1956	; 0x7a4
 80025a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025a6:	601a      	str	r2, [r3, #0]
	
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
	
		/* Find the highest priority queue that contains ready tasks. */
		while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
 80025a8:	f240 73a4 	movw	r3, #1956	; 0x7a4
 80025ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025b0:	681a      	ldr	r2, [r3, #0]
 80025b2:	4613      	mov	r3, r2
 80025b4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80025b8:	189b      	adds	r3, r3, r2
 80025ba:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80025be:	461a      	mov	r2, r3
 80025c0:	f240 63c0 	movw	r3, #1728	; 0x6c0
 80025c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025c8:	18d3      	adds	r3, r2, r3
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d0df      	beq.n	8002590 <vTaskSwitchContext+0x5c>
			--uxTopReadyPriority;
		}
	
		/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the tasks of the
		same priority get an equal share of the processor time. */
		listGET_OWNER_OF_NEXT_ENTRY( pxCurrentTCB, &( pxReadyTasksLists[ uxTopReadyPriority ] ) );
 80025d0:	f240 73a4 	movw	r3, #1956	; 0x7a4
 80025d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025d8:	681a      	ldr	r2, [r3, #0]
 80025da:	4613      	mov	r3, r2
 80025dc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80025e0:	189b      	adds	r3, r3, r2
 80025e2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80025e6:	461a      	mov	r2, r3
 80025e8:	f240 63c0 	movw	r3, #1728	; 0x6c0
 80025ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025f0:	18d3      	adds	r3, r2, r3
 80025f2:	603b      	str	r3, [r7, #0]
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	685a      	ldr	r2, [r3, #4]
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	605a      	str	r2, [r3, #4]
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	685a      	ldr	r2, [r3, #4]
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	f103 0308 	add.w	r3, r3, #8
 8002608:	429a      	cmp	r2, r3
 800260a:	d104      	bne.n	8002616 <vTaskSwitchContext+0xe2>
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	685a      	ldr	r2, [r3, #4]
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	605a      	str	r2, [r3, #4]
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	68da      	ldr	r2, [r3, #12]
 800261c:	f240 63bc 	movw	r3, #1724	; 0x6bc
 8002620:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002624:	601a      	str	r2, [r3, #0]
	
		traceTASK_SWITCHED_IN();
 8002626:	f44f 43e8 	mov.w	r3, #29696	; 0x7400
 800262a:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800262e:	f240 62bc 	movw	r2, #1724	; 0x6bc
 8002632:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8002636:	6812      	ldr	r2, [r2, #0]
 8002638:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800263a:	60da      	str	r2, [r3, #12]
		vWriteTraceToBuffer();
	}
}
 800263c:	f107 0708 	add.w	r7, r7, #8
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}

08002644 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b084      	sub	sp, #16
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
 800264c:	6039      	str	r1, [r7, #0]
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
 800264e:	f240 63bc 	movw	r3, #1724	; 0x6bc
 8002652:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f103 0318 	add.w	r3, r3, #24
 800265c:	6878      	ldr	r0, [r7, #4]
 800265e:	4619      	mov	r1, r3
 8002660:	f000 fe68 	bl	8003334 <vListInsert>

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	vListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
 8002664:	f240 63bc 	movw	r3, #1724	; 0x6bc
 8002668:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f103 0304 	add.w	r3, r3, #4
 8002672:	4618      	mov	r0, r3
 8002674:	f000 fe98 	bl	80033a8 <vListRemove>


	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800267e:	d10e      	bne.n	800269e <vTaskPlaceOnEventList+0x5a>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
 8002680:	f240 63bc 	movw	r3, #1724	; 0x6bc
 8002684:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f103 0304 	add.w	r3, r3, #4
 800268e:	f240 7080 	movw	r0, #1920	; 0x780
 8002692:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8002696:	4619      	mov	r1, r3
 8002698:	f000 fe24 	bl	80032e4 <vListInsertEnd>
 800269c:	e00a      	b.n	80026b4 <vTaskPlaceOnEventList+0x70>
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
 800269e:	f240 739c 	movw	r3, #1948	; 0x79c
 80026a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026a6:	681a      	ldr	r2, [r3, #0]
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	18d3      	adds	r3, r2, r3
 80026ac:	60fb      	str	r3, [r7, #12]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
 80026ae:	68f8      	ldr	r0, [r7, #12]
 80026b0:	f000 f9d0 	bl	8002a54 <prvAddCurrentTaskToDelayedList>
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif
}
 80026b4:	f107 0710 	add.w	r7, r7, #16
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bd80      	pop	{r7, pc}

080026bc <xTaskRemoveFromEventList>:
	
#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b084      	sub	sp, #16
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.
	
	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	68db      	ldr	r3, [r3, #12]
 80026c8:	68db      	ldr	r3, [r3, #12]
 80026ca:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
	vListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80026cc:	68bb      	ldr	r3, [r7, #8]
 80026ce:	f103 0318 	add.w	r3, r3, #24
 80026d2:	4618      	mov	r0, r3
 80026d4:	f000 fe68 	bl	80033a8 <vListRemove>

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
 80026d8:	f240 73ac 	movw	r3, #1964	; 0x7ac
 80026dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d12b      	bne.n	800273e <xTaskRemoveFromEventList+0x82>
	{
		vListRemove( &( pxUnblockedTCB->xGenericListItem ) );
 80026e6:	68bb      	ldr	r3, [r7, #8]
 80026e8:	f103 0304 	add.w	r3, r3, #4
 80026ec:	4618      	mov	r0, r3
 80026ee:	f000 fe5b 	bl	80033a8 <vListRemove>
		prvAddTaskToReadyQueue( pxUnblockedTCB );
 80026f2:	68bb      	ldr	r3, [r7, #8]
 80026f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026f6:	f240 73a4 	movw	r3, #1956	; 0x7a4
 80026fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	429a      	cmp	r2, r3
 8002702:	d906      	bls.n	8002712 <xTaskRemoveFromEventList+0x56>
 8002704:	68bb      	ldr	r3, [r7, #8]
 8002706:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002708:	f240 73a4 	movw	r3, #1956	; 0x7a4
 800270c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002710:	601a      	str	r2, [r3, #0]
 8002712:	68bb      	ldr	r3, [r7, #8]
 8002714:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002716:	4613      	mov	r3, r2
 8002718:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800271c:	189b      	adds	r3, r3, r2
 800271e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002722:	461a      	mov	r2, r3
 8002724:	f240 63c0 	movw	r3, #1728	; 0x6c0
 8002728:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800272c:	18d2      	adds	r2, r2, r3
 800272e:	68bb      	ldr	r3, [r7, #8]
 8002730:	f103 0304 	add.w	r3, r3, #4
 8002734:	4610      	mov	r0, r2
 8002736:	4619      	mov	r1, r3
 8002738:	f000 fdd4 	bl	80032e4 <vListInsertEnd>
 800273c:	e009      	b.n	8002752 <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800273e:	68bb      	ldr	r3, [r7, #8]
 8002740:	f103 0318 	add.w	r3, r3, #24
 8002744:	f240 7054 	movw	r0, #1876	; 0x754
 8002748:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800274c:	4619      	mov	r1, r3
 800274e:	f000 fdc9 	bl	80032e4 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002752:	68bb      	ldr	r3, [r7, #8]
 8002754:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002756:	f240 63bc 	movw	r3, #1724	; 0x6bc
 800275a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002762:	429a      	cmp	r2, r3
 8002764:	d303      	bcc.n	800276e <xTaskRemoveFromEventList+0xb2>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
 8002766:	f04f 0301 	mov.w	r3, #1
 800276a:	60fb      	str	r3, [r7, #12]
 800276c:	e002      	b.n	8002774 <xTaskRemoveFromEventList+0xb8>
	}
	else
	{
		xReturn = pdFALSE;
 800276e:	f04f 0300 	mov.w	r3, #0
 8002772:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 8002774:	68fb      	ldr	r3, [r7, #12]
}
 8002776:	4618      	mov	r0, r3
 8002778:	f107 0710 	add.w	r7, r7, #16
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}

08002780 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
 8002780:	b480      	push	{r7}
 8002782:	b083      	sub	sp, #12
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8002788:	f240 73b8 	movw	r3, #1976	; 0x7b8
 800278c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002790:	681a      	ldr	r2, [r3, #0]
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8002796:	f240 739c 	movw	r3, #1948	; 0x79c
 800279a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800279e:	681a      	ldr	r2, [r3, #0]
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	605a      	str	r2, [r3, #4]
}
 80027a4:	f107 070c 	add.w	r7, r7, #12
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bc80      	pop	{r7}
 80027ac:	4770      	bx	lr
 80027ae:	bf00      	nop

080027b0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b084      	sub	sp, #16
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
 80027b8:	6039      	str	r1, [r7, #0]
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
 80027ba:	f000 feb3 	bl	8003524 <vPortEnterCritical>
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027c6:	d103      	bne.n	80027d0 <xTaskCheckForTimeOut+0x20>
			{
				xReturn = pdFALSE;
 80027c8:	f04f 0300 	mov.w	r3, #0
 80027cc:	60fb      	str	r3, [r7, #12]
 80027ce:	e038      	b.n	8002842 <xTaskCheckForTimeOut+0x92>
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681a      	ldr	r2, [r3, #0]
 80027d4:	f240 73b8 	movw	r3, #1976	; 0x7b8
 80027d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	429a      	cmp	r2, r3
 80027e0:	d00c      	beq.n	80027fc <xTaskCheckForTimeOut+0x4c>
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	685a      	ldr	r2, [r3, #4]
 80027e6:	f240 739c 	movw	r3, #1948	; 0x79c
 80027ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	429a      	cmp	r2, r3
 80027f2:	d803      	bhi.n	80027fc <xTaskCheckForTimeOut+0x4c>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
 80027f4:	f04f 0301 	mov.w	r3, #1
 80027f8:	60fb      	str	r3, [r7, #12]
 80027fa:	e022      	b.n	8002842 <xTaskCheckForTimeOut+0x92>
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
 80027fc:	f240 739c 	movw	r3, #1948	; 0x79c
 8002800:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002804:	681a      	ldr	r2, [r3, #0]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	1ad2      	subs	r2, r2, r3
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	429a      	cmp	r2, r3
 8002812:	d213      	bcs.n	800283c <xTaskCheckForTimeOut+0x8c>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	681a      	ldr	r2, [r3, #0]
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6859      	ldr	r1, [r3, #4]
 800281c:	f240 739c 	movw	r3, #1948	; 0x79c
 8002820:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	1acb      	subs	r3, r1, r3
 8002828:	18d2      	adds	r2, r2, r3
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
 800282e:	6878      	ldr	r0, [r7, #4]
 8002830:	f7ff ffa6 	bl	8002780 <vTaskSetTimeOutState>
			xReturn = pdFALSE;
 8002834:	f04f 0300 	mov.w	r3, #0
 8002838:	60fb      	str	r3, [r7, #12]
 800283a:	e002      	b.n	8002842 <xTaskCheckForTimeOut+0x92>
		}
		else
		{
			xReturn = pdTRUE;
 800283c:	f04f 0301 	mov.w	r3, #1
 8002840:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002842:	f000 fe85 	bl	8003550 <vPortExitCritical>

	return xReturn;
 8002846:	68fb      	ldr	r3, [r7, #12]
}
 8002848:	4618      	mov	r0, r3
 800284a:	f107 0710 	add.w	r7, r7, #16
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}
 8002852:	bf00      	nop

08002854 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8002854:	b480      	push	{r7}
 8002856:	af00      	add	r7, sp, #0
	xMissedYield = pdTRUE;
 8002858:	f240 73b4 	movw	r3, #1972	; 0x7b4
 800285c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002860:	f04f 0201 	mov.w	r2, #1
 8002864:	601a      	str	r2, [r3, #0]
}
 8002866:	46bd      	mov	sp, r7
 8002868:	bc80      	pop	{r7}
 800286a:	4770      	bx	lr

0800286c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b082      	sub	sp, #8
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
 8002874:	e000      	b.n	8002878 <prvIdleTask+0xc>
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
		}
		#endif
	}
 8002876:	bf00      	nop
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
 8002878:	f000 f8a0 	bl	80029bc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
 800287c:	f240 63c0 	movw	r3, #1728	; 0x6c0
 8002880:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	2b01      	cmp	r3, #1
 8002888:	d9f5      	bls.n	8002876 <prvIdleTask+0xa>
			{
				taskYIELD();
 800288a:	f000 fe3f 	bl	800350c <vPortYieldFromISR>
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
		}
		#endif
	}
 800288e:	e7f2      	b.n	8002876 <prvIdleTask+0xa>

08002890 <prvInitialiseTCBVariables>:
 *----------------------------------------------------------*/



static void prvInitialiseTCBVariables( tskTCB *pxTCB, const signed char * const pcName, unsigned portBASE_TYPE uxPriority, const xMemoryRegion * const xRegions, unsigned short usStackDepth )
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b084      	sub	sp, #16
 8002894:	af00      	add	r7, sp, #0
 8002896:	60f8      	str	r0, [r7, #12]
 8002898:	60b9      	str	r1, [r7, #8]
 800289a:	607a      	str	r2, [r7, #4]
 800289c:	603b      	str	r3, [r7, #0]
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	f103 0334 	add.w	r3, r3, #52	; 0x34
 80028a4:	4618      	mov	r0, r3
 80028a6:	68b9      	ldr	r1, [r7, #8]
 80028a8:	f04f 0210 	mov.w	r2, #16
 80028ac:	f7fe f856 	bl	800095c <strncpy>
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	f04f 0200 	mov.w	r2, #0
 80028b6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= configMAX_PRIORITIES )
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2b04      	cmp	r3, #4
 80028be:	d902      	bls.n	80028c6 <prvInitialiseTCBVariables+0x36>
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
 80028c0:	f04f 0304 	mov.w	r3, #4
 80028c4:	607b      	str	r3, [r7, #4]
	}

	pxTCB->uxPriority = uxPriority;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	687a      	ldr	r2, [r7, #4]
 80028ca:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	687a      	ldr	r2, [r7, #4]
 80028d0:	645a      	str	r2, [r3, #68]	; 0x44
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	f103 0304 	add.w	r3, r3, #4
 80028d8:	4618      	mov	r0, r3
 80028da:	f000 fcf5 	bl	80032c8 <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	f103 0318 	add.w	r3, r3, #24
 80028e4:	4618      	mov	r0, r3
 80028e6:	f000 fcef 	bl	80032c8 <vListInitialiseItem>

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	68fa      	ldr	r2, [r7, #12]
 80028ee:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	f1c3 0205 	rsb	r2, r3, #5
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	68fa      	ldr	r2, [r7, #12]
 80028fe:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxTCB->pxTaskTag = NULL;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	f04f 0200 	mov.w	r2, #0
 8002906:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxTCB->ulRunTimeCounter = 0UL;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	f04f 0200 	mov.w	r2, #0
 800290e:	64da      	str	r2, [r3, #76]	; 0x4c
	{
		( void ) xRegions;
		( void ) usStackDepth;
	}
	#endif
}
 8002910:	f107 0710 	add.w	r7, r7, #16
 8002914:	46bd      	mov	sp, r7
 8002916:	bd80      	pop	{r7, pc}

08002918 <prvInitialiseTaskLists>:
	}
	/*-----------------------------------------------------------*/
#endif

static void prvInitialiseTaskLists( void )
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b082      	sub	sp, #8
 800291c:	af00      	add	r7, sp, #0
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
 800291e:	f04f 0300 	mov.w	r3, #0
 8002922:	607b      	str	r3, [r7, #4]
 8002924:	e013      	b.n	800294e <prvInitialiseTaskLists+0x36>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
 8002926:	687a      	ldr	r2, [r7, #4]
 8002928:	4613      	mov	r3, r2
 800292a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800292e:	189b      	adds	r3, r3, r2
 8002930:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002934:	461a      	mov	r2, r3
 8002936:	f240 63c0 	movw	r3, #1728	; 0x6c0
 800293a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800293e:	18d3      	adds	r3, r2, r3
 8002940:	4618      	mov	r0, r3
 8002942:	f000 fca1 	bl	8003288 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	f103 0301 	add.w	r3, r3, #1
 800294c:	607b      	str	r3, [r7, #4]
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	2b04      	cmp	r3, #4
 8002952:	d9e8      	bls.n	8002926 <prvInitialiseTaskLists+0xe>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
 8002954:	f240 7024 	movw	r0, #1828	; 0x724
 8002958:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800295c:	f000 fc94 	bl	8003288 <vListInitialise>
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
 8002960:	f240 7038 	movw	r0, #1848	; 0x738
 8002964:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8002968:	f000 fc8e 	bl	8003288 <vListInitialise>
	vListInitialise( ( xList * ) &xPendingReadyList );
 800296c:	f240 7054 	movw	r0, #1876	; 0x754
 8002970:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8002974:	f000 fc88 	bl	8003288 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
 8002978:	f240 7068 	movw	r0, #1896	; 0x768
 800297c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8002980:	f000 fc82 	bl	8003288 <vListInitialise>
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
 8002984:	f240 7080 	movw	r0, #1920	; 0x780
 8002988:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800298c:	f000 fc7c 	bl	8003288 <vListInitialise>
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8002990:	f240 734c 	movw	r3, #1868	; 0x74c
 8002994:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002998:	f240 7224 	movw	r2, #1828	; 0x724
 800299c:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80029a0:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80029a2:	f240 7350 	movw	r3, #1872	; 0x750
 80029a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80029aa:	f240 7238 	movw	r2, #1848	; 0x738
 80029ae:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80029b2:	601a      	str	r2, [r3, #0]
}
 80029b4:	f107 0708 	add.w	r7, r7, #8
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bd80      	pop	{r7, pc}

080029bc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b082      	sub	sp, #8
 80029c0:	af00      	add	r7, sp, #0
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		if( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
 80029c2:	f240 737c 	movw	r3, #1916	; 0x77c
 80029c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d03c      	beq.n	8002a4a <prvCheckTasksWaitingTermination+0x8e>
		{
			vTaskSuspendAll();
 80029d0:	f7ff fc18 	bl	8002204 <vTaskSuspendAll>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 80029d4:	f240 7368 	movw	r3, #1896	; 0x768
 80029d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	bf14      	ite	ne
 80029e2:	2300      	movne	r3, #0
 80029e4:	2301      	moveq	r3, #1
 80029e6:	607b      	str	r3, [r7, #4]
			xTaskResumeAll();
 80029e8:	f7ff fc1e 	bl	8002228 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d12b      	bne.n	8002a4a <prvCheckTasksWaitingTermination+0x8e>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
 80029f2:	f000 fd97 	bl	8003524 <vPortEnterCritical>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
 80029f6:	f240 7368 	movw	r3, #1896	; 0x768
 80029fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80029fe:	68db      	ldr	r3, [r3, #12]
 8002a00:	68db      	ldr	r3, [r3, #12]
 8002a02:	603b      	str	r3, [r7, #0]
					vListRemove( &( pxTCB->xGenericListItem ) );
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	f103 0304 	add.w	r3, r3, #4
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	f000 fccc 	bl	80033a8 <vListRemove>
					--uxCurrentNumberOfTasks;
 8002a10:	f240 7398 	movw	r3, #1944	; 0x798
 8002a14:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f103 32ff 	add.w	r2, r3, #4294967295
 8002a1e:	f240 7398 	movw	r3, #1944	; 0x798
 8002a22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a26:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
 8002a28:	f240 737c 	movw	r3, #1916	; 0x77c
 8002a2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f103 32ff 	add.w	r2, r3, #4294967295
 8002a36:	f240 737c 	movw	r3, #1916	; 0x77c
 8002a3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a3e:	601a      	str	r2, [r3, #0]
				}
				taskEXIT_CRITICAL();
 8002a40:	f000 fd86 	bl	8003550 <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 8002a44:	6838      	ldr	r0, [r7, #0]
 8002a46:	f000 f885 	bl	8002b54 <prvDeleteTCB>
			}
		}
	}
	#endif
}
 8002a4a:	f107 0708 	add.w	r7, r7, #8
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}
 8002a52:	bf00      	nop

08002a54 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b082      	sub	sp, #8
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
 8002a5c:	f240 63bc 	movw	r3, #1724	; 0x6bc
 8002a60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	687a      	ldr	r2, [r7, #4]
 8002a68:	605a      	str	r2, [r3, #4]

	if( xTimeToWake < xTickCount )
 8002a6a:	f240 739c 	movw	r3, #1948	; 0x79c
 8002a6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	687a      	ldr	r2, [r7, #4]
 8002a76:	429a      	cmp	r2, r3
 8002a78:	d210      	bcs.n	8002a9c <prvAddCurrentTaskToDelayedList+0x48>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
 8002a7a:	f240 7350 	movw	r3, #1872	; 0x750
 8002a7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a82:	681a      	ldr	r2, [r3, #0]
 8002a84:	f240 63bc 	movw	r3, #1724	; 0x6bc
 8002a88:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f103 0304 	add.w	r3, r3, #4
 8002a92:	4610      	mov	r0, r2
 8002a94:	4619      	mov	r1, r3
 8002a96:	f000 fc4d 	bl	8003334 <vListInsert>
 8002a9a:	e01d      	b.n	8002ad8 <prvAddCurrentTaskToDelayedList+0x84>
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
 8002a9c:	f240 734c 	movw	r3, #1868	; 0x74c
 8002aa0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002aa4:	681a      	ldr	r2, [r3, #0]
 8002aa6:	f240 63bc 	movw	r3, #1724	; 0x6bc
 8002aaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f103 0304 	add.w	r3, r3, #4
 8002ab4:	4610      	mov	r0, r2
 8002ab6:	4619      	mov	r1, r3
 8002ab8:	f000 fc3c 	bl	8003334 <vListInsert>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
 8002abc:	f240 5334 	movw	r3, #1332	; 0x534
 8002ac0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	687a      	ldr	r2, [r7, #4]
 8002ac8:	429a      	cmp	r2, r3
 8002aca:	d205      	bcs.n	8002ad8 <prvAddCurrentTaskToDelayedList+0x84>
		{
			xNextTaskUnblockTime = xTimeToWake;
 8002acc:	f240 5334 	movw	r3, #1332	; 0x534
 8002ad0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ad4:	687a      	ldr	r2, [r7, #4]
 8002ad6:	601a      	str	r2, [r3, #0]
		}
	}
}
 8002ad8:	f107 0708 	add.w	r7, r7, #8
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}

08002ae0 <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static tskTCB *prvAllocateTCBAndStack( unsigned short usStackDepth, portSTACK_TYPE *puxStackBuffer )
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b084      	sub	sp, #16
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	6039      	str	r1, [r7, #0]
 8002aea:	80fb      	strh	r3, [r7, #6]
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
 8002aec:	f04f 0050 	mov.w	r0, #80	; 0x50
 8002af0:	f7fd fba6 	bl	8000240 <malloc>
 8002af4:	4603      	mov	r3, r0
 8002af6:	60fb      	str	r3, [r7, #12]

	if( pxNewTCB != NULL )
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d023      	beq.n	8002b46 <prvAllocateTCBAndStack+0x66>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d107      	bne.n	8002b14 <prvAllocateTCBAndStack+0x34>
 8002b04:	88fb      	ldrh	r3, [r7, #6]
 8002b06:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	f7fd fb98 	bl	8000240 <malloc>
 8002b10:	4603      	mov	r3, r0
 8002b12:	e000      	b.n	8002b16 <prvAllocateTCBAndStack+0x36>
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	68fa      	ldr	r2, [r7, #12]
 8002b18:	6313      	str	r3, [r2, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d106      	bne.n	8002b30 <prvAllocateTCBAndStack+0x50>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
 8002b22:	68f8      	ldr	r0, [r7, #12]
 8002b24:	f7fd fb94 	bl	8000250 <free>
			pxNewTCB = NULL;
 8002b28:	f04f 0300 	mov.w	r3, #0
 8002b2c:	60fb      	str	r3, [r7, #12]
 8002b2e:	e00a      	b.n	8002b46 <prvAllocateTCBAndStack+0x66>
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b34:	88fb      	ldrh	r3, [r7, #6]
 8002b36:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002b3a:	4610      	mov	r0, r2
 8002b3c:	f04f 01a5 	mov.w	r1, #165	; 0xa5
 8002b40:	461a      	mov	r2, r3
 8002b42:	f7fd fec5 	bl	80008d0 <memset>
		}
	}

	return pxNewTCB;
 8002b46:	68fb      	ldr	r3, [r7, #12]
}
 8002b48:	4618      	mov	r0, r3
 8002b4a:	f107 0710 	add.w	r7, r7, #16
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	bf00      	nop

08002b54 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( tskTCB *pxTCB )
	{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b082      	sub	sp, #8
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b60:	4618      	mov	r0, r3
 8002b62:	f7fd fb75 	bl	8000250 <free>
		vPortFree( pxTCB );
 8002b66:	6878      	ldr	r0, [r7, #4]
 8002b68:	f7fd fb72 	bl	8000250 <free>
	}
 8002b6c:	f107 0708 	add.w	r7, r7, #8
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bd80      	pop	{r7, pc}

08002b74 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	xTaskHandle xTaskGetCurrentTaskHandle( void )
	{
 8002b74:	b480      	push	{r7}
 8002b76:	b083      	sub	sp, #12
 8002b78:	af00      	add	r7, sp, #0
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8002b7a:	f240 63bc 	movw	r3, #1724	; 0x6bc
 8002b7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	607b      	str	r3, [r7, #4]

		return xReturn;
 8002b86:	687b      	ldr	r3, [r7, #4]
	}
 8002b88:	4618      	mov	r0, r3
 8002b8a:	f107 070c 	add.w	r7, r7, #12
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bc80      	pop	{r7}
 8002b92:	4770      	bx	lr

08002b94 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b084      	sub	sp, #16
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	60fb      	str	r3, [r7, #12]

		configASSERT( pxMutexHolder );

		if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ba4:	f240 63bc 	movw	r3, #1724	; 0x6bc
 8002ba8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bb0:	429a      	cmp	r2, r3
 8002bb2:	d257      	bcs.n	8002c64 <vTaskPriorityInherit+0xd0>
		{
			/* Adjust the mutex holder state to account for its new priority. */
			listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
 8002bb4:	f240 63bc 	movw	r3, #1724	; 0x6bc
 8002bb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bc0:	f1c3 0205 	rsb	r2, r3, #5
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	619a      	str	r2, [r3, #24]

			/* If the task being modified is in the ready state it will need to
			be moved in to a new list. */
			if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	6959      	ldr	r1, [r3, #20]
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bd0:	4613      	mov	r3, r2
 8002bd2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002bd6:	189b      	adds	r3, r3, r2
 8002bd8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002bdc:	461a      	mov	r2, r3
 8002bde:	f240 63c0 	movw	r3, #1728	; 0x6c0
 8002be2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002be6:	18d3      	adds	r3, r2, r3
 8002be8:	4299      	cmp	r1, r3
 8002bea:	d133      	bne.n	8002c54 <vTaskPriorityInherit+0xc0>
			{
				vListRemove( &( pxTCB->xGenericListItem ) );
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	f103 0304 	add.w	r3, r3, #4
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f000 fbd8 	bl	80033a8 <vListRemove>

				/* Inherit the priority before being moved into the new list. */
				pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8002bf8:	f240 63bc 	movw	r3, #1724	; 0x6bc
 8002bfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	62da      	str	r2, [r3, #44]	; 0x2c
				prvAddTaskToReadyQueue( pxTCB );
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c0c:	f240 73a4 	movw	r3, #1956	; 0x7a4
 8002c10:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	429a      	cmp	r2, r3
 8002c18:	d906      	bls.n	8002c28 <vTaskPriorityInherit+0x94>
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c1e:	f240 73a4 	movw	r3, #1956	; 0x7a4
 8002c22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c26:	601a      	str	r2, [r3, #0]
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c2c:	4613      	mov	r3, r2
 8002c2e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002c32:	189b      	adds	r3, r3, r2
 8002c34:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002c38:	461a      	mov	r2, r3
 8002c3a:	f240 63c0 	movw	r3, #1728	; 0x6c0
 8002c3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c42:	18d2      	adds	r2, r2, r3
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	f103 0304 	add.w	r3, r3, #4
 8002c4a:	4610      	mov	r0, r2
 8002c4c:	4619      	mov	r1, r3
 8002c4e:	f000 fb49 	bl	80032e4 <vListInsertEnd>
 8002c52:	e007      	b.n	8002c64 <vTaskPriorityInherit+0xd0>
			}
			else
			{
				/* Just inherit the priority. */
				pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8002c54:	f240 63bc 	movw	r3, #1724	; 0x6bc
 8002c58:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	62da      	str	r2, [r3, #44]	; 0x2c
			}
		}
	}
 8002c64:	f107 0710 	add.w	r7, r7, #16
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}

08002c6c <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b084      	sub	sp, #16
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d03a      	beq.n	8002cf4 <vTaskPriorityDisinherit+0x88>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c86:	429a      	cmp	r2, r3
 8002c88:	d034      	beq.n	8002cf4 <vTaskPriorityDisinherit+0x88>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				vListRemove( &( pxTCB->xGenericListItem ) );
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	f103 0304 	add.w	r3, r3, #4
 8002c90:	4618      	mov	r0, r3
 8002c92:	f000 fb89 	bl	80033a8 <vListRemove>

				/* Disinherit the priority before adding ourselves into the new
				ready list. */
				pxTCB->uxPriority = pxTCB->uxBasePriority;
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	62da      	str	r2, [r3, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ca2:	f1c3 0205 	rsb	r2, r3, #5
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	619a      	str	r2, [r3, #24]
				prvAddTaskToReadyQueue( pxTCB );
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002cae:	f240 73a4 	movw	r3, #1956	; 0x7a4
 8002cb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	429a      	cmp	r2, r3
 8002cba:	d906      	bls.n	8002cca <vTaskPriorityDisinherit+0x5e>
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002cc0:	f240 73a4 	movw	r3, #1956	; 0x7a4
 8002cc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002cc8:	601a      	str	r2, [r3, #0]
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002cce:	4613      	mov	r3, r2
 8002cd0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002cd4:	189b      	adds	r3, r3, r2
 8002cd6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002cda:	461a      	mov	r2, r3
 8002cdc:	f240 63c0 	movw	r3, #1728	; 0x6c0
 8002ce0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ce4:	18d2      	adds	r2, r2, r3
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	f103 0304 	add.w	r3, r3, #4
 8002cec:	4610      	mov	r0, r2
 8002cee:	4619      	mov	r1, r3
 8002cf0:	f000 faf8 	bl	80032e4 <vListInsertEnd>
			}
		}
	}
 8002cf4:	f107 0710 	add.w	r7, r7, #16
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bd80      	pop	{r7, pc}

08002cfc <xQueueCreate>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

xQueueHandle xQueueCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize )
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b086      	sub	sp, #24
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
 8002d04:	6039      	str	r1, [r7, #0]
xQUEUE *pxNewQueue;
size_t xQueueSizeInBytes;
xQueueHandle xReturn = NULL;
 8002d06:	f04f 0300 	mov.w	r3, #0
 8002d0a:	617b      	str	r3, [r7, #20]

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d056      	beq.n	8002dc0 <xQueueCreate+0xc4>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
 8002d12:	f04f 004c 	mov.w	r0, #76	; 0x4c
 8002d16:	f7fd fa93 	bl	8000240 <malloc>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	613b      	str	r3, [r7, #16]
		if( pxNewQueue != NULL )
 8002d1e:	693b      	ldr	r3, [r7, #16]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d04d      	beq.n	8002dc0 <xQueueCreate+0xc4>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	683a      	ldr	r2, [r7, #0]
 8002d28:	fb02 f303 	mul.w	r3, r2, r3
 8002d2c:	f103 0301 	add.w	r3, r3, #1
 8002d30:	60fb      	str	r3, [r7, #12]

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
 8002d32:	68f8      	ldr	r0, [r7, #12]
 8002d34:	f7fd fa84 	bl	8000240 <malloc>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	461a      	mov	r2, r3
 8002d3c:	693b      	ldr	r3, [r7, #16]
 8002d3e:	601a      	str	r2, [r3, #0]
			if( pxNewQueue->pcHead != NULL )
 8002d40:	693b      	ldr	r3, [r7, #16]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d038      	beq.n	8002dba <xQueueCreate+0xbe>
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->pcTail = pxNewQueue->pcHead + ( uxQueueLength * uxItemSize );
 8002d48:	693b      	ldr	r3, [r7, #16]
 8002d4a:	681a      	ldr	r2, [r3, #0]
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6839      	ldr	r1, [r7, #0]
 8002d50:	fb01 f303 	mul.w	r3, r1, r3
 8002d54:	18d2      	adds	r2, r2, r3
 8002d56:	693b      	ldr	r3, [r7, #16]
 8002d58:	605a      	str	r2, [r3, #4]
				pxNewQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
 8002d5a:	693b      	ldr	r3, [r7, #16]
 8002d5c:	f04f 0200 	mov.w	r2, #0
 8002d60:	639a      	str	r2, [r3, #56]	; 0x38
				pxNewQueue->pcWriteTo = pxNewQueue->pcHead;
 8002d62:	693b      	ldr	r3, [r7, #16]
 8002d64:	681a      	ldr	r2, [r3, #0]
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	609a      	str	r2, [r3, #8]
				pxNewQueue->pcReadFrom = pxNewQueue->pcHead + ( ( uxQueueLength - ( unsigned portBASE_TYPE ) 1U ) * uxItemSize );
 8002d6a:	693b      	ldr	r3, [r7, #16]
 8002d6c:	681a      	ldr	r2, [r3, #0]
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	f103 33ff 	add.w	r3, r3, #4294967295
 8002d74:	6839      	ldr	r1, [r7, #0]
 8002d76:	fb01 f303 	mul.w	r3, r1, r3
 8002d7a:	18d2      	adds	r2, r2, r3
 8002d7c:	693b      	ldr	r3, [r7, #16]
 8002d7e:	60da      	str	r2, [r3, #12]
				pxNewQueue->uxLength = uxQueueLength;
 8002d80:	693b      	ldr	r3, [r7, #16]
 8002d82:	687a      	ldr	r2, [r7, #4]
 8002d84:	63da      	str	r2, [r3, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
 8002d86:	693b      	ldr	r3, [r7, #16]
 8002d88:	683a      	ldr	r2, [r7, #0]
 8002d8a:	641a      	str	r2, [r3, #64]	; 0x40
				pxNewQueue->xRxLock = queueUNLOCKED;
 8002d8c:	693b      	ldr	r3, [r7, #16]
 8002d8e:	f04f 32ff 	mov.w	r2, #4294967295
 8002d92:	645a      	str	r2, [r3, #68]	; 0x44
				pxNewQueue->xTxLock = queueUNLOCKED;
 8002d94:	693b      	ldr	r3, [r7, #16]
 8002d96:	f04f 32ff 	mov.w	r2, #4294967295
 8002d9a:	649a      	str	r2, [r3, #72]	; 0x48

				/* Likewise ensure the event queues start with the correct state. */
				vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
 8002d9c:	693b      	ldr	r3, [r7, #16]
 8002d9e:	f103 0310 	add.w	r3, r3, #16
 8002da2:	4618      	mov	r0, r3
 8002da4:	f000 fa70 	bl	8003288 <vListInitialise>
				vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
 8002da8:	693b      	ldr	r3, [r7, #16]
 8002daa:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8002dae:	4618      	mov	r0, r3
 8002db0:	f000 fa6a 	bl	8003288 <vListInitialise>

				traceQUEUE_CREATE( pxNewQueue );
				xReturn = pxNewQueue;
 8002db4:	693b      	ldr	r3, [r7, #16]
 8002db6:	617b      	str	r3, [r7, #20]
 8002db8:	e002      	b.n	8002dc0 <xQueueCreate+0xc4>
			}
			else
			{
				traceQUEUE_CREATE_FAILED();
				vPortFree( pxNewQueue );
 8002dba:	6938      	ldr	r0, [r7, #16]
 8002dbc:	f7fd fa48 	bl	8000250 <free>
		}
	}

	configASSERT( xReturn );

	return xReturn;
 8002dc0:	697b      	ldr	r3, [r7, #20]
}
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	f107 0718 	add.w	r7, r7, #24
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bd80      	pop	{r7, pc}

08002dcc <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b088      	sub	sp, #32
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	60f8      	str	r0, [r7, #12]
 8002dd4:	60b9      	str	r1, [r7, #8]
 8002dd6:	607a      	str	r2, [r7, #4]
 8002dd8:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
 8002dda:	f04f 0300 	mov.w	r3, #0
 8002dde:	61fb      	str	r3, [r7, #28]
 8002de0:	e000      	b.n	8002de4 <xQueueGenericSend+0x18>
			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
 8002de2:	bf00      	nop
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002de4:	f000 fb9e 	bl	8003524 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002df0:	429a      	cmp	r2, r3
 8002df2:	d218      	bcs.n	8002e26 <xQueueGenericSend+0x5a>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002df4:	68f8      	ldr	r0, [r7, #12]
 8002df6:	68b9      	ldr	r1, [r7, #8]
 8002df8:	683a      	ldr	r2, [r7, #0]
 8002dfa:	f000 f93b 	bl	8003074 <prvCopyDataToQueue>

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d00a      	beq.n	8002e1c <xQueueGenericSend+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	f7ff fc55 	bl	80026bc <xTaskRemoveFromEventList>
 8002e12:	4603      	mov	r3, r0
 8002e14:	2b01      	cmp	r3, #1
 8002e16:	d101      	bne.n	8002e1c <xQueueGenericSend+0x50>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
 8002e18:	f000 fb78 	bl	800350c <vPortYieldFromISR>
					}
				}

				taskEXIT_CRITICAL();
 8002e1c:	f000 fb98 	bl	8003550 <vPortExitCritical>

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
 8002e20:	f04f 0301 	mov.w	r3, #1
 8002e24:	e05d      	b.n	8002ee2 <xQueueGenericSend+0x116>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d104      	bne.n	8002e36 <xQueueGenericSend+0x6a>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002e2c:	f000 fb90 	bl	8003550 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002e30:	f04f 0300 	mov.w	r3, #0
 8002e34:	e055      	b.n	8002ee2 <xQueueGenericSend+0x116>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002e36:	69fb      	ldr	r3, [r7, #28]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d107      	bne.n	8002e4c <xQueueGenericSend+0x80>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 8002e3c:	f107 0314 	add.w	r3, r7, #20
 8002e40:	4618      	mov	r0, r3
 8002e42:	f7ff fc9d 	bl	8002780 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002e46:	f04f 0301 	mov.w	r3, #1
 8002e4a:	61fb      	str	r3, [r7, #28]
				}
			}
		}
		taskEXIT_CRITICAL();
 8002e4c:	f000 fb80 	bl	8003550 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002e50:	f7ff f9d8 	bl	8002204 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002e54:	f000 fb66 	bl	8003524 <vPortEnterCritical>
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e60:	d103      	bne.n	8002e6a <xQueueGenericSend+0x9e>
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	f04f 0200 	mov.w	r2, #0
 8002e68:	645a      	str	r2, [r3, #68]	; 0x44
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e72:	d103      	bne.n	8002e7c <xQueueGenericSend+0xb0>
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	f04f 0200 	mov.w	r2, #0
 8002e7a:	649a      	str	r2, [r3, #72]	; 0x48
 8002e7c:	f000 fb68 	bl	8003550 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002e80:	f107 0314 	add.w	r3, r7, #20
 8002e84:	4618      	mov	r0, r3
 8002e86:	f107 0304 	add.w	r3, r7, #4
 8002e8a:	4619      	mov	r1, r3
 8002e8c:	f7ff fc90 	bl	80027b0 <xTaskCheckForTimeOut>
 8002e90:	4603      	mov	r3, r0
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d11e      	bne.n	8002ed4 <xQueueGenericSend+0x108>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002e96:	68f8      	ldr	r0, [r7, #12]
 8002e98:	f000 f9de 	bl	8003258 <prvIsQueueFull>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d012      	beq.n	8002ec8 <xQueueGenericSend+0xfc>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	f103 0210 	add.w	r2, r3, #16
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	4610      	mov	r0, r2
 8002eac:	4619      	mov	r1, r3
 8002eae:	f7ff fbc9 	bl	8002644 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002eb2:	68f8      	ldr	r0, [r7, #12]
 8002eb4:	f000 f96a 	bl	800318c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002eb8:	f7ff f9b6 	bl	8002228 <xTaskResumeAll>
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d18f      	bne.n	8002de2 <xQueueGenericSend+0x16>
				{
					portYIELD_WITHIN_API();
 8002ec2:	f000 fb23 	bl	800350c <vPortYieldFromISR>
			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
 8002ec6:	e78c      	b.n	8002de2 <xQueueGenericSend+0x16>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002ec8:	68f8      	ldr	r0, [r7, #12]
 8002eca:	f000 f95f 	bl	800318c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002ece:	f7ff f9ab 	bl	8002228 <xTaskResumeAll>
			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
 8002ed2:	e786      	b.n	8002de2 <xQueueGenericSend+0x16>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002ed4:	68f8      	ldr	r0, [r7, #12]
 8002ed6:	f000 f959 	bl	800318c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002eda:	f7ff f9a5 	bl	8002228 <xTaskResumeAll>

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002ede:	f04f 0300 	mov.w	r3, #0
		}
	}
}
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	f107 0720 	add.w	r7, r7, #32
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	bd80      	pop	{r7, pc}

08002eec <xQueueGenericReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b088      	sub	sp, #32
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	60f8      	str	r0, [r7, #12]
 8002ef4:	60b9      	str	r1, [r7, #8]
 8002ef6:	607a      	str	r2, [r7, #4]
 8002ef8:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
 8002efa:	f04f 0300 	mov.w	r3, #0
 8002efe:	61fb      	str	r3, [r7, #28]
 8002f00:	e000      	b.n	8002f04 <xQueueGenericReceive+0x18>
			prvUnlockQueue( pxQueue );
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
 8002f02:	bf00      	nop
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8002f04:	f000 fb0e 	bl	8003524 <vPortEnterCritical>
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d03f      	beq.n	8002f90 <xQueueGenericReceive+0xa4>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	68db      	ldr	r3, [r3, #12]
 8002f14:	61bb      	str	r3, [r7, #24]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002f16:	68f8      	ldr	r0, [r7, #12]
 8002f18:	68b9      	ldr	r1, [r7, #8]
 8002f1a:	f000 f90f 	bl	800313c <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d11e      	bne.n	8002f62 <xQueueGenericReceive+0x76>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f28:	f103 32ff 	add.w	r2, r3, #4294967295
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d104      	bne.n	8002f42 <xQueueGenericReceive+0x56>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
 8002f38:	f7ff fe1c 	bl	8002b74 <xTaskGetCurrentTaskHandle>
 8002f3c:	4602      	mov	r2, r0
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	605a      	str	r2, [r3, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	691b      	ldr	r3, [r3, #16]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d01d      	beq.n	8002f86 <xQueueGenericReceive+0x9a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	f103 0310 	add.w	r3, r3, #16
 8002f50:	4618      	mov	r0, r3
 8002f52:	f7ff fbb3 	bl	80026bc <xTaskRemoveFromEventList>
 8002f56:	4603      	mov	r3, r0
 8002f58:	2b01      	cmp	r3, #1
 8002f5a:	d114      	bne.n	8002f86 <xQueueGenericReceive+0x9a>
						{
							portYIELD_WITHIN_API();
 8002f5c:	f000 fad6 	bl	800350c <vPortYieldFromISR>
 8002f60:	e011      	b.n	8002f86 <xQueueGenericReceive+0x9a>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	69ba      	ldr	r2, [r7, #24]
 8002f66:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d00a      	beq.n	8002f86 <xQueueGenericReceive+0x9a>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8002f76:	4618      	mov	r0, r3
 8002f78:	f7ff fba0 	bl	80026bc <xTaskRemoveFromEventList>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d001      	beq.n	8002f86 <xQueueGenericReceive+0x9a>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
 8002f82:	f000 fac3 	bl	800350c <vPortYieldFromISR>
						}
					}

				}

				taskEXIT_CRITICAL();
 8002f86:	f000 fae3 	bl	8003550 <vPortExitCritical>
				return pdPASS;
 8002f8a:	f04f 0301 	mov.w	r3, #1
 8002f8e:	e06b      	b.n	8003068 <xQueueGenericReceive+0x17c>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d104      	bne.n	8002fa0 <xQueueGenericReceive+0xb4>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002f96:	f000 fadb 	bl	8003550 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002f9a:	f04f 0300 	mov.w	r3, #0
 8002f9e:	e063      	b.n	8003068 <xQueueGenericReceive+0x17c>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002fa0:	69fb      	ldr	r3, [r7, #28]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d107      	bne.n	8002fb6 <xQueueGenericReceive+0xca>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 8002fa6:	f107 0310 	add.w	r3, r7, #16
 8002faa:	4618      	mov	r0, r3
 8002fac:	f7ff fbe8 	bl	8002780 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002fb0:	f04f 0301 	mov.w	r3, #1
 8002fb4:	61fb      	str	r3, [r7, #28]
				}
			}
		}
		taskEXIT_CRITICAL();
 8002fb6:	f000 facb 	bl	8003550 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002fba:	f7ff f923 	bl	8002204 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002fbe:	f000 fab1 	bl	8003524 <vPortEnterCritical>
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fca:	d103      	bne.n	8002fd4 <xQueueGenericReceive+0xe8>
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	f04f 0200 	mov.w	r2, #0
 8002fd2:	645a      	str	r2, [r3, #68]	; 0x44
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002fd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fdc:	d103      	bne.n	8002fe6 <xQueueGenericReceive+0xfa>
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	f04f 0200 	mov.w	r2, #0
 8002fe4:	649a      	str	r2, [r3, #72]	; 0x48
 8002fe6:	f000 fab3 	bl	8003550 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002fea:	f107 0310 	add.w	r3, r7, #16
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f107 0304 	add.w	r3, r7, #4
 8002ff4:	4619      	mov	r1, r3
 8002ff6:	f7ff fbdb 	bl	80027b0 <xTaskCheckForTimeOut>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d12c      	bne.n	800305a <xQueueGenericReceive+0x16e>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003000:	68f8      	ldr	r0, [r7, #12]
 8003002:	f000 f913 	bl	800322c <prvIsQueueEmpty>
 8003006:	4603      	mov	r3, r0
 8003008:	2b00      	cmp	r3, #0
 800300a:	d020      	beq.n	800304e <xQueueGenericReceive+0x162>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	2b00      	cmp	r3, #0
 8003012:	d108      	bne.n	8003026 <xQueueGenericReceive+0x13a>
					{
						portENTER_CRITICAL();
 8003014:	f000 fa86 	bl	8003524 <vPortEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	4618      	mov	r0, r3
 800301e:	f7ff fdb9 	bl	8002b94 <vTaskPriorityInherit>
						}
						portEXIT_CRITICAL();
 8003022:	f000 fa95 	bl	8003550 <vPortExitCritical>
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	f103 0224 	add.w	r2, r3, #36	; 0x24
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	4610      	mov	r0, r2
 8003030:	4619      	mov	r1, r3
 8003032:	f7ff fb07 	bl	8002644 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003036:	68f8      	ldr	r0, [r7, #12]
 8003038:	f000 f8a8 	bl	800318c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800303c:	f7ff f8f4 	bl	8002228 <xTaskResumeAll>
 8003040:	4603      	mov	r3, r0
 8003042:	2b00      	cmp	r3, #0
 8003044:	f47f af5d 	bne.w	8002f02 <xQueueGenericReceive+0x16>
				{
					portYIELD_WITHIN_API();
 8003048:	f000 fa60 	bl	800350c <vPortYieldFromISR>
			prvUnlockQueue( pxQueue );
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
 800304c:	e759      	b.n	8002f02 <xQueueGenericReceive+0x16>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800304e:	68f8      	ldr	r0, [r7, #12]
 8003050:	f000 f89c 	bl	800318c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003054:	f7ff f8e8 	bl	8002228 <xTaskResumeAll>
			prvUnlockQueue( pxQueue );
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
 8003058:	e753      	b.n	8002f02 <xQueueGenericReceive+0x16>
				( void ) xTaskResumeAll();
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
 800305a:	68f8      	ldr	r0, [r7, #12]
 800305c:	f000 f896 	bl	800318c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003060:	f7ff f8e2 	bl	8002228 <xTaskResumeAll>
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
 8003064:	f04f 0300 	mov.w	r3, #0
		}
	}
}
 8003068:	4618      	mov	r0, r3
 800306a:	f107 0720 	add.w	r7, r7, #32
 800306e:	46bd      	mov	sp, r7
 8003070:	bd80      	pop	{r7, pc}
 8003072:	bf00      	nop

08003074 <prvCopyDataToQueue>:
	vPortFree( pxQueue );
}
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b084      	sub	sp, #16
 8003078:	af00      	add	r7, sp, #0
 800307a:	60f8      	str	r0, [r7, #12]
 800307c:	60b9      	str	r1, [r7, #8]
 800307e:	607a      	str	r2, [r7, #4]
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003084:	2b00      	cmp	r3, #0
 8003086:	d10d      	bne.n	80030a4 <prvCopyDataToQueue+0x30>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d14a      	bne.n	8003126 <prvCopyDataToQueue+0xb2>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	4618      	mov	r0, r3
 8003096:	f7ff fde9 	bl	8002c6c <vTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	f04f 0200 	mov.w	r2, #0
 80030a0:	605a      	str	r2, [r3, #4]
 80030a2:	e040      	b.n	8003126 <prvCopyDataToQueue+0xb2>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d11b      	bne.n	80030e2 <prvCopyDataToQueue+0x6e>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	6899      	ldr	r1, [r3, #8]
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030b2:	68ba      	ldr	r2, [r7, #8]
 80030b4:	4608      	mov	r0, r1
 80030b6:	4611      	mov	r1, r2
 80030b8:	461a      	mov	r2, r3
 80030ba:	f7fd fb91 	bl	80007e0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	689a      	ldr	r2, [r3, #8]
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030c6:	18d2      	adds	r2, r2, r3
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	689a      	ldr	r2, [r3, #8]
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	429a      	cmp	r2, r3
 80030d6:	d326      	bcc.n	8003126 <prvCopyDataToQueue+0xb2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	681a      	ldr	r2, [r3, #0]
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	609a      	str	r2, [r3, #8]
 80030e0:	e021      	b.n	8003126 <prvCopyDataToQueue+0xb2>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	68d9      	ldr	r1, [r3, #12]
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ea:	68ba      	ldr	r2, [r7, #8]
 80030ec:	4608      	mov	r0, r1
 80030ee:	4611      	mov	r1, r2
 80030f0:	461a      	mov	r2, r3
 80030f2:	f7fd fb75 	bl	80007e0 <memcpy>
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	68da      	ldr	r2, [r3, #12]
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030fe:	f1c3 0300 	rsb	r3, r3, #0
 8003102:	18d2      	adds	r2, r2, r3
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	60da      	str	r2, [r3, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	68da      	ldr	r2, [r3, #12]
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	429a      	cmp	r2, r3
 8003112:	d208      	bcs.n	8003126 <prvCopyDataToQueue+0xb2>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	685a      	ldr	r2, [r3, #4]
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800311c:	f1c3 0300 	rsb	r3, r3, #0
 8003120:	18d2      	adds	r2, r2, r3
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	60da      	str	r2, [r3, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800312a:	f103 0201 	add.w	r2, r3, #1
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	639a      	str	r2, [r3, #56]	; 0x38
}
 8003132:	f107 0710 	add.w	r7, r7, #16
 8003136:	46bd      	mov	sp, r7
 8003138:	bd80      	pop	{r7, pc}
 800313a:	bf00      	nop

0800313c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b082      	sub	sp, #8
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
 8003144:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d01a      	beq.n	8003184 <prvCopyDataFromQueue+0x48>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	68da      	ldr	r2, [r3, #12]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003156:	18d2      	adds	r2, r2, r3
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	60da      	str	r2, [r3, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	68da      	ldr	r2, [r3, #12]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	429a      	cmp	r2, r3
 8003166:	d303      	bcc.n	8003170 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681a      	ldr	r2, [r3, #0]
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	60da      	str	r2, [r3, #12]
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	68da      	ldr	r2, [r3, #12]
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003178:	6839      	ldr	r1, [r7, #0]
 800317a:	4608      	mov	r0, r1
 800317c:	4611      	mov	r1, r2
 800317e:	461a      	mov	r2, r3
 8003180:	f7fd fb2e 	bl	80007e0 <memcpy>
	}
}
 8003184:	f107 0708 	add.w	r7, r7, #8
 8003188:	46bd      	mov	sp, r7
 800318a:	bd80      	pop	{r7, pc}

0800318c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b082      	sub	sp, #8
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003194:	f000 f9c6 	bl	8003524 <vPortEnterCritical>
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
 8003198:	e014      	b.n	80031c4 <prvUnlockQueue+0x38>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d015      	beq.n	80031ce <prvUnlockQueue+0x42>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	f103 0324 	add.w	r3, r3, #36	; 0x24
 80031a8:	4618      	mov	r0, r3
 80031aa:	f7ff fa87 	bl	80026bc <xTaskRemoveFromEventList>
 80031ae:	4603      	mov	r3, r0
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d001      	beq.n	80031b8 <prvUnlockQueue+0x2c>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
 80031b4:	f7ff fb4e 	bl	8002854 <vTaskMissedYield>
				}

				--( pxQueue->xTxLock );
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031bc:	f103 32ff 	add.w	r2, r3, #4294967295
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	649a      	str	r2, [r3, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	dce6      	bgt.n	800319a <prvUnlockQueue+0xe>
 80031cc:	e000      	b.n	80031d0 <prvUnlockQueue+0x44>

				--( pxQueue->xTxLock );
			}
			else
			{
				break;
 80031ce:	bf00      	nop
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	f04f 32ff 	mov.w	r2, #4294967295
 80031d6:	649a      	str	r2, [r3, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
 80031d8:	f000 f9ba 	bl	8003550 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80031dc:	f000 f9a2 	bl	8003524 <vPortEnterCritical>
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
 80031e0:	e014      	b.n	800320c <prvUnlockQueue+0x80>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	691b      	ldr	r3, [r3, #16]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d015      	beq.n	8003216 <prvUnlockQueue+0x8a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	f103 0310 	add.w	r3, r3, #16
 80031f0:	4618      	mov	r0, r3
 80031f2:	f7ff fa63 	bl	80026bc <xTaskRemoveFromEventList>
 80031f6:	4603      	mov	r3, r0
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d001      	beq.n	8003200 <prvUnlockQueue+0x74>
				{
					vTaskMissedYield();
 80031fc:	f7ff fb2a 	bl	8002854 <vTaskMissedYield>
				}

				--( pxQueue->xRxLock );
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003204:	f103 32ff 	add.w	r2, r3, #4294967295
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	645a      	str	r2, [r3, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003210:	2b00      	cmp	r3, #0
 8003212:	dce6      	bgt.n	80031e2 <prvUnlockQueue+0x56>
 8003214:	e000      	b.n	8003218 <prvUnlockQueue+0x8c>

				--( pxQueue->xRxLock );
			}
			else
			{
				break;
 8003216:	bf00      	nop
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	f04f 32ff 	mov.w	r2, #4294967295
 800321e:	645a      	str	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003220:	f000 f996 	bl	8003550 <vPortExitCritical>
}
 8003224:	f107 0708 	add.w	r7, r7, #8
 8003228:	46bd      	mov	sp, r7
 800322a:	bd80      	pop	{r7, pc}

0800322c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b084      	sub	sp, #16
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
 8003234:	f000 f976 	bl	8003524 <vPortEnterCritical>
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800323c:	2b00      	cmp	r3, #0
 800323e:	bf14      	ite	ne
 8003240:	2300      	movne	r3, #0
 8003242:	2301      	moveq	r3, #1
 8003244:	60fb      	str	r3, [r7, #12]
	taskEXIT_CRITICAL();
 8003246:	f000 f983 	bl	8003550 <vPortExitCritical>

	return xReturn;
 800324a:	68fb      	ldr	r3, [r7, #12]
}
 800324c:	4618      	mov	r0, r3
 800324e:	f107 0710 	add.w	r7, r7, #16
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}
 8003256:	bf00      	nop

08003258 <prvIsQueueFull>:
	return xReturn;
}
/*-----------------------------------------------------------*/

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b084      	sub	sp, #16
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
 8003260:	f000 f960 	bl	8003524 <vPortEnterCritical>
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800326c:	429a      	cmp	r2, r3
 800326e:	bf14      	ite	ne
 8003270:	2300      	movne	r3, #0
 8003272:	2301      	moveq	r3, #1
 8003274:	60fb      	str	r3, [r7, #12]
	taskEXIT_CRITICAL();
 8003276:	f000 f96b 	bl	8003550 <vPortExitCritical>

	return xReturn;
 800327a:	68fb      	ldr	r3, [r7, #12]
}
 800327c:	4618      	mov	r0, r3
 800327e:	f107 0710 	add.w	r7, r7, #16
 8003282:	46bd      	mov	sp, r7
 8003284:	bd80      	pop	{r7, pc}
 8003286:	bf00      	nop

08003288 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( xList *pxList )
{
 8003288:	b480      	push	{r7}
 800328a:	b083      	sub	sp, #12
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	f103 0208 	add.w	r2, r3, #8
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	f04f 32ff 	mov.w	r2, #4294967295
 80032a0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	f103 0208 	add.w	r2, r3, #8
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	f103 0208 	add.w	r2, r3, #8
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	f04f 0200 	mov.w	r2, #0
 80032bc:	601a      	str	r2, [r3, #0]
}
 80032be:	f107 070c 	add.w	r7, r7, #12
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bc80      	pop	{r7}
 80032c6:	4770      	bx	lr

080032c8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
 80032c8:	b480      	push	{r7}
 80032ca:	b083      	sub	sp, #12
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	f04f 0200 	mov.w	r2, #0
 80032d6:	611a      	str	r2, [r3, #16]
}
 80032d8:	f107 070c 	add.w	r7, r7, #12
 80032dc:	46bd      	mov	sp, r7
 80032de:	bc80      	pop	{r7}
 80032e0:	4770      	bx	lr
 80032e2:	bf00      	nop

080032e4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( xList *pxList, xListItem *pxNewListItem )
{
 80032e4:	b480      	push	{r7}
 80032e6:	b085      	sub	sp, #20
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
 80032ec:	6039      	str	r1, [r7, #0]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	60fb      	str	r3, [r7, #12]

	pxNewListItem->pxNext = pxIndex->pxNext;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	685a      	ldr	r2, [r3, #4]
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	685a      	ldr	r2, [r3, #4]
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	609a      	str	r2, [r3, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	683a      	ldr	r2, [r7, #0]
 800330a:	609a      	str	r2, [r3, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	683a      	ldr	r2, [r7, #0]
 8003310:	605a      	str	r2, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	683a      	ldr	r2, [r7, #0]
 8003316:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	687a      	ldr	r2, [r7, #4]
 800331c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f103 0201 	add.w	r2, r3, #1
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	601a      	str	r2, [r3, #0]
}
 800332a:	f107 0714 	add.w	r7, r7, #20
 800332e:	46bd      	mov	sp, r7
 8003330:	bc80      	pop	{r7}
 8003332:	4770      	bx	lr

08003334 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
 8003334:	b480      	push	{r7}
 8003336:	b085      	sub	sp, #20
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
 800333c:	6039      	str	r1, [r7, #0]
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	60bb      	str	r3, [r7, #8]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003344:	68bb      	ldr	r3, [r7, #8]
 8003346:	f1b3 3fff 	cmp.w	r3, #4294967295
 800334a:	d103      	bne.n	8003354 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	691b      	ldr	r3, [r3, #16]
 8003350:	60fb      	str	r3, [r7, #12]
 8003352:	e00d      	b.n	8003370 <vListInsert+0x3c>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/
		
		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	f103 0308 	add.w	r3, r3, #8
 800335a:	60fb      	str	r3, [r7, #12]
 800335c:	e002      	b.n	8003364 <vListInsert+0x30>
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	60fb      	str	r3, [r7, #12]
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	681a      	ldr	r2, [r3, #0]
 800336a:	68bb      	ldr	r3, [r7, #8]
 800336c:	429a      	cmp	r2, r3
 800336e:	d9f6      	bls.n	800335e <vListInsert+0x2a>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	685a      	ldr	r2, [r3, #4]
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	683a      	ldr	r2, [r7, #0]
 800337e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	68fa      	ldr	r2, [r7, #12]
 8003384:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	683a      	ldr	r2, [r7, #0]
 800338a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	687a      	ldr	r2, [r7, #4]
 8003390:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f103 0201 	add.w	r2, r3, #1
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	601a      	str	r2, [r3, #0]
}
 800339e:	f107 0714 	add.w	r7, r7, #20
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bc80      	pop	{r7}
 80033a6:	4770      	bx	lr

080033a8 <vListRemove>:
/*-----------------------------------------------------------*/

void vListRemove( xListItem *pxItemToRemove )
{
 80033a8:	b480      	push	{r7}
 80033aa:	b085      	sub	sp, #20
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	685b      	ldr	r3, [r3, #4]
 80033b4:	687a      	ldr	r2, [r7, #4]
 80033b6:	6892      	ldr	r2, [r2, #8]
 80033b8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	689b      	ldr	r3, [r3, #8]
 80033be:	687a      	ldr	r2, [r7, #4]
 80033c0:	6852      	ldr	r2, [r2, #4]
 80033c2:	605a      	str	r2, [r3, #4]
	
	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	691b      	ldr	r3, [r3, #16]
 80033c8:	60fb      	str	r3, [r7, #12]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	685a      	ldr	r2, [r3, #4]
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	429a      	cmp	r2, r3
 80033d2:	d103      	bne.n	80033dc <vListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	689a      	ldr	r2, [r3, #8]
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	605a      	str	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	f04f 0200 	mov.w	r2, #0
 80033e2:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f103 32ff 	add.w	r2, r3, #4294967295
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	601a      	str	r2, [r3, #0]
}
 80033f0:	f107 0714 	add.w	r7, r7, #20
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bc80      	pop	{r7}
 80033f8:	4770      	bx	lr
 80033fa:	bf00      	nop

080033fc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
 80033fc:	b480      	push	{r7}
 80033fe:	b085      	sub	sp, #20
 8003400:	af00      	add	r7, sp, #0
 8003402:	60f8      	str	r0, [r7, #12]
 8003404:	60b9      	str	r1, [r7, #8]
 8003406:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	f1a3 0304 	sub.w	r3, r3, #4
 800340e:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003416:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	f1a3 0304 	sub.w	r3, r3, #4
 800341e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
 8003420:	68ba      	ldr	r2, [r7, #8]
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	f1a3 0304 	sub.w	r3, r3, #4
 800342c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = 0;	/* LR */
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	f04f 0200 	mov.w	r2, #0
 8003434:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	f1a3 0314 	sub.w	r3, r3, #20
 800343c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
 800343e:	687a      	ldr	r2, [r7, #4]
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	f1a3 0304 	sub.w	r3, r3, #4
 800344a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	f06f 0202 	mvn.w	r2, #2
 8003452:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	f1a3 0320 	sub.w	r3, r3, #32
 800345a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800345c:	68fb      	ldr	r3, [r7, #12]
}
 800345e:	4618      	mov	r0, r3
 8003460:	f107 0714 	add.w	r7, r7, #20
 8003464:	46bd      	mov	sp, r7
 8003466:	bc80      	pop	{r7}
 8003468:	4770      	bx	lr
 800346a:	bf00      	nop

0800346c <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800346c:	4b05      	ldr	r3, [pc, #20]	; (8003484 <pxCurrentTCBConst2>)
 800346e:	6819      	ldr	r1, [r3, #0]
 8003470:	6808      	ldr	r0, [r1, #0]
 8003472:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003476:	f380 8809 	msr	PSP, r0
 800347a:	f04f 0000 	mov.w	r0, #0
 800347e:	f380 8811 	msr	BASEPRI, r0
 8003482:	4770      	bx	lr

08003484 <pxCurrentTCBConst2>:
 8003484:	200006bc 	.word	0x200006bc

08003488 <vPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void vPortStartFirstTask( void )
{
	__asm volatile(
 8003488:	4803      	ldr	r0, [pc, #12]	; (8003498 <vPortStartFirstTask+0x10>)
 800348a:	6800      	ldr	r0, [r0, #0]
 800348c:	6800      	ldr	r0, [r0, #0]
 800348e:	f380 8808 	msr	MSP, r0
 8003492:	b662      	cpsie	i
 8003494:	df00      	svc	0
 8003496:	bf00      	nop
 8003498:	e000ed08 	.word	0xe000ed08

0800349c <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
 800349c:	b580      	push	{r7, lr}
 800349e:	af00      	add	r7, sp, #0
	/* Make PendSV and SysTick the lowest priority interrupts. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 80034a0:	f64e 5320 	movw	r3, #60704	; 0xed20
 80034a4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80034a8:	f64e 5220 	movw	r2, #60704	; 0xed20
 80034ac:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80034b0:	6812      	ldr	r2, [r2, #0]
 80034b2:	f442 027f 	orr.w	r2, r2, #16711680	; 0xff0000
 80034b6:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 80034b8:	f64e 5320 	movw	r3, #60704	; 0xed20
 80034bc:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80034c0:	f64e 5220 	movw	r2, #60704	; 0xed20
 80034c4:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80034c8:	6812      	ldr	r2, [r2, #0]
 80034ca:	f042 427f 	orr.w	r2, r2, #4278190080	; 0xff000000
 80034ce:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
 80034d0:	f000 f89e 	bl	8003610 <prvSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80034d4:	f240 5338 	movw	r3, #1336	; 0x538
 80034d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80034dc:	f04f 0200 	mov.w	r2, #0
 80034e0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80034e2:	f000 f8b5 	bl	8003650 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80034e6:	f64e 7334 	movw	r3, #61236	; 0xef34
 80034ea:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80034ee:	f64e 7234 	movw	r2, #61236	; 0xef34
 80034f2:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80034f6:	6812      	ldr	r2, [r2, #0]
 80034f8:	f042 4240 	orr.w	r2, r2, #3221225472	; 0xc0000000
 80034fc:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 80034fe:	f7ff ffc3 	bl	8003488 <vPortStartFirstTask>

	/* Should not get here! */
	return 0;
 8003502:	f04f 0300 	mov.w	r3, #0
}
 8003506:	4618      	mov	r0, r3
 8003508:	bd80      	pop	{r7, pc}
 800350a:	bf00      	nop

0800350c <vPortYieldFromISR>:
	is nothing to return to.  */
}
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
 800350c:	b480      	push	{r7}
 800350e:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 8003510:	f64e 5304 	movw	r3, #60676	; 0xed04
 8003514:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003518:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800351c:	601a      	str	r2, [r3, #0]
}
 800351e:	46bd      	mov	sp, r7
 8003520:	bc80      	pop	{r7}
 8003522:	4770      	bx	lr

08003524 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003524:	b480      	push	{r7}
 8003526:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
 8003528:	f04f 00bf 	mov.w	r0, #191	; 0xbf
 800352c:	f380 8811 	msr	BASEPRI, r0
	uxCriticalNesting++;
 8003530:	f240 5338 	movw	r3, #1336	; 0x538
 8003534:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f103 0201 	add.w	r2, r3, #1
 800353e:	f240 5338 	movw	r3, #1336	; 0x538
 8003542:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003546:	601a      	str	r2, [r3, #0]
}
 8003548:	46bd      	mov	sp, r7
 800354a:	bc80      	pop	{r7}
 800354c:	4770      	bx	lr
 800354e:	bf00      	nop

08003550 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003550:	b480      	push	{r7}
 8003552:	af00      	add	r7, sp, #0
	uxCriticalNesting--;
 8003554:	f240 5338 	movw	r3, #1336	; 0x538
 8003558:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f103 32ff 	add.w	r2, r3, #4294967295
 8003562:	f240 5338 	movw	r3, #1336	; 0x538
 8003566:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800356a:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
 800356c:	f240 5338 	movw	r3, #1336	; 0x538
 8003570:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	2b00      	cmp	r3, #0
 8003578:	d103      	bne.n	8003582 <vPortExitCritical+0x32>
	{
		portENABLE_INTERRUPTS();
 800357a:	f04f 0000 	mov.w	r0, #0
 800357e:	f380 8811 	msr	BASEPRI, r0
	}
}
 8003582:	46bd      	mov	sp, r7
 8003584:	bc80      	pop	{r7}
 8003586:	4770      	bx	lr

08003588 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003588:	f3ef 8009 	mrs	r0, PSP
 800358c:	4b11      	ldr	r3, [pc, #68]	; (80035d4 <pxCurrentTCBConst>)
 800358e:	681a      	ldr	r2, [r3, #0]
 8003590:	f01e 0f10 	tst.w	lr, #16
 8003594:	bf08      	it	eq
 8003596:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800359a:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800359e:	6010      	str	r0, [r2, #0]
 80035a0:	e92d 4008 	stmdb	sp!, {r3, lr}
 80035a4:	f04f 00bf 	mov.w	r0, #191	; 0xbf
 80035a8:	f380 8811 	msr	BASEPRI, r0
 80035ac:	f7fe ffc2 	bl	8002534 <vTaskSwitchContext>
 80035b0:	f04f 0000 	mov.w	r0, #0
 80035b4:	f380 8811 	msr	BASEPRI, r0
 80035b8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80035bc:	6819      	ldr	r1, [r3, #0]
 80035be:	6808      	ldr	r0, [r1, #0]
 80035c0:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035c4:	f01e 0f10 	tst.w	lr, #16
 80035c8:	bf08      	it	eq
 80035ca:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80035ce:	f380 8809 	msr	PSP, r0
 80035d2:	4770      	bx	lr

080035d4 <pxCurrentTCBConst>:
 80035d4:	200006bc 	.word	0x200006bc

080035d8 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b082      	sub	sp, #8
 80035dc:	af00      	add	r7, sp, #0
unsigned long ulDummy;

	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 80035de:	f64e 5304 	movw	r3, #60676	; 0xed04
 80035e2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80035e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80035ea:	601a      	str	r2, [r3, #0]
	#endif

	ulDummy = portSET_INTERRUPT_MASK_FROM_ISR();
 80035ec:	f04f 0300 	mov.w	r3, #0
 80035f0:	607b      	str	r3, [r7, #4]
 80035f2:	f04f 00bf 	mov.w	r0, #191	; 0xbf
 80035f6:	f380 8811 	msr	BASEPRI, r0
	{
		vTaskIncrementTick();
 80035fa:	f7fe febf 	bl	800237c <vTaskIncrementTick>
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulDummy );
 80035fe:	f04f 0000 	mov.w	r0, #0
 8003602:	f380 8811 	msr	BASEPRI, r0
}
 8003606:	f107 0708 	add.w	r7, r7, #8
 800360a:	46bd      	mov	sp, r7
 800360c:	bd80      	pop	{r7, pc}
 800360e:	bf00      	nop

08003610 <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
 8003610:	b480      	push	{r7}
 8003612:	af00      	add	r7, sp, #0
	/* Configure SysTick to interrupt at the requested rate. */
	*(portNVIC_SYSTICK_LOAD) = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003614:	f24e 0314 	movw	r3, #57364	; 0xe014
 8003618:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800361c:	f240 5224 	movw	r2, #1316	; 0x524
 8003620:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8003624:	6811      	ldr	r1, [r2, #0]
 8003626:	f644 52d3 	movw	r2, #19923	; 0x4dd3
 800362a:	f2c1 0262 	movt	r2, #4194	; 0x1062
 800362e:	fba2 0201 	umull	r0, r2, r2, r1
 8003632:	ea4f 1292 	mov.w	r2, r2, lsr #6
 8003636:	f102 32ff 	add.w	r2, r2, #4294967295
 800363a:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSTICK_CTRL) = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 800363c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003640:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003644:	f04f 0207 	mov.w	r2, #7
 8003648:	601a      	str	r2, [r3, #0]
}
 800364a:	46bd      	mov	sp, r7
 800364c:	bc80      	pop	{r7}
 800364e:	4770      	bx	lr

08003650 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8003650:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8003660 <vPortEnableVFP+0x10>
 8003654:	6801      	ldr	r1, [r0, #0]
 8003656:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800365a:	6001      	str	r1, [r0, #0]
 800365c:	4770      	bx	lr
 800365e:	0000      	.short	0x0000
 8003660:	e000ed88 	.word	0xe000ed88

08003664 <NVIC_PriorityGroupConfig>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 8003664:	b480      	push	{r7}
 8003666:	b083      	sub	sp, #12
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 800366c:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8003670:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003674:	687a      	ldr	r2, [r7, #4]
 8003676:	f042 62be 	orr.w	r2, r2, #99614720	; 0x5f00000
 800367a:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 800367e:	60da      	str	r2, [r3, #12]
}
 8003680:	f107 070c 	add.w	r7, r7, #12
 8003684:	46bd      	mov	sp, r7
 8003686:	bc80      	pop	{r7}
 8003688:	4770      	bx	lr
 800368a:	bf00      	nop

0800368c <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 800368c:	b480      	push	{r7}
 800368e:	b085      	sub	sp, #20
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8003694:	f04f 0300 	mov.w	r3, #0
 8003698:	73fb      	strb	r3, [r7, #15]
 800369a:	f04f 0300 	mov.w	r3, #0
 800369e:	73bb      	strb	r3, [r7, #14]
 80036a0:	f04f 030f 	mov.w	r3, #15
 80036a4:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	78db      	ldrb	r3, [r3, #3]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d045      	beq.n	800373a <NVIC_Init+0xae>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80036ae:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80036b2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80036b6:	68db      	ldr	r3, [r3, #12]
 80036b8:	ea6f 0303 	mvn.w	r3, r3
 80036bc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80036c0:	ea4f 2313 	mov.w	r3, r3, lsr #8
 80036c4:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 80036c6:	7bfb      	ldrb	r3, [r7, #15]
 80036c8:	f1c3 0304 	rsb	r3, r3, #4
 80036cc:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 80036ce:	7b7a      	ldrb	r2, [r7, #13]
 80036d0:	7bfb      	ldrb	r3, [r7, #15]
 80036d2:	fa42 f303 	asr.w	r3, r2, r3
 80036d6:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	785b      	ldrb	r3, [r3, #1]
 80036dc:	461a      	mov	r2, r3
 80036de:	7bbb      	ldrb	r3, [r7, #14]
 80036e0:	fa02 f303 	lsl.w	r3, r2, r3
 80036e4:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	789a      	ldrb	r2, [r3, #2]
 80036ea:	7b7b      	ldrb	r3, [r7, #13]
 80036ec:	4013      	ands	r3, r2
 80036ee:	b2da      	uxtb	r2, r3
 80036f0:	7bfb      	ldrb	r3, [r7, #15]
 80036f2:	4313      	orrs	r3, r2
 80036f4:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 80036f6:	7bfb      	ldrb	r3, [r7, #15]
 80036f8:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80036fc:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 80036fe:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8003702:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003706:	687a      	ldr	r2, [r7, #4]
 8003708:	7812      	ldrb	r2, [r2, #0]
 800370a:	189b      	adds	r3, r3, r2
 800370c:	7bfa      	ldrb	r2, [r7, #15]
 800370e:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8003712:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8003716:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800371a:	687a      	ldr	r2, [r7, #4]
 800371c:	7812      	ldrb	r2, [r2, #0]
 800371e:	ea4f 1252 	mov.w	r2, r2, lsr #5
 8003722:	b2d2      	uxtb	r2, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8003724:	6879      	ldr	r1, [r7, #4]
 8003726:	7809      	ldrb	r1, [r1, #0]
 8003728:	f001 011f 	and.w	r1, r1, #31
 800372c:	f04f 0001 	mov.w	r0, #1
 8003730:	fa00 f101 	lsl.w	r1, r0, r1
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8003734:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8003738:	e014      	b.n	8003764 <NVIC_Init+0xd8>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800373a:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 800373e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003742:	687a      	ldr	r2, [r7, #4]
 8003744:	7812      	ldrb	r2, [r2, #0]
 8003746:	ea4f 1252 	mov.w	r2, r2, lsr #5
 800374a:	b2d2      	uxtb	r2, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800374c:	6879      	ldr	r1, [r7, #4]
 800374e:	7809      	ldrb	r1, [r1, #0]
 8003750:	f001 011f 	and.w	r1, r1, #31
 8003754:	f04f 0001 	mov.w	r0, #1
 8003758:	fa00 f101 	lsl.w	r1, r0, r1
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800375c:	f102 0220 	add.w	r2, r2, #32
 8003760:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8003764:	f107 0714 	add.w	r7, r7, #20
 8003768:	46bd      	mov	sp, r7
 800376a:	bc80      	pop	{r7}
 800376c:	4770      	bx	lr
 800376e:	bf00      	nop

08003770 <NVIC_SetVectorTable>:
  *     @arg NVIC_VectTab_FLASH: Vector Table in internal FLASH.
  * @param  Offset: Vector Table base offset field. This value must be a multiple of 0x200.
  * @retval None
  */
void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset)
{ 
 8003770:	b480      	push	{r7}
 8003772:	b083      	sub	sp, #12
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
 8003778:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
 800377a:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 800377e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003782:	683a      	ldr	r2, [r7, #0]
 8003784:	f022 4260 	bic.w	r2, r2, #3758096384	; 0xe0000000
 8003788:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
 800378c:	6879      	ldr	r1, [r7, #4]
 800378e:	430a      	orrs	r2, r1
 8003790:	609a      	str	r2, [r3, #8]
}
 8003792:	f107 070c 	add.w	r7, r7, #12
 8003796:	46bd      	mov	sp, r7
 8003798:	bc80      	pop	{r7}
 800379a:	4770      	bx	lr

0800379c <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 800379c:	b480      	push	{r7}
 800379e:	b085      	sub	sp, #20
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 80037a4:	f04f 0300 	mov.w	r3, #0
 80037a8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 80037aa:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80037ae:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80037b2:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	799b      	ldrb	r3, [r3, #6]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d078      	beq.n	80038ae <EXTI_Init+0x112>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 80037bc:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80037c0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80037c4:	f44f 5270 	mov.w	r2, #15360	; 0x3c00
 80037c8:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80037cc:	6811      	ldr	r1, [r2, #0]
 80037ce:	687a      	ldr	r2, [r7, #4]
 80037d0:	6812      	ldr	r2, [r2, #0]
 80037d2:	ea6f 0202 	mvn.w	r2, r2
 80037d6:	400a      	ands	r2, r1
 80037d8:	601a      	str	r2, [r3, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 80037da:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80037de:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80037e2:	f44f 5270 	mov.w	r2, #15360	; 0x3c00
 80037e6:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80037ea:	6851      	ldr	r1, [r2, #4]
 80037ec:	687a      	ldr	r2, [r7, #4]
 80037ee:	6812      	ldr	r2, [r2, #0]
 80037f0:	ea6f 0202 	mvn.w	r2, r2
 80037f4:	400a      	ands	r2, r1
 80037f6:	605a      	str	r2, [r3, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	791b      	ldrb	r3, [r3, #4]
 80037fc:	68fa      	ldr	r2, [r7, #12]
 80037fe:	18d3      	adds	r3, r2, r3
 8003800:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	68fa      	ldr	r2, [r7, #12]
 8003806:	6811      	ldr	r1, [r2, #0]
 8003808:	687a      	ldr	r2, [r7, #4]
 800380a:	6812      	ldr	r2, [r2, #0]
 800380c:	430a      	orrs	r2, r1
 800380e:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8003810:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8003814:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003818:	f44f 5270 	mov.w	r2, #15360	; 0x3c00
 800381c:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8003820:	6891      	ldr	r1, [r2, #8]
 8003822:	687a      	ldr	r2, [r7, #4]
 8003824:	6812      	ldr	r2, [r2, #0]
 8003826:	ea6f 0202 	mvn.w	r2, r2
 800382a:	400a      	ands	r2, r1
 800382c:	609a      	str	r2, [r3, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 800382e:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8003832:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003836:	f44f 5270 	mov.w	r2, #15360	; 0x3c00
 800383a:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800383e:	68d1      	ldr	r1, [r2, #12]
 8003840:	687a      	ldr	r2, [r7, #4]
 8003842:	6812      	ldr	r2, [r2, #0]
 8003844:	ea6f 0202 	mvn.w	r2, r2
 8003848:	400a      	ands	r2, r1
 800384a:	60da      	str	r2, [r3, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	795b      	ldrb	r3, [r3, #5]
 8003850:	2b10      	cmp	r3, #16
 8003852:	d11a      	bne.n	800388a <EXTI_Init+0xee>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 8003854:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8003858:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800385c:	f44f 5270 	mov.w	r2, #15360	; 0x3c00
 8003860:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8003864:	6891      	ldr	r1, [r2, #8]
 8003866:	687a      	ldr	r2, [r7, #4]
 8003868:	6812      	ldr	r2, [r2, #0]
 800386a:	430a      	orrs	r2, r1
 800386c:	609a      	str	r2, [r3, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 800386e:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8003872:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003876:	f44f 5270 	mov.w	r2, #15360	; 0x3c00
 800387a:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800387e:	68d1      	ldr	r1, [r2, #12]
 8003880:	687a      	ldr	r2, [r7, #4]
 8003882:	6812      	ldr	r2, [r2, #0]
 8003884:	430a      	orrs	r2, r1
 8003886:	60da      	str	r2, [r3, #12]
 8003888:	e01f      	b.n	80038ca <EXTI_Init+0x12e>
    }
    else
    {
      tmp = (uint32_t)EXTI_BASE;
 800388a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800388e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003892:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	795b      	ldrb	r3, [r3, #5]
 8003898:	68fa      	ldr	r2, [r7, #12]
 800389a:	18d3      	adds	r3, r2, r3
 800389c:	60fb      	str	r3, [r7, #12]

      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	68fa      	ldr	r2, [r7, #12]
 80038a2:	6811      	ldr	r1, [r2, #0]
 80038a4:	687a      	ldr	r2, [r7, #4]
 80038a6:	6812      	ldr	r2, [r2, #0]
 80038a8:	430a      	orrs	r2, r1
 80038aa:	601a      	str	r2, [r3, #0]
 80038ac:	e00d      	b.n	80038ca <EXTI_Init+0x12e>
    }
  }
  else
  {
    tmp += EXTI_InitStruct->EXTI_Mode;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	791b      	ldrb	r3, [r3, #4]
 80038b2:	68fa      	ldr	r2, [r7, #12]
 80038b4:	18d3      	adds	r3, r2, r3
 80038b6:	60fb      	str	r3, [r7, #12]

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	68fa      	ldr	r2, [r7, #12]
 80038bc:	6811      	ldr	r1, [r2, #0]
 80038be:	687a      	ldr	r2, [r7, #4]
 80038c0:	6812      	ldr	r2, [r2, #0]
 80038c2:	ea6f 0202 	mvn.w	r2, r2
 80038c6:	400a      	ands	r2, r1
 80038c8:	601a      	str	r2, [r3, #0]
  }
}
 80038ca:	f107 0714 	add.w	r7, r7, #20
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bc80      	pop	{r7}
 80038d2:	4770      	bx	lr

080038d4 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80038d4:	b480      	push	{r7}
 80038d6:	b087      	sub	sp, #28
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
 80038dc:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80038de:	f04f 0300 	mov.w	r3, #0
 80038e2:	617b      	str	r3, [r7, #20]
 80038e4:	f04f 0300 	mov.w	r3, #0
 80038e8:	613b      	str	r3, [r7, #16]
 80038ea:	f04f 0300 	mov.w	r3, #0
 80038ee:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80038f0:	f04f 0300 	mov.w	r3, #0
 80038f4:	617b      	str	r3, [r7, #20]
 80038f6:	e086      	b.n	8003a06 <GPIO_Init+0x132>
  {
    pos = ((uint32_t)0x01) << pinpos;
 80038f8:	697b      	ldr	r3, [r7, #20]
 80038fa:	f04f 0201 	mov.w	r2, #1
 80038fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003902:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	681a      	ldr	r2, [r3, #0]
 8003908:	693b      	ldr	r3, [r7, #16]
 800390a:	4013      	ands	r3, r2
 800390c:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 800390e:	68fa      	ldr	r2, [r7, #12]
 8003910:	693b      	ldr	r3, [r7, #16]
 8003912:	429a      	cmp	r2, r3
 8003914:	d173      	bne.n	80039fe <GPIO_Init+0x12a>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681a      	ldr	r2, [r3, #0]
 800391a:	697b      	ldr	r3, [r7, #20]
 800391c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003920:	f04f 0103 	mov.w	r1, #3
 8003924:	fa01 f303 	lsl.w	r3, r1, r3
 8003928:	ea6f 0303 	mvn.w	r3, r3
 800392c:	401a      	ands	r2, r3
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681a      	ldr	r2, [r3, #0]
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	791b      	ldrb	r3, [r3, #4]
 800393a:	4619      	mov	r1, r3
 800393c:	697b      	ldr	r3, [r7, #20]
 800393e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003942:	fa01 f303 	lsl.w	r3, r1, r3
 8003946:	431a      	orrs	r2, r3
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	791b      	ldrb	r3, [r3, #4]
 8003950:	2b01      	cmp	r3, #1
 8003952:	d003      	beq.n	800395c <GPIO_Init+0x88>
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	791b      	ldrb	r3, [r3, #4]
 8003958:	2b02      	cmp	r3, #2
 800395a:	d134      	bne.n	80039c6 <GPIO_Init+0xf2>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	689a      	ldr	r2, [r3, #8]
 8003960:	697b      	ldr	r3, [r7, #20]
 8003962:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003966:	f04f 0103 	mov.w	r1, #3
 800396a:	fa01 f303 	lsl.w	r3, r1, r3
 800396e:	ea6f 0303 	mvn.w	r3, r3
 8003972:	401a      	ands	r2, r3
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	689a      	ldr	r2, [r3, #8]
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	795b      	ldrb	r3, [r3, #5]
 8003980:	4619      	mov	r1, r3
 8003982:	697b      	ldr	r3, [r7, #20]
 8003984:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003988:	fa01 f303 	lsl.w	r3, r1, r3
 800398c:	431a      	orrs	r2, r3
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	685a      	ldr	r2, [r3, #4]
 8003996:	697b      	ldr	r3, [r7, #20]
 8003998:	b29b      	uxth	r3, r3
 800399a:	f04f 0101 	mov.w	r1, #1
 800399e:	fa01 f303 	lsl.w	r3, r1, r3
 80039a2:	ea6f 0303 	mvn.w	r3, r3
 80039a6:	401a      	ands	r2, r3
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	685a      	ldr	r2, [r3, #4]
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	799b      	ldrb	r3, [r3, #6]
 80039b4:	4619      	mov	r1, r3
 80039b6:	697b      	ldr	r3, [r7, #20]
 80039b8:	b29b      	uxth	r3, r3
 80039ba:	fa01 f303 	lsl.w	r3, r1, r3
 80039be:	b29b      	uxth	r3, r3
 80039c0:	431a      	orrs	r2, r3
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	68da      	ldr	r2, [r3, #12]
 80039ca:	697b      	ldr	r3, [r7, #20]
 80039cc:	b29b      	uxth	r3, r3
 80039ce:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80039d2:	f04f 0103 	mov.w	r1, #3
 80039d6:	fa01 f303 	lsl.w	r3, r1, r3
 80039da:	ea6f 0303 	mvn.w	r3, r3
 80039de:	401a      	ands	r2, r3
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	68da      	ldr	r2, [r3, #12]
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	79db      	ldrb	r3, [r3, #7]
 80039ec:	4619      	mov	r1, r3
 80039ee:	697b      	ldr	r3, [r7, #20]
 80039f0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80039f4:	fa01 f303 	lsl.w	r3, r1, r3
 80039f8:	431a      	orrs	r2, r3
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80039fe:	697b      	ldr	r3, [r7, #20]
 8003a00:	f103 0301 	add.w	r3, r3, #1
 8003a04:	617b      	str	r3, [r7, #20]
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	2b0f      	cmp	r3, #15
 8003a0a:	f67f af75 	bls.w	80038f8 <GPIO_Init+0x24>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8003a0e:	f107 071c 	add.w	r7, r7, #28
 8003a12:	46bd      	mov	sp, r7
 8003a14:	bc80      	pop	{r7}
 8003a16:	4770      	bx	lr

08003a18 <GPIO_StructInit>:
  * @brief  Fills each GPIO_InitStruct member with its default value.
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 8003a18:	b480      	push	{r7}
 8003a1a:	b083      	sub	sp, #12
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003a26:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	f04f 0200 	mov.w	r2, #0
 8003a2e:	711a      	strb	r2, [r3, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	f04f 0200 	mov.w	r2, #0
 8003a36:	715a      	strb	r2, [r3, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	f04f 0200 	mov.w	r2, #0
 8003a3e:	719a      	strb	r2, [r3, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	f04f 0200 	mov.w	r2, #0
 8003a46:	71da      	strb	r2, [r3, #7]
}
 8003a48:	f107 070c 	add.w	r7, r7, #12
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	bc80      	pop	{r7}
 8003a50:	4770      	bx	lr
 8003a52:	bf00      	nop

08003a54 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003a54:	b480      	push	{r7}
 8003a56:	b083      	sub	sp, #12
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
 8003a5c:	460b      	mov	r3, r1
 8003a5e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	887a      	ldrh	r2, [r7, #2]
 8003a64:	831a      	strh	r2, [r3, #24]
}
 8003a66:	f107 070c 	add.w	r7, r7, #12
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bc80      	pop	{r7}
 8003a6e:	4770      	bx	lr

08003a70 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003a70:	b480      	push	{r7}
 8003a72:	b083      	sub	sp, #12
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
 8003a78:	460b      	mov	r3, r1
 8003a7a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	887a      	ldrh	r2, [r7, #2]
 8003a80:	835a      	strh	r2, [r3, #26]
}
 8003a82:	f107 070c 	add.w	r7, r7, #12
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bc80      	pop	{r7}
 8003a8a:	4770      	bx	lr

08003a8c <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	b085      	sub	sp, #20
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
 8003a94:	4613      	mov	r3, r2
 8003a96:	460a      	mov	r2, r1
 8003a98:	807a      	strh	r2, [r7, #2]
 8003a9a:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8003a9c:	f04f 0300 	mov.w	r3, #0
 8003aa0:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8003aa2:	f04f 0300 	mov.w	r3, #0
 8003aa6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8003aa8:	787a      	ldrb	r2, [r7, #1]
 8003aaa:	887b      	ldrh	r3, [r7, #2]
 8003aac:	f003 0307 	and.w	r3, r3, #7
 8003ab0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8003ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ab8:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8003aba:	887b      	ldrh	r3, [r7, #2]
 8003abc:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8003ac0:	b29b      	uxth	r3, r3
 8003ac2:	461a      	mov	r2, r3
 8003ac4:	887b      	ldrh	r3, [r7, #2]
 8003ac6:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8003aca:	b29b      	uxth	r3, r3
 8003acc:	4619      	mov	r1, r3
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	f101 0108 	add.w	r1, r1, #8
 8003ad4:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8003ad8:	887b      	ldrh	r3, [r7, #2]
 8003ada:	f003 0307 	and.w	r3, r3, #7
 8003ade:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8003ae2:	f04f 000f 	mov.w	r0, #15
 8003ae6:	fa00 f303 	lsl.w	r3, r0, r3
 8003aea:	ea6f 0303 	mvn.w	r3, r3
 8003aee:	4019      	ands	r1, r3
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	f102 0208 	add.w	r2, r2, #8
 8003af6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8003afa:	887b      	ldrh	r3, [r7, #2]
 8003afc:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8003b00:	b29b      	uxth	r3, r3
 8003b02:	461a      	mov	r2, r3
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	f102 0208 	add.w	r2, r2, #8
 8003b0a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	4313      	orrs	r3, r2
 8003b12:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8003b14:	887b      	ldrh	r3, [r7, #2]
 8003b16:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8003b1a:	b29b      	uxth	r3, r3
 8003b1c:	461a      	mov	r2, r3
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	f102 0208 	add.w	r2, r2, #8
 8003b24:	68b9      	ldr	r1, [r7, #8]
 8003b26:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8003b2a:	f107 0714 	add.w	r7, r7, #20
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	bc80      	pop	{r7}
 8003b32:	4770      	bx	lr

08003b34 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8003b34:	b480      	push	{r7}
 8003b36:	b089      	sub	sp, #36	; 0x24
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8003b3c:	f04f 0300 	mov.w	r3, #0
 8003b40:	61bb      	str	r3, [r7, #24]
 8003b42:	f04f 0300 	mov.w	r3, #0
 8003b46:	617b      	str	r3, [r7, #20]
 8003b48:	f04f 0300 	mov.w	r3, #0
 8003b4c:	61fb      	str	r3, [r7, #28]
 8003b4e:	f04f 0302 	mov.w	r3, #2
 8003b52:	613b      	str	r3, [r7, #16]
 8003b54:	f04f 0300 	mov.w	r3, #0
 8003b58:	60fb      	str	r3, [r7, #12]
 8003b5a:	f04f 0302 	mov.w	r3, #2
 8003b5e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8003b60:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003b64:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003b68:	689b      	ldr	r3, [r3, #8]
 8003b6a:	f003 030c 	and.w	r3, r3, #12
 8003b6e:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 8003b70:	69bb      	ldr	r3, [r7, #24]
 8003b72:	2b04      	cmp	r3, #4
 8003b74:	d00a      	beq.n	8003b8c <RCC_GetClocksFreq+0x58>
 8003b76:	2b08      	cmp	r3, #8
 8003b78:	d00f      	beq.n	8003b9a <RCC_GetClocksFreq+0x66>
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d160      	bne.n	8003c40 <RCC_GetClocksFreq+0x10c>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8003b7e:	687a      	ldr	r2, [r7, #4]
 8003b80:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8003b84:	f2c0 03f4 	movt	r3, #244	; 0xf4
 8003b88:	6013      	str	r3, [r2, #0]
      break;
 8003b8a:	e060      	b.n	8003c4e <RCC_GetClocksFreq+0x11a>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8003b8c:	687a      	ldr	r2, [r7, #4]
 8003b8e:	f44f 5390 	mov.w	r3, #4608	; 0x1200
 8003b92:	f2c0 037a 	movt	r3, #122	; 0x7a
 8003b96:	6013      	str	r3, [r2, #0]
      break;
 8003b98:	e059      	b.n	8003c4e <RCC_GetClocksFreq+0x11a>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8003b9a:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003b9e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ba8:	ea4f 5393 	mov.w	r3, r3, lsr #22
 8003bac:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003bae:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003bb2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003bb6:	685b      	ldr	r3, [r3, #4]
 8003bb8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003bbc:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d014      	beq.n	8003bee <RCC_GetClocksFreq+0xba>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8003bc4:	f44f 5390 	mov.w	r3, #4608	; 0x1200
 8003bc8:	f2c0 037a 	movt	r3, #122	; 0x7a
 8003bcc:	68ba      	ldr	r2, [r7, #8]
 8003bce:	fbb3 f2f2 	udiv	r2, r3, r2
 8003bd2:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003bd6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003bda:	6859      	ldr	r1, [r3, #4]
 8003bdc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003be0:	400b      	ands	r3, r1
 8003be2:	ea4f 1393 	mov.w	r3, r3, lsr #6
 8003be6:	fb03 f302 	mul.w	r3, r3, r2
 8003bea:	61fb      	str	r3, [r7, #28]
 8003bec:	e013      	b.n	8003c16 <RCC_GetClocksFreq+0xe2>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8003bee:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8003bf2:	f2c0 03f4 	movt	r3, #244	; 0xf4
 8003bf6:	68ba      	ldr	r2, [r7, #8]
 8003bf8:	fbb3 f2f2 	udiv	r2, r3, r2
 8003bfc:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003c00:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003c04:	6859      	ldr	r1, [r3, #4]
 8003c06:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003c0a:	400b      	ands	r3, r1
 8003c0c:	ea4f 1393 	mov.w	r3, r3, lsr #6
 8003c10:	fb03 f302 	mul.w	r3, r3, r2
 8003c14:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8003c16:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003c1a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003c24:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8003c28:	f103 0301 	add.w	r3, r3, #1
 8003c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003c30:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8003c32:	69fa      	ldr	r2, [r7, #28]
 8003c34:	693b      	ldr	r3, [r7, #16]
 8003c36:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	601a      	str	r2, [r3, #0]
      break;
 8003c3e:	e006      	b.n	8003c4e <RCC_GetClocksFreq+0x11a>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8003c40:	687a      	ldr	r2, [r7, #4]
 8003c42:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8003c46:	f2c0 03f4 	movt	r3, #244	; 0xf4
 8003c4a:	6013      	str	r3, [r2, #0]
      break;
 8003c4c:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8003c4e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003c52:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003c56:	689b      	ldr	r3, [r3, #8]
 8003c58:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003c5c:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 8003c5e:	69bb      	ldr	r3, [r7, #24]
 8003c60:	ea4f 1313 	mov.w	r3, r3, lsr #4
 8003c64:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8003c66:	f240 533c 	movw	r3, #1340	; 0x53c
 8003c6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c6e:	69ba      	ldr	r2, [r7, #24]
 8003c70:	189b      	adds	r3, r3, r2
 8003c72:	781b      	ldrb	r3, [r3, #0]
 8003c74:	b2db      	uxtb	r3, r3
 8003c76:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681a      	ldr	r2, [r3, #0]
 8003c7c:	697b      	ldr	r3, [r7, #20]
 8003c7e:	fa22 f203 	lsr.w	r2, r2, r3
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8003c86:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003c8a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003c8e:	689b      	ldr	r3, [r3, #8]
 8003c90:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8003c94:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 8003c96:	69bb      	ldr	r3, [r7, #24]
 8003c98:	ea4f 2393 	mov.w	r3, r3, lsr #10
 8003c9c:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8003c9e:	f240 533c 	movw	r3, #1340	; 0x53c
 8003ca2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ca6:	69ba      	ldr	r2, [r7, #24]
 8003ca8:	189b      	adds	r3, r3, r2
 8003caa:	781b      	ldrb	r3, [r3, #0]
 8003cac:	b2db      	uxtb	r3, r3
 8003cae:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	685a      	ldr	r2, [r3, #4]
 8003cb4:	697b      	ldr	r3, [r7, #20]
 8003cb6:	fa22 f203 	lsr.w	r2, r2, r3
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8003cbe:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003cc2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003cc6:	689b      	ldr	r3, [r3, #8]
 8003cc8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8003ccc:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 8003cce:	69bb      	ldr	r3, [r7, #24]
 8003cd0:	ea4f 3353 	mov.w	r3, r3, lsr #13
 8003cd4:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8003cd6:	f240 533c 	movw	r3, #1340	; 0x53c
 8003cda:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003cde:	69ba      	ldr	r2, [r7, #24]
 8003ce0:	189b      	adds	r3, r3, r2
 8003ce2:	781b      	ldrb	r3, [r3, #0]
 8003ce4:	b2db      	uxtb	r3, r3
 8003ce6:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	685a      	ldr	r2, [r3, #4]
 8003cec:	697b      	ldr	r3, [r7, #20]
 8003cee:	fa22 f203 	lsr.w	r2, r2, r3
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	60da      	str	r2, [r3, #12]
}
 8003cf6:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bc80      	pop	{r7}
 8003cfe:	4770      	bx	lr

08003d00 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8003d00:	b480      	push	{r7}
 8003d02:	b083      	sub	sp, #12
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
 8003d08:	460b      	mov	r3, r1
 8003d0a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003d0c:	78fb      	ldrb	r3, [r7, #3]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d00c      	beq.n	8003d2c <RCC_AHB1PeriphClockCmd+0x2c>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8003d12:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003d16:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003d1a:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003d1e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003d22:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8003d24:	687a      	ldr	r2, [r7, #4]
 8003d26:	430a      	orrs	r2, r1
 8003d28:	631a      	str	r2, [r3, #48]	; 0x30
 8003d2a:	e00d      	b.n	8003d48 <RCC_AHB1PeriphClockCmd+0x48>
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8003d2c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003d30:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003d34:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003d38:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003d3c:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8003d3e:	687a      	ldr	r2, [r7, #4]
 8003d40:	ea6f 0202 	mvn.w	r2, r2
 8003d44:	400a      	ands	r2, r1
 8003d46:	631a      	str	r2, [r3, #48]	; 0x30
  }
}
 8003d48:	f107 070c 	add.w	r7, r7, #12
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	bc80      	pop	{r7}
 8003d50:	4770      	bx	lr
 8003d52:	bf00      	nop

08003d54 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8003d54:	b480      	push	{r7}
 8003d56:	b083      	sub	sp, #12
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
 8003d5c:	460b      	mov	r3, r1
 8003d5e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003d60:	78fb      	ldrb	r3, [r7, #3]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d00c      	beq.n	8003d80 <RCC_APB1PeriphClockCmd+0x2c>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8003d66:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003d6a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003d6e:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003d72:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003d76:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8003d78:	687a      	ldr	r2, [r7, #4]
 8003d7a:	430a      	orrs	r2, r1
 8003d7c:	641a      	str	r2, [r3, #64]	; 0x40
 8003d7e:	e00d      	b.n	8003d9c <RCC_APB1PeriphClockCmd+0x48>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8003d80:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003d84:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003d88:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003d8c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003d90:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8003d92:	687a      	ldr	r2, [r7, #4]
 8003d94:	ea6f 0202 	mvn.w	r2, r2
 8003d98:	400a      	ands	r2, r1
 8003d9a:	641a      	str	r2, [r3, #64]	; 0x40
  }
}
 8003d9c:	f107 070c 	add.w	r7, r7, #12
 8003da0:	46bd      	mov	sp, r7
 8003da2:	bc80      	pop	{r7}
 8003da4:	4770      	bx	lr
 8003da6:	bf00      	nop

08003da8 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8003da8:	b480      	push	{r7}
 8003daa:	b083      	sub	sp, #12
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
 8003db0:	460b      	mov	r3, r1
 8003db2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003db4:	78fb      	ldrb	r3, [r7, #3]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d00c      	beq.n	8003dd4 <RCC_APB2PeriphClockCmd+0x2c>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8003dba:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003dbe:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003dc2:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003dc6:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003dca:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8003dcc:	687a      	ldr	r2, [r7, #4]
 8003dce:	430a      	orrs	r2, r1
 8003dd0:	645a      	str	r2, [r3, #68]	; 0x44
 8003dd2:	e00d      	b.n	8003df0 <RCC_APB2PeriphClockCmd+0x48>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8003dd4:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003dd8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003ddc:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003de0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003de4:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8003de6:	687a      	ldr	r2, [r7, #4]
 8003de8:	ea6f 0202 	mvn.w	r2, r2
 8003dec:	400a      	ands	r2, r1
 8003dee:	645a      	str	r2, [r3, #68]	; 0x44
  }
}
 8003df0:	f107 070c 	add.w	r7, r7, #12
 8003df4:	46bd      	mov	sp, r7
 8003df6:	bc80      	pop	{r7}
 8003df8:	4770      	bx	lr
 8003dfa:	bf00      	nop

08003dfc <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	b083      	sub	sp, #12
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
 8003e04:	460b      	mov	r3, r1
 8003e06:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003e08:	78fb      	ldrb	r3, [r7, #3]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d00c      	beq.n	8003e28 <RCC_APB1PeriphResetCmd+0x2c>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8003e0e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003e12:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003e16:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003e1a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003e1e:	6a11      	ldr	r1, [r2, #32]
 8003e20:	687a      	ldr	r2, [r7, #4]
 8003e22:	430a      	orrs	r2, r1
 8003e24:	621a      	str	r2, [r3, #32]
 8003e26:	e00d      	b.n	8003e44 <RCC_APB1PeriphResetCmd+0x48>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8003e28:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003e2c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003e30:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003e34:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003e38:	6a11      	ldr	r1, [r2, #32]
 8003e3a:	687a      	ldr	r2, [r7, #4]
 8003e3c:	ea6f 0202 	mvn.w	r2, r2
 8003e40:	400a      	ands	r2, r1
 8003e42:	621a      	str	r2, [r3, #32]
  }
}
 8003e44:	f107 070c 	add.w	r7, r7, #12
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	bc80      	pop	{r7}
 8003e4c:	4770      	bx	lr
 8003e4e:	bf00      	nop

08003e50 <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b083      	sub	sp, #12
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
 8003e58:	460b      	mov	r3, r1
 8003e5a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003e5c:	78fb      	ldrb	r3, [r7, #3]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d00c      	beq.n	8003e7c <RCC_APB2PeriphResetCmd+0x2c>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8003e62:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003e66:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003e6a:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003e6e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003e72:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8003e74:	687a      	ldr	r2, [r7, #4]
 8003e76:	430a      	orrs	r2, r1
 8003e78:	625a      	str	r2, [r3, #36]	; 0x24
 8003e7a:	e00d      	b.n	8003e98 <RCC_APB2PeriphResetCmd+0x48>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8003e7c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003e80:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003e84:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003e88:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003e8c:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8003e8e:	687a      	ldr	r2, [r7, #4]
 8003e90:	ea6f 0202 	mvn.w	r2, r2
 8003e94:	400a      	ands	r2, r1
 8003e96:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8003e98:	f107 070c 	add.w	r7, r7, #12
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	bc80      	pop	{r7}
 8003ea0:	4770      	bx	lr
 8003ea2:	bf00      	nop

08003ea4 <SPI_I2S_DeInit>:
  *         is managed by the I2S peripheral clock).
  *             
  * @retval None
  */
void SPI_I2S_DeInit(SPI_TypeDef* SPIx)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b082      	sub	sp, #8
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  if (SPIx == SPI1)
 8003eac:	687a      	ldr	r2, [r7, #4]
 8003eae:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8003eb2:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003eb6:	429a      	cmp	r2, r3
 8003eb8:	d10c      	bne.n	8003ed4 <SPI_I2S_DeInit+0x30>
  {
    /* Enable SPI1 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
 8003eba:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003ebe:	f04f 0101 	mov.w	r1, #1
 8003ec2:	f7ff ffc5 	bl	8003e50 <RCC_APB2PeriphResetCmd>
    /* Release SPI1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
 8003ec6:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003eca:	f04f 0100 	mov.w	r1, #0
 8003ece:	f7ff ffbf 	bl	8003e50 <RCC_APB2PeriphResetCmd>
 8003ed2:	e026      	b.n	8003f22 <SPI_I2S_DeInit+0x7e>
  }
  else if (SPIx == SPI2)
 8003ed4:	687a      	ldr	r2, [r7, #4]
 8003ed6:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003eda:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003ede:	429a      	cmp	r2, r3
 8003ee0:	d10c      	bne.n	8003efc <SPI_I2S_DeInit+0x58>
  {
    /* Enable SPI2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
 8003ee2:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003ee6:	f04f 0101 	mov.w	r1, #1
 8003eea:	f7ff ff87 	bl	8003dfc <RCC_APB1PeriphResetCmd>
    /* Release SPI2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
 8003eee:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003ef2:	f04f 0100 	mov.w	r1, #0
 8003ef6:	f7ff ff81 	bl	8003dfc <RCC_APB1PeriphResetCmd>
 8003efa:	e012      	b.n	8003f22 <SPI_I2S_DeInit+0x7e>
    }
  else
  {
    if (SPIx == SPI3)
 8003efc:	687a      	ldr	r2, [r7, #4]
 8003efe:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8003f02:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003f06:	429a      	cmp	r2, r3
 8003f08:	d10b      	bne.n	8003f22 <SPI_I2S_DeInit+0x7e>
    {
      /* Enable SPI3 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
 8003f0a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003f0e:	f04f 0101 	mov.w	r1, #1
 8003f12:	f7ff ff73 	bl	8003dfc <RCC_APB1PeriphResetCmd>
      /* Release SPI3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
 8003f16:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003f1a:	f04f 0100 	mov.w	r1, #0
 8003f1e:	f7ff ff6d 	bl	8003dfc <RCC_APB1PeriphResetCmd>
    }
  }
}
 8003f22:	f107 0708 	add.w	r7, r7, #8
 8003f26:	46bd      	mov	sp, r7
 8003f28:	bd80      	pop	{r7, pc}
 8003f2a:	bf00      	nop

08003f2c <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 8003f2c:	b480      	push	{r7}
 8003f2e:	b085      	sub	sp, #20
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
 8003f34:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8003f36:	f04f 0300 	mov.w	r3, #0
 8003f3a:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	881b      	ldrh	r3, [r3, #0]
 8003f40:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_MASK;
 8003f42:	89fb      	ldrh	r3, [r7, #14]
 8003f44:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 8003f48:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	881a      	ldrh	r2, [r3, #0]
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	885b      	ldrh	r3, [r3, #2]
 8003f52:	4313      	orrs	r3, r2
 8003f54:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	889b      	ldrh	r3, [r3, #4]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8003f5a:	4313      	orrs	r3, r2
 8003f5c:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	88db      	ldrh	r3, [r3, #6]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8003f62:	4313      	orrs	r3, r2
 8003f64:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	891b      	ldrh	r3, [r3, #8]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8003f6a:	4313      	orrs	r3, r2
 8003f6c:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	895b      	ldrh	r3, [r3, #10]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8003f72:	4313      	orrs	r3, r2
 8003f74:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	899b      	ldrh	r3, [r3, #12]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8003f7a:	4313      	orrs	r3, r2
 8003f7c:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	89db      	ldrh	r3, [r3, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8003f82:	4313      	orrs	r3, r2
 8003f84:	b29a      	uxth	r2, r3
 8003f86:	89fb      	ldrh	r3, [r7, #14]
 8003f88:	4313      	orrs	r3, r2
 8003f8a:	81fb      	strh	r3, [r7, #14]
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	89fa      	ldrh	r2, [r7, #14]
 8003f90:	801a      	strh	r2, [r3, #0]

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	8b9b      	ldrh	r3, [r3, #28]
 8003f96:	b29b      	uxth	r3, r3
 8003f98:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003f9c:	b29a      	uxth	r2, r3
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	839a      	strh	r2, [r3, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8003fa2:	683b      	ldr	r3, [r7, #0]
 8003fa4:	8a1a      	ldrh	r2, [r3, #16]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	821a      	strh	r2, [r3, #16]
}
 8003faa:	f107 0714 	add.w	r7, r7, #20
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bc80      	pop	{r7}
 8003fb2:	4770      	bx	lr

08003fb4 <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	b083      	sub	sp, #12
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
 8003fbc:	460b      	mov	r3, r1
 8003fbe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003fc0:	78fb      	ldrb	r3, [r7, #3]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d008      	beq.n	8003fd8 <SPI_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= SPI_CR1_SPE;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	881b      	ldrh	r3, [r3, #0]
 8003fca:	b29b      	uxth	r3, r3
 8003fcc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003fd0:	b29a      	uxth	r2, r3
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	801a      	strh	r2, [r3, #0]
 8003fd6:	e007      	b.n	8003fe8 <SPI_Cmd+0x34>
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	881b      	ldrh	r3, [r3, #0]
 8003fdc:	b29b      	uxth	r3, r3
 8003fde:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003fe2:	b29a      	uxth	r2, r3
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	801a      	strh	r2, [r3, #0]
  }
}
 8003fe8:	f107 070c 	add.w	r7, r7, #12
 8003fec:	46bd      	mov	sp, r7
 8003fee:	bc80      	pop	{r7}
 8003ff0:	4770      	bx	lr
 8003ff2:	bf00      	nop

08003ff4 <SPI_I2S_ReceiveData>:
  * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2 or 3 
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode. 
  * @retval The value of the received data.
  */
uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx)
{
 8003ff4:	b480      	push	{r7}
 8003ff6:	b083      	sub	sp, #12
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	899b      	ldrh	r3, [r3, #12]
 8004000:	b29b      	uxth	r3, r3
}
 8004002:	4618      	mov	r0, r3
 8004004:	f107 070c 	add.w	r7, r7, #12
 8004008:	46bd      	mov	sp, r7
 800400a:	bc80      	pop	{r7}
 800400c:	4770      	bx	lr
 800400e:	bf00      	nop

08004010 <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8004010:	b480      	push	{r7}
 8004012:	b083      	sub	sp, #12
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
 8004018:	460b      	mov	r3, r1
 800401a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	887a      	ldrh	r2, [r7, #2]
 8004020:	819a      	strh	r2, [r3, #12]
}
 8004022:	f107 070c 	add.w	r7, r7, #12
 8004026:	46bd      	mov	sp, r7
 8004028:	bc80      	pop	{r7}
 800402a:	4770      	bx	lr

0800402c <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 800402c:	b480      	push	{r7}
 800402e:	b085      	sub	sp, #20
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
 8004034:	460b      	mov	r3, r1
 8004036:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8004038:	f04f 0300 	mov.w	r3, #0
 800403c:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	891b      	ldrh	r3, [r3, #8]
 8004042:	b29a      	uxth	r2, r3
 8004044:	887b      	ldrh	r3, [r7, #2]
 8004046:	4013      	ands	r3, r2
 8004048:	b29b      	uxth	r3, r3
 800404a:	2b00      	cmp	r3, #0
 800404c:	d003      	beq.n	8004056 <SPI_I2S_GetFlagStatus+0x2a>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 800404e:	f04f 0301 	mov.w	r3, #1
 8004052:	73fb      	strb	r3, [r7, #15]
 8004054:	e002      	b.n	800405c <SPI_I2S_GetFlagStatus+0x30>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8004056:	f04f 0300 	mov.w	r3, #0
 800405a:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 800405c:	7bfb      	ldrb	r3, [r7, #15]
}
 800405e:	4618      	mov	r0, r3
 8004060:	f107 0714 	add.w	r7, r7, #20
 8004064:	46bd      	mov	sp, r7
 8004066:	bc80      	pop	{r7}
 8004068:	4770      	bx	lr
 800406a:	bf00      	nop

0800406c <SYSCFG_EXTILineConfig>:
  *           This parameter can be EXTI_PinSourcex where x can be (0..15, except
  *           for EXTI_PortSourceGPIOI x can be (0..11).
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 800406c:	b490      	push	{r4, r7}
 800406e:	b084      	sub	sp, #16
 8004070:	af00      	add	r7, sp, #0
 8004072:	4602      	mov	r2, r0
 8004074:	460b      	mov	r3, r1
 8004076:	71fa      	strb	r2, [r7, #7]
 8004078:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 800407a:	f04f 0300 	mov.w	r3, #0
 800407e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 8004080:	79bb      	ldrb	r3, [r7, #6]
 8004082:	f003 0303 	and.w	r3, r3, #3
 8004086:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800408a:	f04f 020f 	mov.w	r2, #15
 800408e:	fa02 f303 	lsl.w	r3, r2, r3
 8004092:	60fb      	str	r3, [r7, #12]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 8004094:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8004098:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800409c:	79ba      	ldrb	r2, [r7, #6]
 800409e:	ea4f 0292 	mov.w	r2, r2, lsr #2
 80040a2:	b2d2      	uxtb	r2, r2
 80040a4:	4610      	mov	r0, r2
 80040a6:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80040aa:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80040ae:	79b9      	ldrb	r1, [r7, #6]
 80040b0:	ea4f 0191 	mov.w	r1, r1, lsr #2
 80040b4:	b2c9      	uxtb	r1, r1
 80040b6:	f101 0102 	add.w	r1, r1, #2
 80040ba:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 80040be:	68fa      	ldr	r2, [r7, #12]
 80040c0:	ea6f 0202 	mvn.w	r2, r2
 80040c4:	4011      	ands	r1, r2
 80040c6:	f100 0202 	add.w	r2, r0, #2
 80040ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 80040ce:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80040d2:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80040d6:	79ba      	ldrb	r2, [r7, #6]
 80040d8:	ea4f 0292 	mov.w	r2, r2, lsr #2
 80040dc:	b2d2      	uxtb	r2, r2
 80040de:	4610      	mov	r0, r2
 80040e0:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80040e4:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80040e8:	79b9      	ldrb	r1, [r7, #6]
 80040ea:	ea4f 0191 	mov.w	r1, r1, lsr #2
 80040ee:	b2c9      	uxtb	r1, r1
 80040f0:	f101 0102 	add.w	r1, r1, #2
 80040f4:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 80040f8:	79fc      	ldrb	r4, [r7, #7]
 80040fa:	79ba      	ldrb	r2, [r7, #6]
 80040fc:	f002 0203 	and.w	r2, r2, #3
 8004100:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8004104:	fa04 f202 	lsl.w	r2, r4, r2
 8004108:	4311      	orrs	r1, r2
 800410a:	f100 0202 	add.w	r2, r0, #2
 800410e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8004112:	f107 0710 	add.w	r7, r7, #16
 8004116:	46bd      	mov	sp, r7
 8004118:	bc90      	pop	{r4, r7}
 800411a:	4770      	bx	lr

0800411c <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 800411c:	b480      	push	{r7}
 800411e:	b085      	sub	sp, #20
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
 8004124:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8004126:	f04f 0300 	mov.w	r3, #0
 800412a:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	881b      	ldrh	r3, [r3, #0]
 8004130:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8004132:	687a      	ldr	r2, [r7, #4]
 8004134:	f04f 0300 	mov.w	r3, #0
 8004138:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800413c:	429a      	cmp	r2, r3
 800413e:	d01f      	beq.n	8004180 <TIM_TimeBaseInit+0x64>
 8004140:	687a      	ldr	r2, [r7, #4]
 8004142:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004146:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800414a:	429a      	cmp	r2, r3
 800414c:	d018      	beq.n	8004180 <TIM_TimeBaseInit+0x64>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004154:	d014      	beq.n	8004180 <TIM_TimeBaseInit+0x64>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8004156:	687a      	ldr	r2, [r7, #4]
 8004158:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800415c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8004160:	429a      	cmp	r2, r3
 8004162:	d00d      	beq.n	8004180 <TIM_TimeBaseInit+0x64>
 8004164:	687a      	ldr	r2, [r7, #4]
 8004166:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800416a:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800416e:	429a      	cmp	r2, r3
 8004170:	d006      	beq.n	8004180 <TIM_TimeBaseInit+0x64>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8004172:	687a      	ldr	r2, [r7, #4]
 8004174:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004178:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800417c:	429a      	cmp	r2, r3
 800417e:	d108      	bne.n	8004192 <TIM_TimeBaseInit+0x76>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8004180:	89fb      	ldrh	r3, [r7, #14]
 8004182:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004186:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	885a      	ldrh	r2, [r3, #2]
 800418c:	89fb      	ldrh	r3, [r7, #14]
 800418e:	4313      	orrs	r3, r2
 8004190:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8004192:	687a      	ldr	r2, [r7, #4]
 8004194:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004198:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800419c:	429a      	cmp	r2, r3
 800419e:	d00f      	beq.n	80041c0 <TIM_TimeBaseInit+0xa4>
 80041a0:	687a      	ldr	r2, [r7, #4]
 80041a2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80041a6:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80041aa:	429a      	cmp	r2, r3
 80041ac:	d008      	beq.n	80041c0 <TIM_TimeBaseInit+0xa4>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 80041ae:	89fb      	ldrh	r3, [r7, #14]
 80041b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80041b4:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	891a      	ldrh	r2, [r3, #8]
 80041ba:	89fb      	ldrh	r3, [r7, #14]
 80041bc:	4313      	orrs	r3, r2
 80041be:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	89fa      	ldrh	r2, [r7, #14]
 80041c4:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	685a      	ldr	r2, [r3, #4]
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	881a      	ldrh	r2, [r3, #0]
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 80041d6:	687a      	ldr	r2, [r7, #4]
 80041d8:	f04f 0300 	mov.w	r3, #0
 80041dc:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80041e0:	429a      	cmp	r2, r3
 80041e2:	d006      	beq.n	80041f2 <TIM_TimeBaseInit+0xd6>
 80041e4:	687a      	ldr	r2, [r7, #4]
 80041e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80041ea:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80041ee:	429a      	cmp	r2, r3
 80041f0:	d104      	bne.n	80041fc <TIM_TimeBaseInit+0xe0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	7a9b      	ldrb	r3, [r3, #10]
 80041f6:	461a      	mov	r2, r3
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	f04f 0201 	mov.w	r2, #1
 8004202:	829a      	strh	r2, [r3, #20]
}
 8004204:	f107 0714 	add.w	r7, r7, #20
 8004208:	46bd      	mov	sp, r7
 800420a:	bc80      	pop	{r7}
 800420c:	4770      	bx	lr
 800420e:	bf00      	nop

08004210 <TIM_TimeBaseStructInit>:
  * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8004210:	b480      	push	{r7}
 8004212:	b083      	sub	sp, #12
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	f04f 32ff 	mov.w	r2, #4294967295
 800421e:	605a      	str	r2, [r3, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	f04f 0200 	mov.w	r2, #0
 8004226:	801a      	strh	r2, [r3, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	f04f 0200 	mov.w	r2, #0
 800422e:	811a      	strh	r2, [r3, #8]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	f04f 0200 	mov.w	r2, #0
 8004236:	805a      	strh	r2, [r3, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	f04f 0200 	mov.w	r2, #0
 800423e:	729a      	strb	r2, [r3, #10]
}
 8004240:	f107 070c 	add.w	r7, r7, #12
 8004244:	46bd      	mov	sp, r7
 8004246:	bc80      	pop	{r7}
 8004248:	4770      	bx	lr
 800424a:	bf00      	nop

0800424c <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 800424c:	b480      	push	{r7}
 800424e:	b083      	sub	sp, #12
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
 8004254:	460b      	mov	r3, r1
 8004256:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004258:	78fb      	ldrb	r3, [r7, #3]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d008      	beq.n	8004270 <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	881b      	ldrh	r3, [r3, #0]
 8004262:	b29b      	uxth	r3, r3
 8004264:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004268:	b29a      	uxth	r2, r3
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	801a      	strh	r2, [r3, #0]
 800426e:	e007      	b.n	8004280 <TIM_ARRPreloadConfig+0x34>
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	881b      	ldrh	r3, [r3, #0]
 8004274:	b29b      	uxth	r3, r3
 8004276:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800427a:	b29a      	uxth	r2, r3
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	801a      	strh	r2, [r3, #0]
  }
}
 8004280:	f107 070c 	add.w	r7, r7, #12
 8004284:	46bd      	mov	sp, r7
 8004286:	bc80      	pop	{r7}
 8004288:	4770      	bx	lr
 800428a:	bf00      	nop

0800428c <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 800428c:	b480      	push	{r7}
 800428e:	b083      	sub	sp, #12
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
 8004294:	460b      	mov	r3, r1
 8004296:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8004298:	78fb      	ldrb	r3, [r7, #3]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d008      	beq.n	80042b0 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	881b      	ldrh	r3, [r3, #0]
 80042a2:	b29b      	uxth	r3, r3
 80042a4:	f043 0301 	orr.w	r3, r3, #1
 80042a8:	b29a      	uxth	r2, r3
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	801a      	strh	r2, [r3, #0]
 80042ae:	e007      	b.n	80042c0 <TIM_Cmd+0x34>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	881b      	ldrh	r3, [r3, #0]
 80042b4:	b29b      	uxth	r3, r3
 80042b6:	f023 0301 	bic.w	r3, r3, #1
 80042ba:	b29a      	uxth	r2, r3
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	801a      	strh	r2, [r3, #0]
  }
}
 80042c0:	f107 070c 	add.w	r7, r7, #12
 80042c4:	46bd      	mov	sp, r7
 80042c6:	bc80      	pop	{r7}
 80042c8:	4770      	bx	lr
 80042ca:	bf00      	nop

080042cc <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80042cc:	b480      	push	{r7}
 80042ce:	b085      	sub	sp, #20
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
 80042d4:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80042d6:	f04f 0300 	mov.w	r3, #0
 80042da:	817b      	strh	r3, [r7, #10]
 80042dc:	f04f 0300 	mov.w	r3, #0
 80042e0:	81fb      	strh	r3, [r7, #14]
 80042e2:	f04f 0300 	mov.w	r3, #0
 80042e6:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	8c1b      	ldrh	r3, [r3, #32]
 80042ec:	b29b      	uxth	r3, r3
 80042ee:	f023 0301 	bic.w	r3, r3, #1
 80042f2:	b29a      	uxth	r2, r3
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	8c1b      	ldrh	r3, [r3, #32]
 80042fc:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	889b      	ldrh	r3, [r3, #4]
 8004302:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	8b1b      	ldrh	r3, [r3, #24]
 8004308:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
 800430a:	897b      	ldrh	r3, [r7, #10]
 800430c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004310:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 8004312:	897b      	ldrh	r3, [r7, #10]
 8004314:	f023 0303 	bic.w	r3, r3, #3
 8004318:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	881a      	ldrh	r2, [r3, #0]
 800431e:	897b      	ldrh	r3, [r7, #10]
 8004320:	4313      	orrs	r3, r2
 8004322:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 8004324:	89fb      	ldrh	r3, [r7, #14]
 8004326:	f023 0302 	bic.w	r3, r3, #2
 800432a:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	899a      	ldrh	r2, [r3, #12]
 8004330:	89fb      	ldrh	r3, [r7, #14]
 8004332:	4313      	orrs	r3, r2
 8004334:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	885a      	ldrh	r2, [r3, #2]
 800433a:	89fb      	ldrh	r3, [r7, #14]
 800433c:	4313      	orrs	r3, r2
 800433e:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8004340:	687a      	ldr	r2, [r7, #4]
 8004342:	f04f 0300 	mov.w	r3, #0
 8004346:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800434a:	429a      	cmp	r2, r3
 800434c:	d006      	beq.n	800435c <TIM_OC1Init+0x90>
 800434e:	687a      	ldr	r2, [r7, #4]
 8004350:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004354:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004358:	429a      	cmp	r2, r3
 800435a:	d123      	bne.n	80043a4 <TIM_OC1Init+0xd8>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 800435c:	89fb      	ldrh	r3, [r7, #14]
 800435e:	f023 0308 	bic.w	r3, r3, #8
 8004362:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	89da      	ldrh	r2, [r3, #14]
 8004368:	89fb      	ldrh	r3, [r7, #14]
 800436a:	4313      	orrs	r3, r2
 800436c:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 800436e:	89fb      	ldrh	r3, [r7, #14]
 8004370:	f023 0304 	bic.w	r3, r3, #4
 8004374:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	889a      	ldrh	r2, [r3, #4]
 800437a:	89fb      	ldrh	r3, [r7, #14]
 800437c:	4313      	orrs	r3, r2
 800437e:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
 8004380:	89bb      	ldrh	r3, [r7, #12]
 8004382:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004386:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 8004388:	89bb      	ldrh	r3, [r7, #12]
 800438a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800438e:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	8a1a      	ldrh	r2, [r3, #16]
 8004394:	89bb      	ldrh	r3, [r7, #12]
 8004396:	4313      	orrs	r3, r2
 8004398:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	8a5a      	ldrh	r2, [r3, #18]
 800439e:	89bb      	ldrh	r3, [r7, #12]
 80043a0:	4313      	orrs	r3, r2
 80043a2:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	89ba      	ldrh	r2, [r7, #12]
 80043a8:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	897a      	ldrh	r2, [r7, #10]
 80043ae:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	689a      	ldr	r2, [r3, #8]
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	89fa      	ldrh	r2, [r7, #14]
 80043bc:	841a      	strh	r2, [r3, #32]
}
 80043be:	f107 0714 	add.w	r7, r7, #20
 80043c2:	46bd      	mov	sp, r7
 80043c4:	bc80      	pop	{r7}
 80043c6:	4770      	bx	lr

080043c8 <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80043c8:	b480      	push	{r7}
 80043ca:	b085      	sub	sp, #20
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
 80043d0:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80043d2:	f04f 0300 	mov.w	r3, #0
 80043d6:	817b      	strh	r3, [r7, #10]
 80043d8:	f04f 0300 	mov.w	r3, #0
 80043dc:	81fb      	strh	r3, [r7, #14]
 80043de:	f04f 0300 	mov.w	r3, #0
 80043e2:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	8c1b      	ldrh	r3, [r3, #32]
 80043e8:	b29b      	uxth	r3, r3
 80043ea:	f023 0310 	bic.w	r3, r3, #16
 80043ee:	b29a      	uxth	r2, r3
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	8c1b      	ldrh	r3, [r3, #32]
 80043f8:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	889b      	ldrh	r3, [r3, #4]
 80043fe:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	8b1b      	ldrh	r3, [r3, #24]
 8004404:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
 8004406:	897b      	ldrh	r3, [r7, #10]
 8004408:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800440c:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 800440e:	897b      	ldrh	r3, [r7, #10]
 8004410:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004414:	817b      	strh	r3, [r7, #10]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	881b      	ldrh	r3, [r3, #0]
 800441a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800441e:	b29a      	uxth	r2, r3
 8004420:	897b      	ldrh	r3, [r7, #10]
 8004422:	4313      	orrs	r3, r2
 8004424:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 8004426:	89fb      	ldrh	r3, [r7, #14]
 8004428:	f023 0320 	bic.w	r3, r3, #32
 800442c:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	899b      	ldrh	r3, [r3, #12]
 8004432:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8004436:	b29a      	uxth	r2, r3
 8004438:	89fb      	ldrh	r3, [r7, #14]
 800443a:	4313      	orrs	r3, r2
 800443c:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	885b      	ldrh	r3, [r3, #2]
 8004442:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8004446:	b29a      	uxth	r2, r3
 8004448:	89fb      	ldrh	r3, [r7, #14]
 800444a:	4313      	orrs	r3, r2
 800444c:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 800444e:	687a      	ldr	r2, [r7, #4]
 8004450:	f04f 0300 	mov.w	r3, #0
 8004454:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004458:	429a      	cmp	r2, r3
 800445a:	d006      	beq.n	800446a <TIM_OC2Init+0xa2>
 800445c:	687a      	ldr	r2, [r7, #4]
 800445e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004462:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004466:	429a      	cmp	r2, r3
 8004468:	d12f      	bne.n	80044ca <TIM_OC2Init+0x102>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 800446a:	89fb      	ldrh	r3, [r7, #14]
 800446c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004470:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	89db      	ldrh	r3, [r3, #14]
 8004476:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800447a:	b29a      	uxth	r2, r3
 800447c:	89fb      	ldrh	r3, [r7, #14]
 800447e:	4313      	orrs	r3, r2
 8004480:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 8004482:	89fb      	ldrh	r3, [r7, #14]
 8004484:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004488:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	889b      	ldrh	r3, [r3, #4]
 800448e:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8004492:	b29a      	uxth	r2, r3
 8004494:	89fb      	ldrh	r3, [r7, #14]
 8004496:	4313      	orrs	r3, r2
 8004498:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
 800449a:	89bb      	ldrh	r3, [r7, #12]
 800449c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80044a0:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 80044a2:	89bb      	ldrh	r3, [r7, #12]
 80044a4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80044a8:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	8a1b      	ldrh	r3, [r3, #16]
 80044ae:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80044b2:	b29a      	uxth	r2, r3
 80044b4:	89bb      	ldrh	r3, [r7, #12]
 80044b6:	4313      	orrs	r3, r2
 80044b8:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	8a5b      	ldrh	r3, [r3, #18]
 80044be:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80044c2:	b29a      	uxth	r2, r3
 80044c4:	89bb      	ldrh	r3, [r7, #12]
 80044c6:	4313      	orrs	r3, r2
 80044c8:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	89ba      	ldrh	r2, [r7, #12]
 80044ce:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	897a      	ldrh	r2, [r7, #10]
 80044d4:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	689a      	ldr	r2, [r3, #8]
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	89fa      	ldrh	r2, [r7, #14]
 80044e2:	841a      	strh	r2, [r3, #32]
}
 80044e4:	f107 0714 	add.w	r7, r7, #20
 80044e8:	46bd      	mov	sp, r7
 80044ea:	bc80      	pop	{r7}
 80044ec:	4770      	bx	lr
 80044ee:	bf00      	nop

080044f0 <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80044f0:	b480      	push	{r7}
 80044f2:	b085      	sub	sp, #20
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
 80044f8:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80044fa:	f04f 0300 	mov.w	r3, #0
 80044fe:	817b      	strh	r3, [r7, #10]
 8004500:	f04f 0300 	mov.w	r3, #0
 8004504:	81fb      	strh	r3, [r7, #14]
 8004506:	f04f 0300 	mov.w	r3, #0
 800450a:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	8c1b      	ldrh	r3, [r3, #32]
 8004510:	b29b      	uxth	r3, r3
 8004512:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004516:	b29a      	uxth	r2, r3
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	8c1b      	ldrh	r3, [r3, #32]
 8004520:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	889b      	ldrh	r3, [r3, #4]
 8004526:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	8b9b      	ldrh	r3, [r3, #28]
 800452c:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
 800452e:	897b      	ldrh	r3, [r7, #10]
 8004530:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004534:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 8004536:	897b      	ldrh	r3, [r7, #10]
 8004538:	f023 0303 	bic.w	r3, r3, #3
 800453c:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	881a      	ldrh	r2, [r3, #0]
 8004542:	897b      	ldrh	r3, [r7, #10]
 8004544:	4313      	orrs	r3, r2
 8004546:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 8004548:	89fb      	ldrh	r3, [r7, #14]
 800454a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800454e:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	899b      	ldrh	r3, [r3, #12]
 8004554:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8004558:	b29a      	uxth	r2, r3
 800455a:	89fb      	ldrh	r3, [r7, #14]
 800455c:	4313      	orrs	r3, r2
 800455e:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	885b      	ldrh	r3, [r3, #2]
 8004564:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8004568:	b29a      	uxth	r2, r3
 800456a:	89fb      	ldrh	r3, [r7, #14]
 800456c:	4313      	orrs	r3, r2
 800456e:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8004570:	687a      	ldr	r2, [r7, #4]
 8004572:	f04f 0300 	mov.w	r3, #0
 8004576:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800457a:	429a      	cmp	r2, r3
 800457c:	d006      	beq.n	800458c <TIM_OC3Init+0x9c>
 800457e:	687a      	ldr	r2, [r7, #4]
 8004580:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004584:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004588:	429a      	cmp	r2, r3
 800458a:	d12f      	bne.n	80045ec <TIM_OC3Init+0xfc>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 800458c:	89fb      	ldrh	r3, [r7, #14]
 800458e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004592:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	89db      	ldrh	r3, [r3, #14]
 8004598:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800459c:	b29a      	uxth	r2, r3
 800459e:	89fb      	ldrh	r3, [r7, #14]
 80045a0:	4313      	orrs	r3, r2
 80045a2:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 80045a4:	89fb      	ldrh	r3, [r7, #14]
 80045a6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80045aa:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	889b      	ldrh	r3, [r3, #4]
 80045b0:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80045b4:	b29a      	uxth	r2, r3
 80045b6:	89fb      	ldrh	r3, [r7, #14]
 80045b8:	4313      	orrs	r3, r2
 80045ba:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
 80045bc:	89bb      	ldrh	r3, [r7, #12]
 80045be:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80045c2:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 80045c4:	89bb      	ldrh	r3, [r7, #12]
 80045c6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80045ca:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	8a1b      	ldrh	r3, [r3, #16]
 80045d0:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80045d4:	b29a      	uxth	r2, r3
 80045d6:	89bb      	ldrh	r3, [r7, #12]
 80045d8:	4313      	orrs	r3, r2
 80045da:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	8a5b      	ldrh	r3, [r3, #18]
 80045e0:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80045e4:	b29a      	uxth	r2, r3
 80045e6:	89bb      	ldrh	r3, [r7, #12]
 80045e8:	4313      	orrs	r3, r2
 80045ea:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	89ba      	ldrh	r2, [r7, #12]
 80045f0:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	897a      	ldrh	r2, [r7, #10]
 80045f6:	839a      	strh	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	689a      	ldr	r2, [r3, #8]
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	89fa      	ldrh	r2, [r7, #14]
 8004604:	841a      	strh	r2, [r3, #32]
}
 8004606:	f107 0714 	add.w	r7, r7, #20
 800460a:	46bd      	mov	sp, r7
 800460c:	bc80      	pop	{r7}
 800460e:	4770      	bx	lr

08004610 <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8004610:	b480      	push	{r7}
 8004612:	b085      	sub	sp, #20
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
 8004618:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 800461a:	f04f 0300 	mov.w	r3, #0
 800461e:	81bb      	strh	r3, [r7, #12]
 8004620:	f04f 0300 	mov.w	r3, #0
 8004624:	817b      	strh	r3, [r7, #10]
 8004626:	f04f 0300 	mov.w	r3, #0
 800462a:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	8c1b      	ldrh	r3, [r3, #32]
 8004630:	b29b      	uxth	r3, r3
 8004632:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004636:	b29a      	uxth	r2, r3
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	8c1b      	ldrh	r3, [r3, #32]
 8004640:	817b      	strh	r3, [r7, #10]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	889b      	ldrh	r3, [r3, #4]
 8004646:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	8b9b      	ldrh	r3, [r3, #28]
 800464c:	81bb      	strh	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
 800464e:	89bb      	ldrh	r3, [r7, #12]
 8004650:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004654:	81bb      	strh	r3, [r7, #12]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 8004656:	89bb      	ldrh	r3, [r7, #12]
 8004658:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800465c:	81bb      	strh	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	881b      	ldrh	r3, [r3, #0]
 8004662:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8004666:	b29a      	uxth	r2, r3
 8004668:	89bb      	ldrh	r3, [r7, #12]
 800466a:	4313      	orrs	r3, r2
 800466c:	81bb      	strh	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 800466e:	897b      	ldrh	r3, [r7, #10]
 8004670:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004674:	817b      	strh	r3, [r7, #10]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	899b      	ldrh	r3, [r3, #12]
 800467a:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800467e:	b29a      	uxth	r2, r3
 8004680:	897b      	ldrh	r3, [r7, #10]
 8004682:	4313      	orrs	r3, r2
 8004684:	817b      	strh	r3, [r7, #10]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	885b      	ldrh	r3, [r3, #2]
 800468a:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800468e:	b29a      	uxth	r2, r3
 8004690:	897b      	ldrh	r3, [r7, #10]
 8004692:	4313      	orrs	r3, r2
 8004694:	817b      	strh	r3, [r7, #10]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 8004696:	687a      	ldr	r2, [r7, #4]
 8004698:	f04f 0300 	mov.w	r3, #0
 800469c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80046a0:	429a      	cmp	r2, r3
 80046a2:	d006      	beq.n	80046b2 <TIM_OC4Init+0xa2>
 80046a4:	687a      	ldr	r2, [r7, #4]
 80046a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80046aa:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80046ae:	429a      	cmp	r2, r3
 80046b0:	d10b      	bne.n	80046ca <TIM_OC4Init+0xba>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 80046b2:	89fb      	ldrh	r3, [r7, #14]
 80046b4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80046b8:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	8a1b      	ldrh	r3, [r3, #16]
 80046be:	ea4f 1383 	mov.w	r3, r3, lsl #6
 80046c2:	b29a      	uxth	r2, r3
 80046c4:	89fb      	ldrh	r3, [r7, #14]
 80046c6:	4313      	orrs	r3, r2
 80046c8:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	89fa      	ldrh	r2, [r7, #14]
 80046ce:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	89ba      	ldrh	r2, [r7, #12]
 80046d4:	839a      	strh	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	689a      	ldr	r2, [r3, #8]
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	897a      	ldrh	r2, [r7, #10]
 80046e2:	841a      	strh	r2, [r3, #32]
}
 80046e4:	f107 0714 	add.w	r7, r7, #20
 80046e8:	46bd      	mov	sp, r7
 80046ea:	bc80      	pop	{r7}
 80046ec:	4770      	bx	lr
 80046ee:	bf00      	nop

080046f0 <TIM_OCStructInit>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80046f0:	b480      	push	{r7}
 80046f2:	b083      	sub	sp, #12
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	f04f 0200 	mov.w	r2, #0
 80046fe:	801a      	strh	r2, [r3, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	f04f 0200 	mov.w	r2, #0
 8004706:	805a      	strh	r2, [r3, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	f04f 0200 	mov.w	r2, #0
 800470e:	809a      	strh	r2, [r3, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x00000000;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	f04f 0200 	mov.w	r2, #0
 8004716:	609a      	str	r2, [r3, #8]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	f04f 0200 	mov.w	r2, #0
 800471e:	819a      	strh	r2, [r3, #12]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	f04f 0200 	mov.w	r2, #0
 8004726:	81da      	strh	r2, [r3, #14]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	f04f 0200 	mov.w	r2, #0
 800472e:	821a      	strh	r2, [r3, #16]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	f04f 0200 	mov.w	r2, #0
 8004736:	825a      	strh	r2, [r3, #18]
}
 8004738:	f107 070c 	add.w	r7, r7, #12
 800473c:	46bd      	mov	sp, r7
 800473e:	bc80      	pop	{r7}
 8004740:	4770      	bx	lr
 8004742:	bf00      	nop

08004744 <TIM_OC1PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8004744:	b480      	push	{r7}
 8004746:	b085      	sub	sp, #20
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
 800474c:	460b      	mov	r3, r1
 800474e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8004750:	f04f 0300 	mov.w	r3, #0
 8004754:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	8b1b      	ldrh	r3, [r3, #24]
 800475a:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC1PE);
 800475c:	89fb      	ldrh	r3, [r7, #14]
 800475e:	f023 0308 	bic.w	r3, r3, #8
 8004762:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8004764:	89fa      	ldrh	r2, [r7, #14]
 8004766:	887b      	ldrh	r3, [r7, #2]
 8004768:	4313      	orrs	r3, r2
 800476a:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	89fa      	ldrh	r2, [r7, #14]
 8004770:	831a      	strh	r2, [r3, #24]
}
 8004772:	f107 0714 	add.w	r7, r7, #20
 8004776:	46bd      	mov	sp, r7
 8004778:	bc80      	pop	{r7}
 800477a:	4770      	bx	lr

0800477c <TIM_OC2PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 800477c:	b480      	push	{r7}
 800477e:	b085      	sub	sp, #20
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
 8004784:	460b      	mov	r3, r1
 8004786:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8004788:	f04f 0300 	mov.w	r3, #0
 800478c:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	8b1b      	ldrh	r3, [r3, #24]
 8004792:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2PE);
 8004794:	89fb      	ldrh	r3, [r7, #14]
 8004796:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800479a:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 800479c:	887b      	ldrh	r3, [r7, #2]
 800479e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80047a2:	b29a      	uxth	r2, r3
 80047a4:	89fb      	ldrh	r3, [r7, #14]
 80047a6:	4313      	orrs	r3, r2
 80047a8:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	89fa      	ldrh	r2, [r7, #14]
 80047ae:	831a      	strh	r2, [r3, #24]
}
 80047b0:	f107 0714 	add.w	r7, r7, #20
 80047b4:	46bd      	mov	sp, r7
 80047b6:	bc80      	pop	{r7}
 80047b8:	4770      	bx	lr
 80047ba:	bf00      	nop

080047bc <TIM_OC3PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 80047bc:	b480      	push	{r7}
 80047be:	b085      	sub	sp, #20
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
 80047c4:	460b      	mov	r3, r1
 80047c6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 80047c8:	f04f 0300 	mov.w	r3, #0
 80047cc:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	8b9b      	ldrh	r3, [r3, #28]
 80047d2:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
 80047d4:	89fb      	ldrh	r3, [r7, #14]
 80047d6:	f023 0308 	bic.w	r3, r3, #8
 80047da:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 80047dc:	89fa      	ldrh	r2, [r7, #14]
 80047de:	887b      	ldrh	r3, [r7, #2]
 80047e0:	4313      	orrs	r3, r2
 80047e2:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	89fa      	ldrh	r2, [r7, #14]
 80047e8:	839a      	strh	r2, [r3, #28]
}
 80047ea:	f107 0714 	add.w	r7, r7, #20
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bc80      	pop	{r7}
 80047f2:	4770      	bx	lr

080047f4 <TIM_OC4PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 80047f4:	b480      	push	{r7}
 80047f6:	b085      	sub	sp, #20
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
 80047fc:	460b      	mov	r3, r1
 80047fe:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8004800:	f04f 0300 	mov.w	r3, #0
 8004804:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	8b9b      	ldrh	r3, [r3, #28]
 800480a:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4PE);
 800480c:	89fb      	ldrh	r3, [r7, #14]
 800480e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004812:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 8004814:	887b      	ldrh	r3, [r7, #2]
 8004816:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800481a:	b29a      	uxth	r2, r3
 800481c:	89fb      	ldrh	r3, [r7, #14]
 800481e:	4313      	orrs	r3, r2
 8004820:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	89fa      	ldrh	r2, [r7, #14]
 8004826:	839a      	strh	r2, [r3, #28]
}
 8004828:	f107 0714 	add.w	r7, r7, #20
 800482c:	46bd      	mov	sp, r7
 800482e:	bc80      	pop	{r7}
 8004830:	4770      	bx	lr
 8004832:	bf00      	nop

08004834 <TIM_CCxCmd>:
  * @param  TIM_CCx: specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
{
 8004834:	b480      	push	{r7}
 8004836:	b085      	sub	sp, #20
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
 800483c:	4613      	mov	r3, r2
 800483e:	460a      	mov	r2, r1
 8004840:	807a      	strh	r2, [r7, #2]
 8004842:	803b      	strh	r3, [r7, #0]
  uint16_t tmp = 0;
 8004844:	f04f 0300 	mov.w	r3, #0
 8004848:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  tmp = CCER_CCE_SET << TIM_Channel;
 800484a:	887b      	ldrh	r3, [r7, #2]
 800484c:	f04f 0201 	mov.w	r2, #1
 8004850:	fa02 f303 	lsl.w	r3, r2, r3
 8004854:	81fb      	strh	r3, [r7, #14]

  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)~ tmp;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	8c1b      	ldrh	r3, [r3, #32]
 800485a:	b29a      	uxth	r2, r3
 800485c:	89fb      	ldrh	r3, [r7, #14]
 800485e:	ea6f 0303 	mvn.w	r3, r3
 8004862:	b29b      	uxth	r3, r3
 8004864:	4013      	ands	r3, r2
 8004866:	b29a      	uxth	r2, r3
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	841a      	strh	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	8c1b      	ldrh	r3, [r3, #32]
 8004870:	b29a      	uxth	r2, r3
 8004872:	8839      	ldrh	r1, [r7, #0]
 8004874:	887b      	ldrh	r3, [r7, #2]
 8004876:	fa01 f303 	lsl.w	r3, r1, r3
 800487a:	b29b      	uxth	r3, r3
 800487c:	4313      	orrs	r3, r2
 800487e:	b29a      	uxth	r2, r3
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	841a      	strh	r2, [r3, #32]
}
 8004884:	f107 0714 	add.w	r7, r7, #20
 8004888:	46bd      	mov	sp, r7
 800488a:	bc80      	pop	{r7}
 800488c:	4770      	bx	lr
 800488e:	bf00      	nop

08004890 <register_fini>:
 8004890:	f240 0300 	movw	r3, #0
 8004894:	f2c0 0300 	movt	r3, #0
 8004898:	b12b      	cbz	r3, 80048a6 <register_fini+0x16>
 800489a:	f640 10dd 	movw	r0, #2525	; 0x9dd
 800489e:	f6c0 0000 	movt	r0, #2048	; 0x800
 80048a2:	f7fc b895 	b.w	80009d0 <atexit>
 80048a6:	4770      	bx	lr
 80048a8:	534d454d 	.word	0x534d454d
 80048ac:	00000000 	.word	0x00000000
 80048b0:	454c4449 	.word	0x454c4449
 80048b4:	00000000 	.word	0x00000000
 80048b8:	00000a0d 	.word	0x00000a0d
 80048bc:	20207525 	.word	0x20207525
 80048c0:	20206325 	.word	0x20206325
 80048c4:	36312d25 	.word	0x36312d25
 80048c8:	20202073 	.word	0x20202073
 80048cc:	20202020 	.word	0x20202020
 80048d0:	30202020 	.word	0x30202020
 80048d4:	30202020 	.word	0x30202020
 80048d8:	20202525 	.word	0x20202525
 80048dc:	0d753525 	.word	0x0d753525
 80048e0:	0000000a 	.word	0x0000000a
 80048e4:	20207525 	.word	0x20207525
 80048e8:	20206325 	.word	0x20206325
 80048ec:	36312d25 	.word	0x36312d25
 80048f0:	31252073 	.word	0x31252073
 80048f4:	25207530 	.word	0x25207530
 80048f8:	25257533 	.word	0x25257533
 80048fc:	35252020 	.word	0x35252020
 8004900:	000a0d75 	.word	0x000a0d75
 8004904:	20207525 	.word	0x20207525
 8004908:	20206325 	.word	0x20206325
 800490c:	36312d25 	.word	0x36312d25
 8004910:	31252073 	.word	0x31252073
 8004914:	20207530 	.word	0x20207530
 8004918:	2525313c 	.word	0x2525313c
 800491c:	35252020 	.word	0x35252020
 8004920:	000a0d75 	.word	0x000a0d75

08004924 <_global_impure_ptr>:
 8004924:	20000004                                ... 

08004928 <__sf_fake_stderr>:
 8004928:	00000000 00000000 00000000 00000000     ................
 8004938:	00000000 00000000 00000000 00000000     ................

08004948 <__sf_fake_stdout>:
 8004948:	00000000 00000000 00000000 00000000     ................
 8004958:	00000000 00000000 00000000 00000000     ................

08004968 <__sf_fake_stdin>:
 8004968:	00000000 00000000 00000000 00000000     ................
 8004978:	00000000 00000000 00000000 00000000     ................

08004988 <BUTTON_PIN>:
 8004988:	00000001                                ....

0800498c <BUTTON_CLK>:
 800498c:	00000001                                ....

08004990 <BUTTON_EXTI_LINE>:
 8004990:	00000001                                ....

08004994 <BUTTON_PORT_SOURCE>:
 8004994:	00000000                                ....

08004998 <BUTTON_PIN_SOURCE>:
 8004998:	00000000                                ....

0800499c <BUTTON_IRQn>:
 800499c:	00000006 00000043                       ....C...

080049a4 <_init>:
 80049a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049a6:	bf00      	nop
 80049a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80049aa:	bc08      	pop	{r3}
 80049ac:	469e      	mov	lr, r3
 80049ae:	4770      	bx	lr

080049b0 <_fini>:
 80049b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049b2:	bf00      	nop
 80049b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80049b6:	bc08      	pop	{r3}
 80049b8:	469e      	mov	lr, r3
 80049ba:	4770      	bx	lr
