{"version":"1.1.0","info":[["/home/jan/git/coge/prev/dataset/designs/_ALU.sv",[[[[[["_ALU",[[0,0],[17,2]],[[0,7],[0,11]],[],["module"]],[113,null]],[[["CLK",[[1,4],[1,19]],[[1,16],[1,19]],["_ALU"],["port","logic"]],["RST",[[2,4],[2,19]],[[2,16],[2,19]],["_ALU"],["port","logic"]],["ACT",[[3,4],[3,19]],[[3,16],[3,19]],["_ALU"],["port","logic"]],["OP",[[5,4],[5,24]],[[5,22],[5,24]],["_ALU"],["port","logic"]],["MOVI",[[6,4],[6,26]],[[6,22],[6,26]],["_ALU"],["port","logic"]],["REG_A",[[7,4],[7,27]],[[7,22],[7,27]],["_ALU"],["port","logic"]],["REG_B",[[8,4],[8,27]],[[8,22],[8,27]],["_ALU"],["port","logic"]],["MEM",[[9,4],[9,25]],[[9,22],[9,25]],["_ALU"],["port","logic"]],["IMM",[[10,4],[10,25]],[[10,22],[10,25]],["_ALU"],["port","logic"]],["DATA",[[12,4],[12,27]],[[12,23],[12,27]],["_ALU"],["port","logic"]],["RDY",[[13,4],[13,26]],[[13,23],[13,26]],["_ALU"],["port","logic"]],["VLD",[[14,4],[14,26]],[[14,23],[14,26]],["_ALU"],["port","logic"]],["COVERAGE_CAPTURE",[[16,4],[16,32]],[[16,16],[16,32]],["_ALU"],["port","logic"]],["INIT",[[40,10],[40,20]],[[40,10],[40,20]],["_ALU"],["enum_member","#AnonymousEnum0"]],["FIRST_STAGE",[[42,4],[42,15]],[[42,4],[42,15]],["_ALU"],["enum_member","#AnonymousEnum0"]],["MUL_FIRST_STAGE",[[42,28],[42,44]],[[42,28],[42,44]],["_ALU"],["enum_member","#AnonymousEnum0"]],["MUL_SECOND_STAGE",[[43,10],[43,27]],[[43,10],[43,27]],["_ALU"],["enum_member","#AnonymousEnum0"]],["state_type",[[37,4],[45,16]],[[45,4],[45,15]],["_ALU"],["typedef","#AnonymousEnum0"]],["state_curr",[[46,8],[47,12]],[[46,19],[47,12]],["_ALU"],["variable","state_type"]],["state_next",[[47,18],[48,12]],[[47,31],[48,12]],["_ALU"],["variable","state_type"]],["operand_A",[[48,21],[49,30]],[[49,13],[49,30]],["_ALU"],["variable","logic"]],["operand_B",[[49,36],[51,8]],[[50,33],[51,8]],["_ALU"],["variable","logic"]],["norm_res",[[52,7],[56,8]],[[55,18],[56,8]],["_ALU"],["variable","logic"]],["mult_res",[[56,21],[58,12]],[[57,22],[58,12]],["_ALU"],["variable","logic"]]]]]]],null,0]],["/home/jan/git/coge/prev/dataset/designs/ALU.sv",[[[[[["ALU",[[0,0],[17,2]],[[0,7],[0,10]],[],["module"]],[126,null]],[[["CLK",[[1,4],[1,19]],[[1,16],[1,19]],["ALU"],["port","logic"]],["RST",[[2,4],[2,19]],[[2,16],[2,19]],["ALU"],["port","logic"]],["ACT",[[3,4],[3,19]],[[3,16],[3,19]],["ALU"],["port","logic"]],["OP",[[5,4],[5,24]],[[5,22],[5,24]],["ALU"],["port","logic"]],["MOVI",[[6,4],[6,26]],[[6,22],[6,26]],["ALU"],["port","logic"]],["REG_A",[[7,4],[7,27]],[[7,22],[7,27]],["ALU"],["port","logic"]],["REG_B",[[8,4],[8,27]],[[8,22],[8,27]],["ALU"],["port","logic"]],["MEM",[[9,4],[9,25]],[[9,22],[9,25]],["ALU"],["port","logic"]],["IMM",[[10,4],[10,25]],[[10,22],[10,25]],["ALU"],["port","logic"]],["DATA",[[12,4],[12,27]],[[12,23],[12,27]],["ALU"],["port","logic"]],["RDY",[[13,4],[13,26]],[[13,23],[13,26]],["ALU"],["port","logic"]],["VLD",[[14,4],[14,26]],[[14,23],[14,26]],["ALU"],["port","logic"]],["COVERAGE_CAPTURE",[[16,4],[16,32]],[[16,16],[16,32]],["ALU"],["port","logic"]],["INIT",[[41,52],[42,20]],[[41,52],[42,20]],["ALU"],["enum_member","#AnonymousEnum0"]],["FIRST_STAGE",[[43,24],[43,35]],[[43,24],[43,35]],["ALU"],["enum_member","#AnonymousEnum0"]],["MUL_FIRST_STAGE",[[43,48],[44,16]],[[43,48],[44,16]],["ALU"],["enum_member","#AnonymousEnum0"]],["MUL_SECOND_STAGE",[[45,21],[45,38]],[[45,21],[45,38]],["ALU"],["enum_member","#AnonymousEnum0"]],["state_type",[[38,12],[46,41]],[[46,24],[46,40]],["ALU"],["typedef","#AnonymousEnum0"]],["state_curr",[[46,47],[47,40]],[[47,27],[47,40]],["ALU"],["variable","state_type"]],["state_next",[[47,59],[48,40]],[[48,28],[48,40]],["ALU"],["variable","state_type"]],["operand_A",[[111,33],[112,33]],[[112,18],[112,33]],["ALU"],["variable","logic"]],["operand_B",[[112,45],[113,33]],[[113,18],[113,33]],["ALU"],["variable","logic"]],["norm_res",[[113,45],[114,33]],[[114,18],[114,33]],["ALU"],["variable","logic"]],["mult_res",[[114,45],[115,33]],[[115,18],[115,33]],["ALU"],["variable","logic"]],["mult_req",[[115,47],[116,0]],[[115,70],[116,0]],["ALU"],["variable","logic"]]]]]]],null,0]],["/home/jan/git/coge/prev/tmp/alu/logs/ALU.sv",[[[[[["ALU",[[1,8],[18,10]],[[1,15],[1,18]],[],["module"]],[119,null]],[[["CLK",[[2,1],[2,27]],[[2,24],[2,27]],["ALU"],["port","logic"]],["RST",[[3,1],[3,27]],[[3,24],[3,27]],["ALU"],["port","logic"]],["ACT",[[4,1],[4,27]],[[4,24],[4,27]],["ALU"],["port","logic"]],["OP",[[6,1],[6,32]],[[6,30],[6,32]],["ALU"],["port","logic"]],["MOVI",[[7,1],[7,34]],[[7,30],[7,34]],["ALU"],["port","logic"]],["REG_A",[[8,1],[8,35]],[[8,30],[8,35]],["ALU"],["port","logic"]],["REG_B",[[9,1],[9,35]],[[9,30],[9,35]],["ALU"],["port","logic"]],["MEM",[[10,1],[10,33]],[[10,30],[10,33]],["ALU"],["port","logic"]],["IMM",[[11,1],[11,33]],[[11,30],[11,33]],["ALU"],["port","logic"]],["DATA",[[13,1],[13,35]],[[13,31],[13,35]],["ALU"],["port","logic"]],["RDY",[[14,1],[14,34]],[[14,31],[14,34]],["ALU"],["port","logic"]],["VLD",[[15,1],[15,34]],[[15,31],[15,34]],["ALU"],["port","logic"]],["COVERAGE_CAPTURE",[[17,1],[17,40]],[[17,24],[17,40]],["ALU"],["port","logic"]],["state_curr",[[21,55],[48,7]],[[47,23],[48,7]],["ALU"],["variable","state_type"]],["state_next",[[48,20],[49,38]],[[49,21],[49,38]],["ALU"],["variable","state_type"]],["operand_A",[[50,7],[51,20]],[[51,7],[51,20]],["ALU"],["variable","logic"]],["operand_B",[[51,25],[53,16]],[[52,39],[53,16]],["ALU"],["variable","logic"]],["norm_res",[[54,12],[57,32]],[[57,24],[57,32]],["ALU"],["variable","logic"]],["mult_res",[[58,1],[59,16]],[[59,7],[59,16]],["ALU"],["variable","logic"]],["mult_req",[[59,20],[61,7]],[[60,28],[61,7]],["ALU"],["variable","logic"]]]]]]],null,0]],["/home/jan/git/coge/dataset/ALU.sv",[[[[[["ALU",[[0,0],[17,2]],[[0,7],[0,10]],[],["module"]],[117,null]],[[["CLK",[[1,4],[1,19]],[[1,16],[1,19]],["ALU"],["port","logic"]],["RST",[[2,4],[2,19]],[[2,16],[2,19]],["ALU"],["port","logic"]],["ACT",[[3,4],[3,19]],[[3,16],[3,19]],["ALU"],["port","logic"]],["OP",[[5,4],[5,24]],[[5,22],[5,24]],["ALU"],["port","logic"]],["MOVI",[[6,4],[6,26]],[[6,22],[6,26]],["ALU"],["port","logic"]],["REG_A",[[7,4],[7,27]],[[7,22],[7,27]],["ALU"],["port","logic"]],["REG_B",[[8,4],[8,27]],[[8,22],[8,27]],["ALU"],["port","logic"]],["MEM",[[9,4],[9,25]],[[9,22],[9,25]],["ALU"],["port","logic"]],["IMM",[[10,4],[10,25]],[[10,22],[10,25]],["ALU"],["port","logic"]],["DATA",[[12,4],[12,27]],[[12,23],[12,27]],["ALU"],["port","logic"]],["RDY",[[13,4],[13,26]],[[13,23],[13,26]],["ALU"],["port","logic"]],["VLD",[[14,4],[14,26]],[[14,23],[14,26]],["ALU"],["port","logic"]],["COVERAGE_CAPTURE",[[16,4],[16,32]],[[16,16],[16,32]],["ALU"],["port","logic"]],["INIT",[[39,52],[40,20]],[[39,52],[40,20]],["ALU"],["enum_member","#AnonymousEnum0"]],["FIRST_STAGE",[[41,24],[41,35]],[[41,24],[41,35]],["ALU"],["enum_member","#AnonymousEnum0"]],["MUL_FIRST_STAGE",[[41,48],[42,16]],[[41,48],[42,16]],["ALU"],["enum_member","#AnonymousEnum0"]],["MUL_SECOND_STAGE",[[43,21],[43,38]],[[43,21],[43,38]],["ALU"],["enum_member","#AnonymousEnum0"]],["state_type",[[36,12],[44,41]],[[44,24],[44,40]],["ALU"],["typedef","#AnonymousEnum0"]],["state_curr",[[44,47],[45,40]],[[45,27],[45,40]],["ALU"],["variable","state_type"]],["state_next",[[45,59],[46,40]],[[46,28],[46,40]],["ALU"],["variable","state_type"]],["operand_A",[[103,23],[104,16]],[[103,70],[104,16]],["ALU"],["variable","logic"]],["operand_B",[[104,23],[104,57]],[[104,48],[104,57]],["ALU"],["variable","logic"]],["norm_res",[[104,70],[105,45]],[[105,33],[105,45]],["ALU"],["variable","logic"]],["mult_res",[[105,57],[106,33]],[[106,24],[106,33]],["ALU"],["variable","logic"]],["mult_req",[[106,45],[107,16]],[[106,70],[107,16]],["ALU"],["variable","logic"]]]]]]],null,0]]]}