<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Tue May 19 10:23:50 2020


Command Line:  synthesis -f machx03l_jrc1_lattice.synproj -gui -msgset /home/julien/Documents/git/3rd/SpinalJRC/lattice_build/machx03l/promote.xml 

Synthesis options:
The -a option is MachXO3L.
The -s option is 5.
The -t option is CABGA256.
The -d option is LCMXO3L-6900C.
Using package CABGA256.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : MachXO3L

### Device  : LCMXO3L-6900C

### Package : CABGA256

### Speed   : 5

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = MyTopLevel.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/julien/Documents/git/3rd/SpinalJRC/lattice_build/machx03l (searchpath added)
-p /usr/local/diamond/3.11_x64/ispfpga/xo3c00a/data (searchpath added)
-p /home/julien/Documents/git/3rd/SpinalJRC/lattice_build/machx03l/jrc1 (searchpath added)
-p /home/julien/Documents/git/3rd/SpinalJRC/lattice_build/machx03l (searchpath added)
Verilog design file = /home/julien/Documents/git/3rd/SpinalJRC/MyTopLevel.v
NGD file = machx03l_jrc1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo3l.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file /home/julien/Documents/git/3rd/SpinalJRC/MyTopLevel.v. VERI-1482
Analyzing Verilog file /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo3l.v. VERI-1482
Top module name (Verilog): MyTopLevel
INFO - synthesis: /home/julien/Documents/git/3rd/SpinalJRC/MyTopLevel.v(25): compiling module MyTopLevel. VERI-1018
INFO - synthesis: /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo3l.v(1759): compiling module OSCH. VERI-1018
INFO - synthesis: /home/julien/Documents/git/3rd/SpinalJRC/MyTopLevel.v(446): compiling module Toggler. VERI-1018
INFO - synthesis: /home/julien/Documents/git/3rd/SpinalJRC/MyTopLevel.v(96): compiling module JtagBackplane. VERI-1018
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo3c6900.nph' in environment: /usr/local/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.16.
Top-level module name = MyTopLevel.



GSR instance connected to net io_reset_c.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in MyTopLevel_drc.log.
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file machx03l_jrc1.ngd.

################### Begin Area Report (MyTopLevel)######################
Number of register bits => 99 of 7485 (1 % )
CCU2D => 12
FD1P3AX => 31
FD1P3IX => 27
FD1P3JX => 1
FD1S3AX => 14
FD1S3IX => 26
GSR => 1
IB => 6
INV => 1
LUT4 => 109
OB => 15
OSCH => 1
PFUMX => 4
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : io_jtag_tck_c, loads : 74
  Net : osc_OSC, loads : 25
Clock Enable Nets
Number of Clock Enables: 7
Top 7 highest fanout Clock Enables:
  Net : globalClockArea_jtag/io_jtag_tck_c_enable_57, loads : 32
  Net : globalClockArea_jtag/io_jtag_tck_c_enable_38, loads : 8
  Net : globalClockArea_jtag/io_jtag_tck_c_enable_25, loads : 8
  Net : globalClockArea_jtag/io_jtag_tck_c_enable_31, loads : 7
  Net : globalClockArea_jtag/io_jtag_tck_c_enable_18, loads : 2
  Net : globalClockArea_toggler/timeout_counter_willOverflowIfInc, loads : 2
  Net : globalClockArea_jtag/io_jtag_tck_c_enable_58, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : globalClockArea_jtag/ctrl_tap_fsm_state_0, loads : 39
  Net : globalClockArea_jtag/io_jtag_tck_c_enable_57, loads : 32
  Net : globalClockArea_jtag/ctrl_tap_fsm_state_2, loads : 27
  Net : globalClockArea_toggler/n69, loads : 23
  Net : globalClockArea_jtag/n1578, loads : 21
  Net : globalClockArea_jtag/ctrl_tap_fsm_state_3, loads : 20
  Net : globalClockArea_jtag/ctrl_tap_fsm_state_1, loads : 20
  Net : globalClockArea_jtag/n502, loads : 19
  Net : globalClockArea_jtag/n1577, loads : 15
  Net : globalClockArea_jtag/n1574, loads : 11
################### End Clock Report ##################

<A name="lse_trs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets osc_OSC]                 |  200.000 MHz|  115.714 MHz|     6 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets io_jtag_tck_c]           |  200.000 MHz|   72.664 MHz|     5 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.


Peak Memory Usage: 194.297  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.712  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
