Release 14.7 Map P.20131013 (nt64)
Xilinx Map Application Log File for Design 'jicunqidui'

Design Information
------------------
Command Line   : map -intstyle ise -p xc7a100t-fgg484-2L -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off
-power off -o jicunqidui_map.ncd jicunqidui.ngd jicunqidui.pcf 
Target Device  : xc7a100t
Target Package : fgg484
Target Speed   : -2l
Mapper Version : artix7 -- $Revision: 1.55 $
Mapped Date    : Tue May 10 18:33:33 2022

Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 11 secs 
Total CPU  time at the beginning of Placer: 11 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:bb516361) REAL time: 12 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:bb516361) REAL time: 12 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:bb516361) REAL time: 12 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

.
WARNING:Place:1399 - A clock IOB / BUFGCTRL clock component pair have been found
   that are not placed at an optimal clock IOB / BUFGCTRL site pair. The clock
   IOB component <reset> is placed at site <AA4>. The corresponding BUFGCTRL
   component <reset_IBUF_BUFG> is placed at site <BUFGCTRL_X0Y11>. The clock IO
   can use the fast path between the IOB and the Clock Buffer if the IOB is
   placed on a Clock Capable IOB site that has dedicated fast path to BUFGCTRL
   sites in its half of the device (TOP or BOTTOM). You may want to analyze why
   this problem exists and correct it. This is normally an ERROR but the
   CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN <reset.PAD> allowing
   your design to continue. This constraint disables all clock placer rules
   related to the specified COMP.PIN. The use of this override is highly
   discouraged as it may lead to very poor timing results. It is recommended
   that this error condition be corrected in the design.
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:1aac2ff1) REAL time: 13 secs 

..................................
Phase 5.30  Global Clock Region Assignment


######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 8
# Number of Global Clock Networks: 16
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "sw_data_add_w_AND_896_o_BUFG" LOC = "BUFGCTRL_X0Y0" ;
INST "sw_data_add_w_AND_512_o_BUFG" LOC = "BUFGCTRL_X0Y1" ;
INST "sw_data_add_w_AND_704_o_BUFG" LOC = "BUFGCTRL_X0Y2" ;
INST "sw_data_add_w_AND_66_o_BUFG" LOC = "BUFGCTRL_X0Y3" ;
INST "sw_data_add_w_AND_256_o_BUFG" LOC = "BUFGCTRL_X0Y4" ;
INST "sw_data_add_w_AND_320_o_BUFG" LOC = "BUFGCTRL_X0Y5" ;
INST "sw_data_add_w_AND_768_o_BUFG" LOC = "BUFGCTRL_X0Y6" ;
INST "sw_data_add_w_AND_192_o_BUFG" LOC = "BUFGCTRL_X0Y7" ;
INST "sw_data_add_w_AND_384_o_BUFG" LOC = "BUFGCTRL_X0Y8" ;
INST "sw_data_add_w_AND_576_o_BUFG" LOC = "BUFGCTRL_X0Y9" ;
INST "sw_data_add_w_AND_128_o_BUFG" LOC = "BUFGCTRL_X0Y10" ;
INST "reset_IBUF_BUFG" LOC = "BUFGCTRL_X0Y11" ;
INST "sw_data_add_w_AND_832_o_BUFG" LOC = "BUFGCTRL_X0Y12" ;
INST "sw_data_add_w_AND_448_o_BUFG" LOC = "BUFGCTRL_X0Y13" ;
INST "sw_data_add_w_AND_960_o_BUFG" LOC = "BUFGCTRL_X0Y14" ;
INST "sw_data_add_w_AND_640_o_BUFG" LOC = "BUFGCTRL_X0Y15" ;
INST "reset" LOC = "AA4" ;

# sw_data_add_w_AND_896_o_BUFG driven by BUFGCTRL_X0Y0
NET "sw_data_add_w_AND_896_o_BUFG" TNM_NET = "TN_sw_data_add_w_AND_896_o_BUFG" ;
TIMEGRP "TN_sw_data_add_w_AND_896_o_BUFG" AREA_GROUP = "CLKAG_sw_data_add_w_AND_896_o_BUFG" ;
AREA_GROUP "CLKAG_sw_data_add_w_AND_896_o_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3 ;

# sw_data_add_w_AND_512_o_BUFG driven by BUFGCTRL_X0Y1
NET "sw_data_add_w_AND_512_o_BUFG" TNM_NET = "TN_sw_data_add_w_AND_512_o_BUFG" ;
TIMEGRP "TN_sw_data_add_w_AND_512_o_BUFG" AREA_GROUP = "CLKAG_sw_data_add_w_AND_512_o_BUFG" ;
AREA_GROUP "CLKAG_sw_data_add_w_AND_512_o_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3 ;

# sw_data_add_w_AND_704_o_BUFG driven by BUFGCTRL_X0Y2
NET "sw_data_add_w_AND_704_o_BUFG" TNM_NET = "TN_sw_data_add_w_AND_704_o_BUFG" ;
TIMEGRP "TN_sw_data_add_w_AND_704_o_BUFG" AREA_GROUP = "CLKAG_sw_data_add_w_AND_704_o_BUFG" ;
AREA_GROUP "CLKAG_sw_data_add_w_AND_704_o_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3 ;

# sw_data_add_w_AND_66_o_BUFG driven by BUFGCTRL_X0Y3
NET "sw_data_add_w_AND_66_o_BUFG" TNM_NET = "TN_sw_data_add_w_AND_66_o_BUFG" ;
TIMEGRP "TN_sw_data_add_w_AND_66_o_BUFG" AREA_GROUP = "CLKAG_sw_data_add_w_AND_66_o_BUFG" ;
AREA_GROUP "CLKAG_sw_data_add_w_AND_66_o_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3 ;

# sw_data_add_w_AND_256_o_BUFG driven by BUFGCTRL_X0Y4
NET "sw_data_add_w_AND_256_o_BUFG" TNM_NET = "TN_sw_data_add_w_AND_256_o_BUFG" ;
TIMEGRP "TN_sw_data_add_w_AND_256_o_BUFG" AREA_GROUP = "CLKAG_sw_data_add_w_AND_256_o_BUFG" ;
AREA_GROUP "CLKAG_sw_data_add_w_AND_256_o_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3 ;

# sw_data_add_w_AND_320_o_BUFG driven by BUFGCTRL_X0Y5
NET "sw_data_add_w_AND_320_o_BUFG" TNM_NET = "TN_sw_data_add_w_AND_320_o_BUFG" ;
TIMEGRP "TN_sw_data_add_w_AND_320_o_BUFG" AREA_GROUP = "CLKAG_sw_data_add_w_AND_320_o_BUFG" ;
AREA_GROUP "CLKAG_sw_data_add_w_AND_320_o_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3 ;

# sw_data_add_w_AND_768_o_BUFG driven by BUFGCTRL_X0Y6
NET "sw_data_add_w_AND_768_o_BUFG" TNM_NET = "TN_sw_data_add_w_AND_768_o_BUFG" ;
TIMEGRP "TN_sw_data_add_w_AND_768_o_BUFG" AREA_GROUP = "CLKAG_sw_data_add_w_AND_768_o_BUFG" ;
AREA_GROUP "CLKAG_sw_data_add_w_AND_768_o_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3 ;

# sw_data_add_w_AND_192_o_BUFG driven by BUFGCTRL_X0Y7
NET "sw_data_add_w_AND_192_o_BUFG" TNM_NET = "TN_sw_data_add_w_AND_192_o_BUFG" ;
TIMEGRP "TN_sw_data_add_w_AND_192_o_BUFG" AREA_GROUP = "CLKAG_sw_data_add_w_AND_192_o_BUFG" ;
AREA_GROUP "CLKAG_sw_data_add_w_AND_192_o_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3 ;

# sw_data_add_w_AND_384_o_BUFG driven by BUFGCTRL_X0Y8
NET "sw_data_add_w_AND_384_o_BUFG" TNM_NET = "TN_sw_data_add_w_AND_384_o_BUFG" ;
TIMEGRP "TN_sw_data_add_w_AND_384_o_BUFG" AREA_GROUP = "CLKAG_sw_data_add_w_AND_384_o_BUFG" ;
AREA_GROUP "CLKAG_sw_data_add_w_AND_384_o_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3 ;

# sw_data_add_w_AND_576_o_BUFG driven by BUFGCTRL_X0Y9
NET "sw_data_add_w_AND_576_o_BUFG" TNM_NET = "TN_sw_data_add_w_AND_576_o_BUFG" ;
TIMEGRP "TN_sw_data_add_w_AND_576_o_BUFG" AREA_GROUP = "CLKAG_sw_data_add_w_AND_576_o_BUFG" ;
AREA_GROUP "CLKAG_sw_data_add_w_AND_576_o_BUFG" RANGE =   CLOCKREGION_X1Y1, CLOCKREGION_X1Y2, CLOCKREGION_X1Y3 ;

# sw_data_add_w_AND_128_o_BUFG driven by BUFGCTRL_X0Y10
NET "sw_data_add_w_AND_128_o_BUFG" TNM_NET = "TN_sw_data_add_w_AND_128_o_BUFG" ;
TIMEGRP "TN_sw_data_add_w_AND_128_o_BUFG" AREA_GROUP = "CLKAG_sw_data_add_w_AND_128_o_BUFG" ;
AREA_GROUP "CLKAG_sw_data_add_w_AND_128_o_BUFG" RANGE =   CLOCKREGION_X1Y1, CLOCKREGION_X1Y2, CLOCKREGION_X1Y3 ;

# reset_IBUF_BUFG driven by BUFGCTRL_X0Y11
NET "reset_IBUF_BUFG" TNM_NET = "TN_reset_IBUF_BUFG" ;
TIMEGRP "TN_reset_IBUF_BUFG" AREA_GROUP = "CLKAG_reset_IBUF_BUFG" ;
AREA_GROUP "CLKAG_reset_IBUF_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1 ;

# sw_data_add_w_AND_832_o_BUFG driven by BUFGCTRL_X0Y12
NET "sw_data_add_w_AND_832_o_BUFG" TNM_NET = "TN_sw_data_add_w_AND_832_o_BUFG" ;
TIMEGRP "TN_sw_data_add_w_AND_832_o_BUFG" AREA_GROUP = "CLKAG_sw_data_add_w_AND_832_o_BUFG" ;
AREA_GROUP "CLKAG_sw_data_add_w_AND_832_o_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y2, CLOCKREGION_X1Y3 ;

# sw_data_add_w_AND_448_o_BUFG driven by BUFGCTRL_X0Y13
NET "sw_data_add_w_AND_448_o_BUFG" TNM_NET = "TN_sw_data_add_w_AND_448_o_BUFG" ;
TIMEGRP "TN_sw_data_add_w_AND_448_o_BUFG" AREA_GROUP = "CLKAG_sw_data_add_w_AND_448_o_BUFG" ;
AREA_GROUP "CLKAG_sw_data_add_w_AND_448_o_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y2, CLOCKREGION_X0Y3 ;

# sw_data_add_w_AND_960_o_BUFG driven by BUFGCTRL_X0Y14
NET "sw_data_add_w_AND_960_o_BUFG" TNM_NET = "TN_sw_data_add_w_AND_960_o_BUFG" ;
TIMEGRP "TN_sw_data_add_w_AND_960_o_BUFG" AREA_GROUP = "CLKAG_sw_data_add_w_AND_960_o_BUFG" ;
AREA_GROUP "CLKAG_sw_data_add_w_AND_960_o_BUFG" RANGE =   CLOCKREGION_X0Y1, CLOCKREGION_X0Y2, CLOCKREGION_X0Y3 ;

# sw_data_add_w_AND_640_o_BUFG driven by BUFGCTRL_X0Y15
NET "sw_data_add_w_AND_640_o_BUFG" TNM_NET = "TN_sw_data_add_w_AND_640_o_BUFG" ;
TIMEGRP "TN_sw_data_add_w_AND_640_o_BUFG" AREA_GROUP = "CLKAG_sw_data_add_w_AND_640_o_BUFG" ;
AREA_GROUP "CLKAG_sw_data_add_w_AND_640_o_BUFG" RANGE =   CLOCKREGION_X1Y0, CLOCKREGION_X0Y2, CLOCKREGION_X0Y3 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 8
Number of Global Clock Networks: 16

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 0/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     30 |      0 |      0 |      0 |      0 |      0 |     20 |      0 |      0 |      0 |      1 |   4800 |  20800 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 0/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     60 |      0 |      0 |      0 |      0 |      0 |     40 |      0 |      0 |      0 |      0 |   4400 |  12000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 0/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     30 |      0 |      0 |      0 |      0 |      0 |     20 |     16 |      0 |      0 |      1 |   4800 |  16000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 12/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     40 |      0 |      0 |      0 |      1 |   5200 |  15200 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |reset_IBUF_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |sw_data_add_w_AND_128_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |sw_data_add_w_AND_192_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |sw_data_add_w_AND_256_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |sw_data_add_w_AND_320_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |sw_data_add_w_AND_384_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |sw_data_add_w_AND_512_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |sw_data_add_w_AND_576_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |sw_data_add_w_AND_66_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |sw_data_add_w_AND_704_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |sw_data_add_w_AND_768_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |sw_data_add_w_AND_896_o_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    232 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 0/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     30 |      0 |      0 |      0 |      0 |      0 |     20 |     16 |      0 |      0 |      1 |   4800 |  16000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 12/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     40 |      0 |      0 |      0 |      1 |   5200 |  15200 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |sw_data_add_w_AND_128_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |sw_data_add_w_AND_192_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |sw_data_add_w_AND_256_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |sw_data_add_w_AND_320_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |sw_data_add_w_AND_384_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |sw_data_add_w_AND_512_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |sw_data_add_w_AND_576_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |sw_data_add_w_AND_66_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |sw_data_add_w_AND_704_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |sw_data_add_w_AND_768_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |sw_data_add_w_AND_832_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |sw_data_add_w_AND_896_o_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    144 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 0/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     30 |      0 |      0 |      0 |      0 |      0 |     20 |      0 |      0 |      0 |      1 |   4800 |  20800 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 0/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     45 |      0 |      0 |      0 |      0 |      0 |     40 |      0 |      0 |      0 |      0 |   4000 |  10800 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 5.30  Global Clock Region Assignment (Checksum:1aac2ff1) REAL time: 13 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:1aac2ff1) REAL time: 14 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:1aac2ff1) REAL time: 14 secs 

Phase 8.8  Global Placement
...................................
.......................................
................................
Phase 8.8  Global Placement (Checksum:c947dcf2) REAL time: 14 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:c947dcf2) REAL time: 14 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:a1525ef9) REAL time: 15 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:a1525ef9) REAL time: 15 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:a1525ef9) REAL time: 15 secs 

Total REAL time to Placer completion: 16 secs 
Total CPU  time to Placer completion: 16 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:372 - Gated clock. Clock net sw_data_add_w_AND_1472_o is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net sw_data_add_w_AND_1920_o is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net sw_data_add_w_AND_1408_o is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net sw_data_add_w_AND_1536_o is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net sw_data_add_w_AND_1280_o is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net sw_data_add_w_AND_1088_o is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net sw_data_add_w_AND_1856_o is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net sw_data_add_w_AND_1792_o is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net sw_data_add_w_AND_1152_o is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net reset_sw_data_add_AND_2193_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net sw_data_add_w_AND_1664_o is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net reset_sw_data_add_AND_2208_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net sw_data_add_w_AND_1024_o is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net sw_data_add_w_AND_1216_o is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net sw_data_add_w_AND_1984_o is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net sw_data_add_w_AND_2048_o is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net sw_data_add_w_AND_1728_o is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net reset_sw_data_add_AND_2182_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net sw_data_add_w_AND_1344_o is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net sw_data_add_w_AND_1600_o is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into the flip-flop.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:   21
Slice Logic Utilization:
  Number of Slice Registers:                 1,051 out of 126,800    1%
    Number used as Flip Flops:                   0
    Number used as Latches:                  1,051
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        677 out of  63,400    1%
    Number used as logic:                      677 out of  63,400    1%
      Number using O6 output only:             643
      Number using O5 output only:               0
      Number using O5 and O6:                   34
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  19,000    0%
    Number used exclusively as route-thrus:      0

Slice Logic Distribution:
  Number of occupied Slices:                   384 out of  15,850    2%
  Number of LUT Flip Flop pairs used:        1,381
    Number with an unused Flip Flop:           330 out of   1,381   23%
    Number with an unused LUT:                 704 out of   1,381   50%
    Number of fully used LUT-FF pairs:         347 out of   1,381   25%
    Number of unique control sets:              37
    Number of slice register sites lost
      to control set restrictions:              13 out of 126,800    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        68 out of     285   23%
    Number of LOCed IOBs:                       68 out of      68  100%
    IOB Latches:                                58

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     135    0%
  Number of RAMB18E1/FIFO18E1s:                  0 out of     270    0%
  Number of BUFG/BUFGCTRLs:                     16 out of      32   50%
    Number used as BUFGs:                       16
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     300    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:       26 out of     300    8%
    Number used as ILOGICE2s:                   26
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       32 out of     300   10%
    Number used as OLOGICE2s:                   32
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      24    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      24    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of      96    0%
  Number of BUFRs:                               0 out of      24    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of     240    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTPE2_CHANNELs:                      0 out of       4    0%
  Number of IBUFDS_GTE2s:                        0 out of       4    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       6    0%
  Number of IN_FIFOs:                            0 out of      24    0%
  Number of MMCME2_ADVs:                         0 out of       6    0%
  Number of OUT_FIFOs:                           0 out of      24    0%
  Number of PCIE_2_1s:                           0 out of       1    0%
  Number of PHASER_REFs:                         0 out of       6    0%
  Number of PHY_CONTROLs:                        0 out of       6    0%
  Number of PLLE2_ADVs:                          0 out of       6    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.55

Peak Memory Usage:  4930 MB
Total REAL time to MAP completion:  18 secs 
Total CPU time to MAP completion:   18 secs 

Mapping completed.
See MAP report file "jicunqidui_map.mrp" for details.
