<?xml version="1.0" encoding="ISO-8859-1"?><block name="reg_map" offset="0" id="2:2" coverage="on" module_name="reg_map" reset_type="async" rtl.bit_enable="true" u_field_names="true" u_use_eeprom="true" gen_pin_complex_functions="false"><config>
      <blocksize>160</blocksize>
   <regwidth>16</regwidth><buswidth>32</buswidth><regbits>7</regbits><blockbits>4</blockbits><chipbits>0</chipbits><addressunit>16</addressunit><variants><variant name="none" isselected="true">
         <doc>'none' variant states including all templates which are not assigned any variant property.</doc>
      </variant></variants></config>
   
   <doc> </doc>
<section name="volatile" id="3:2" ><reg name="status0" external="true" id="4:2" coverage="on">
   <config>
      <regwidth>16</regwidth>
   </config>
   <field offset="3:0" name="dsc" id="4:10" hdl_path="u_dig_top_9023.dsc">
      <doc>Die Source Code\nTAU\nCHACHA \nBHATIJA\n </doc>
      <sw>ro</sw>
      <hw>rw</hw>
      <default>0</default>
   </field>
</reg><reg name="cfg0" id="5:2" coverage="on" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_ids_top.u_reg_map.volatile_cfg0_" u_lock="f_lck |( (p_lck | ee_dbe_flag) &amp; ! unlock)">
   <config>
      <regwidth>16</regwidth>
   </config>
   <doc> </doc>
   <field offset="0" name="out_force_en" id="5:10" hdl_path="out_force_en_q">
      <doc>Enables out_force word  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0</default>
   </field>
   <field offset="2:1" name="out_force" id="5:11" hdl_path="out_force_q">
      <doc>Forces ICC output level. 0=7mA, 1=14mA, 2=21mA    Note: 21mA is not implemented  in the analog circuitry.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0</default>
   </field>
   <field offset="3" name="eforce_l" id="5:12" hdl_path="eforce_l_q" output_coupling="true">
      <doc>Enable EFORCE of Left channel  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0</default>
   </field>
   <field offset="4" name="switchpoint_test_spd" id="5:13" hdl_path="switchpoint_test_spd_q">
      <doc>Enable Switchpoint Test mode   </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0</default>
   </field>
   <field offset="5" name="fe_l_dis" id="5:14" hdl_path="fe_l_dis_q" output_coupling="true">
      <doc>Disable Front-end of Left channel   </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0</default>
   </field>
   <field offset="6" name="freeze_thresh" id="5:15" hdl_path="freeze_thresh_q">
      <doc>Freeze BOP, BRP  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0</default>
   </field>
   <field offset="7" name="ddiff_we" id="5:16" hdl_path="ddiff_we_q" u_override="true">
      <doc>Freezes ddiff registers and allows them to be written  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0</default>
   </field>
   <field offset="8" name="state_we" id="5:17" hdl_path="state_we_q" u_override="true">
      <doc>Freezes state register and allows it to be written  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0</default>
   </field>
   <field offset="9" name="icc_control_off" id="5:18" hdl_path="icc_control_off_q" output_coupling="true">
      <doc>Disables ICC_CONTROL  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x00</default>
   </field>
   <field offset="10" name="mux_se_sel" id="5:19" hdl_path="mux_se_sel_q" output_coupling="true">
      <doc>Selects single-ended MUX input  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0</default>
   </field>
   <field offset="11" name="mux_dpn_sel" id="5:20" hdl_path="mux_dpn_sel_q" output_coupling="true">
      <doc>Selects component of differential MUX input when mux_se_sel==0  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>1</default>
   </field>
   <field offset="12" name="mux_2xgain" id="5:21" hdl_path="mux_2xgain_q" output_coupling="true">
      <doc>Sets MUX buffer gain to 2x, 1.4V offset, for differential signals  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>1</default>
   </field>
   <field offset="13" name="lockout_dis" id="5:22" hdl_path="lockout_dis_q">
      <doc>Disable lockout   </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0</default>
   </field>
</reg><reg name="cfg1" id="6:2" coverage="on" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_ids_top.u_reg_map.volatile_cfg1_" u_lock="f_lck |( (p_lck | ee_dbe_flag) &amp; ! unlock)">
   <config>
      <regwidth>16</regwidth>
   </config>
   <doc> </doc>
   <field offset="2:0" name="doi1_sel" id="6:10" hdl_path="doi1_sel_q">
      <doc>Selects what to show on DIG_ON_ICC1  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0</default>
   </field>
   <field offset="5:3" name="doi2_sel" id="6:11" hdl_path="doi2_sel_q">
      <doc>Selects what to show on DIG_ON_ICC2  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0</default>
   </field>
</reg><reg name="diag0" id="7:2" coverage="on" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_ids_top.u_reg_map.volatile_diag0_" u_lock="f_lck |( (p_lck | ee_dbe_flag) &amp; ! unlock)">
   <config>
      <regwidth>16</regwidth>
   </config>
   <doc> \nDO DUNI CHAAR\nYE DOSTI HUM NAHI TODENGE\nPATA NAHI YAAR\n</doc>
   <field offset="1:0" name="force_fe_diag" id="7:10" hdl_path="force_fe_diag_q" output_coupling="true">
      <doc>Forces Front End Diagnostic Error  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0</default>
   </field>
   <field offset="2" name="force_ov_regulator_diag" id="7:11" hdl_path="force_ov_regulator_diag_q" output_coupling="true">
      <doc>Forces OV Regulator Diagnostic Error  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0</default>
   </field>
   <field offset="3" name="force_uv_regulator_diag" id="7:12" hdl_path="force_uv_regulator_diag_q" output_coupling="true">
      <doc>Forces UV Regulator Diagnostic Error  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0</default>
   </field>
   <field offset="4" name="force_digital_diag" id="7:13" hdl_path="force_digital_diag_q">
      <doc>Forces Digital Diagnostic Error\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0</default>
   </field>
   <field offset="5" name="force_poscomp_spd_of" id="7:14" hdl_path="force_poscomp_spd_of_q">
      <doc>Forces Over Frequency Error  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0</default>
   </field>
   <field offset="6" name="force_sdm_0" id="7:15" hdl_path="force_sdm_0_q">
      <doc>Forces SDM to saturate low\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0</default>
   </field>
   <field offset="7" name="force_sdm_1" id="7:16" hdl_path="force_sdm_1_q">
      <doc>Forces SDM to saturate high\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0</default>
   </field>
</reg><reg name="ddiff" external="true" id="8:2" coverage="on" u_lock="!ddiff_we" no_reg_hw_reset_test="true">
   <config>
      <regwidth>16</regwidth>
   </config>
   <doc>  </doc>
   <field offset="15:0" name="ddiff" id="8:10" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_controller.u_csm.ddiff_spd">
      <doc>DDIFF from speed channel\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0</default>
   </field>
</reg><reg name="ddiff_diag" external="true" id="9:2" coverage="on" no_reg_hw_reset_test="true">
   <config>
      <regwidth>16</regwidth>
   </config>
   <doc>  </doc>
   <field offset="9:0" name="ddiff_diag" id="9:10" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_controller.ddiff_diag">
      <doc>DDIFF from diag channel\n </doc>
      <sw>ro</sw>
      <hw>rw</hw>
      <default>0x200</default>
   </field>
</reg><reg name="idiff" external="true" id="10:2" coverage="on" no_reg_hw_reset_test="true">
   <config>
      <regwidth>16</regwidth>
   </config>
   <doc>  </doc>
   <field offset="13:0" name="idiff" id="10:10" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_controller.idiff_spd">
      <doc>IDIFF from speed channel (used in peak detector)\n </doc>
      <sw>ro</sw>
      <hw>rw</hw>
      <default>0</default>
   </field>
</reg><reg name="idiff_hires" external="true" id="11:2" coverage="on" no_reg_hw_reset_test="true">
   <config>
      <regwidth>16</regwidth>
   </config>
   <doc>  </doc>
   <field offset="15:0" name="idiff_hires" id="11:10" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_controller.idiff_hires">
      <doc>IDIFF from speed hi-res channel (used in threshold)\n </doc>
      <sw>ro</sw>
      <hw>rw</hw>
      <default>0</default>
   </field>
</reg><reg name="peak" external="true" id="12:2" coverage="on" no_reg_hw_reset_test="true">
   <config>
      <regwidth>16</regwidth>
   </config>
   <doc>  </doc>
   <field offset="13:0" name="peak_spd" id="12:10" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_controller.u_peak_det_spd.peak">
      <doc>PEAK from speed channel  </doc>
      <sw>ro</sw>
      <hw>rw</hw>
      <default>0</default>
   </field>
</reg><reg name="ppeak" external="true" id="13:2" coverage="on" no_reg_hw_reset_test="true">
   <config>
      <regwidth>16</regwidth>
   </config>
   <doc>  </doc>
   <field offset="13:0" name="ppeak_spd" id="13:10" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_controller.u_peak_det_spd.ppeak">
      <doc>PPEAK from speed channel  </doc>
      <sw>ro</sw>
      <hw>rw</hw>
      <default>0</default>
   </field>
</reg><reg name="npeak" external="true" id="14:2" coverage="on" no_reg_hw_reset_test="true">
   <config>
      <regwidth>16</regwidth>
   </config>
   <doc>  </doc>
   <field offset="13:0" name="npeak_spd" id="14:10" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_controller.u_peak_det_spd.npeak">
      <doc>NPEAK from speed channel  </doc>
      <sw>ro</sw>
      <hw>rw</hw>
      <default>0</default>
   </field>
</reg><reg name="pk_pk_avg" external="true" id="15:2" coverage="on" no_reg_hw_reset_test="true">
   <config>
      <regwidth>16</regwidth>
   </config>
   <doc>  </doc>
   <field offset="15:0" name="pk_pk_avg" id="15:10" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_controller.u_thresh_avg.pk_pk_avg_reg">
      <doc>Peak to Peak (after averaging) from speed channel  </doc>
      <sw>ro</sw>
      <hw>rw</hw>
      <default>0</default>
   </field>
</reg><reg name="bop" external="true" id="16:2" coverage="on" no_reg_hw_reset_test="true">
   <config>
      <regwidth>16</regwidth>
   </config>
   <doc>  </doc>
   <field offset="15:0" name="bop_spd" id="16:10" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_controller.u_thresh_cmp_spd.bop">
      <doc>BOP from speed channel\n </doc>
      <sw>ro</sw>
      <hw>rw</hw>
      <default>0</default>
   </field>
</reg><reg name="brp" external="true" id="17:2" coverage="on" no_reg_hw_reset_test="true">
   <config>
      <regwidth>16</regwidth>
   </config>
   <doc>  </doc>
   <field offset="15:0" name="brp_spd" id="17:10" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_controller.u_thresh_cmp_spd.brp">
      <doc>BRP from speed channel\n </doc>
      <sw>ro</sw>
      <hw>rw</hw>
      <default>0</default>
   </field>
</reg><reg name="state" external="true" id="18:2" coverage="on" u_lock="!state_we" no_reg_hw_reset_test="true">
   <config>
      <regwidth>16</regwidth>
   </config>
   <doc> </doc>
   <field offset="1:0" name="state" id="18:10" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_controller.u_csm.state">
      <doc>Value of state in Controller State Machine\n0 = Initialization (INI)\n1 = Running (RUN)\n2 = Error 1 (ER1)\n3 = Error 2 (ER2)\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0</default>
   </field>
</reg><reg name="diagnostic_dis" id="19:2" coverage="on" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_ids_top.u_reg_map.volatile_diagnostic_dis_" u_lock="f_lck |( (p_lck | ee_dbe_flag) &amp; ! unlock)">
   <config>
      <regwidth>16</regwidth>
   </config>
   <doc> </doc>
   <field offset="0" name="idiff_chk_dis" id="19:10" hdl_path="idiff_chk_dis_q">
      <doc>Disable idiff saturation error checking  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="3:1" name="diag_dis" id="19:11" hdl_path="diag_dis_q">
      <doc>Disable Diagnostic features \nBit 0 disables front end diag\nBit 1 disables output block diag\nBit 2 disables digital peak diag   </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0</default>
   </field>
   <field offset="4" name="over_freq_dis" id="19:12" hdl_path="over_freq_dis_q">
      <doc>Disable Over Frequency check (&gt; 3.5KHz)  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="5" name="vdda_diag_dis" id="19:13" hdl_path="vdda_diag_dis_q">
      <doc>Disable analog regulator diag  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="6" name="vddd_diag_dis" id="19:14" hdl_path="vddd_diag_dis_q">
      <doc>Disable digital regulator diag  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="ee_cfg_0" offset="32" id="20:2" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_ids_top.u_reg_map.volatile_ee_cfg_0_">
   <config>
      <regwidth>16</regwidth>
   </config>
   <doc> </doc>
   <field offset="0" name="ee_erase" id="20:9" hdl_path="ee_erase_q" u_lock="f_lck | ((p_lck | ee_dbe_flag) &amp; !unlock)">
      <doc>Setting this bit will perform an ERASE operation only on the EEPROM the next time an EEPROM address is written. It is self clearing when the ERASE operation is complete.  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="1" name="ee_prog" id="20:10" hdl_path="ee_prog_q" u_lock="f_lck | ((p_lck | ee_dbe_flag) &amp; !unlock)">
      <doc>Setting this bit will perform a PROGRAM operation only on the EEPROM the next time and EEPROM address is written. If ERASE is set, this bit is ignored. It is self clearing when the PROGRAM operation is complete.  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="3:2" name="ee_block_mode" id="20:11" hdl_path="ee_block_mode_q" u_lock="f_lck | ((p_lck | ee_dbe_flag) &amp; !unlock)">
      <doc>00: Single Word Write Access\n01: Odd Word Write Access (address ignored)\n10: Even Word Write Access (address ignored)\n11: All Word Write Access  (address ignored)\nThis field only affects write operations.  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="6:4" name="ee_vread" id="20:12" hdl_path="ee_vread_q">
      <doc>VREAD EEPROM setting per EEPROM V2.0 spec  </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="9:7" name="ee_iread" id="20:13" hdl_path="ee_iread_q">
      <doc>IREAD EEPROM setting per EEPROM V2.0 spec  </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="10" name="ee_row_precharge" id="20:14" hdl_path="ee_row_precharge_q">
      <doc>Directly drives the ee_row_precharge output   Available post lock</doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
</reg><reg name="ee_cfg_1" id="21:2" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_ids_top.u_reg_map.volatile_ee_cfg_1_">
   <config>
      <regwidth>16</regwidth>
   </config>
   <doc> </doc>
   <field offset="0" name="ee_force_sbe" id="21:9" hdl_path="ee_force_sbe_q" u_lock="f_lck | ((p_lck | ee_dbe_flag) &amp; !unlock)">
      <doc>Forces a single bit error  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="1" name="ee_force_dbe" id="21:10" hdl_path="ee_force_dbe_q" u_lock="f_lck | ((p_lck | ee_dbe_flag) &amp; !unlock)">
      <doc>Forces a multi bit error  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="2" name="ee_dis_ecc" id="21:11" hdl_path="ee_dis_ecc_q" u_lock="f_lck | ((p_lck | ee_dbe_flag) &amp; !unlock)">
      <doc>0: Correct Single bit errors when they occur\n1: Do not correct single bit errors when they occur  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="3" name="ee_no_ecc" id="21:12" hdl_path="ee_no_ecc_q">
      <doc>0: Upper bits of EEPROM is written with ECC bits. \n1: EEPROM is written with all bits of raw data. During a read, all bits of raw data is returned.  </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="4" name="ee_raw_ecc" id="21:13" hdl_path="ee_raw_ecc_q" u_lock="f_lck | ((p_lck | ee_dbe_flag) &amp; !unlock)">
      <doc>0: Bits[15:11] of an EEPROM READ return the following read status information. \nBit 15 = 0\nBit 14 = 1 if double bit error, 0 if not\nBit 13 = 1 if single bit error, 0 if not\nBit 12 = 0\nBit 11 = 0\n\n1: Bits [15:11] of an EEPROM READ return the 5 bit ECC code  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="5" name="ee_en_override" id="21:14" hdl_path="ee_en_override_q" u_lock="f_lck | ((p_lck | ee_dbe_flag) &amp; !unlock)">
      <doc>0: Normal operation\n1: Force ee_en output high  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="7:6" name="ee_override" id="21:15" hdl_path="ee_override_q" u_lock="f_lck | ((p_lck | ee_dbe_flag) &amp; !unlock)">
      <doc>00: Normal operation\n01: Force ee_rd output high\n10: Force ee_er output high\n11: Force ee_pr output high \n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="8" name="ee_force_reload" id="21:16" hdl_path="ee_force_reload_q" u_lock="f_lck | ((p_lck | ee_dbe_flag) &amp; !unlock)">
      <doc>Write to a 1 to reload all shadow registers with EEPROM values. If the noload test pad or ee_noload is set the reload will not occur.  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="9" name="ee_noload" id="21:17" hdl_path="ee_noload_q" u_lock="f_lck | ((p_lck | ee_dbe_flag) &amp; !unlock)">
      <doc>When set shadow will not update when eeprom is written  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="10" name="ee_abort" id="21:18" hdl_path="ee_abort_q" u_lock="f_lck | ((p_lck | ee_dbe_flag) &amp; !unlock)">
      <doc>When set the eeprom controller will abort the current action return to idle  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="ee_status" id="22:2" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_ids_top.u_reg_map.volatile_ee_status_">
   <config>
      <regwidth>16</regwidth>
   </config>
   <doc> </doc>
   <field offset="0" name="ee_dbe_flag" id="22:9" hdl_path="ee_dbe_flag_q" u_lock="f_lck | p_lck | ee_dbe_flag">
      <doc>Set if a dual bit error has occurred. This bit is clear on read.   Cannot be unlocked with unlock pad</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="1" name="ee_sbe_flag" id="22:10" hdl_path="ee_sbe_flag_q" u_lock="f_lck | ((p_lck | ee_dbe_flag) &amp; !unlock)">
      <doc>Set if a single bit error has occurred. This bit is clear on read.  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="2" name="ee_err" id="22:11" hdl_path="ee_err_q" u_lock="f_lck | ((p_lck | ee_dbe_flag) &amp; !unlock)">
      <doc>Error flag, goes high when an error occurs during an eeprom write  </doc>
      <sw>rc</sw>
      <hw>wo</hw>
      <default>0x0</default>
   </field>
   <field offset="7:3" name="ee_err_status" id="22:12" hdl_path="ee_err_status_q" u_lock="f_lck | ((p_lck | ee_dbe_flag) &amp; !unlock)">
      <doc>Status of when the last eeprom error.\nBit 4: 0 - error occurred during erase, 1 - error occurred during program\nBit 3: 0 - error occurred during Ramp Up, 1 - error occurred during Ramp Down\nBit 2: Program Pulse value\nBit 1: hlat value\nBit 0: llat value   </doc>
      <sw>ro</sw>
      <hw>wo</hw>
      <default>0x0</default>
   </field>
</reg><reg name="ee_addr_ecc" id="23:2" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_ids_top.u_reg_map.volatile_ee_addr_ecc_" u_lock="f_lck | ((p_lck | ee_dbe_flag) &amp; !unlock)" no_reg_hw_reset_test="true">
   <config>
      <regwidth>16</regwidth>
   </config>
   <doc> </doc>
   <field offset="3:0" name="ee_addr" id="23:9" hdl_path="ee_addr_q">
      <doc>Contains the address for an eeprom access, On a write or a read to eeprom this register is updated with the access address.   </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x6</default>
   </field>
   <field offset="8:4" name="ee_ecc" id="23:10" hdl_path="ee_ecc_q">
      <doc>Contains the ecc for an eeprom access. On a write this register contains the written ecc, on a read this register contains the read ecc.  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="ee_data" id="24:2" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_ids_top.u_reg_map.volatile_ee_data_" u_lock="f_lck | ((p_lck | ee_dbe_flag) &amp; !unlock)" no_reg_hw_reset_test="true">
   <config>
      <regwidth>16</regwidth>
   </config>
   <doc> </doc>
   <field offset="10:0" name="ee_data" id="24:9" hdl_path="ee_data_q">
      <doc>Contains the data for an eeprom access. On a write this register contains the written data, on a read this register contains the read data.  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="pat_test" id="25:2" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_ids_top.u_reg_map.volatile_pat_test_" u_lock="f_lck | ((p_lck | ee_dbe_flag) &amp; !unlock)" no_reg_bit_bash_test="true">
   <config>
      <regwidth>16</regwidth>
   </config>
   <doc> </doc>
   <field offset="0" name="pat_test_start" id="25:9" hdl_path="pat_test_start_q">
      <doc>Write to 1 to start pattern check testing. If EE_LOOP is low, this bit will self clear when the last address is reached. If EE_LOOP is high, this bit must be written to 0 to stop test. This bit always clears on a fail.  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="2:1" name="pat_test_status" id="25:10" hdl_path="pat_test_status_q">
      <doc>Bits are cleared after a read or reset.\n\s\s00: Reset condition (no result from pat testing)\n\s\s01: Pass, no failure detected during pat testing\n\s\s10: Fail, failure detected during pat testing\n\s\s11: Running, pat test is still running  </doc>
      <sw>ro</sw>
      <hw>wo</hw>
      <default>0x0</default>
   </field>
   <field offset="4:3" name="pat_test_pattern" id="25:11" hdl_path="pat_test_pattern_q">
      <doc>Defines the pattern that will be checked when reading the EEPROM.\n00: All 0s\n01: All 1s\n10: Checker board starting at 0x0 with '010101.'\n11: Checker board starting at 0x0 with '101010.'  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="marg_test" id="26:2" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_ids_top.u_reg_map.volatile_marg_test_" u_lock="f_lck | ((p_lck | ee_dbe_flag) &amp; !unlock)" no_reg_bit_bash_test="true">
   <config>
      <regwidth>16</regwidth>
   </config>
   <doc> </doc>
   <field offset="0" name="margin_start" id="26:9" hdl_path="margin_start_q" u_ids_external_read="true">
      <doc>Write to 1 to start margin testing. If EE_LOOP is low, this bit will self clear when address 0xB is reached. If EE_LOOP is high, this bit must be written to 0 to stop test. This bit always clears on a fail.  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="1" name="margin_no_max" id="26:10" hdl_path="margin_no_max_q">
      <doc>0: Max reference voltage will be used during margin testing\n1: Max voltage reference will be skiped during margin testing  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="2" name="margin_no_min" id="26:11" hdl_path="margin_no_min_q">
      <doc>0: Min reference voltage will be used during margin testing\n1: Min voltage reference will be skiped during margin testing  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="4:3" name="margin_status" id="26:12" hdl_path="margin_status_q" u_ids_external_read="true">
      <doc>Bits are cleared after a read or reset.\n\s\s00: Reset condition (no result from margin testing)\n\s\s01: Pass, no failure detected during margin testing\n\s\s10: Fail, failure detected during margin testing\n\s\s11: Running, margin test is still running  </doc>
      <sw>ro</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="5" name="margin_min_max_fail" id="26:13" hdl_path="margin_min_max_fail_q">
      <doc>If margining fails, this bit indicates if the min or max reference failed.\n0: Min margining failed.\n1: Max margining failed.  </doc>
      <sw>ro</sw>
      <hw>wo</hw>
      <default>0x0</default>
   </field>
</reg><reg name="test_cfg" id="27:2" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_ids_top.u_reg_map.volatile_test_cfg_" u_lock="f_lck | ((p_lck | ee_dbe_flag) &amp; !unlock)">
   <config>
      <regwidth>16</regwidth>
   </config>
   <doc> </doc>
   <field offset="0" name="ee_loop" id="27:9" hdl_path="ee_loop_q">
      <doc>0: Test completes at final address or fail\n1: Test loops until MARGIN_START  is written low or fail.   </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="1" name="ee_use_test_addr" id="27:10" hdl_path="ee_use_test_addr_q">
      <doc>0: No effect\n1: Uses EE_TST_ADDR as the start address for margining. \nIf EE_LOOP is set, this bit is ignored and the starting address is always 0x0  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="5:2" name="ee_test_addr" id="27:11" hdl_path="ee_test_addr_q">
      <doc>If USE_TST_ADDR is set, then margining or check testing will start at this address. If the test fails, this will contain the failing address.  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg></section><section name="shadow" offset="64" id="29:2" u_lock="f_lck | ((p_lck | ee_dbe_flag) &amp; !unlock)" >
   <doc> </doc>
<reg name="shadow_4" offset="8" id="30:2" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_ids_top.u_reg_map.shadow_shadow_4_" u_shadow_address="0x44">
   <config>
      <regwidth>16</regwidth>
   </config>
   <doc> </doc>
   <field offset="3:0" name="hot_boost" id="30:9" hdl_path="hot_boost_q" output_coupling="true">
      <doc>Hot boost trim </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="7:4" name="gmr_trim" id="30:10" hdl_path="gmr_trim_q" output_coupling="true">
      <doc>GMR trim  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x00</default>
   </field>
   <field offset="9:8" name="thr_avg" id="30:11" hdl_path="thr_avg_q">
      <doc>Threshold Averaging for speed channel in run mode\n00 : Y = X\n01 : Y = 0.5X + 0.5Y\n10 : Y = 0.25X + 0.75Y\n11 : Y = 0.125X + .875Y\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x00</default>
   </field>
   <field offset="10" name="diag_state_dis" id="30:12" hdl_path="diag_state_dis_q">
      <doc>Disable ability to go into ERR1/ERR2 states  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="shadow_5" id="31:2" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_ids_top.u_reg_map.shadow_shadow_5_" u_shadow_address="0x45">
   <config>
      <regwidth>16</regwidth>
   </config>
   <doc> </doc>
   <field offset="4:0" name="icc_low_trim" id="31:9" hdl_path="icc_low_trim_q" output_coupling="true">
      <doc>ICC low trim  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x00</default>
   </field>
   <field offset="9:5" name="icc_high_trim" id="31:10" hdl_path="icc_high_trim_q" output_coupling="true">
      <doc>ICC high trim  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="10" name="polarity" id="31:11" hdl_path="polarity_q">
      <doc>Sets the polarity of the output  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x00</default>
   </field>
</reg><reg name="shadow_6" id="32:2" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_ids_top.u_reg_map.shadow_shadow_6_" u_shadow_address="0x46">
   <config>
      <regwidth>16</regwidth>
   </config>
   <doc> </doc>
   <field offset="3:0" name="osc_trim" id="32:9" registered="false" hdl_path="osc_trim_in" output_coupling="true">
      <doc>Oscillator trim  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="7:4" name="uvlo_ref" id="32:10" registered="false" hdl_path="uvlo_ref_in" output_coupling="true">
      <doc>UVLO reference  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="10:8" name="i_reset_trim" id="32:11" registered="false" hdl_path="i_reset_trim_in" output_coupling="true">
      <doc>I_RESET trim  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="shadow_7" id="33:2" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_ids_top.u_reg_map.shadow_shadow_7_" u_shadow_address="0x47">
   <config>
      <regwidth>16</regwidth>
   </config>
   <doc> </doc>
   <field offset="2:0" name="lor_trim" id="33:9" hdl_path="lor_trim_q">
      <doc>LOR trim  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x00</default>
   </field>
   <field offset="6:3" name="tc_trim" id="33:10" hdl_path="tc_trim_q" output_coupling="true">
      <doc>TC trim  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x00</default>
   </field>
   <field offset="10:7" name="fe_trim" id="33:11" hdl_path="fe_trim_q" output_coupling="true">
      <doc>FE Sense trim  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x00</default>
   </field>
</reg><reg name="shadow_8" id="34:2" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_ids_top.u_reg_map.shadow_shadow_8_" u_shadow_address="0x48">
   <config>
      <regwidth>16</regwidth>
   </config>
   <doc> </doc>
   <field offset="2:0" name="loe_trim" id="34:9" hdl_path="loe_trim_q">
      <doc>LOE trim  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x00</default>
   </field>
   <field offset="3" name="threshold_spd" id="34:10" hdl_path="threshold_spd_q">
      <doc>Set Thresholds\n0 = 70% / 30%\n1= 60% / 40%\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x00</default>
   </field>
   <field offset="4" name="too_fast_diag_sel" id="34:11" hdl_path="too_fast_diag_sel_q">
      <doc>Selects the frequency at which the too_fast_diag kicks in\n0 = 3.5 kHz\n1 = 5 kHz\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0</default>
   </field>
   <field offset="9:5" name="pivot_trim" id="34:12" hdl_path="pivot_trim_q" output_coupling="true">
      <doc>Pivot Trim  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0</default>
   </field>
   <field offset="10" name="self_excite" id="34:13" hdl_path="self_excite_q">
      <doc>Causes the output to switch at roughly 3kHz  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="shadow_9" id="35:2" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_ids_top.u_reg_map.shadow_shadow_9_" u_shadow_address="0x49">
   <config>
      <regwidth>16</regwidth>
   </config>
   <doc> </doc>
   <field offset="2:0" name="uvlo_hyst" id="35:9" hdl_path="uvlo_hyst_q" output_coupling="true">
      <doc>UnderVoltage LockOut Hysteresis  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="3" name="adv_std" id="35:10" hdl_path="adv_std_q">
      <doc>Advanced/Standard Output mode\n0:  Standard Mode\n1: Advanced Mode \n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="4" name="f_lck" id="35:11" hdl_path="f_lck_q" u_lock="f_lck">
      <doc>Final Lock\nDisables writing to non-customer EEPROM \nDisables all non-customer test modes \nDisables writing to SHADOW\nProgramming and Test remain enabled:\nEEPROM readback via ICC\nEEPROM diagnostic via ICC\nRMA register readback via ICC\nProgramming after final lock can only occur in an unpackaged part via a probe pad\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="5" name="c_lck" id="35:12" hdl_path="c_lck_q" u_lock="c_lck">
      <doc>Customer Lock\nDisables writing to customer EEPROM \nDisables all test modes that cause out of spec operation\nDisables writing to SHADOW\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="6" name="p_lck" id="35:13" hdl_path="p_lck_q" u_lock="(p_lck | ee_dbe_flag)">
      <doc>Production Lock\nDisables writing to non-customer EEPROM \nDisables all non-customer test modes \nDisables writing to SHADOW\nProgramming and Test remain enabled:\nEEPROM readback via ICC\nEEPROM diagnostic via ICC\nRMA register readback via ICC\nProgramming after production lock can only after valid programming unlock sequence\n   (This line was missing in AA spin)</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="7" name="q_lck" id="35:14" hdl_path="q_lck_q" u_lock="f_lck | (p_lck | ee_dbe_flag) | q_lck">
      <doc>Qualification LOCK \nDisables writing to EEPROM (except F_LCK and customer bits)\nUsed for Qualification\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="8" name="o_lck" id="35:15" hdl_path="o_lck_q" u_lock="o_lck">
      <doc>OEM Lock\nDisables customer/OEM test features \n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="10:9" name="sr_trim" id="35:16" u_lock="f_lck | (p_lck | ee_dbe_flag) | q_lck" hdl_path="sr_trim_q" output_coupling="true">
      <doc>SR Trim  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg></section><section name="eeprom" offset="128" external="true" id="37:2" ><reg name="eeprom_0" id="38:2" u_lock="q_lck | f_lck | p_lck | ee_dbe_flag" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_EEPROM_TOP.eeprom_array.mem[0]">
   <config>
      <regwidth>16</regwidth>
   </config>
   <doc> </doc>
   <field offset="10:0" name="die_loc" id="38:9">
      <doc>Die Location on Wafer [10:0]</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="15:11" name="ecc" id="38:10">
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="eeprom_1" id="39:2" u_lock="q_lck | f_lck | p_lck | ee_dbe_flag" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_EEPROM_TOP.eeprom_array.mem[1]">
   <config>
      <regwidth>16</regwidth>
   </config>
   <doc> </doc>
   <field offset="10:0" name="lot_num" id="39:9">
      <doc>Lot Number [10:0]</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="15:11" name="ecc" id="39:10">
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="eeprom_2" id="40:2" u_lock="q_lck | f_lck | p_lck | ee_dbe_flag" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_EEPROM_TOP.eeprom_array.mem[2]">
   <config>
      <regwidth>16</regwidth>
   </config>
   <doc> </doc>
   <field offset="4:0" name="die_loc" id="40:9">
      <doc>Die Location on Wafer [15:11]</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="9:5" name="lot_num" id="40:10">
      <doc>Lot Number [15:11]</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="10" name="wafer_number" id="40:11">
      <doc>Wafer Number [5]</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="15:11" name="ecc" id="40:12">
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="eeprom_3" id="41:2" u_lock="q_lck | f_lck | p_lck | ee_dbe_flag" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_EEPROM_TOP.eeprom_array.mem[3]">
   <config>
      <regwidth>16</regwidth>
   </config>
   <doc> </doc>
   <field offset="4:0" name="wafer_number" id="41:9">
      <doc>Wafer Number [4:0]</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="9:5" name="sample_id" id="41:10">
      <doc>Engineering Sample ID number</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="10" name="scratch" id="41:11">
      <doc>Scratch</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="15:11" name="ecc" id="41:12">
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="eeprom_4" id="42:2" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_EEPROM_TOP.eeprom_array.mem[4]" u_lock="f_lck | (p_lck | ee_dbe_flag) | q_lck">
   <config>
      <regwidth>16</regwidth>
   </config>
   <doc> </doc>
   <field offset="3:0" name="hot_boost" id="42:9">
      <doc>Hot boost trim</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="7:4" name="gmr_trim" id="42:10">
      <doc>GMR trim</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x00</default>
   </field>
   <field offset="9:8" name="thr_avg" id="42:11">
      <doc>Threshold Averaging for speed channel in run mode\n00 : Y = X\n01 : Y = 0.5X + 0.5Y\n10 : Y = 0.25X + 0.75Y\n11 : Y = 0.125X + .875Y</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x00</default>
   </field>
   <field offset="10" name="diag_state_dis" id="42:12">
      <doc>Disable ability to go into ERR1/ERR2 states</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="15:11" name="ecc" id="42:13">
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="eeprom_5" id="43:2" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_EEPROM_TOP.eeprom_array.mem[5]">
   <config>
      <regwidth>16</regwidth>
   </config>
   <doc> </doc>
   <field offset="4:0" name="icc_low_trim" id="43:9" u_lock="f_lck | (p_lck | ee_dbe_flag) | q_lck">
      <doc>ICC low trim   </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x00</default>
   </field>
   <field offset="9:5" name="icc_high_trim" id="43:10" u_lock="f_lck | (p_lck | ee_dbe_flag) | q_lck">
      <doc>ICC high trim  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="10" name="polarity" id="43:11" u_lock="f_lck | (p_lck | ee_dbe_flag) | q_lck">
      <doc>Sets the polarity of the output  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x00</default>
   </field>
   <field offset="15:11" name="ecc" id="43:12">
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="eeprom_6" id="44:2" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_EEPROM_TOP.eeprom_array.mem[6]" u_lock="f_lck | (p_lck | ee_dbe_flag) | q_lck">
   <config>
      <regwidth>16</regwidth>
   </config>
   <doc> </doc>
   <field offset="3:0" name="osc_trim" id="44:9">
      <doc>Oscillator trim</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x00</default>
   </field>
   <field offset="7:4" name="uvlo_ref" id="44:10">
      <doc>UVLO reference </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="10:8" name="i_reset_trim" id="44:11">
      <doc>I_RESET trim</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="15:11" name="ecc" id="44:12">
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="eeprom_7" id="45:2" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_EEPROM_TOP.eeprom_array.mem[7]" u_lock="f_lck | (p_lck | ee_dbe_flag) | q_lck">
   <config>
      <regwidth>16</regwidth>
   </config>
   <doc> </doc>
   <field offset="2:0" name="lor_trim" id="45:9">
      <doc>LOR trim</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x00</default>
   </field>
   <field offset="6:3" name="tc_trim" id="45:10">
      <doc>TC trim</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x00</default>
   </field>
   <field offset="10:7" name="fe_trim" id="45:11">
      <doc>FE Sense trim </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x00</default>
   </field>
   <field offset="15:11" name="ecc" id="45:12">
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="eeprom_8" id="46:2" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_EEPROM_TOP.eeprom_array.mem[8]">
   <config>
      <regwidth>16</regwidth>
   </config>
   <doc> </doc>
   <field offset="2:0" name="loe_trim" id="46:9" u_lock="f_lck | (p_lck | ee_dbe_flag) | q_lck">
      <doc>LOE trim  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x00</default>
   </field>
   <field offset="3" name="threshold_spd" id="46:10" u_lock="f_lck | (p_lck | ee_dbe_flag) | q_lck">
      <doc>Set Thresholds\n0 = 70% / 30%\n1= 60% / 40%\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x00</default>
   </field>
   <field offset="4" name="too_fast_diag_sel" id="46:11" u_lock="f_lck | (p_lck | ee_dbe_flag) | q_lck">
      <doc>Selects the frequency at which the too_fast_diag kicks in\n0 = 3.5 kHz\n1 = 5 kHz\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0</default>
   </field>
   <field offset="9:5" name="pivot_trim" id="46:12" u_lock="f_lck | (p_lck | ee_dbe_flag) | q_lck">
      <doc>Pivot Trim  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="10" name="self_excite" id="46:13" u_lock="f_lck | (p_lck | ee_dbe_flag)">
      <doc>Causes the output to switch at roughly 3kHz\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="15:11" name="ecc" id="46:14">
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="eeprom_9" id="47:2" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_EEPROM_TOP.eeprom_array.mem[9]">
   <config>
      <regwidth>16</regwidth>
   </config>
   <doc> </doc>
   <field offset="2:0" name="uvlo_hyst" id="47:9" u_lock="c_lck | ee_dbe_flag">
      <doc>UnderVoltage LockOut Hysteresis  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="3" name="adv_std" id="47:10" u_lock="c_lck | ee_dbe_flag">
      <doc>Advanced/Standard Output mode\n0:  Standard Mode\n1: Advanced Mode\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="4" name="f_lck" id="47:11" u_lock="f_lck">
      <doc>Final Lock\nDisables writing to non-customer EEPROM \nDisables all non-customer test modes \nDisables writing to SHADOW\nProgramming and Test remain enabled:\nEEPROM readback via ICC\nEEPROM diagnostic via ICC\nRMA register readback via ICC\nProgramming after final lock can only occur in an unpackaged part via a probe pad\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="5" name="c_lck" id="47:12" u_lock="c_lck">
      <doc>Customer Lock\nDisables writing to customer EEPROM \n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="6" name="p_lck" id="47:13" u_lock="f_lck | (p_lck | ee_dbe_flag)">
      <doc>Production Lock\nDisables writing to non-customer EEPROM \nDisables all non-customer test modes \nDisables writing to SHADOW\nProgramming and Test remain enabled:\nEEPROM readback via ICC\nEEPROM diagnostic via ICC\nRMA register readback via ICC\nProgramming after production lock can only after valid programming unlock sequence\n \n</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="7" name="q_lck" id="47:14" u_lock="f_lck | (p_lck | ee_dbe_flag) | q_lck">
      <doc>Qualification LOCK \nDisables writing to EEPROM (except F_LCK and customer bits)\nUsed for Qualificaiton\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="8" name="o_lck" id="47:15" u_lock="o_lck">
      <doc>OEM Lock\nDisables customer/OEM test features \n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="10:9" name="sr_trim" id="47:16" u_lock="f_lck | (p_lck | ee_dbe_flag) | q_lck">
      <doc>SR Trim  </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="15:11" name="ecc" id="47:17">
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg></section></block>